;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

/* RGB_G */
RGB_G__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
RGB_G__0__MASK EQU 0x80
RGB_G__0__PC EQU CYREG_PRT0_PC7
RGB_G__0__PORT EQU 0
RGB_G__0__SHIFT EQU 7
RGB_G__AG EQU CYREG_PRT0_AG
RGB_G__AMUX EQU CYREG_PRT0_AMUX
RGB_G__BIE EQU CYREG_PRT0_BIE
RGB_G__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RGB_G__BYP EQU CYREG_PRT0_BYP
RGB_G__CTL EQU CYREG_PRT0_CTL
RGB_G__DM0 EQU CYREG_PRT0_DM0
RGB_G__DM1 EQU CYREG_PRT0_DM1
RGB_G__DM2 EQU CYREG_PRT0_DM2
RGB_G__DR EQU CYREG_PRT0_DR
RGB_G__INP_DIS EQU CYREG_PRT0_INP_DIS
RGB_G__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
RGB_G__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RGB_G__LCD_EN EQU CYREG_PRT0_LCD_EN
RGB_G__MASK EQU 0x80
RGB_G__PORT EQU 0
RGB_G__PRT EQU CYREG_PRT0_PRT
RGB_G__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RGB_G__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RGB_G__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RGB_G__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RGB_G__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RGB_G__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RGB_G__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RGB_G__PS EQU CYREG_PRT0_PS
RGB_G__SHIFT EQU 7
RGB_G__SLW EQU CYREG_PRT0_SLW

/* RGB_R */
RGB_R__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
RGB_R__0__MASK EQU 0x40
RGB_R__0__PC EQU CYREG_PRT0_PC6
RGB_R__0__PORT EQU 0
RGB_R__0__SHIFT EQU 6
RGB_R__AG EQU CYREG_PRT0_AG
RGB_R__AMUX EQU CYREG_PRT0_AMUX
RGB_R__BIE EQU CYREG_PRT0_BIE
RGB_R__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RGB_R__BYP EQU CYREG_PRT0_BYP
RGB_R__CTL EQU CYREG_PRT0_CTL
RGB_R__DM0 EQU CYREG_PRT0_DM0
RGB_R__DM1 EQU CYREG_PRT0_DM1
RGB_R__DM2 EQU CYREG_PRT0_DM2
RGB_R__DR EQU CYREG_PRT0_DR
RGB_R__INP_DIS EQU CYREG_PRT0_INP_DIS
RGB_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
RGB_R__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RGB_R__LCD_EN EQU CYREG_PRT0_LCD_EN
RGB_R__MASK EQU 0x40
RGB_R__PORT EQU 0
RGB_R__PRT EQU CYREG_PRT0_PRT
RGB_R__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RGB_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RGB_R__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RGB_R__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RGB_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RGB_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RGB_R__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RGB_R__PS EQU CYREG_PRT0_PS
RGB_R__SHIFT EQU 6
RGB_R__SLW EQU CYREG_PRT0_SLW

/* RGB_Y */
RGB_Y__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
RGB_Y__0__MASK EQU 0x01
RGB_Y__0__PC EQU CYREG_PRT2_PC0
RGB_Y__0__PORT EQU 2
RGB_Y__0__SHIFT EQU 0
RGB_Y__AG EQU CYREG_PRT2_AG
RGB_Y__AMUX EQU CYREG_PRT2_AMUX
RGB_Y__BIE EQU CYREG_PRT2_BIE
RGB_Y__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RGB_Y__BYP EQU CYREG_PRT2_BYP
RGB_Y__CTL EQU CYREG_PRT2_CTL
RGB_Y__DM0 EQU CYREG_PRT2_DM0
RGB_Y__DM1 EQU CYREG_PRT2_DM1
RGB_Y__DM2 EQU CYREG_PRT2_DM2
RGB_Y__DR EQU CYREG_PRT2_DR
RGB_Y__INP_DIS EQU CYREG_PRT2_INP_DIS
RGB_Y__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RGB_Y__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RGB_Y__LCD_EN EQU CYREG_PRT2_LCD_EN
RGB_Y__MASK EQU 0x01
RGB_Y__PORT EQU 2
RGB_Y__PRT EQU CYREG_PRT2_PRT
RGB_Y__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RGB_Y__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RGB_Y__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RGB_Y__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RGB_Y__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RGB_Y__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RGB_Y__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RGB_Y__PS EQU CYREG_PRT2_PS
RGB_Y__SHIFT EQU 0
RGB_Y__SLW EQU CYREG_PRT2_SLW

/* UART_1 */
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB09_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB09_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB09_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_1_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sRX_RxSts__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
UART_1_BUART_sRX_RxSts__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB08_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB08_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB08_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB08_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB08_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB08_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB11_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB11_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB11_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB11_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB11_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB11_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x01
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x02
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x02

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* Button_1 */
Button_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Button_1__0__MASK EQU 0x08
Button_1__0__PC EQU CYREG_PRT0_PC3
Button_1__0__PORT EQU 0
Button_1__0__SHIFT EQU 3
Button_1__AG EQU CYREG_PRT0_AG
Button_1__AMUX EQU CYREG_PRT0_AMUX
Button_1__BIE EQU CYREG_PRT0_BIE
Button_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Button_1__BYP EQU CYREG_PRT0_BYP
Button_1__CTL EQU CYREG_PRT0_CTL
Button_1__DM0 EQU CYREG_PRT0_DM0
Button_1__DM1 EQU CYREG_PRT0_DM1
Button_1__DM2 EQU CYREG_PRT0_DM2
Button_1__DR EQU CYREG_PRT0_DR
Button_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Button_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Button_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Button_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Button_1__MASK EQU 0x08
Button_1__PORT EQU 0
Button_1__PRT EQU CYREG_PRT0_PRT
Button_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Button_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Button_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Button_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Button_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Button_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Button_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Button_1__PS EQU CYREG_PRT0_PS
Button_1__SHIFT EQU 3
Button_1__SLW EQU CYREG_PRT0_SLW

/* Button_2 */
Button_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Button_2__0__MASK EQU 0x10
Button_2__0__PC EQU CYREG_PRT0_PC4
Button_2__0__PORT EQU 0
Button_2__0__SHIFT EQU 4
Button_2__AG EQU CYREG_PRT0_AG
Button_2__AMUX EQU CYREG_PRT0_AMUX
Button_2__BIE EQU CYREG_PRT0_BIE
Button_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Button_2__BYP EQU CYREG_PRT0_BYP
Button_2__CTL EQU CYREG_PRT0_CTL
Button_2__DM0 EQU CYREG_PRT0_DM0
Button_2__DM1 EQU CYREG_PRT0_DM1
Button_2__DM2 EQU CYREG_PRT0_DM2
Button_2__DR EQU CYREG_PRT0_DR
Button_2__INP_DIS EQU CYREG_PRT0_INP_DIS
Button_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Button_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Button_2__LCD_EN EQU CYREG_PRT0_LCD_EN
Button_2__MASK EQU 0x10
Button_2__PORT EQU 0
Button_2__PRT EQU CYREG_PRT0_PRT
Button_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Button_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Button_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Button_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Button_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Button_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Button_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Button_2__PS EQU CYREG_PRT0_PS
Button_2__SHIFT EQU 4
Button_2__SLW EQU CYREG_PRT0_SLW

/* A_7_Seg_1 */
A_7_Seg_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
A_7_Seg_1__0__MASK EQU 0x80
A_7_Seg_1__0__PC EQU CYREG_PRT1_PC7
A_7_Seg_1__0__PORT EQU 1
A_7_Seg_1__0__SHIFT EQU 7
A_7_Seg_1__AG EQU CYREG_PRT1_AG
A_7_Seg_1__AMUX EQU CYREG_PRT1_AMUX
A_7_Seg_1__BIE EQU CYREG_PRT1_BIE
A_7_Seg_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
A_7_Seg_1__BYP EQU CYREG_PRT1_BYP
A_7_Seg_1__CTL EQU CYREG_PRT1_CTL
A_7_Seg_1__DM0 EQU CYREG_PRT1_DM0
A_7_Seg_1__DM1 EQU CYREG_PRT1_DM1
A_7_Seg_1__DM2 EQU CYREG_PRT1_DM2
A_7_Seg_1__DR EQU CYREG_PRT1_DR
A_7_Seg_1__INP_DIS EQU CYREG_PRT1_INP_DIS
A_7_Seg_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
A_7_Seg_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
A_7_Seg_1__LCD_EN EQU CYREG_PRT1_LCD_EN
A_7_Seg_1__MASK EQU 0x80
A_7_Seg_1__PORT EQU 1
A_7_Seg_1__PRT EQU CYREG_PRT1_PRT
A_7_Seg_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
A_7_Seg_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
A_7_Seg_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
A_7_Seg_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
A_7_Seg_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
A_7_Seg_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
A_7_Seg_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
A_7_Seg_1__PS EQU CYREG_PRT1_PS
A_7_Seg_1__SHIFT EQU 7
A_7_Seg_1__SLW EQU CYREG_PRT1_SLW

/* B_7_Seg_1 */
B_7_Seg_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
B_7_Seg_1__0__MASK EQU 0x40
B_7_Seg_1__0__PC EQU CYREG_PRT1_PC6
B_7_Seg_1__0__PORT EQU 1
B_7_Seg_1__0__SHIFT EQU 6
B_7_Seg_1__AG EQU CYREG_PRT1_AG
B_7_Seg_1__AMUX EQU CYREG_PRT1_AMUX
B_7_Seg_1__BIE EQU CYREG_PRT1_BIE
B_7_Seg_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
B_7_Seg_1__BYP EQU CYREG_PRT1_BYP
B_7_Seg_1__CTL EQU CYREG_PRT1_CTL
B_7_Seg_1__DM0 EQU CYREG_PRT1_DM0
B_7_Seg_1__DM1 EQU CYREG_PRT1_DM1
B_7_Seg_1__DM2 EQU CYREG_PRT1_DM2
B_7_Seg_1__DR EQU CYREG_PRT1_DR
B_7_Seg_1__INP_DIS EQU CYREG_PRT1_INP_DIS
B_7_Seg_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
B_7_Seg_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
B_7_Seg_1__LCD_EN EQU CYREG_PRT1_LCD_EN
B_7_Seg_1__MASK EQU 0x40
B_7_Seg_1__PORT EQU 1
B_7_Seg_1__PRT EQU CYREG_PRT1_PRT
B_7_Seg_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
B_7_Seg_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
B_7_Seg_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
B_7_Seg_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
B_7_Seg_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
B_7_Seg_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
B_7_Seg_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
B_7_Seg_1__PS EQU CYREG_PRT1_PS
B_7_Seg_1__SHIFT EQU 6
B_7_Seg_1__SLW EQU CYREG_PRT1_SLW

/* C_7_Seg_1 */
C_7_Seg_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
C_7_Seg_1__0__MASK EQU 0x20
C_7_Seg_1__0__PC EQU CYREG_PRT1_PC5
C_7_Seg_1__0__PORT EQU 1
C_7_Seg_1__0__SHIFT EQU 5
C_7_Seg_1__AG EQU CYREG_PRT1_AG
C_7_Seg_1__AMUX EQU CYREG_PRT1_AMUX
C_7_Seg_1__BIE EQU CYREG_PRT1_BIE
C_7_Seg_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
C_7_Seg_1__BYP EQU CYREG_PRT1_BYP
C_7_Seg_1__CTL EQU CYREG_PRT1_CTL
C_7_Seg_1__DM0 EQU CYREG_PRT1_DM0
C_7_Seg_1__DM1 EQU CYREG_PRT1_DM1
C_7_Seg_1__DM2 EQU CYREG_PRT1_DM2
C_7_Seg_1__DR EQU CYREG_PRT1_DR
C_7_Seg_1__INP_DIS EQU CYREG_PRT1_INP_DIS
C_7_Seg_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
C_7_Seg_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
C_7_Seg_1__LCD_EN EQU CYREG_PRT1_LCD_EN
C_7_Seg_1__MASK EQU 0x20
C_7_Seg_1__PORT EQU 1
C_7_Seg_1__PRT EQU CYREG_PRT1_PRT
C_7_Seg_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
C_7_Seg_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
C_7_Seg_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
C_7_Seg_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
C_7_Seg_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
C_7_Seg_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
C_7_Seg_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
C_7_Seg_1__PS EQU CYREG_PRT1_PS
C_7_Seg_1__SHIFT EQU 5
C_7_Seg_1__SLW EQU CYREG_PRT1_SLW

/* D_7_Seg_1 */
D_7_Seg_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
D_7_Seg_1__0__MASK EQU 0x10
D_7_Seg_1__0__PC EQU CYREG_PRT1_PC4
D_7_Seg_1__0__PORT EQU 1
D_7_Seg_1__0__SHIFT EQU 4
D_7_Seg_1__AG EQU CYREG_PRT1_AG
D_7_Seg_1__AMUX EQU CYREG_PRT1_AMUX
D_7_Seg_1__BIE EQU CYREG_PRT1_BIE
D_7_Seg_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
D_7_Seg_1__BYP EQU CYREG_PRT1_BYP
D_7_Seg_1__CTL EQU CYREG_PRT1_CTL
D_7_Seg_1__DM0 EQU CYREG_PRT1_DM0
D_7_Seg_1__DM1 EQU CYREG_PRT1_DM1
D_7_Seg_1__DM2 EQU CYREG_PRT1_DM2
D_7_Seg_1__DR EQU CYREG_PRT1_DR
D_7_Seg_1__INP_DIS EQU CYREG_PRT1_INP_DIS
D_7_Seg_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
D_7_Seg_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
D_7_Seg_1__LCD_EN EQU CYREG_PRT1_LCD_EN
D_7_Seg_1__MASK EQU 0x10
D_7_Seg_1__PORT EQU 1
D_7_Seg_1__PRT EQU CYREG_PRT1_PRT
D_7_Seg_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
D_7_Seg_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
D_7_Seg_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
D_7_Seg_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
D_7_Seg_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
D_7_Seg_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
D_7_Seg_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
D_7_Seg_1__PS EQU CYREG_PRT1_PS
D_7_Seg_1__SHIFT EQU 4
D_7_Seg_1__SLW EQU CYREG_PRT1_SLW

/* E_7_Seg_1 */
E_7_Seg_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE3
E_7_Seg_1__0__MASK EQU 0x08
E_7_Seg_1__0__PC EQU CYREG_PRT1_PC3
E_7_Seg_1__0__PORT EQU 1
E_7_Seg_1__0__SHIFT EQU 3
E_7_Seg_1__AG EQU CYREG_PRT1_AG
E_7_Seg_1__AMUX EQU CYREG_PRT1_AMUX
E_7_Seg_1__BIE EQU CYREG_PRT1_BIE
E_7_Seg_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
E_7_Seg_1__BYP EQU CYREG_PRT1_BYP
E_7_Seg_1__CTL EQU CYREG_PRT1_CTL
E_7_Seg_1__DM0 EQU CYREG_PRT1_DM0
E_7_Seg_1__DM1 EQU CYREG_PRT1_DM1
E_7_Seg_1__DM2 EQU CYREG_PRT1_DM2
E_7_Seg_1__DR EQU CYREG_PRT1_DR
E_7_Seg_1__INP_DIS EQU CYREG_PRT1_INP_DIS
E_7_Seg_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
E_7_Seg_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
E_7_Seg_1__LCD_EN EQU CYREG_PRT1_LCD_EN
E_7_Seg_1__MASK EQU 0x08
E_7_Seg_1__PORT EQU 1
E_7_Seg_1__PRT EQU CYREG_PRT1_PRT
E_7_Seg_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
E_7_Seg_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
E_7_Seg_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
E_7_Seg_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
E_7_Seg_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
E_7_Seg_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
E_7_Seg_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
E_7_Seg_1__PS EQU CYREG_PRT1_PS
E_7_Seg_1__SHIFT EQU 3
E_7_Seg_1__SLW EQU CYREG_PRT1_SLW

/* F_7_Seg_1 */
F_7_Seg_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
F_7_Seg_1__0__MASK EQU 0x04
F_7_Seg_1__0__PC EQU CYREG_PRT1_PC2
F_7_Seg_1__0__PORT EQU 1
F_7_Seg_1__0__SHIFT EQU 2
F_7_Seg_1__AG EQU CYREG_PRT1_AG
F_7_Seg_1__AMUX EQU CYREG_PRT1_AMUX
F_7_Seg_1__BIE EQU CYREG_PRT1_BIE
F_7_Seg_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
F_7_Seg_1__BYP EQU CYREG_PRT1_BYP
F_7_Seg_1__CTL EQU CYREG_PRT1_CTL
F_7_Seg_1__DM0 EQU CYREG_PRT1_DM0
F_7_Seg_1__DM1 EQU CYREG_PRT1_DM1
F_7_Seg_1__DM2 EQU CYREG_PRT1_DM2
F_7_Seg_1__DR EQU CYREG_PRT1_DR
F_7_Seg_1__INP_DIS EQU CYREG_PRT1_INP_DIS
F_7_Seg_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
F_7_Seg_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
F_7_Seg_1__LCD_EN EQU CYREG_PRT1_LCD_EN
F_7_Seg_1__MASK EQU 0x04
F_7_Seg_1__PORT EQU 1
F_7_Seg_1__PRT EQU CYREG_PRT1_PRT
F_7_Seg_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
F_7_Seg_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
F_7_Seg_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
F_7_Seg_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
F_7_Seg_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
F_7_Seg_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
F_7_Seg_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
F_7_Seg_1__PS EQU CYREG_PRT1_PS
F_7_Seg_1__SHIFT EQU 2
F_7_Seg_1__SLW EQU CYREG_PRT1_SLW

/* G_7_Seg_1 */
G_7_Seg_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE1
G_7_Seg_1__0__MASK EQU 0x02
G_7_Seg_1__0__PC EQU CYREG_PRT1_PC1
G_7_Seg_1__0__PORT EQU 1
G_7_Seg_1__0__SHIFT EQU 1
G_7_Seg_1__AG EQU CYREG_PRT1_AG
G_7_Seg_1__AMUX EQU CYREG_PRT1_AMUX
G_7_Seg_1__BIE EQU CYREG_PRT1_BIE
G_7_Seg_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
G_7_Seg_1__BYP EQU CYREG_PRT1_BYP
G_7_Seg_1__CTL EQU CYREG_PRT1_CTL
G_7_Seg_1__DM0 EQU CYREG_PRT1_DM0
G_7_Seg_1__DM1 EQU CYREG_PRT1_DM1
G_7_Seg_1__DM2 EQU CYREG_PRT1_DM2
G_7_Seg_1__DR EQU CYREG_PRT1_DR
G_7_Seg_1__INP_DIS EQU CYREG_PRT1_INP_DIS
G_7_Seg_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
G_7_Seg_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
G_7_Seg_1__LCD_EN EQU CYREG_PRT1_LCD_EN
G_7_Seg_1__MASK EQU 0x02
G_7_Seg_1__PORT EQU 1
G_7_Seg_1__PRT EQU CYREG_PRT1_PRT
G_7_Seg_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
G_7_Seg_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
G_7_Seg_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
G_7_Seg_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
G_7_Seg_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
G_7_Seg_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
G_7_Seg_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
G_7_Seg_1__PS EQU CYREG_PRT1_PS
G_7_Seg_1__SHIFT EQU 1
G_7_Seg_1__SLW EQU CYREG_PRT1_SLW

/* led_rgb_b */
led_rgb_b__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
led_rgb_b__0__MASK EQU 0x08
led_rgb_b__0__PC EQU CYREG_PRT2_PC3
led_rgb_b__0__PORT EQU 2
led_rgb_b__0__SHIFT EQU 3
led_rgb_b__AG EQU CYREG_PRT2_AG
led_rgb_b__AMUX EQU CYREG_PRT2_AMUX
led_rgb_b__BIE EQU CYREG_PRT2_BIE
led_rgb_b__BIT_MASK EQU CYREG_PRT2_BIT_MASK
led_rgb_b__BYP EQU CYREG_PRT2_BYP
led_rgb_b__CTL EQU CYREG_PRT2_CTL
led_rgb_b__DM0 EQU CYREG_PRT2_DM0
led_rgb_b__DM1 EQU CYREG_PRT2_DM1
led_rgb_b__DM2 EQU CYREG_PRT2_DM2
led_rgb_b__DR EQU CYREG_PRT2_DR
led_rgb_b__INP_DIS EQU CYREG_PRT2_INP_DIS
led_rgb_b__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
led_rgb_b__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
led_rgb_b__LCD_EN EQU CYREG_PRT2_LCD_EN
led_rgb_b__MASK EQU 0x08
led_rgb_b__PORT EQU 2
led_rgb_b__PRT EQU CYREG_PRT2_PRT
led_rgb_b__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
led_rgb_b__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
led_rgb_b__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
led_rgb_b__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
led_rgb_b__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
led_rgb_b__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
led_rgb_b__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
led_rgb_b__PS EQU CYREG_PRT2_PS
led_rgb_b__SHIFT EQU 3
led_rgb_b__SLW EQU CYREG_PRT2_SLW

/* led_rgb_g */
led_rgb_g__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
led_rgb_g__0__MASK EQU 0x10
led_rgb_g__0__PC EQU CYREG_PRT2_PC4
led_rgb_g__0__PORT EQU 2
led_rgb_g__0__SHIFT EQU 4
led_rgb_g__AG EQU CYREG_PRT2_AG
led_rgb_g__AMUX EQU CYREG_PRT2_AMUX
led_rgb_g__BIE EQU CYREG_PRT2_BIE
led_rgb_g__BIT_MASK EQU CYREG_PRT2_BIT_MASK
led_rgb_g__BYP EQU CYREG_PRT2_BYP
led_rgb_g__CTL EQU CYREG_PRT2_CTL
led_rgb_g__DM0 EQU CYREG_PRT2_DM0
led_rgb_g__DM1 EQU CYREG_PRT2_DM1
led_rgb_g__DM2 EQU CYREG_PRT2_DM2
led_rgb_g__DR EQU CYREG_PRT2_DR
led_rgb_g__INP_DIS EQU CYREG_PRT2_INP_DIS
led_rgb_g__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
led_rgb_g__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
led_rgb_g__LCD_EN EQU CYREG_PRT2_LCD_EN
led_rgb_g__MASK EQU 0x10
led_rgb_g__PORT EQU 2
led_rgb_g__PRT EQU CYREG_PRT2_PRT
led_rgb_g__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
led_rgb_g__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
led_rgb_g__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
led_rgb_g__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
led_rgb_g__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
led_rgb_g__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
led_rgb_g__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
led_rgb_g__PS EQU CYREG_PRT2_PS
led_rgb_g__SHIFT EQU 4
led_rgb_g__SLW EQU CYREG_PRT2_SLW

/* led_rgb_r */
led_rgb_r__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
led_rgb_r__0__MASK EQU 0x20
led_rgb_r__0__PC EQU CYREG_PRT2_PC5
led_rgb_r__0__PORT EQU 2
led_rgb_r__0__SHIFT EQU 5
led_rgb_r__AG EQU CYREG_PRT2_AG
led_rgb_r__AMUX EQU CYREG_PRT2_AMUX
led_rgb_r__BIE EQU CYREG_PRT2_BIE
led_rgb_r__BIT_MASK EQU CYREG_PRT2_BIT_MASK
led_rgb_r__BYP EQU CYREG_PRT2_BYP
led_rgb_r__CTL EQU CYREG_PRT2_CTL
led_rgb_r__DM0 EQU CYREG_PRT2_DM0
led_rgb_r__DM1 EQU CYREG_PRT2_DM1
led_rgb_r__DM2 EQU CYREG_PRT2_DM2
led_rgb_r__DR EQU CYREG_PRT2_DR
led_rgb_r__INP_DIS EQU CYREG_PRT2_INP_DIS
led_rgb_r__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
led_rgb_r__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
led_rgb_r__LCD_EN EQU CYREG_PRT2_LCD_EN
led_rgb_r__MASK EQU 0x20
led_rgb_r__PORT EQU 2
led_rgb_r__PRT EQU CYREG_PRT2_PRT
led_rgb_r__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
led_rgb_r__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
led_rgb_r__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
led_rgb_r__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
led_rgb_r__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
led_rgb_r__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
led_rgb_r__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
led_rgb_r__PS EQU CYREG_PRT2_PS
led_rgb_r__SHIFT EQU 5
led_rgb_r__SLW EQU CYREG_PRT2_SLW

/* DP_7_Seg_1 */
DP_7_Seg_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE0
DP_7_Seg_1__0__MASK EQU 0x01
DP_7_Seg_1__0__PC EQU CYREG_PRT1_PC0
DP_7_Seg_1__0__PORT EQU 1
DP_7_Seg_1__0__SHIFT EQU 0
DP_7_Seg_1__AG EQU CYREG_PRT1_AG
DP_7_Seg_1__AMUX EQU CYREG_PRT1_AMUX
DP_7_Seg_1__BIE EQU CYREG_PRT1_BIE
DP_7_Seg_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
DP_7_Seg_1__BYP EQU CYREG_PRT1_BYP
DP_7_Seg_1__CTL EQU CYREG_PRT1_CTL
DP_7_Seg_1__DM0 EQU CYREG_PRT1_DM0
DP_7_Seg_1__DM1 EQU CYREG_PRT1_DM1
DP_7_Seg_1__DM2 EQU CYREG_PRT1_DM2
DP_7_Seg_1__DR EQU CYREG_PRT1_DR
DP_7_Seg_1__INP_DIS EQU CYREG_PRT1_INP_DIS
DP_7_Seg_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
DP_7_Seg_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
DP_7_Seg_1__LCD_EN EQU CYREG_PRT1_LCD_EN
DP_7_Seg_1__MASK EQU 0x01
DP_7_Seg_1__PORT EQU 1
DP_7_Seg_1__PRT EQU CYREG_PRT1_PRT
DP_7_Seg_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
DP_7_Seg_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
DP_7_Seg_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
DP_7_Seg_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
DP_7_Seg_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
DP_7_Seg_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
DP_7_Seg_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
DP_7_Seg_1__PS EQU CYREG_PRT1_PS
DP_7_Seg_1__SHIFT EQU 0
DP_7_Seg_1__SLW EQU CYREG_PRT1_SLW

/* isr_button */
isr_button__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_button__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_button__INTC_MASK EQU 0x01
isr_button__INTC_NUMBER EQU 0
isr_button__INTC_PRIOR_NUM EQU 7
isr_button__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_button__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_button__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* PWM_led_red */
PWM_led_red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_led_red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWM_led_red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWM_led_red_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWM_led_red_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWM_led_red_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWM_led_red_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWM_led_red_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWM_led_red_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWM_led_red_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_led_red_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_led_red_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_led_red_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
PWM_led_red_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_led_red_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
PWM_led_red_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_led_red_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_led_red_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_led_red_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_led_red_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
PWM_led_red_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_led_red_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_led_red_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_led_red_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
PWM_led_red_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_led_red_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_led_red_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_led_red_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_led_red_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_led_red_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
PWM_led_red_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_led_red_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_led_red_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_led_red_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_led_red_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_led_red_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST
PWM_led_red_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
PWM_led_red_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
PWM_led_red_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
PWM_led_red_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
PWM_led_red_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_led_red_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
PWM_led_red_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
PWM_led_red_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
PWM_led_red_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
PWM_led_red_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
PWM_led_red_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
PWM_led_red_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
PWM_led_red_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
PWM_led_red_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_led_red_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
PWM_led_red_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
PWM_led_red_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
PWM_led_red_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_led_red_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL

/* Sel_A_7_Seg */
Sel_A_7_Seg__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Sel_A_7_Seg__0__MASK EQU 0x20
Sel_A_7_Seg__0__PC EQU CYREG_PRT3_PC5
Sel_A_7_Seg__0__PORT EQU 3
Sel_A_7_Seg__0__SHIFT EQU 5
Sel_A_7_Seg__AG EQU CYREG_PRT3_AG
Sel_A_7_Seg__AMUX EQU CYREG_PRT3_AMUX
Sel_A_7_Seg__BIE EQU CYREG_PRT3_BIE
Sel_A_7_Seg__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Sel_A_7_Seg__BYP EQU CYREG_PRT3_BYP
Sel_A_7_Seg__CTL EQU CYREG_PRT3_CTL
Sel_A_7_Seg__DM0 EQU CYREG_PRT3_DM0
Sel_A_7_Seg__DM1 EQU CYREG_PRT3_DM1
Sel_A_7_Seg__DM2 EQU CYREG_PRT3_DM2
Sel_A_7_Seg__DR EQU CYREG_PRT3_DR
Sel_A_7_Seg__INP_DIS EQU CYREG_PRT3_INP_DIS
Sel_A_7_Seg__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Sel_A_7_Seg__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Sel_A_7_Seg__LCD_EN EQU CYREG_PRT3_LCD_EN
Sel_A_7_Seg__MASK EQU 0x20
Sel_A_7_Seg__PORT EQU 3
Sel_A_7_Seg__PRT EQU CYREG_PRT3_PRT
Sel_A_7_Seg__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Sel_A_7_Seg__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Sel_A_7_Seg__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Sel_A_7_Seg__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Sel_A_7_Seg__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Sel_A_7_Seg__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Sel_A_7_Seg__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Sel_A_7_Seg__PS EQU CYREG_PRT3_PS
Sel_A_7_Seg__SHIFT EQU 5
Sel_A_7_Seg__SLW EQU CYREG_PRT3_SLW

/* Control_Reg_1 */
Control_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_1_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_1_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Control_Reg_1_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_1_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_1_Sync_ctrl_reg__3__MASK EQU 0x08
Control_Reg_1_Sync_ctrl_reg__3__POS EQU 3
Control_Reg_1_Sync_ctrl_reg__4__MASK EQU 0x10
Control_Reg_1_Sync_ctrl_reg__4__POS EQU 4
Control_Reg_1_Sync_ctrl_reg__5__MASK EQU 0x20
Control_Reg_1_Sync_ctrl_reg__5__POS EQU 5
Control_Reg_1_Sync_ctrl_reg__6__MASK EQU 0x40
Control_Reg_1_Sync_ctrl_reg__6__POS EQU 6
Control_Reg_1_Sync_ctrl_reg__7__MASK EQU 0x80
Control_Reg_1_Sync_ctrl_reg__7__POS EQU 7
Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB09_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Control_Reg_1_Sync_ctrl_reg__MASK EQU 0xFF
Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

/* PWM_led_green */
PWM_led_green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_led_green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
PWM_led_green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
PWM_led_green_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
PWM_led_green_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
PWM_led_green_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
PWM_led_green_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
PWM_led_green_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
PWM_led_green_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
PWM_led_green_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_led_green_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_led_green_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_led_green_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
PWM_led_green_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_led_green_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB03_CTL
PWM_led_green_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_led_green_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_led_green_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_led_green_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_led_green_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
PWM_led_green_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_led_green_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_led_green_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_led_green_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
PWM_led_green_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_led_green_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_led_green_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_led_green_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_led_green_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_led_green_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
PWM_led_green_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_led_green_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_led_green_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_led_green_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_led_green_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_led_green_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
PWM_led_green_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
PWM_led_green_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
PWM_led_green_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
PWM_led_green_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
PWM_led_green_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_led_green_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
PWM_led_green_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
PWM_led_green_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
PWM_led_green_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB03_A0
PWM_led_green_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB03_A1
PWM_led_green_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
PWM_led_green_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB03_D0
PWM_led_green_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB03_D1
PWM_led_green_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_led_green_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
PWM_led_green_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB03_F0
PWM_led_green_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB03_F1
PWM_led_green_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_led_green_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL

/* PWM_led_yellow */
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB08_CTL
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
PWM_led_yellow_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_led_yellow_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_led_yellow_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PWM_led_yellow_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
PWM_led_yellow_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_led_yellow_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_led_yellow_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_led_yellow_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_led_yellow_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_led_yellow_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB10_MSK
PWM_led_yellow_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PWM_led_yellow_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB10_ST
PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB10_F1

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
