Analysis & Synthesis report for SDR_REV_A
Fri May 18 22:13:14 2012
Quartus II Version 10.1 Build 153 11/29/2010 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. General Register Statistics
 10. Parameter Settings for User Entity Instance: IF_SYNTH:comb_4|IF_CLK:comb_10|altpll:altpll_component
 11. Parameter Settings for User Entity Instance: HEARTBEAT:comb_11
 12. altpll Parameter Settings by Entity Instance
 13. Port Connectivity Checks: "IF_SYNTH:comb_4|IF_CLK:comb_10"
 14. Port Connectivity Checks: "IF_SYNTH:comb_4"
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 18 22:13:14 2012    ;
; Quartus II Version                 ; 10.1 Build 153 11/29/2010 SJ Web Edition ;
; Revision Name                      ; SDR_REV_A                                ;
; Top-level Entity Name              ; SDR_REV_A                                ;
; Family                             ; Cyclone IV E                             ;
; Total logic elements               ; 63                                       ;
;     Total combinational functions  ; 63                                       ;
;     Dedicated logic registers      ; 36                                       ;
; Total registers                    ; 36                                       ;
; Total pins                         ; 107                                      ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 1                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; SDR_REV_A          ; SDR_REV_A          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                        ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                              ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------+
; IF_CLK.v                         ; yes             ; User Wizard-Generated File   ; C:/fpga/SDR_REV_A/IF_CLK.v                                ;
; IF_SYNTH.v                       ; yes             ; User Verilog HDL File        ; C:/fpga/SDR_REV_A/IF_SYNTH.v                              ;
; HEARTBEAT.v                      ; yes             ; User Verilog HDL File        ; C:/fpga/SDR_REV_A/HEARTBEAT.v                             ;
; sdr_rev_a.v                      ; yes             ; Auto-Found Verilog HDL File  ; C:/fpga/SDR_REV_A/sdr_rev_a.v                             ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/10.1/quartus/libraries/megafunctions/altpll.tdf ;
; db/if_clk_altpll.v               ; yes             ; Auto-Generated Megafunction  ; C:/fpga/SDR_REV_A/db/if_clk_altpll.v                      ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 63             ;
;                                             ;                ;
; Total combinational functions               ; 63             ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 24             ;
;     -- 3 input functions                    ; 0              ;
;     -- <=2 input functions                  ; 39             ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 31             ;
;     -- arithmetic mode                      ; 32             ;
;                                             ;                ;
; Total registers                             ; 36             ;
;     -- Dedicated logic registers            ; 36             ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 107            ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 35             ;
; Total fan-out                               ; 439            ;
; Average fan-out                             ; 1.11           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                    ;
+--------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                 ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                            ; Library Name ;
+--------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+--------------+
; |SDR_REV_A                                 ; 63 (0)            ; 36 (0)       ; 0           ; 0            ; 0       ; 0         ; 107  ; 0            ; |SDR_REV_A                                                                                     ;              ;
;    |HEARTBEAT:comb_11|                     ; 57 (57)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDR_REV_A|HEARTBEAT:comb_11                                                                   ;              ;
;    |IF_SYNTH:comb_4|                       ; 6 (6)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDR_REV_A|IF_SYNTH:comb_4                                                                     ;              ;
;       |IF_CLK:comb_10|                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDR_REV_A|IF_SYNTH:comb_4|IF_CLK:comb_10                                                      ;              ;
;          |altpll:altpll_component|         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDR_REV_A|IF_SYNTH:comb_4|IF_CLK:comb_10|altpll:altpll_component                              ;              ;
;             |IF_CLK_altpll:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDR_REV_A|IF_SYNTH:comb_4|IF_CLK:comb_10|altpll:altpll_component|IF_CLK_altpll:auto_generated ;              ;
+--------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                  ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+----------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                           ; IP Include File            ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+----------------------------+
; Altera ; ALTPLL       ; 10.1    ; N/A          ; N/A          ; |SDR_REV_A|IF_SYNTH:comb_4|IF_CLK:comb_10 ; C:/fpga/SDR_REV_A/IF_CLK.v ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+----------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 36    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_SYNTH:comb_4|IF_CLK:comb_10|altpll:altpll_component ;
+-------------------------------+--------------------------+------------------------------------------+
; Parameter Name                ; Value                    ; Type                                     ;
+-------------------------------+--------------------------+------------------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                                  ;
; PLL_TYPE                      ; AUTO                     ; Untyped                                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=IF_CLK ; Untyped                                  ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                                  ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                                  ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                                  ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                                  ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                                  ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                                  ;
; LOCK_HIGH                     ; 1                        ; Untyped                                  ;
; LOCK_LOW                      ; 1                        ; Untyped                                  ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                                  ;
; SKIP_VCO                      ; OFF                      ; Untyped                                  ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                                  ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                                  ;
; BANDWIDTH                     ; 0                        ; Untyped                                  ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                                  ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                                  ;
; DOWN_SPREAD                   ; 0                        ; Untyped                                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                                  ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                                  ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                                  ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                                  ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                                  ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK0_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                                  ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                                  ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                                  ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                                  ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK0_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK0_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                                  ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                                  ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                                  ;
; DPA_DIVIDER                   ; 0                        ; Untyped                                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                                  ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                                  ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                                  ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                                  ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                                  ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                                  ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                                  ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                                  ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                                  ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                                  ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                                  ;
; VCO_MIN                       ; 0                        ; Untyped                                  ;
; VCO_MAX                       ; 0                        ; Untyped                                  ;
; VCO_CENTER                    ; 0                        ; Untyped                                  ;
; PFD_MIN                       ; 0                        ; Untyped                                  ;
; PFD_MAX                       ; 0                        ; Untyped                                  ;
; M_INITIAL                     ; 1                        ; Signed Integer                           ;
; M                             ; 12                       ; Signed Integer                           ;
; N                             ; 1                        ; Signed Integer                           ;
; M2                            ; 1                        ; Untyped                                  ;
; N2                            ; 1                        ; Untyped                                  ;
; SS                            ; 1                        ; Untyped                                  ;
; C0_HIGH                       ; 3                        ; Signed Integer                           ;
; C1_HIGH                       ; 0                        ; Untyped                                  ;
; C2_HIGH                       ; 0                        ; Untyped                                  ;
; C3_HIGH                       ; 0                        ; Untyped                                  ;
; C4_HIGH                       ; 0                        ; Untyped                                  ;
; C5_HIGH                       ; 0                        ; Untyped                                  ;
; C6_HIGH                       ; 0                        ; Untyped                                  ;
; C7_HIGH                       ; 0                        ; Untyped                                  ;
; C8_HIGH                       ; 0                        ; Untyped                                  ;
; C9_HIGH                       ; 0                        ; Untyped                                  ;
; C0_LOW                        ; 3                        ; Signed Integer                           ;
; C1_LOW                        ; 0                        ; Untyped                                  ;
; C2_LOW                        ; 0                        ; Untyped                                  ;
; C3_LOW                        ; 0                        ; Untyped                                  ;
; C4_LOW                        ; 0                        ; Untyped                                  ;
; C5_LOW                        ; 0                        ; Untyped                                  ;
; C6_LOW                        ; 0                        ; Untyped                                  ;
; C7_LOW                        ; 0                        ; Untyped                                  ;
; C8_LOW                        ; 0                        ; Untyped                                  ;
; C9_LOW                        ; 0                        ; Untyped                                  ;
; C0_INITIAL                    ; 1                        ; Signed Integer                           ;
; C1_INITIAL                    ; 0                        ; Untyped                                  ;
; C2_INITIAL                    ; 0                        ; Untyped                                  ;
; C3_INITIAL                    ; 0                        ; Untyped                                  ;
; C4_INITIAL                    ; 0                        ; Untyped                                  ;
; C5_INITIAL                    ; 0                        ; Untyped                                  ;
; C6_INITIAL                    ; 0                        ; Untyped                                  ;
; C7_INITIAL                    ; 0                        ; Untyped                                  ;
; C8_INITIAL                    ; 0                        ; Untyped                                  ;
; C9_INITIAL                    ; 0                        ; Untyped                                  ;
; C0_MODE                       ; even                     ; Untyped                                  ;
; C1_MODE                       ; BYPASS                   ; Untyped                                  ;
; C2_MODE                       ; BYPASS                   ; Untyped                                  ;
; C3_MODE                       ; BYPASS                   ; Untyped                                  ;
; C4_MODE                       ; BYPASS                   ; Untyped                                  ;
; C5_MODE                       ; BYPASS                   ; Untyped                                  ;
; C6_MODE                       ; BYPASS                   ; Untyped                                  ;
; C7_MODE                       ; BYPASS                   ; Untyped                                  ;
; C8_MODE                       ; BYPASS                   ; Untyped                                  ;
; C9_MODE                       ; BYPASS                   ; Untyped                                  ;
; C0_PH                         ; 0                        ; Signed Integer                           ;
; C1_PH                         ; 0                        ; Untyped                                  ;
; C2_PH                         ; 0                        ; Untyped                                  ;
; C3_PH                         ; 0                        ; Untyped                                  ;
; C4_PH                         ; 0                        ; Untyped                                  ;
; C5_PH                         ; 0                        ; Untyped                                  ;
; C6_PH                         ; 0                        ; Untyped                                  ;
; C7_PH                         ; 0                        ; Untyped                                  ;
; C8_PH                         ; 0                        ; Untyped                                  ;
; C9_PH                         ; 0                        ; Untyped                                  ;
; L0_HIGH                       ; 1                        ; Untyped                                  ;
; L1_HIGH                       ; 1                        ; Untyped                                  ;
; G0_HIGH                       ; 1                        ; Untyped                                  ;
; G1_HIGH                       ; 1                        ; Untyped                                  ;
; G2_HIGH                       ; 1                        ; Untyped                                  ;
; G3_HIGH                       ; 1                        ; Untyped                                  ;
; E0_HIGH                       ; 1                        ; Untyped                                  ;
; E1_HIGH                       ; 1                        ; Untyped                                  ;
; E2_HIGH                       ; 1                        ; Untyped                                  ;
; E3_HIGH                       ; 1                        ; Untyped                                  ;
; L0_LOW                        ; 1                        ; Untyped                                  ;
; L1_LOW                        ; 1                        ; Untyped                                  ;
; G0_LOW                        ; 1                        ; Untyped                                  ;
; G1_LOW                        ; 1                        ; Untyped                                  ;
; G2_LOW                        ; 1                        ; Untyped                                  ;
; G3_LOW                        ; 1                        ; Untyped                                  ;
; E0_LOW                        ; 1                        ; Untyped                                  ;
; E1_LOW                        ; 1                        ; Untyped                                  ;
; E2_LOW                        ; 1                        ; Untyped                                  ;
; E3_LOW                        ; 1                        ; Untyped                                  ;
; L0_INITIAL                    ; 1                        ; Untyped                                  ;
; L1_INITIAL                    ; 1                        ; Untyped                                  ;
; G0_INITIAL                    ; 1                        ; Untyped                                  ;
; G1_INITIAL                    ; 1                        ; Untyped                                  ;
; G2_INITIAL                    ; 1                        ; Untyped                                  ;
; G3_INITIAL                    ; 1                        ; Untyped                                  ;
; E0_INITIAL                    ; 1                        ; Untyped                                  ;
; E1_INITIAL                    ; 1                        ; Untyped                                  ;
; E2_INITIAL                    ; 1                        ; Untyped                                  ;
; E3_INITIAL                    ; 1                        ; Untyped                                  ;
; L0_MODE                       ; BYPASS                   ; Untyped                                  ;
; L1_MODE                       ; BYPASS                   ; Untyped                                  ;
; G0_MODE                       ; BYPASS                   ; Untyped                                  ;
; G1_MODE                       ; BYPASS                   ; Untyped                                  ;
; G2_MODE                       ; BYPASS                   ; Untyped                                  ;
; G3_MODE                       ; BYPASS                   ; Untyped                                  ;
; E0_MODE                       ; BYPASS                   ; Untyped                                  ;
; E1_MODE                       ; BYPASS                   ; Untyped                                  ;
; E2_MODE                       ; BYPASS                   ; Untyped                                  ;
; E3_MODE                       ; BYPASS                   ; Untyped                                  ;
; L0_PH                         ; 0                        ; Untyped                                  ;
; L1_PH                         ; 0                        ; Untyped                                  ;
; G0_PH                         ; 0                        ; Untyped                                  ;
; G1_PH                         ; 0                        ; Untyped                                  ;
; G2_PH                         ; 0                        ; Untyped                                  ;
; G3_PH                         ; 0                        ; Untyped                                  ;
; E0_PH                         ; 0                        ; Untyped                                  ;
; E1_PH                         ; 0                        ; Untyped                                  ;
; E2_PH                         ; 0                        ; Untyped                                  ;
; E3_PH                         ; 0                        ; Untyped                                  ;
; M_PH                          ; 0                        ; Signed Integer                           ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; CLK0_COUNTER                  ; c0                       ; Untyped                                  ;
; CLK1_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK2_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK3_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK4_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK5_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK6_COUNTER                  ; E0                       ; Untyped                                  ;
; CLK7_COUNTER                  ; E1                       ; Untyped                                  ;
; CLK8_COUNTER                  ; E2                       ; Untyped                                  ;
; CLK9_COUNTER                  ; E3                       ; Untyped                                  ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; M_TIME_DELAY                  ; 0                        ; Untyped                                  ;
; N_TIME_DELAY                  ; 0                        ; Untyped                                  ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                                  ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                                  ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                                  ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                                  ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                                  ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                                  ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                                  ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                                  ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 1                        ; Signed Integer                           ;
; LOOP_FILTER_R_BITS            ; 27                       ; Signed Integer                           ;
; LOOP_FILTER_C_BITS            ; 0                        ; Signed Integer                           ;
; VCO_POST_SCALE                ; 2                        ; Signed Integer                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                                  ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                                  ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANDATA                 ; PORT_USED                ; Untyped                                  ;
; PORT_SCANDATAOUT              ; PORT_USED                ; Untyped                                  ;
; PORT_SCANDONE                 ; PORT_USED                ; Untyped                                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                                  ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                                  ;
; PORT_ARESET                   ; PORT_USED                ; Untyped                                  ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANCLK                  ; PORT_USED                ; Untyped                                  ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped                                  ;
; PORT_CONFIGUPDATE             ; PORT_USED                ; Untyped                                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANCLKENA               ; PORT_USED                ; Untyped                                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                                  ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                                  ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; CBXI_PARAMETER                ; IF_CLK_altpll            ; Untyped                                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                                  ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                                  ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                                  ;
; SCAN_CHAIN_MIF_FILE           ; IF_CLK.mif               ; Untyped                                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                                  ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE                           ;
+-------------------------------+--------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HEARTBEAT:comb_11 ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; clk_div        ; 50000000 ; Signed Integer                     ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                           ;
+-------------------------------+--------------------------------------------------------+
; Name                          ; Value                                                  ;
+-------------------------------+--------------------------------------------------------+
; Number of entity instances    ; 1                                                      ;
; Entity Instance               ; IF_SYNTH:comb_4|IF_CLK:comb_10|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                 ;
;     -- PLL_TYPE               ; AUTO                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                      ;
+-------------------------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_SYNTH:comb_4|IF_CLK:comb_10"                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; areset       ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; configupdate ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; scanclk      ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; scanclkena   ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; scandata     ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; locked       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; scandataout  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; scandone     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_SYNTH:comb_4"                                                                                                                                                          ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                               ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; if_freq  ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                ;
; quad_out ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (5 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.1 Build 153 11/29/2010 SJ Web Edition
    Info: Processing started: Fri May 18 22:13:12 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SDR_REV_A -c SDR_REV_A
Info: Found 1 design units, including 1 entities, in source file if_clk.v
    Info: Found entity 1: IF_CLK
Info: Found 1 design units, including 1 entities, in source file quad_generator.v
    Info: Found entity 1: QUAD_GENERATOR
Warning (10275): Verilog HDL Module Instantiation warning at IF_SYNTH.v(64): ignored dangling comma in List of Port Connections
Info: Found 1 design units, including 1 entities, in source file if_synth.v
    Info: Found entity 1: IF_SYNTH
Info: Found 1 design units, including 1 entities, in source file heartbeat.v
    Info: Found entity 1: HEARTBEAT
Critical Warning (10846): Verilog HDL Instantiation warning at IF_SYNTH.v(64): instance has no name
Warning: Using design file sdr_rev_a.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: SDR_REV_A
Critical Warning (10846): Verilog HDL Instantiation warning at sdr_rev_a.v(111): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at sdr_rev_a.v(122): instance has no name
Info: Elaborating entity "SDR_REV_A" for the top level hierarchy
Warning (10034): Output port "LED[6..1]" at sdr_rev_a.v(62) has no driver
Warning (10034): Output port "EPCS_ASDO" at sdr_rev_a.v(71) has no driver
Warning (10034): Output port "EPCS_DCLK" at sdr_rev_a.v(73) has no driver
Warning (10034): Output port "EPCS_NCSO" at sdr_rev_a.v(74) has no driver
Info: Elaborating entity "IF_SYNTH" for hierarchy "IF_SYNTH:comb_4"
Warning (10230): Verilog HDL assignment warning at IF_SYNTH.v(48): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at IF_SYNTH.v(50): truncated value with size 32 to match size of target (4)
Warning (10034): Output port "pll_lock" at IF_SYNTH.v(30) has no driver
Info: Elaborating entity "IF_CLK" for hierarchy "IF_SYNTH:comb_4|IF_CLK:comb_10"
Info: Elaborating entity "altpll" for hierarchy "IF_SYNTH:comb_4|IF_CLK:comb_10|altpll:altpll_component"
Info: Elaborated megafunction instantiation "IF_SYNTH:comb_4|IF_CLK:comb_10|altpll:altpll_component"
Info: Instantiated megafunction "IF_SYNTH:comb_4|IF_CLK:comb_10|altpll:altpll_component" with the following parameter:
    Info: Parameter "charge_pump_current_bits" = "1"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone IV E"
    Info: Parameter "loop_filter_c_bits" = "0"
    Info: Parameter "loop_filter_r_bits" = "27"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=IF_CLK"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "m" = "12"
    Info: Parameter "m_initial" = "1"
    Info: Parameter "m_ph" = "0"
    Info: Parameter "n" = "1"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_USED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_USED"
    Info: Parameter "port_scanclkena" = "PORT_USED"
    Info: Parameter "port_scandata" = "PORT_USED"
    Info: Parameter "port_scandataout" = "PORT_USED"
    Info: Parameter "port_scandone" = "PORT_USED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "self_reset_on_loss_lock" = "OFF"
    Info: Parameter "vco_post_scale" = "2"
    Info: Parameter "width_clock" = "5"
    Info: Parameter "c0_high" = "3"
    Info: Parameter "c0_initial" = "1"
    Info: Parameter "c0_low" = "3"
    Info: Parameter "c0_mode" = "even"
    Info: Parameter "c0_ph" = "0"
    Info: Parameter "clk0_counter" = "c0"
    Info: Parameter "scan_chain_mif_file" = "IF_CLK.mif"
Info: Found 1 design units, including 1 entities, in source file db/if_clk_altpll.v
    Info: Found entity 1: IF_CLK_altpll
Info: Elaborating entity "IF_CLK_altpll" for hierarchy "IF_SYNTH:comb_4|IF_CLK:comb_10|altpll:altpll_component|IF_CLK_altpll:auto_generated"
Info: Elaborating entity "HEARTBEAT" for hierarchy "HEARTBEAT:comb_11"
Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: The following nodes have both tri-state and non-tri-state drivers
    Warning: Inserted always-enabled tri-state buffer between "B[29]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "B[30]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "B[31]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "B[32]" and its non-tri-state driver.
Warning: The following bidir pins have no drivers
    Warning: Bidir "GPIO_2[0]" has no driver
    Warning: Bidir "GPIO_2[1]" has no driver
    Warning: Bidir "GPIO_2[2]" has no driver
    Warning: Bidir "GPIO_2[3]" has no driver
    Warning: Bidir "GPIO_2[4]" has no driver
    Warning: Bidir "GPIO_2[5]" has no driver
    Warning: Bidir "GPIO_2[6]" has no driver
    Warning: Bidir "GPIO_2[7]" has no driver
    Warning: Bidir "GPIO_2[8]" has no driver
    Warning: Bidir "GPIO_2[9]" has no driver
    Warning: Bidir "GPIO_2[10]" has no driver
    Warning: Bidir "GPIO_2[11]" has no driver
    Warning: Bidir "GPIO_2[12]" has no driver
    Warning: Bidir "A[0]" has no driver
    Warning: Bidir "A[1]" has no driver
    Warning: Bidir "A[2]" has no driver
    Warning: Bidir "A[3]" has no driver
    Warning: Bidir "A[4]" has no driver
    Warning: Bidir "A[5]" has no driver
    Warning: Bidir "A[6]" has no driver
    Warning: Bidir "A[7]" has no driver
    Warning: Bidir "A[8]" has no driver
    Warning: Bidir "A[9]" has no driver
    Warning: Bidir "A[10]" has no driver
    Warning: Bidir "A[11]" has no driver
    Warning: Bidir "A[12]" has no driver
    Warning: Bidir "A[13]" has no driver
    Warning: Bidir "A[14]" has no driver
    Warning: Bidir "A[15]" has no driver
    Warning: Bidir "A[16]" has no driver
    Warning: Bidir "A[17]" has no driver
    Warning: Bidir "A[18]" has no driver
    Warning: Bidir "A[19]" has no driver
    Warning: Bidir "A[20]" has no driver
    Warning: Bidir "A[21]" has no driver
    Warning: Bidir "A[22]" has no driver
    Warning: Bidir "A[23]" has no driver
    Warning: Bidir "A[24]" has no driver
    Warning: Bidir "A[25]" has no driver
    Warning: Bidir "A[26]" has no driver
    Warning: Bidir "A[27]" has no driver
    Warning: Bidir "A[28]" has no driver
    Warning: Bidir "A[29]" has no driver
    Warning: Bidir "A[30]" has no driver
    Warning: Bidir "A[31]" has no driver
    Warning: Bidir "A[32]" has no driver
    Warning: Bidir "A[33]" has no driver
    Warning: Bidir "B[0]" has no driver
    Warning: Bidir "B[1]" has no driver
    Warning: Bidir "B[2]" has no driver
    Warning: Bidir "B[3]" has no driver
    Warning: Bidir "B[4]" has no driver
    Warning: Bidir "B[5]" has no driver
    Warning: Bidir "B[6]" has no driver
    Warning: Bidir "B[7]" has no driver
    Warning: Bidir "B[8]" has no driver
    Warning: Bidir "B[9]" has no driver
    Warning: Bidir "B[10]" has no driver
    Warning: Bidir "B[11]" has no driver
    Warning: Bidir "B[12]" has no driver
    Warning: Bidir "B[13]" has no driver
    Warning: Bidir "B[14]" has no driver
    Warning: Bidir "B[15]" has no driver
    Warning: Bidir "B[16]" has no driver
    Warning: Bidir "B[17]" has no driver
    Warning: Bidir "B[18]" has no driver
    Warning: Bidir "B[19]" has no driver
    Warning: Bidir "B[20]" has no driver
    Warning: Bidir "B[21]" has no driver
    Warning: Bidir "B[22]" has no driver
    Warning: Bidir "B[23]" has no driver
    Warning: Bidir "B[24]" has no driver
    Warning: Bidir "B[25]" has no driver
    Warning: Bidir "B[26]" has no driver
    Warning: Bidir "B[27]" has no driver
    Warning: Bidir "B[28]" has no driver
Warning: The following tri-state nodes are fed by constants
    Warning: The pin "B[33]" is fed by GND
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "B[29]~synth"
    Warning: Node "B[30]~synth"
    Warning: Node "B[31]~synth"
    Warning: Node "B[32]~synth"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[1]" is stuck at GND
    Warning (13410): Pin "LED[2]" is stuck at GND
    Warning (13410): Pin "LED[3]" is stuck at GND
    Warning (13410): Pin "LED[4]" is stuck at GND
    Warning (13410): Pin "LED[5]" is stuck at GND
    Warning (13410): Pin "LED[6]" is stuck at GND
    Warning (13410): Pin "LED[7]" is stuck at GND
    Warning (13410): Pin "EPCS_ASDO" is stuck at GND
    Warning (13410): Pin "EPCS_DCLK" is stuck at GND
    Warning (13410): Pin "EPCS_NCSO" is stuck at GND
Info: Timing-Driven Synthesis is running
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding node "IF_SYNTH:comb_4|IF_CLK:comb_10|altpll:altpll_component|IF_CLK_altpll:auto_generated|pll1"
Warning: Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "EPCS_DATA0"
    Warning (15610): No output dependent on input pin "GPIO_2_IN[0]"
    Warning (15610): No output dependent on input pin "GPIO_2_IN[1]"
    Warning (15610): No output dependent on input pin "GPIO_2_IN[2]"
    Warning (15610): No output dependent on input pin "A_IN[0]"
    Warning (15610): No output dependent on input pin "A_IN[1]"
    Warning (15610): No output dependent on input pin "B_IN[0]"
    Warning (15610): No output dependent on input pin "B_IN[1]"
Info: Implemented 171 device resources after synthesis - the final resource count might be different
    Info: Implemented 15 input pins
    Info: Implemented 11 output pins
    Info: Implemented 81 bidirectional pins
    Info: Implemented 63 logic cells
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 128 warnings
    Info: Peak virtual memory: 261 megabytes
    Info: Processing ended: Fri May 18 22:13:14 2012
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


