// Seed: 1975130880
module module_0 (
    input supply1 id_0
);
  wire id_2;
endmodule
module module_1 (
    input  wire  id_0,
    output tri0  id_1,
    output tri   id_2,
    output uwire id_3,
    input  wor   id_4,
    input  tri0  id_5,
    input  tri0  id_6,
    output tri1  id_7,
    input  tri   id_8
);
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
  assign id_7 = id_0;
  assign id_3 = -1;
endmodule
module module_2 (
    input uwire id_0,
    input supply0 id_1
    , id_22,
    input wire id_2,
    input tri0 id_3,
    output tri id_4,
    output wand id_5,
    output tri id_6,
    output tri id_7,
    output wire id_8,
    output wire id_9,
    input supply1 id_10,
    input tri1 id_11,
    output wand id_12,
    output wire id_13,
    input uwire id_14,
    output tri0 id_15,
    output uwire id_16,
    output wor id_17,
    output supply1 id_18,
    output tri1 id_19,
    output tri0 id_20
);
  assign id_6 = id_11;
  module_0 modCall_1 (id_2);
  assign modCall_1.id_0 = 0;
endmodule
