

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">sam3_dacc.h File Reference</div>  </div>
</div>
<div class="contents">
<div class="textblock"><code>#include &lt;<a class="el" href="cm3_8h_source.html">io/cm3.h</a>&gt;</code><br/>
</div>
<p><a href="sam3__dacc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#ab21b1b0051c2bc317324b38e4e8b797e">DACC_BASE</a>&#160;&#160;&#160;0x400C8000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DACC registers base.  <a href="#ab21b1b0051c2bc317324b38e4e8b797e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afea1330655b4a7985166220d8d96d3fc"></a><!-- doxytag: member="sam3_dacc.h::DACC_MR_STARTUP_0" ref="afea1330655b4a7985166220d8d96d3fc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#afea1330655b4a7985166220d8d96d3fc">DACC_MR_STARTUP_0</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">0 periods of DACClock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acc158332ae2539a2432627984f871b18"></a><!-- doxytag: member="sam3_dacc.h::DACC_MR_STARTUP_8" ref="acc158332ae2539a2432627984f871b18" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#acc158332ae2539a2432627984f871b18">DACC_MR_STARTUP_8</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">8 periods of DACClock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aadd24743770bf4aeb825f2ea3a2a88ec"></a><!-- doxytag: member="sam3_dacc.h::DACC_MR_STARTUP_16" ref="aadd24743770bf4aeb825f2ea3a2a88ec" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#aadd24743770bf4aeb825f2ea3a2a88ec">DACC_MR_STARTUP_16</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">16 periods of of DACClock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf0cacbb02608b6b0b78557dbc2eb396"></a><!-- doxytag: member="sam3_dacc.h::DACC_MR_STARTUP_24" ref="aaf0cacbb02608b6b0b78557dbc2eb396" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#aaf0cacbb02608b6b0b78557dbc2eb396">DACC_MR_STARTUP_24</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">24 periods of of DACClock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3772aae2408bf620fc93f3507712fa23"></a><!-- doxytag: member="sam3_dacc.h::DACC_MR_STARTUP_64" ref="a3772aae2408bf620fc93f3507712fa23" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a3772aae2408bf620fc93f3507712fa23">DACC_MR_STARTUP_64</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">64 periods of of DACClock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9920c4a8629b1a0bc79db848e394cfba"></a><!-- doxytag: member="sam3_dacc.h::DACC_MR_STARTUP_80" ref="a9920c4a8629b1a0bc79db848e394cfba" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a9920c4a8629b1a0bc79db848e394cfba">DACC_MR_STARTUP_80</a>&#160;&#160;&#160;5</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">70 periods of of DACClock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a6ead701eebf7fd8f1267da8bfa5bf5"></a><!-- doxytag: member="sam3_dacc.h::DACC_MR_STARTUP_96" ref="a3a6ead701eebf7fd8f1267da8bfa5bf5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a3a6ead701eebf7fd8f1267da8bfa5bf5">DACC_MR_STARTUP_96</a>&#160;&#160;&#160;6</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">96 periods of of DACClock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aabe67f0968041eedbc531561f0216669"></a><!-- doxytag: member="sam3_dacc.h::DACC_MR_STARTUP_112" ref="aabe67f0968041eedbc531561f0216669" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#aabe67f0968041eedbc531561f0216669">DACC_MR_STARTUP_112</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">112 periods of of DACClock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae995c4178ff84f482a8aa588e985e35d"></a><!-- doxytag: member="sam3_dacc.h::DACC_MR_STARTUP_512" ref="ae995c4178ff84f482a8aa588e985e35d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#ae995c4178ff84f482a8aa588e985e35d">DACC_MR_STARTUP_512</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">512 periods of DACClock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abeabcfcacda1a093170cbe6cf66a31bb"></a><!-- doxytag: member="sam3_dacc.h::DACC_MR_STARTUP_576" ref="abeabcfcacda1a093170cbe6cf66a31bb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#abeabcfcacda1a093170cbe6cf66a31bb">DACC_MR_STARTUP_576</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">576 periods of DACClock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a05c58b7af4aa6ffa1ffe9115a14b9b85"></a><!-- doxytag: member="sam3_dacc.h::DACC_MR_STARTUP_640" ref="a05c58b7af4aa6ffa1ffe9115a14b9b85" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a05c58b7af4aa6ffa1ffe9115a14b9b85">DACC_MR_STARTUP_640</a>&#160;&#160;&#160;10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">640 periods of DACClock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa2e8c7ac4e04052711739ec9e6046560"></a><!-- doxytag: member="sam3_dacc.h::DACC_MR_STARTUP_704" ref="aa2e8c7ac4e04052711739ec9e6046560" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#aa2e8c7ac4e04052711739ec9e6046560">DACC_MR_STARTUP_704</a>&#160;&#160;&#160;11</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">704 periods of DACClock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1e08467ecba4382d08b8df4579fbc178"></a><!-- doxytag: member="sam3_dacc.h::DACC_MR_STARTUP_768" ref="a1e08467ecba4382d08b8df4579fbc178" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a1e08467ecba4382d08b8df4579fbc178">DACC_MR_STARTUP_768</a>&#160;&#160;&#160;12</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">768 periods of DACClock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7851fd7402dab5f652770a56a54ed705"></a><!-- doxytag: member="sam3_dacc.h::DACC_MR_STARTUP_832" ref="a7851fd7402dab5f652770a56a54ed705" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a7851fd7402dab5f652770a56a54ed705">DACC_MR_STARTUP_832</a>&#160;&#160;&#160;13</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">832 periods of DACClock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a49d4cd5781898125a6b45d27179c334a"></a><!-- doxytag: member="sam3_dacc.h::DACC_MR_STARTUP_896" ref="a49d4cd5781898125a6b45d27179c334a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a49d4cd5781898125a6b45d27179c334a">DACC_MR_STARTUP_896</a>&#160;&#160;&#160;14</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">896 periods of DACClock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaffdb28bfa3b7dad7aeb51a4cdf3a6cc"></a><!-- doxytag: member="sam3_dacc.h::DACC_MR_STARTUP_960" ref="aaffdb28bfa3b7dad7aeb51a4cdf3a6cc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#aaffdb28bfa3b7dad7aeb51a4cdf3a6cc">DACC_MR_STARTUP_960</a>&#160;&#160;&#160;15</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">960 periods of DACClock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae4d0a9f9e66b05e026929109371a7f6e"></a><!-- doxytag: member="sam3_dacc.h::DACC_MR_STARTUP_1024" ref="ae4d0a9f9e66b05e026929109371a7f6e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#ae4d0a9f9e66b05e026929109371a7f6e">DACC_MR_STARTUP_1024</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1024 periods of DACClock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae24d495903c3c0daa5f5bbe80d9445af"></a><!-- doxytag: member="sam3_dacc.h::DACC_MR_STARTUP_1088" ref="ae24d495903c3c0daa5f5bbe80d9445af" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#ae24d495903c3c0daa5f5bbe80d9445af">DACC_MR_STARTUP_1088</a>&#160;&#160;&#160;17</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1088 periods of DACClock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a97ee743d97e077b447f479f3a1025319"></a><!-- doxytag: member="sam3_dacc.h::DACC_MR_STARTUP_1152" ref="a97ee743d97e077b447f479f3a1025319" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a97ee743d97e077b447f479f3a1025319">DACC_MR_STARTUP_1152</a>&#160;&#160;&#160;18</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1152 periods of DACClock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a498f31a9df113ac7f4cbdc90dcdf49c8"></a><!-- doxytag: member="sam3_dacc.h::DACC_MR_STARTUP_1216" ref="a498f31a9df113ac7f4cbdc90dcdf49c8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a498f31a9df113ac7f4cbdc90dcdf49c8">DACC_MR_STARTUP_1216</a>&#160;&#160;&#160;19</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1216 periods of DACClock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a632929ac6dcc0a3a2d68c081b3a4c81b"></a><!-- doxytag: member="sam3_dacc.h::DACC_MR_STARTUP_1280" ref="a632929ac6dcc0a3a2d68c081b3a4c81b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a632929ac6dcc0a3a2d68c081b3a4c81b">DACC_MR_STARTUP_1280</a>&#160;&#160;&#160;20</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1280 periods of DACClock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1fc0aa11b8d58f445811fcaef5e89488"></a><!-- doxytag: member="sam3_dacc.h::DACC_MR_STARTUP_1344" ref="a1fc0aa11b8d58f445811fcaef5e89488" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a1fc0aa11b8d58f445811fcaef5e89488">DACC_MR_STARTUP_1344</a>&#160;&#160;&#160;21</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1344 periods of DACClock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa3f5514de4c2b3dc77b2127dcb232990"></a><!-- doxytag: member="sam3_dacc.h::DACC_MR_STARTUP_1408" ref="aa3f5514de4c2b3dc77b2127dcb232990" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#aa3f5514de4c2b3dc77b2127dcb232990">DACC_MR_STARTUP_1408</a>&#160;&#160;&#160;22</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1408 periods of DACClock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a546074207e2da0ee0a49baf4a805c10c"></a><!-- doxytag: member="sam3_dacc.h::DACC_MR_STARTUP_1472" ref="a546074207e2da0ee0a49baf4a805c10c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a546074207e2da0ee0a49baf4a805c10c">DACC_MR_STARTUP_1472</a>&#160;&#160;&#160;23</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1472 periods of DACClock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac885386601d415ea9c084c475f9529ae"></a><!-- doxytag: member="sam3_dacc.h::DACC_MR_STARTUP_1536" ref="ac885386601d415ea9c084c475f9529ae" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#ac885386601d415ea9c084c475f9529ae">DACC_MR_STARTUP_1536</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1536 periods of DACClock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a53ddefe95dd7cf9f27b75b83e7e18192"></a><!-- doxytag: member="sam3_dacc.h::DACC_MR_STARTUP_1600" ref="a53ddefe95dd7cf9f27b75b83e7e18192" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a53ddefe95dd7cf9f27b75b83e7e18192">DACC_MR_STARTUP_1600</a>&#160;&#160;&#160;25</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1600 periods of DACClock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a635acc49bd70bca35de891f4659af53b"></a><!-- doxytag: member="sam3_dacc.h::DACC_MR_STARTUP_1664" ref="a635acc49bd70bca35de891f4659af53b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a635acc49bd70bca35de891f4659af53b">DACC_MR_STARTUP_1664</a>&#160;&#160;&#160;26</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1664 periods of DACClock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac8f4d42745cbbb72156b53cd2fccb398"></a><!-- doxytag: member="sam3_dacc.h::DACC_MR_STARTUP_1728" ref="ac8f4d42745cbbb72156b53cd2fccb398" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#ac8f4d42745cbbb72156b53cd2fccb398">DACC_MR_STARTUP_1728</a>&#160;&#160;&#160;27</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1728 periods of DACClock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a03d095011ef1f594ce7b82e7ce6c4d57"></a><!-- doxytag: member="sam3_dacc.h::DACC_MR_STARTUP_1792" ref="a03d095011ef1f594ce7b82e7ce6c4d57" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a03d095011ef1f594ce7b82e7ce6c4d57">DACC_MR_STARTUP_1792</a>&#160;&#160;&#160;28</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1792 periods of DACClock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac11d3d3b1d4ddcda49ecc3b8e329f66a"></a><!-- doxytag: member="sam3_dacc.h::DACC_MR_STARTUP_1856" ref="ac11d3d3b1d4ddcda49ecc3b8e329f66a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#ac11d3d3b1d4ddcda49ecc3b8e329f66a">DACC_MR_STARTUP_1856</a>&#160;&#160;&#160;29</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1856 periods of DACClock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1990e14e2e9192688d6e12b3c98dc331"></a><!-- doxytag: member="sam3_dacc.h::DACC_MR_STARTUP_1920" ref="a1990e14e2e9192688d6e12b3c98dc331" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a1990e14e2e9192688d6e12b3c98dc331">DACC_MR_STARTUP_1920</a>&#160;&#160;&#160;30</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1920 periods of DACClock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a859c3c784de5c275aa58723259445e27"></a><!-- doxytag: member="sam3_dacc.h::DACC_MR_STARTUP_1984" ref="a859c3c784de5c275aa58723259445e27" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a859c3c784de5c275aa58723259445e27">DACC_MR_STARTUP_1984</a>&#160;&#160;&#160;31</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1984 periods of DACClock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#aafb8a70574946cd8eb194374e80d2e8b">DACC_CHER_OFF</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DACC channel enable register.  <a href="#aafb8a70574946cd8eb194374e80d2e8b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae7aa06637eb281b180b7408f29898cb9"></a><!-- doxytag: member="sam3_dacc.h::DACC_CHER" ref="ae7aa06637eb281b180b7408f29898cb9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#ae7aa06637eb281b180b7408f29898cb9">DACC_CHER</a>&#160;&#160;&#160;(*((reg32_t*) (DACC_BASE + DACC_CHER_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel enable register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a7f0a0a369097c95ac66b44bed188f2a3">DACC_CHDR_OFF</a>&#160;&#160;&#160;0x00000014</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DACC channel disable register.  <a href="#a7f0a0a369097c95ac66b44bed188f2a3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3117a23cf61e942581fcd7cde3e1c600"></a><!-- doxytag: member="sam3_dacc.h::DACC_CHDR" ref="a3117a23cf61e942581fcd7cde3e1c600" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a3117a23cf61e942581fcd7cde3e1c600">DACC_CHDR</a>&#160;&#160;&#160;(*((reg32_t*) (DACC_BASE + DACC_CHDR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel disable register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a40833155f8771daf8d6b37d1848ae816">DACC_CHSR_OFF</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DACC channel status register.  <a href="#a40833155f8771daf8d6b37d1848ae816"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab81cc3928e076da82e02ca865ce7b08e"></a><!-- doxytag: member="sam3_dacc.h::DACC_CHSR" ref="ab81cc3928e076da82e02ca865ce7b08e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#ab81cc3928e076da82e02ca865ce7b08e">DACC_CHSR</a>&#160;&#160;&#160;(*((reg32_t*) (DACC_BASE + DACC_CHSR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel status register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3d17fa252e63386d4674f49852e5140e"></a><!-- doxytag: member="sam3_dacc.h::DACC_CH0" ref="a3d17fa252e63386d4674f49852e5140e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a3d17fa252e63386d4674f49852e5140e">DACC_CH0</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a867c3ea740bc1bb3d759cfbc4c3e9117"></a><!-- doxytag: member="sam3_dacc.h::DACC_CH1" ref="a867c3ea740bc1bb3d759cfbc4c3e9117" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a867c3ea740bc1bb3d759cfbc4c3e9117">DACC_CH1</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a00b2a7dd19b3e0e276d74024471ae8b3">DACC_CDR_OFF</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DACC Conversion data register.  <a href="#a00b2a7dd19b3e0e276d74024471ae8b3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a436a2233ab2cca6b5a13ac76ddb2965b"></a><!-- doxytag: member="sam3_dacc.h::DACC_CDR" ref="a436a2233ab2cca6b5a13ac76ddb2965b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a436a2233ab2cca6b5a13ac76ddb2965b">DACC_CDR</a>&#160;&#160;&#160;(*((reg32_t*) (DACC_BASE + DACC_CDR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Conversion data register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a1ea2e354fb9915bf74f84fab09e1c6f0">DACC_IER_OFF</a>&#160;&#160;&#160;0x00000024</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DACC Interrupt enable register.  <a href="#a1ea2e354fb9915bf74f84fab09e1c6f0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8692da270a88b7cb438093cf2b7cd67f"></a><!-- doxytag: member="sam3_dacc.h::DACC_IER" ref="a8692da270a88b7cb438093cf2b7cd67f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a8692da270a88b7cb438093cf2b7cd67f">DACC_IER</a>&#160;&#160;&#160;(*((reg32_t*) (DACC_BASE + DACC_IER_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt enable register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a51e51f0c87b7316e54d4af7a6bedc338">DACC_IDR_OFF</a>&#160;&#160;&#160;0x00000028</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DACC Interrupt disable register.  <a href="#a51e51f0c87b7316e54d4af7a6bedc338"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5f3c96d838e112a1129a0708706e59a4"></a><!-- doxytag: member="sam3_dacc.h::DACC_IDR" ref="a5f3c96d838e112a1129a0708706e59a4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a5f3c96d838e112a1129a0708706e59a4">DACC_IDR</a>&#160;&#160;&#160;(*((reg32_t*) (DACC_BASE + DACC_IDR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt disable register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a6690beaaf3620121c4921bd8a4aedf52">DACC_IMR_OFF</a>&#160;&#160;&#160;0x0000002C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DACC Interrupt disable register.  <a href="#a6690beaaf3620121c4921bd8a4aedf52"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a957ab1597645ab62c352d5e7df13a974"></a><!-- doxytag: member="sam3_dacc.h::DACC_IMR" ref="a957ab1597645ab62c352d5e7df13a974" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a957ab1597645ab62c352d5e7df13a974">DACC_IMR</a>&#160;&#160;&#160;(*((reg32_t*) (DACC_BASE + DACC_IMR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt mask register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a31ef7f558e515d34eaa16f552b9e2121">DACC_ISR_OFF</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DACC Interrupt status register.  <a href="#a31ef7f558e515d34eaa16f552b9e2121"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6c55550ae15257ae932d018b4d72914e"></a><!-- doxytag: member="sam3_dacc.h::DACC_ISR" ref="a6c55550ae15257ae932d018b4d72914e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a6c55550ae15257ae932d018b4d72914e">DACC_ISR</a>&#160;&#160;&#160;(*((reg32_t*) (DACC_BASE + DACC_ISR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt status register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab6371c43ae3584c7f7efc54c5b96a7eb"></a><!-- doxytag: member="sam3_dacc.h::DACC_TXRDY" ref="ab6371c43ae3584c7f7efc54c5b96a7eb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#ab6371c43ae3584c7f7efc54c5b96a7eb">DACC_TXRDY</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit ready interrupt. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af40e51f579fd3f29b627d0d4102559ad"></a><!-- doxytag: member="sam3_dacc.h::DACC_EOC" ref="af40e51f579fd3f29b627d0d4102559ad" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#af40e51f579fd3f29b627d0d4102559ad">DACC_EOC</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">End of conversion interrupt. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a293980ca9cff42ab817874424991a7fd"></a><!-- doxytag: member="sam3_dacc.h::DACC_ENDTX" ref="a293980ca9cff42ab817874424991a7fd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a293980ca9cff42ab817874424991a7fd">DACC_ENDTX</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">End of DMA Interrupt Flag. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a12683847c21e95b706bfe2f3d8ed54f8"></a><!-- doxytag: member="sam3_dacc.h::DACC_TXBUFE" ref="a12683847c21e95b706bfe2f3d8ed54f8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a12683847c21e95b706bfe2f3d8ed54f8">DACC_TXBUFE</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit buffer empty interrupt. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a4761830c0a6faaceacc97b4da42ecfa0">DACC_RPR</a>&#160;&#160;&#160;(*((reg32_t*) (DACC_BASE + PERIPH_RPR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA controller for DACC DACC PDC register.  <a href="#a4761830c0a6faaceacc97b4da42ecfa0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acb9d0ca17ad3b18b0259abe64f4d69a3"></a><!-- doxytag: member="sam3_dacc.h::DACC_RCR" ref="acb9d0ca17ad3b18b0259abe64f4d69a3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#acb9d0ca17ad3b18b0259abe64f4d69a3">DACC_RCR</a>&#160;&#160;&#160;(*((reg32_t*) (DACC_BASE + PERIPH_RCR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Counter Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acff646d6aaa97e60de7d377cf99b4570"></a><!-- doxytag: member="sam3_dacc.h::DACC_TPR" ref="acff646d6aaa97e60de7d377cf99b4570" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#acff646d6aaa97e60de7d377cf99b4570">DACC_TPR</a>&#160;&#160;&#160;(*((reg32_t*) (DACC_BASE + PERIPH_TPR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Pointer Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa75fc6cf41ff5c09f013d5424d70fcdd"></a><!-- doxytag: member="sam3_dacc.h::DACC_TCR" ref="aa75fc6cf41ff5c09f013d5424d70fcdd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#aa75fc6cf41ff5c09f013d5424d70fcdd">DACC_TCR</a>&#160;&#160;&#160;(*((reg32_t*) (DACC_BASE + PERIPH_TCR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Counter Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a822a419297c391bc1b5f9c0dd45b34c7"></a><!-- doxytag: member="sam3_dacc.h::DACC_RNPR" ref="a822a419297c391bc1b5f9c0dd45b34c7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a822a419297c391bc1b5f9c0dd45b34c7">DACC_RNPR</a>&#160;&#160;&#160;(*((reg32_t*) (DACC_BASE + PERIPH_RNPR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Next Pointer Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ada547b9503dd1e645521582ba2c004b7"></a><!-- doxytag: member="sam3_dacc.h::DACC_RNCR" ref="ada547b9503dd1e645521582ba2c004b7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#ada547b9503dd1e645521582ba2c004b7">DACC_RNCR</a>&#160;&#160;&#160;(*((reg32_t*) (DACC_BASE + PERIPH_RNCR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Next Counter Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a402c98f6a0dab8dfffe88dc1c779f2af"></a><!-- doxytag: member="sam3_dacc.h::DACC_TNPR" ref="a402c98f6a0dab8dfffe88dc1c779f2af" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a402c98f6a0dab8dfffe88dc1c779f2af">DACC_TNPR</a>&#160;&#160;&#160;(*((reg32_t*) (DACC_BASE + PERIPH_TNPR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Next Pointer Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acc88995d76aedff2e17c2199cbbc9664"></a><!-- doxytag: member="sam3_dacc.h::DACC_TNCR" ref="acc88995d76aedff2e17c2199cbbc9664" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#acc88995d76aedff2e17c2199cbbc9664">DACC_TNCR</a>&#160;&#160;&#160;(*((reg32_t*) (DACC_BASE + PERIPH_TNCR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Next Counter Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5058e1a9f4d3cb5d0255191d681d04cd"></a><!-- doxytag: member="sam3_dacc.h::DACC_PTCR" ref="a5058e1a9f4d3cb5d0255191d681d04cd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a5058e1a9f4d3cb5d0255191d681d04cd">DACC_PTCR</a>&#160;&#160;&#160;(*((reg32_t*) (DACC_BASE + PERIPH_PTCR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Control Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3625e141c58e83a2232718747f185212"></a><!-- doxytag: member="sam3_dacc.h::DACC_PTSR" ref="a3625e141c58e83a2232718747f185212" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a3625e141c58e83a2232718747f185212">DACC_PTSR</a>&#160;&#160;&#160;(*((reg32_t*) (DACC_BASE + PERIPH_PTSR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Status Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a72b8c3bf6e69f6ed97f462c75217ff6a"></a><!-- doxytag: member="sam3_dacc.h::DACC_PTCR_RXTEN" ref="a72b8c3bf6e69f6ed97f462c75217ff6a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a72b8c3bf6e69f6ed97f462c75217ff6a">DACC_PTCR_RXTEN</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DACC_PTCR Receiver Transfer Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a28bf18e9cd9573e23e947634c9247422"></a><!-- doxytag: member="sam3_dacc.h::DACC_PTCR_RXTDIS" ref="a28bf18e9cd9573e23e947634c9247422" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a28bf18e9cd9573e23e947634c9247422">DACC_PTCR_RXTDIS</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DACC_PTCR Receiver Transfer Disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7b9ba2cd18907ea66bb9da1e6c8e0ea8"></a><!-- doxytag: member="sam3_dacc.h::DACC_PTCR_TXTEN" ref="a7b9ba2cd18907ea66bb9da1e6c8e0ea8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a7b9ba2cd18907ea66bb9da1e6c8e0ea8">DACC_PTCR_TXTEN</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DACC_PTCR Transmitter Transfer Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a407ddb833295bde0e27e336e9f77c979"></a><!-- doxytag: member="sam3_dacc.h::DACC_PTCR_TXTDIS" ref="a407ddb833295bde0e27e336e9f77c979" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a407ddb833295bde0e27e336e9f77c979">DACC_PTCR_TXTDIS</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DACC_PTCR Transmitter Transfer Disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a488378983bb9ef1f9484e83716386748"></a><!-- doxytag: member="sam3_dacc.h::DACC_PTSR_RXTEN" ref="a488378983bb9ef1f9484e83716386748" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a488378983bb9ef1f9484e83716386748">DACC_PTSR_RXTEN</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DACC_PTSR Receiver Transfer Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac4e0f29155b639f9cbe017d205e65170"></a><!-- doxytag: member="sam3_dacc.h::DACC_PTSR_TXTEN" ref="ac4e0f29155b639f9cbe017d205e65170" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#ac4e0f29155b639f9cbe017d205e65170">DACC_PTSR_TXTEN</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DACC_PTSR Transmitter Transfer Enable. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a8aba3348ee74ef19738e1c550ff28bdb">DACC_CR_OFF</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DACC control register.  <a href="#a8aba3348ee74ef19738e1c550ff28bdb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5c7ec663bf62fab5a5ebd2e7a59c8db1"></a><!-- doxytag: member="sam3_dacc.h::DACC_CR" ref="a5c7ec663bf62fab5a5ebd2e7a59c8db1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a5c7ec663bf62fab5a5ebd2e7a59c8db1">DACC_CR</a>&#160;&#160;&#160;(*((reg32_t*)(DACC_BASE + DACC_CR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1369135fc21383a95019ac4e413dbb97"></a><!-- doxytag: member="sam3_dacc.h::DACC_SWRST" ref="a1369135fc21383a95019ac4e413dbb97" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a1369135fc21383a95019ac4e413dbb97">DACC_SWRST</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Software reset. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#ac71ff565d26c801a6023b73400273edb">DACC_MR_OFF</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DACC mode register.  <a href="#ac71ff565d26c801a6023b73400273edb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a379e2bc92524f8dce528b282fd59934f"></a><!-- doxytag: member="sam3_dacc.h::DACC_MR" ref="a379e2bc92524f8dce528b282fd59934f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a379e2bc92524f8dce528b282fd59934f">DACC_MR</a>&#160;&#160;&#160;(*((reg32_t*) (DACC_BASE + DACC_MR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a16a2a988640a4cf1357acc768744f8ad"></a><!-- doxytag: member="sam3_dacc.h::DACC_TRGEN" ref="a16a2a988640a4cf1357acc768744f8ad" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a16a2a988640a4cf1357acc768744f8ad">DACC_TRGEN</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adaf3e10b1255b8fb517a3a7e6e4ce22d"></a><!-- doxytag: member="sam3_dacc.h::DACC_TRGSEL_MASK" ref="adaf3e10b1255b8fb517a3a7e6e4ce22d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#adaf3e10b1255b8fb517a3a7e6e4ce22d">DACC_TRGSEL_MASK</a>&#160;&#160;&#160;0x14</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger selection mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af2639c2b3e25f80cb63dca72ea42ef81"></a><!-- doxytag: member="sam3_dacc.h::DACC_TRGSEL_SHIFT" ref="af2639c2b3e25f80cb63dca72ea42ef81" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#af2639c2b3e25f80cb63dca72ea42ef81">DACC_TRGSEL_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger selection shift. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a21bbc0a0cbe034732a8a1cc1fc14b363"></a><!-- doxytag: member="sam3_dacc.h::DACC_WORD" ref="a21bbc0a0cbe034732a8a1cc1fc14b363" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a21bbc0a0cbe034732a8a1cc1fc14b363">DACC_WORD</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Word transfer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a005da655efc6bfb1b141d0e8ada62e0d"></a><!-- doxytag: member="sam3_dacc.h::DACC_SLEEP" ref="a005da655efc6bfb1b141d0e8ada62e0d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a005da655efc6bfb1b141d0e8ada62e0d">DACC_SLEEP</a>&#160;&#160;&#160;5</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sleep mode.Fast Wake up Mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae30e5d8bed9960ec9a647c99fc48fe93"></a><!-- doxytag: member="sam3_dacc.h::DACC_FASTWKUP" ref="ae30e5d8bed9960ec9a647c99fc48fe93" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#ae30e5d8bed9960ec9a647c99fc48fe93">DACC_FASTWKUP</a>&#160;&#160;&#160;6</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Wake up Mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a20ac2fed87eaacbd6e754a742eb467af"></a><!-- doxytag: member="sam3_dacc.h::DACC_REFRESH_MASK" ref="a20ac2fed87eaacbd6e754a742eb467af" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a20ac2fed87eaacbd6e754a742eb467af">DACC_REFRESH_MASK</a>&#160;&#160;&#160;0xFF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Refresh Period mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6537203ff1c25a60e559daf888eae39d"></a><!-- doxytag: member="sam3_dacc.h::DACC_REFRESH_SHIFT" ref="a6537203ff1c25a60e559daf888eae39d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a6537203ff1c25a60e559daf888eae39d">DACC_REFRESH_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Refresh Period shift. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afa089962532b11077dba34f18feb9eb9"></a><!-- doxytag: member="sam3_dacc.h::DACC_USER_SEL_MASK" ref="afa089962532b11077dba34f18feb9eb9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#afa089962532b11077dba34f18feb9eb9">DACC_USER_SEL_MASK</a>&#160;&#160;&#160;0x30000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">User Channel Selection mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab6ce11c9f899294406e136564b90e348"></a><!-- doxytag: member="sam3_dacc.h::DACC_USER_SEL_SHIFT" ref="ab6ce11c9f899294406e136564b90e348" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#ab6ce11c9f899294406e136564b90e348">DACC_USER_SEL_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">User Channel Selection shift. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afad9836bdad451d234415185f738b275"></a><!-- doxytag: member="sam3_dacc.h::DACC_TAG" ref="afad9836bdad451d234415185f738b275" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#afad9836bdad451d234415185f738b275">DACC_TAG</a>&#160;&#160;&#160;20</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Tag selection mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaaad353935ec14eb3a3293368057c0e6"></a><!-- doxytag: member="sam3_dacc.h::DACC_MAXS" ref="aaaad353935ec14eb3a3293368057c0e6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#aaaad353935ec14eb3a3293368057c0e6">DACC_MAXS</a>&#160;&#160;&#160;21</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Max speed mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab14ef6d348f103355896dd9f19c4f1ce"></a><!-- doxytag: member="sam3_dacc.h::DACC_STARTUP_MASK" ref="ab14ef6d348f103355896dd9f19c4f1ce" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#ab14ef6d348f103355896dd9f19c4f1ce">DACC_STARTUP_MASK</a>&#160;&#160;&#160;0x3F000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Startup time selection. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a73ec36d04d7536bd49f06121e635b3a5"></a><!-- doxytag: member="sam3_dacc.h::DACC_STARTUP_SHIFT" ref="a73ec36d04d7536bd49f06121e635b3a5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a73ec36d04d7536bd49f06121e635b3a5">DACC_STARTUP_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Startup time selsection shift. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a33e5b00ab866216d12bdbab70b7e3eab"></a><!-- doxytag: member="sam3_dacc.h::DACC_TRGSEL_TIO_CH0" ref="a33e5b00ab866216d12bdbab70b7e3eab" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a33e5b00ab866216d12bdbab70b7e3eab">DACC_TRGSEL_TIO_CH0</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger selection. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a123930dc2f86c5632077d6ea5a2c014f">DACC_TRGSEL_TIO_CH1</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DACC mode register.  <a href="#a123930dc2f86c5632077d6ea5a2c014f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#aff5a37755957ea9b7d0972df3a8fef8b">DACC_TRGSEL_TIO_CH2</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DACC mode register.  <a href="#aff5a37755957ea9b7d0972df3a8fef8b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#a0c9f7074c8af5fa52947d576d5b29199">DACC_TRGSEL_PWM0</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DACC mode register.  <a href="#a0c9f7074c8af5fa52947d576d5b29199"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__dacc_8h.html#aead7dd97d86b16cdb0251e1af29ae19e">DACC_TRGSEL_PWM1</a>&#160;&#160;&#160;5</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DACC mode register.  <a href="#aead7dd97d86b16cdb0251e1af29ae19e"></a><br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><dl class="author"><dt><b>Author:</b></dt><dd>Daniele Basile &lt;<a href="mailto:asterix@develer.com">asterix@develer.com</a>&gt;</dd></dl>
<p>SAM3 Digital to Analog to Converter. </p>

<p>Definition in file <a class="el" href="sam3__dacc_8h_source.html">sam3_dacc.h</a>.</p>
</div><hr/><h2>Define Documentation</h2>
<a class="anchor" id="ab21b1b0051c2bc317324b38e4e8b797e"></a><!-- doxytag: member="sam3_dacc.h::DACC_BASE" ref="ab21b1b0051c2bc317324b38e4e8b797e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_BASE&#160;&#160;&#160;0x400C8000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>DACC registers base. </p>

<p>Definition at line <a class="el" href="sam3__dacc_8h_source.html#l00047">47</a> of file <a class="el" href="sam3__dacc_8h_source.html">sam3_dacc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a00b2a7dd19b3e0e276d74024471ae8b3"></a><!-- doxytag: member="sam3_dacc.h::DACC_CDR_OFF" ref="a00b2a7dd19b3e0e276d74024471ae8b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_CDR_OFF&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>DACC Conversion data register. </p>
<p>Conversion data register offeset. </p>

<p>Definition at line <a class="el" href="sam3__dacc_8h_source.html#l00151">151</a> of file <a class="el" href="sam3__dacc_8h_source.html">sam3_dacc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7f0a0a369097c95ac66b44bed188f2a3"></a><!-- doxytag: member="sam3_dacc.h::DACC_CHDR_OFF" ref="a7f0a0a369097c95ac66b44bed188f2a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_CHDR_OFF&#160;&#160;&#160;0x00000014</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>DACC channel disable register. </p>
<p>Channel disable register offeset. </p>

<p>Definition at line <a class="el" href="sam3__dacc_8h_source.html#l00135">135</a> of file <a class="el" href="sam3__dacc_8h_source.html">sam3_dacc.h</a>.</p>

</div>
</div>
<a class="anchor" id="aafb8a70574946cd8eb194374e80d2e8b"></a><!-- doxytag: member="sam3_dacc.h::DACC_CHER_OFF" ref="aafb8a70574946cd8eb194374e80d2e8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_CHER_OFF&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>DACC channel enable register. </p>
<p>Channel enable register offeset. </p>

<p>Definition at line <a class="el" href="sam3__dacc_8h_source.html#l00129">129</a> of file <a class="el" href="sam3__dacc_8h_source.html">sam3_dacc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a40833155f8771daf8d6b37d1848ae816"></a><!-- doxytag: member="sam3_dacc.h::DACC_CHSR_OFF" ref="a40833155f8771daf8d6b37d1848ae816" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_CHSR_OFF&#160;&#160;&#160;0x00000018</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>DACC channel status register. </p>
<p>Channel status register offeset. </p>

<p>Definition at line <a class="el" href="sam3__dacc_8h_source.html#l00141">141</a> of file <a class="el" href="sam3__dacc_8h_source.html">sam3_dacc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8aba3348ee74ef19738e1c550ff28bdb"></a><!-- doxytag: member="sam3_dacc.h::DACC_CR_OFF" ref="a8aba3348ee74ef19738e1c550ff28bdb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_CR_OFF&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>DACC control register. </p>
<p>Control register offeset. </p>

<p>Definition at line <a class="el" href="sam3__dacc_8h_source.html#l00053">53</a> of file <a class="el" href="sam3__dacc_8h_source.html">sam3_dacc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a51e51f0c87b7316e54d4af7a6bedc338"></a><!-- doxytag: member="sam3_dacc.h::DACC_IDR_OFF" ref="a51e51f0c87b7316e54d4af7a6bedc338" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IDR_OFF&#160;&#160;&#160;0x00000028</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>DACC Interrupt disable register. </p>
<p>Interrupt disable register offeset. </p>

<p>Definition at line <a class="el" href="sam3__dacc_8h_source.html#l00164">164</a> of file <a class="el" href="sam3__dacc_8h_source.html">sam3_dacc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1ea2e354fb9915bf74f84fab09e1c6f0"></a><!-- doxytag: member="sam3_dacc.h::DACC_IER_OFF" ref="a1ea2e354fb9915bf74f84fab09e1c6f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IER_OFF&#160;&#160;&#160;0x00000024</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>DACC Interrupt enable register. </p>
<p>Interrupt enable register offeset. </p>

<p>Definition at line <a class="el" href="sam3__dacc_8h_source.html#l00158">158</a> of file <a class="el" href="sam3__dacc_8h_source.html">sam3_dacc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6690beaaf3620121c4921bd8a4aedf52"></a><!-- doxytag: member="sam3_dacc.h::DACC_IMR_OFF" ref="a6690beaaf3620121c4921bd8a4aedf52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IMR_OFF&#160;&#160;&#160;0x0000002C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>DACC Interrupt disable register. </p>
<p>Interrupt mask register offeset. </p>

<p>Definition at line <a class="el" href="sam3__dacc_8h_source.html#l00170">170</a> of file <a class="el" href="sam3__dacc_8h_source.html">sam3_dacc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a31ef7f558e515d34eaa16f552b9e2121"></a><!-- doxytag: member="sam3_dacc.h::DACC_ISR_OFF" ref="a31ef7f558e515d34eaa16f552b9e2121" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_ISR_OFF&#160;&#160;&#160;0x00000030</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>DACC Interrupt status register. </p>
<p>Interrupt disable status offeset. </p>

<p>Definition at line <a class="el" href="sam3__dacc_8h_source.html#l00176">176</a> of file <a class="el" href="sam3__dacc_8h_source.html">sam3_dacc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac71ff565d26c801a6023b73400273edb"></a><!-- doxytag: member="sam3_dacc.h::DACC_MR_OFF" ref="ac71ff565d26c801a6023b73400273edb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_MR_OFF&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>DACC mode register. </p>
<p>Mode register offeset. </p>

<p>Definition at line <a class="el" href="sam3__dacc_8h_source.html#l00062">62</a> of file <a class="el" href="sam3__dacc_8h_source.html">sam3_dacc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4761830c0a6faaceacc97b4da42ecfa0"></a><!-- doxytag: member="sam3_dacc.h::DACC_RPR" ref="a4761830c0a6faaceacc97b4da42ecfa0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_RPR&#160;&#160;&#160;(*((reg32_t*) (DACC_BASE + PERIPH_RPR_OFF)))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>DMA controller for DACC DACC PDC register. </p>
<p>Receive Pointer Register. </p>

<p>Definition at line <a class="el" href="sam3__dacc_8h_source.html#l00189">189</a> of file <a class="el" href="sam3__dacc_8h_source.html">sam3_dacc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0c9f7074c8af5fa52947d576d5b29199"></a><!-- doxytag: member="sam3_dacc.h::DACC_TRGSEL_PWM0" ref="a0c9f7074c8af5fa52947d576d5b29199" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRGSEL_PWM0&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>DACC mode register. </p>
<p>Mode register offeset. </p>

<p>Definition at line <a class="el" href="sam3__dacc_8h_source.html#l00088">88</a> of file <a class="el" href="sam3__dacc_8h_source.html">sam3_dacc.h</a>.</p>

</div>
</div>
<a class="anchor" id="aead7dd97d86b16cdb0251e1af29ae19e"></a><!-- doxytag: member="sam3_dacc.h::DACC_TRGSEL_PWM1" ref="aead7dd97d86b16cdb0251e1af29ae19e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRGSEL_PWM1&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>DACC mode register. </p>
<p>Mode register offeset. </p>

<p>Definition at line <a class="el" href="sam3__dacc_8h_source.html#l00089">89</a> of file <a class="el" href="sam3__dacc_8h_source.html">sam3_dacc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a123930dc2f86c5632077d6ea5a2c014f"></a><!-- doxytag: member="sam3_dacc.h::DACC_TRGSEL_TIO_CH1" ref="a123930dc2f86c5632077d6ea5a2c014f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRGSEL_TIO_CH1&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>DACC mode register. </p>
<p>Mode register offeset. </p>

<p>Definition at line <a class="el" href="sam3__dacc_8h_source.html#l00086">86</a> of file <a class="el" href="sam3__dacc_8h_source.html">sam3_dacc.h</a>.</p>

</div>
</div>
<a class="anchor" id="aff5a37755957ea9b7d0972df3a8fef8b"></a><!-- doxytag: member="sam3_dacc.h::DACC_TRGSEL_TIO_CH2" ref="aff5a37755957ea9b7d0972df3a8fef8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRGSEL_TIO_CH2&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>DACC mode register. </p>
<p>Mode register offeset. </p>

<p>Definition at line <a class="el" href="sam3__dacc_8h_source.html#l00087">87</a> of file <a class="el" href="sam3__dacc_8h_source.html">sam3_dacc.h</a>.</p>

</div>
</div>
</div>


