<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F100xE HAL User Manual: DMA Burst Length</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F100xE HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">DMA Burst Length</div>  </div>
<div class="ingroups"><a class="el" href="group/group__TIM__LL__Exported__Constants.html">TIM Exported Constants</a></div></div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#ga774536a8640a026a11e19d437979b9fa">LL_TIM_DMABURST_LENGTH_1TRANSFER</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#gaeb6f2b75558bd5aaea60ea21e72fadac">LL_TIM_DMABURST_LENGTH_2TRANSFERS</a>&#160;&#160;&#160;TIM_DCR_DBL_0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#gac0c2952a189d2cf25791313b5ab92ed8">LL_TIM_DMABURST_LENGTH_3TRANSFERS</a>&#160;&#160;&#160;TIM_DCR_DBL_1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#ga651e940e37c6069fed3bec13eaed3e88">LL_TIM_DMABURST_LENGTH_4TRANSFERS</a>&#160;&#160;&#160;(TIM_DCR_DBL_1 |  TIM_DCR_DBL_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#ga84e52cb8207a18b47c5f5a0f95b200cc">LL_TIM_DMABURST_LENGTH_5TRANSFERS</a>&#160;&#160;&#160;TIM_DCR_DBL_2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#gaaf46771ea4dac5a1956d6f2fba572599">LL_TIM_DMABURST_LENGTH_6TRANSFERS</a>&#160;&#160;&#160;(TIM_DCR_DBL_2 | TIM_DCR_DBL_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#gaf7b5351150b8169c9a51bb77b96850f4">LL_TIM_DMABURST_LENGTH_7TRANSFERS</a>&#160;&#160;&#160;(TIM_DCR_DBL_2 | TIM_DCR_DBL_1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#gac611d74fbb70cb2de050cec58ab37fc9">LL_TIM_DMABURST_LENGTH_8TRANSFERS</a>&#160;&#160;&#160;(TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#ga4eaf43500fdca291f9ad013da7a2336d">LL_TIM_DMABURST_LENGTH_9TRANSFERS</a>&#160;&#160;&#160;TIM_DCR_DBL_3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#gae548da08d26c27a83e317268a92df7fb">LL_TIM_DMABURST_LENGTH_10TRANSFERS</a>&#160;&#160;&#160;(TIM_DCR_DBL_3 | TIM_DCR_DBL_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#gabdd4ad3cc3414e1f6e824d9b2e0a1eed">LL_TIM_DMABURST_LENGTH_11TRANSFERS</a>&#160;&#160;&#160;(TIM_DCR_DBL_3 | TIM_DCR_DBL_1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#gaadbe38d1f20850842f3dd0e289447a84">LL_TIM_DMABURST_LENGTH_12TRANSFERS</a>&#160;&#160;&#160;(TIM_DCR_DBL_3 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#ga3a086a8877e251077ff7e115b23c20d9">LL_TIM_DMABURST_LENGTH_13TRANSFERS</a>&#160;&#160;&#160;(TIM_DCR_DBL_3 | TIM_DCR_DBL_2)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#ga1a43c417b698b0dbf56bb34c43e8ab70">LL_TIM_DMABURST_LENGTH_14TRANSFERS</a>&#160;&#160;&#160;(TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#ga6e08610e4be903acf5c8ac19ae45b229">LL_TIM_DMABURST_LENGTH_15TRANSFERS</a>&#160;&#160;&#160;(TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#ga76b0ba04cce043dc49e3e90fd5352478">LL_TIM_DMABURST_LENGTH_16TRANSFERS</a>&#160;&#160;&#160;(TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#gae01d6b98eb22cdcd6c9a5a9dd5117f27">LL_TIM_DMABURST_LENGTH_17TRANSFERS</a>&#160;&#160;&#160;TIM_DCR_DBL_4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#ga484504dd19886c92525ee1a13213fae2">LL_TIM_DMABURST_LENGTH_18TRANSFERS</a>&#160;&#160;&#160;(TIM_DCR_DBL_4 |  TIM_DCR_DBL_0)</td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="gae548da08d26c27a83e317268a92df7fb"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DMABURST_LENGTH_10TRANSFERS" ref="gae548da08d26c27a83e317268a92df7fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#gae548da08d26c27a83e317268a92df7fb">LL_TIM_DMABURST_LENGTH_10TRANSFERS</a>&#160;&#160;&#160;(TIM_DCR_DBL_3 | TIM_DCR_DBL_0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer is done to 10 registers starting from the DMA burst base address </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00856">856</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabdd4ad3cc3414e1f6e824d9b2e0a1eed"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DMABURST_LENGTH_11TRANSFERS" ref="gabdd4ad3cc3414e1f6e824d9b2e0a1eed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#gabdd4ad3cc3414e1f6e824d9b2e0a1eed">LL_TIM_DMABURST_LENGTH_11TRANSFERS</a>&#160;&#160;&#160;(TIM_DCR_DBL_3 | TIM_DCR_DBL_1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer is done to 11 registers starting from the DMA burst base address </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00857">857</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaadbe38d1f20850842f3dd0e289447a84"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DMABURST_LENGTH_12TRANSFERS" ref="gaadbe38d1f20850842f3dd0e289447a84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#gaadbe38d1f20850842f3dd0e289447a84">LL_TIM_DMABURST_LENGTH_12TRANSFERS</a>&#160;&#160;&#160;(TIM_DCR_DBL_3 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer is done to 12 registers starting from the DMA burst base address </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00858">858</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3a086a8877e251077ff7e115b23c20d9"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DMABURST_LENGTH_13TRANSFERS" ref="ga3a086a8877e251077ff7e115b23c20d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#ga3a086a8877e251077ff7e115b23c20d9">LL_TIM_DMABURST_LENGTH_13TRANSFERS</a>&#160;&#160;&#160;(TIM_DCR_DBL_3 | TIM_DCR_DBL_2)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer is done to 13 registers starting from the DMA burst base address </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00859">859</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1a43c417b698b0dbf56bb34c43e8ab70"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DMABURST_LENGTH_14TRANSFERS" ref="ga1a43c417b698b0dbf56bb34c43e8ab70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#ga1a43c417b698b0dbf56bb34c43e8ab70">LL_TIM_DMABURST_LENGTH_14TRANSFERS</a>&#160;&#160;&#160;(TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer is done to 14 registers starting from the DMA burst base address </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00860">860</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6e08610e4be903acf5c8ac19ae45b229"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DMABURST_LENGTH_15TRANSFERS" ref="ga6e08610e4be903acf5c8ac19ae45b229" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#ga6e08610e4be903acf5c8ac19ae45b229">LL_TIM_DMABURST_LENGTH_15TRANSFERS</a>&#160;&#160;&#160;(TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer is done to 15 registers starting from the DMA burst base address </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00861">861</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga76b0ba04cce043dc49e3e90fd5352478"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DMABURST_LENGTH_16TRANSFERS" ref="ga76b0ba04cce043dc49e3e90fd5352478" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#ga76b0ba04cce043dc49e3e90fd5352478">LL_TIM_DMABURST_LENGTH_16TRANSFERS</a>&#160;&#160;&#160;(TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer is done to 16 registers starting from the DMA burst base address </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00862">862</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae01d6b98eb22cdcd6c9a5a9dd5117f27"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DMABURST_LENGTH_17TRANSFERS" ref="gae01d6b98eb22cdcd6c9a5a9dd5117f27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#gae01d6b98eb22cdcd6c9a5a9dd5117f27">LL_TIM_DMABURST_LENGTH_17TRANSFERS</a>&#160;&#160;&#160;TIM_DCR_DBL_4</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer is done to 17 registers starting from the DMA burst base address </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00863">863</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga484504dd19886c92525ee1a13213fae2"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DMABURST_LENGTH_18TRANSFERS" ref="ga484504dd19886c92525ee1a13213fae2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#ga484504dd19886c92525ee1a13213fae2">LL_TIM_DMABURST_LENGTH_18TRANSFERS</a>&#160;&#160;&#160;(TIM_DCR_DBL_4 |  TIM_DCR_DBL_0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer is done to 18 registers starting from the DMA burst base address </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00864">864</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga774536a8640a026a11e19d437979b9fa"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DMABURST_LENGTH_1TRANSFER" ref="ga774536a8640a026a11e19d437979b9fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#ga774536a8640a026a11e19d437979b9fa">LL_TIM_DMABURST_LENGTH_1TRANSFER</a>&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer is done to 1 register starting from the DMA burst base address </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00847">847</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeb6f2b75558bd5aaea60ea21e72fadac"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DMABURST_LENGTH_2TRANSFERS" ref="gaeb6f2b75558bd5aaea60ea21e72fadac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#gaeb6f2b75558bd5aaea60ea21e72fadac">LL_TIM_DMABURST_LENGTH_2TRANSFERS</a>&#160;&#160;&#160;TIM_DCR_DBL_0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer is done to 2 registers starting from the DMA burst base address </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00848">848</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac0c2952a189d2cf25791313b5ab92ed8"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DMABURST_LENGTH_3TRANSFERS" ref="gac0c2952a189d2cf25791313b5ab92ed8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#gac0c2952a189d2cf25791313b5ab92ed8">LL_TIM_DMABURST_LENGTH_3TRANSFERS</a>&#160;&#160;&#160;TIM_DCR_DBL_1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer is done to 3 registers starting from the DMA burst base address </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00849">849</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga651e940e37c6069fed3bec13eaed3e88"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DMABURST_LENGTH_4TRANSFERS" ref="ga651e940e37c6069fed3bec13eaed3e88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#ga651e940e37c6069fed3bec13eaed3e88">LL_TIM_DMABURST_LENGTH_4TRANSFERS</a>&#160;&#160;&#160;(TIM_DCR_DBL_1 |  TIM_DCR_DBL_0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer is done to 4 registers starting from the DMA burst base address </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00850">850</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga84e52cb8207a18b47c5f5a0f95b200cc"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DMABURST_LENGTH_5TRANSFERS" ref="ga84e52cb8207a18b47c5f5a0f95b200cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#ga84e52cb8207a18b47c5f5a0f95b200cc">LL_TIM_DMABURST_LENGTH_5TRANSFERS</a>&#160;&#160;&#160;TIM_DCR_DBL_2</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer is done to 5 registers starting from the DMA burst base address </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00851">851</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaf46771ea4dac5a1956d6f2fba572599"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DMABURST_LENGTH_6TRANSFERS" ref="gaaf46771ea4dac5a1956d6f2fba572599" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#gaaf46771ea4dac5a1956d6f2fba572599">LL_TIM_DMABURST_LENGTH_6TRANSFERS</a>&#160;&#160;&#160;(TIM_DCR_DBL_2 | TIM_DCR_DBL_0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer is done to 6 registers starting from the DMA burst base address </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00852">852</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf7b5351150b8169c9a51bb77b96850f4"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DMABURST_LENGTH_7TRANSFERS" ref="gaf7b5351150b8169c9a51bb77b96850f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#gaf7b5351150b8169c9a51bb77b96850f4">LL_TIM_DMABURST_LENGTH_7TRANSFERS</a>&#160;&#160;&#160;(TIM_DCR_DBL_2 | TIM_DCR_DBL_1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer is done to 7 registers starting from the DMA burst base address </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00853">853</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac611d74fbb70cb2de050cec58ab37fc9"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DMABURST_LENGTH_8TRANSFERS" ref="gac611d74fbb70cb2de050cec58ab37fc9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#gac611d74fbb70cb2de050cec58ab37fc9">LL_TIM_DMABURST_LENGTH_8TRANSFERS</a>&#160;&#160;&#160;(TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer is done to 1 registers starting from the DMA burst base address </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00854">854</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4eaf43500fdca291f9ad013da7a2336d"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_DMABURST_LENGTH_9TRANSFERS" ref="ga4eaf43500fdca291f9ad013da7a2336d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#ga4eaf43500fdca291f9ad013da7a2336d">LL_TIM_DMABURST_LENGTH_9TRANSFERS</a>&#160;&#160;&#160;TIM_DCR_DBL_3</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer is done to 9 registers starting from the DMA burst base address </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00855">855</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:53:56 for STM32F100xE HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
