#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13f608010 .scope module, "testbench" "testbench" 2 4;
 .timescale -9 -12;
P_0x13f606c40 .param/l "n" 0 2 5, +C4<00000000000000000000000000100000>;
v0x13f61d0d0_0 .var "A", 31 0;
v0x13f61d160_0 .var "ALUctr", 2 0;
v0x13f61d240_0 .var "B", 31 0;
v0x13f61d2d0_0 .net "Overflow", 0 0, L_0x13f61e6e0;  1 drivers
v0x13f61d360_0 .net "Result", 31 0, v0x13f61b450_0;  1 drivers
v0x13f61d470_0 .net "Zero", 0 0, L_0x13f61e670;  1 drivers
S_0x13f608240 .scope module, "u_ALU" "ALU" 2 15, 3 10 0, S_0x13f608010;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALUctr";
    .port_info 3 /OUTPUT 1 "Zero";
    .port_info 4 /OUTPUT 1 "Overflow";
    .port_info 5 /OUTPUT 32 "Result";
P_0x13f6083b0 .param/l "n" 0 3 11, +C4<00000000000000000000000000100000>;
L_0x13f61e6e0 .functor AND 1, L_0x13f61e370, v0x13f61a290_0, C4<1>, C4<1>;
L_0x13f61e7d0 .functor XOR 1, v0x13f61a3e0_0, L_0x13f61ddf0, C4<0>, C4<0>;
L_0x13f61e880 .functor XOR 1, L_0x13f61e370, L_0x13f61e490, C4<0>, C4<0>;
v0x13f61c0f0_0 .net "A", 31 0, v0x13f61d0d0_0;  1 drivers
v0x13f61c1e0_0 .net "ALUctr", 2 0, v0x13f61d160_0;  1 drivers
v0x13f61c270_0 .net "Add_Carry", 0 0, L_0x13f61ddf0;  1 drivers
v0x13f61c340_0 .net "Add_Overflow", 0 0, L_0x13f61e370;  1 drivers
v0x13f61c3d0_0 .net "Add_Result", 31 0, L_0x13f61d5e0;  1 drivers
v0x13f61c4e0_0 .net "Add_Sign", 0 0, L_0x13f61e490;  1 drivers
v0x13f61c570_0 .net "B", 31 0, v0x13f61d240_0;  1 drivers
v0x13f61c640_0 .net "B_to_add", 31 0, v0x13f61c050_0;  1 drivers
v0x13f61c710_0 .net "OPctr", 1 0, v0x13f61a1e0_0;  1 drivers
v0x13f61c820_0 .net "OVctr", 0 0, v0x13f61a290_0;  1 drivers
v0x13f61c8b0_0 .net "Overflow", 0 0, L_0x13f61e6e0;  alias, 1 drivers
v0x13f61c940_0 .net "Result", 31 0, v0x13f61b450_0;  alias, 1 drivers
v0x13f61c9d0_0 .net "SIGctr", 0 0, v0x13f61a340_0;  1 drivers
v0x13f61caa0_0 .net "SUBctr", 0 0, v0x13f61a3e0_0;  1 drivers
v0x13f61cb30_0 .net "SUBctr_ext", 31 0, v0x13f619ce0_0;  1 drivers
v0x13f61cc00_0 .net "Zero", 0 0, L_0x13f61e670;  alias, 1 drivers
v0x13f61cc90_0 .net "less", 0 0, v0x13f61a930_0;  1 drivers
v0x13f61ce60_0 .net "mux2_op1", 0 0, L_0x13f61e7d0;  1 drivers
v0x13f61cef0_0 .net "mux2_op2", 0 0, L_0x13f61e880;  1 drivers
v0x13f61cf80_0 .net "mux3_op2", 31 0, L_0x13f61e9b0;  1 drivers
v0x13f61d010_0 .net "mux3_op3", 31 0, v0x13f61ad30_0;  1 drivers
S_0x13f608540 .scope module, "adder" "adder32" 3 38, 4 1 0, S_0x13f608240;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Add_Carry";
    .port_info 4 /OUTPUT 1 "Add_Overflow";
    .port_info 5 /OUTPUT 1 "Add_Sign";
    .port_info 6 /OUTPUT 32 "Add_Result";
    .port_info 7 /OUTPUT 1 "Zero";
P_0x13f608710 .param/l "n" 0 4 2, +C4<00000000000000000000000000100000>;
L_0x13f61dd40 .functor XOR 1, L_0x13f61d540, v0x13f61a3e0_0, C4<0>, C4<0>;
L_0x13f61ddf0 .functor NOT 1, L_0x13f61dd40, C4<0>, C4<0>, C4<0>;
L_0x13f61e000 .functor XOR 1, L_0x13f61d540, L_0x13f61dee0, C4<0>, C4<0>;
L_0x13f61e160 .functor XOR 1, L_0x13f61e000, L_0x13f61e070, C4<0>, C4<0>;
L_0x13f61e370 .functor XOR 1, L_0x13f61e160, L_0x13f61e250, C4<0>, C4<0>;
L_0x13f61e670 .functor NOT 1, L_0x13f61e5d0, C4<0>, C4<0>, C4<0>;
v0x13f6088b0_0 .net "A", 31 0, v0x13f61d0d0_0;  alias, 1 drivers
v0x13f618970_0 .net "Add_Carry", 0 0, L_0x13f61ddf0;  alias, 1 drivers
v0x13f618a10_0 .net "Add_Overflow", 0 0, L_0x13f61e370;  alias, 1 drivers
v0x13f618aa0_0 .net "Add_Result", 31 0, L_0x13f61d5e0;  alias, 1 drivers
v0x13f618b30_0 .net "Add_Sign", 0 0, L_0x13f61e490;  alias, 1 drivers
v0x13f618bd0_0 .net "B", 31 0, v0x13f61c050_0;  alias, 1 drivers
v0x13f618c80_0 .net "Cin", 0 0, v0x13f61a3e0_0;  alias, 1 drivers
v0x13f618d20_0 .net "Zero", 0 0, L_0x13f61e670;  alias, 1 drivers
L_0x140050058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13f618dc0_0 .net *"_ivl_10", 0 0, L_0x140050058;  1 drivers
v0x13f618ed0_0 .net *"_ivl_11", 32 0, L_0x13f61d940;  1 drivers
v0x13f618f80_0 .net *"_ivl_13", 32 0, L_0x13f61da80;  1 drivers
L_0x1400500a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13f619030_0 .net *"_ivl_16", 31 0, L_0x1400500a0;  1 drivers
v0x13f6190e0_0 .net *"_ivl_17", 32 0, L_0x13f61dc00;  1 drivers
v0x13f619190_0 .net *"_ivl_19", 0 0, L_0x13f61dd40;  1 drivers
v0x13f619240_0 .net *"_ivl_24", 0 0, L_0x13f61dee0;  1 drivers
v0x13f6192f0_0 .net *"_ivl_25", 0 0, L_0x13f61e000;  1 drivers
v0x13f6193a0_0 .net *"_ivl_28", 0 0, L_0x13f61e070;  1 drivers
v0x13f619530_0 .net *"_ivl_29", 0 0, L_0x13f61e160;  1 drivers
v0x13f6195c0_0 .net *"_ivl_3", 32 0, L_0x13f61d6c0;  1 drivers
v0x13f619670_0 .net *"_ivl_32", 0 0, L_0x13f61e250;  1 drivers
v0x13f619720_0 .net *"_ivl_38", 0 0, L_0x13f61e5d0;  1 drivers
L_0x140050010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13f6197c0_0 .net *"_ivl_6", 0 0, L_0x140050010;  1 drivers
v0x13f619870_0 .net *"_ivl_7", 32 0, L_0x13f61d840;  1 drivers
v0x13f619920_0 .net "cout", 0 0, L_0x13f61d540;  1 drivers
L_0x13f61d540 .part L_0x13f61dc00, 32, 1;
L_0x13f61d5e0 .part L_0x13f61dc00, 0, 32;
L_0x13f61d6c0 .concat [ 32 1 0 0], v0x13f61d0d0_0, L_0x140050010;
L_0x13f61d840 .concat [ 32 1 0 0], v0x13f61c050_0, L_0x140050058;
L_0x13f61d940 .arith/sum 33, L_0x13f61d6c0, L_0x13f61d840;
L_0x13f61da80 .concat [ 1 32 0 0], v0x13f61a3e0_0, L_0x1400500a0;
L_0x13f61dc00 .arith/sum 33, L_0x13f61d940, L_0x13f61da80;
L_0x13f61dee0 .part L_0x13f61d5e0, 31, 1;
L_0x13f61e070 .part v0x13f61d0d0_0, 31, 1;
L_0x13f61e250 .part v0x13f61c050_0, 31, 1;
L_0x13f61e490 .part L_0x13f61d5e0, 31, 1;
L_0x13f61e5d0 .reduce/or L_0x13f61d5e0;
S_0x13f619a80 .scope module, "extend" "extend32" 3 34, 5 1 0, S_0x13f608240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "SUBctr";
    .port_info 1 /OUTPUT 32 "extend_out";
v0x13f619c30_0 .net "SUBctr", 0 0, v0x13f61a3e0_0;  alias, 1 drivers
v0x13f619ce0_0 .var "extend_out", 31 0;
E_0x13f619bf0 .event anyedge, v0x13f618c80_0;
S_0x13f619db0 .scope module, "gen" "crtgenerator" 3 31, 6 1 0, S_0x13f608240;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "ALUctr";
    .port_info 1 /OUTPUT 1 "SUBctr";
    .port_info 2 /OUTPUT 2 "OPctr";
    .port_info 3 /OUTPUT 1 "OVctr";
    .port_info 4 /OUTPUT 1 "SIGctr";
P_0x13f619f90 .param/l "n" 0 6 2, +C4<00000000000000000000000000000011>;
v0x13f61a120_0 .net "ALUctr", 2 0, v0x13f61d160_0;  alias, 1 drivers
v0x13f61a1e0_0 .var "OPctr", 1 0;
v0x13f61a290_0 .var "OVctr", 0 0;
v0x13f61a340_0 .var "SIGctr", 0 0;
v0x13f61a3e0_0 .var "SUBctr", 0 0;
E_0x13f61a0e0 .event anyedge, v0x13f61a120_0;
S_0x13f61a550 .scope module, "mux1" "mux2to1_1bit" 3 49, 7 1 0, S_0x13f608240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "choice1";
    .port_info 1 /INPUT 1 "choice2";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x13f61a7e0_0 .net "choice1", 0 0, L_0x13f61e7d0;  alias, 1 drivers
v0x13f61a890_0 .net "choice2", 0 0, L_0x13f61e880;  alias, 1 drivers
v0x13f61a930_0 .var "out", 0 0;
v0x13f61a9c0_0 .net "sel", 0 0, v0x13f61a340_0;  alias, 1 drivers
E_0x13f61a770 .event anyedge, v0x13f61a340_0, v0x13f61a7e0_0, v0x13f61a890_0;
S_0x13f61aab0 .scope module, "mux2" "mux2to1_32bit_01mux" 3 52, 8 1 0, S_0x13f608240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /OUTPUT 32 "out";
v0x13f61ad30_0 .var "out", 31 0;
v0x13f61adf0_0 .net "sel", 0 0, v0x13f61a930_0;  alias, 1 drivers
E_0x13f61ace0 .event anyedge, v0x13f61a930_0;
S_0x13f61aea0 .scope module, "mux3" "mux3to1_32bit" 3 56, 9 1 0, S_0x13f608240;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "choice1";
    .port_info 1 /INPUT 32 "choice2";
    .port_info 2 /INPUT 32 "choice3";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /INPUT 2 "sel";
P_0x13f61b060 .param/l "n" 0 9 2, +C4<00000000000000000000000000100000>;
v0x13f61b210_0 .net "choice1", 31 0, L_0x13f61d5e0;  alias, 1 drivers
v0x13f61b2e0_0 .net "choice2", 31 0, L_0x13f61e9b0;  alias, 1 drivers
v0x13f61b380_0 .net "choice3", 31 0, v0x13f61ad30_0;  alias, 1 drivers
v0x13f61b450_0 .var "out", 31 0;
v0x13f61b4f0_0 .net "sel", 1 0, v0x13f61a1e0_0;  alias, 1 drivers
E_0x13f61b1b0 .event anyedge, v0x13f61a1e0_0, v0x13f618aa0_0, v0x13f61b2e0_0, v0x13f61ad30_0;
S_0x13f61b640 .scope module, "or_gate" "or32" 3 54, 10 1 0, S_0x13f608240;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "operendA";
    .port_info 1 /INPUT 32 "operendB";
    .port_info 2 /OUTPUT 32 "out";
P_0x13f61b800 .param/l "n" 0 10 2, +C4<00000000000000000000000000100000>;
L_0x13f61e9b0 .functor OR 32, v0x13f61d0d0_0, v0x13f61d240_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13f61b970_0 .net "operendA", 31 0, v0x13f61d0d0_0;  alias, 1 drivers
v0x13f61ba30_0 .net "operendB", 31 0, v0x13f61d240_0;  alias, 1 drivers
v0x13f61bac0_0 .net "out", 31 0, L_0x13f61e9b0;  alias, 1 drivers
S_0x13f61bb60 .scope module, "x" "xor32" 3 36, 11 1 0, S_0x13f608240;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "operendA";
    .port_info 1 /INPUT 32 "operendB";
    .port_info 2 /OUTPUT 32 "out";
P_0x13f61bd20 .param/l "n" 0 11 2, +C4<00000000000000000000000000100000>;
v0x13f61bef0_0 .net "operendA", 31 0, v0x13f61d240_0;  alias, 1 drivers
v0x13f61bfc0_0 .net "operendB", 31 0, v0x13f619ce0_0;  alias, 1 drivers
v0x13f61c050_0 .var "out", 31 0;
E_0x13f61be90 .event anyedge, v0x13f61ba30_0, v0x13f619ce0_0;
    .scope S_0x13f619db0;
T_0 ;
    %wait E_0x13f61a0e0;
    %load/vec4 v0x13f61a120_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x13f61a3e0_0, 0, 1;
    %load/vec4 v0x13f61a120_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %load/vec4 v0x13f61a120_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0x13f61a290_0, 0, 1;
    %load/vec4 v0x13f61a120_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x13f61a340_0, 0, 1;
    %load/vec4 v0x13f61a120_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x13f61a120_0;
    %parti/s 1, 1, 2;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13f61a1e0_0, 4, 1;
    %load/vec4 v0x13f61a120_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %load/vec4 v0x13f61a120_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x13f61a120_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13f61a1e0_0, 4, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x13f619a80;
T_1 ;
    %wait E_0x13f619bf0;
    %load/vec4 v0x13f619c30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x13f619ce0_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13f619ce0_0, 0, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x13f61bb60;
T_2 ;
    %wait E_0x13f61be90;
    %load/vec4 v0x13f61bef0_0;
    %load/vec4 v0x13f61bfc0_0;
    %xor;
    %store/vec4 v0x13f61c050_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x13f61a550;
T_3 ;
    %wait E_0x13f61a770;
    %load/vec4 v0x13f61a9c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0x13f61a7e0_0;
    %store/vec4 v0x13f61a930_0, 0, 1;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0x13f61a890_0;
    %store/vec4 v0x13f61a930_0, 0, 1;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x13f61aab0;
T_4 ;
    %wait E_0x13f61ace0;
    %load/vec4 v0x13f61adf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13f61ad30_0, 0, 32;
    %jmp T_4.2;
T_4.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x13f61ad30_0, 0, 32;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x13f61aea0;
T_5 ;
    %wait E_0x13f61b1b0;
    %load/vec4 v0x13f61b4f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x13f61b210_0;
    %store/vec4 v0x13f61b450_0, 0, 32;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x13f61b2e0_0;
    %store/vec4 v0x13f61b450_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x13f61b380_0;
    %store/vec4 v0x13f61b450_0, 0, 32;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x13f608010;
T_6 ;
    %vpi_call 2 25 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13f608010 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x13f61d160_0, 0, 3;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x13f61d0d0_0, 0, 32;
    %pushi/vec4 18, 0, 32;
    %store/vec4 v0x13f61d240_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 4294967281, 0, 32;
    %store/vec4 v0x13f61d0d0_0, 0, 32;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v0x13f61d240_0, 0, 32;
    %delay 10000000, 0;
    %load/vec4 v0x13f61d240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13f61d240_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x13f61d160_0, 0, 3;
    %pushi/vec4 2147483633, 0, 32;
    %store/vec4 v0x13f61d0d0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x13f61d240_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x13f61d240_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 4294967280, 0, 32;
    %store/vec4 v0x13f61d0d0_0, 0, 32;
    %pushi/vec4 4294967288, 0, 32;
    %store/vec4 v0x13f61d240_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 2147483649, 0, 32;
    %store/vec4 v0x13f61d0d0_0, 0, 32;
    %pushi/vec4 2147483649, 0, 32;
    %store/vec4 v0x13f61d240_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x13f61d160_0, 0, 3;
    %pushi/vec4 286331153, 0, 32;
    %store/vec4 v0x13f61d0d0_0, 0, 32;
    %pushi/vec4 2290649224, 0, 32;
    %store/vec4 v0x13f61d240_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x13f61d160_0, 0, 3;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x13f61d0d0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x13f61d240_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x13f61d240_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0x13f61d240_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x13f61d160_0, 0, 3;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x13f61d0d0_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x13f61d240_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x13f61d240_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0x13f61d240_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0x13f61d0d0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x13f61d240_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 2147483649, 0, 32;
    %store/vec4 v0x13f61d0d0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x13f61d240_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x13f61d160_0, 0, 3;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x13f61d0d0_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x13f61d240_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x13f61d240_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0x13f61d240_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x13f61d240_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x13f61d160_0, 0, 3;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x13f61d0d0_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x13f61d240_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x13f61d240_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0x13f61d240_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x13f61d240_0, 0, 32;
    %delay 10000000, 0;
    %vpi_call 2 103 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "testbench.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/ALU.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/adder32.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/extend32.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/crtgenerator.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/mux2to1_1bit.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/mux2to1_32bit_01mux.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/mux3to1_32bit.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/or32.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/xor32.v";
