Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Sep 28 16:45:34 2016
| Host         : spikepig.dhcp.lbl.gov running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_level_timing_summary_routed.rpt -rpx top_level_timing_summary_routed.rpx
| Design       : top_level
| Device       : 7k160t-fbg676
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.514        0.000                      0                   11        0.195        0.000                      0                   11        2.100        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_p  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p               1.514        0.000                      0                   11        0.195        0.000                      0                   11        2.100        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :            0  Failing Endpoints,  Worst Slack        1.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.514ns  (required time - arrival time)
  Source:                 u1/count_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/count_int_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p rise@5.000ns - clk_p rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.309ns (9.166%)  route 3.062ns (90.834%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 8.900 - 5.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AA10                                              0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  CLK_IBUFDS/O
                         net (fo=1, routed)           1.944     2.829    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          1.318     4.240    u1/CLK
    SLICE_X0Y180         FDCE                                         r  u1/count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y180         FDCE (Prop_fdce_C_Q)         0.223     4.463 r  u1/count_int_reg[0]/Q
                         net (fo=8, routed)           0.479     4.942    u1/Q[0]
    SLICE_X0Y181         LUT6 (Prop_lut6_I3_O)        0.043     4.985 r  u1/count_int[10]_i_3/O
                         net (fo=5, routed)           2.583     7.568    u1/count_int[10]_i_3_n_0
    SLICE_X106Y149       LUT4 (Prop_lut4_I1_O)        0.043     7.611 r  u1/count_int[8]_i_1/O
                         net (fo=1, routed)           0.000     7.611    u1/plusOp[8]
    SLICE_X106Y149       FDCE                                         r  u1/count_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      5.000     5.000 r  
    AA10                                              0.000     5.000 r  clock_p (IN)
                         net (fo=0)                   0.000     5.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.783     5.783 r  CLK_IBUFDS/O
                         net (fo=1, routed)           1.828     7.611    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.694 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          1.206     8.900    u1/CLK
    SLICE_X106Y149       FDCE                                         r  u1/count_int_reg[8]/C
                         clock pessimism              0.228     9.128    
                         clock uncertainty           -0.035     9.092    
    SLICE_X106Y149       FDCE (Setup_fdce_C_D)        0.033     9.125    u1/count_int_reg[8]
  -------------------------------------------------------------------
                         required time                          9.125    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                  1.514    

Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 u1/count_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/count_int_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p rise@5.000ns - clk_p rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.309ns (9.176%)  route 3.059ns (90.824%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 8.900 - 5.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AA10                                              0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  CLK_IBUFDS/O
                         net (fo=1, routed)           1.944     2.829    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          1.318     4.240    u1/CLK
    SLICE_X0Y180         FDCE                                         r  u1/count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y180         FDCE (Prop_fdce_C_Q)         0.223     4.463 r  u1/count_int_reg[0]/Q
                         net (fo=8, routed)           0.479     4.942    u1/Q[0]
    SLICE_X0Y181         LUT6 (Prop_lut6_I3_O)        0.043     4.985 r  u1/count_int[10]_i_3/O
                         net (fo=5, routed)           2.580     7.564    u1/count_int[10]_i_3_n_0
    SLICE_X106Y149       LUT2 (Prop_lut2_I0_O)        0.043     7.607 r  u1/count_int[6]_i_1/O
                         net (fo=1, routed)           0.000     7.607    u1/plusOp[6]
    SLICE_X106Y149       FDCE                                         r  u1/count_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      5.000     5.000 r  
    AA10                                              0.000     5.000 r  clock_p (IN)
                         net (fo=0)                   0.000     5.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.783     5.783 r  CLK_IBUFDS/O
                         net (fo=1, routed)           1.828     7.611    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.694 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          1.206     8.900    u1/CLK
    SLICE_X106Y149       FDCE                                         r  u1/count_int_reg[6]/C
                         clock pessimism              0.228     9.128    
                         clock uncertainty           -0.035     9.092    
    SLICE_X106Y149       FDCE (Setup_fdce_C_D)        0.034     9.126    u1/count_int_reg[6]
  -------------------------------------------------------------------
                         required time                          9.126    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 u1/count_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/count_int_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p rise@5.000ns - clk_p rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.320ns (9.461%)  route 3.062ns (90.539%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 8.900 - 5.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AA10                                              0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  CLK_IBUFDS/O
                         net (fo=1, routed)           1.944     2.829    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          1.318     4.240    u1/CLK
    SLICE_X0Y180         FDCE                                         r  u1/count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y180         FDCE (Prop_fdce_C_Q)         0.223     4.463 r  u1/count_int_reg[0]/Q
                         net (fo=8, routed)           0.479     4.942    u1/Q[0]
    SLICE_X0Y181         LUT6 (Prop_lut6_I3_O)        0.043     4.985 r  u1/count_int[10]_i_3/O
                         net (fo=5, routed)           2.583     7.568    u1/count_int[10]_i_3_n_0
    SLICE_X106Y149       LUT5 (Prop_lut5_I1_O)        0.054     7.622 r  u1/count_int[9]_i_1/O
                         net (fo=1, routed)           0.000     7.622    u1/plusOp[9]
    SLICE_X106Y149       FDCE                                         r  u1/count_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      5.000     5.000 r  
    AA10                                              0.000     5.000 r  clock_p (IN)
                         net (fo=0)                   0.000     5.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.783     5.783 r  CLK_IBUFDS/O
                         net (fo=1, routed)           1.828     7.611    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.694 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          1.206     8.900    u1/CLK
    SLICE_X106Y149       FDCE                                         r  u1/count_int_reg[9]/C
                         clock pessimism              0.228     9.128    
                         clock uncertainty           -0.035     9.092    
    SLICE_X106Y149       FDCE (Setup_fdce_C_D)        0.058     9.150    u1/count_int_reg[9]
  -------------------------------------------------------------------
                         required time                          9.150    
                         arrival time                          -7.622    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.537ns  (required time - arrival time)
  Source:                 u1/count_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/count_int_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p rise@5.000ns - clk_p rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.315ns (9.337%)  route 3.059ns (90.663%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 8.900 - 5.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AA10                                              0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  CLK_IBUFDS/O
                         net (fo=1, routed)           1.944     2.829    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          1.318     4.240    u1/CLK
    SLICE_X0Y180         FDCE                                         r  u1/count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y180         FDCE (Prop_fdce_C_Q)         0.223     4.463 r  u1/count_int_reg[0]/Q
                         net (fo=8, routed)           0.479     4.942    u1/Q[0]
    SLICE_X0Y181         LUT6 (Prop_lut6_I3_O)        0.043     4.985 r  u1/count_int[10]_i_3/O
                         net (fo=5, routed)           2.580     7.564    u1/count_int[10]_i_3_n_0
    SLICE_X106Y149       LUT3 (Prop_lut3_I0_O)        0.049     7.613 r  u1/count_int[7]_i_1/O
                         net (fo=1, routed)           0.000     7.613    u1/plusOp[7]
    SLICE_X106Y149       FDCE                                         r  u1/count_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      5.000     5.000 r  
    AA10                                              0.000     5.000 r  clock_p (IN)
                         net (fo=0)                   0.000     5.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.783     5.783 r  CLK_IBUFDS/O
                         net (fo=1, routed)           1.828     7.611    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.694 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          1.206     8.900    u1/CLK
    SLICE_X106Y149       FDCE                                         r  u1/count_int_reg[7]/C
                         clock pessimism              0.228     9.128    
                         clock uncertainty           -0.035     9.092    
    SLICE_X106Y149       FDCE (Setup_fdce_C_D)        0.058     9.150    u1/count_int_reg[7]
  -------------------------------------------------------------------
                         required time                          9.150    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                  1.537    

Slack (MET) :             1.590ns  (required time - arrival time)
  Source:                 u1/count_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/count_int_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p rise@5.000ns - clk_p rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.309ns (9.373%)  route 2.988ns (90.628%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 8.900 - 5.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AA10                                              0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  CLK_IBUFDS/O
                         net (fo=1, routed)           1.944     2.829    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          1.318     4.240    u1/CLK
    SLICE_X0Y180         FDCE                                         r  u1/count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y180         FDCE (Prop_fdce_C_Q)         0.223     4.463 r  u1/count_int_reg[0]/Q
                         net (fo=8, routed)           0.479     4.942    u1/Q[0]
    SLICE_X0Y181         LUT6 (Prop_lut6_I3_O)        0.043     4.985 r  u1/count_int[10]_i_3/O
                         net (fo=5, routed)           2.509     7.494    u1/count_int[10]_i_3_n_0
    SLICE_X106Y149       LUT6 (Prop_lut6_I2_O)        0.043     7.537 r  u1/count_int[10]_i_1/O
                         net (fo=1, routed)           0.000     7.537    u1/plusOp[10]
    SLICE_X106Y149       FDCE                                         r  u1/count_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      5.000     5.000 r  
    AA10                                              0.000     5.000 r  clock_p (IN)
                         net (fo=0)                   0.000     5.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.783     5.783 r  CLK_IBUFDS/O
                         net (fo=1, routed)           1.828     7.611    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.694 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          1.206     8.900    u1/CLK
    SLICE_X106Y149       FDCE                                         r  u1/count_int_reg[10]/C
                         clock pessimism              0.228     9.128    
                         clock uncertainty           -0.035     9.092    
    SLICE_X106Y149       FDCE (Setup_fdce_C_D)        0.034     9.126    u1/count_int_reg[10]
  -------------------------------------------------------------------
                         required time                          9.126    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                  1.590    

Slack (MET) :             4.193ns  (required time - arrival time)
  Source:                 u1/count_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/count_int_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p rise@5.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.338ns (40.729%)  route 0.492ns (59.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.875ns = ( 8.875 - 5.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AA10                                              0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  CLK_IBUFDS/O
                         net (fo=1, routed)           1.944     2.829    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          1.319     4.241    u1/CLK
    SLICE_X0Y181         FDCE                                         r  u1/count_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y181         FDCE (Prop_fdce_C_Q)         0.204     4.445 r  u1/count_int_reg[2]/Q
                         net (fo=6, routed)           0.492     4.937    u1/Q[2]
    SLICE_X0Y181         LUT3 (Prop_lut3_I2_O)        0.134     5.071 r  u1/count_int[2]_i_1/O
                         net (fo=1, routed)           0.000     5.071    u1/plusOp[2]
    SLICE_X0Y181         FDCE                                         r  u1/count_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      5.000     5.000 r  
    AA10                                              0.000     5.000 r  clock_p (IN)
                         net (fo=0)                   0.000     5.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.783     5.783 r  CLK_IBUFDS/O
                         net (fo=1, routed)           1.828     7.611    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.694 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          1.181     8.875    u1/CLK
    SLICE_X0Y181         FDCE                                         r  u1/count_int_reg[2]/C
                         clock pessimism              0.366     9.241    
                         clock uncertainty           -0.035     9.205    
    SLICE_X0Y181         FDCE (Setup_fdce_C_D)        0.058     9.263    u1/count_int_reg[2]
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -5.071    
  -------------------------------------------------------------------
                         slack                                  4.193    

Slack (MET) :             4.233ns  (required time - arrival time)
  Source:                 u1/count_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/count_int_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p rise@5.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.266ns (35.782%)  route 0.477ns (64.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.875ns = ( 8.875 - 5.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AA10                                              0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  CLK_IBUFDS/O
                         net (fo=1, routed)           1.944     2.829    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          1.318     4.240    u1/CLK
    SLICE_X0Y180         FDCE                                         r  u1/count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y180         FDCE (Prop_fdce_C_Q)         0.223     4.463 r  u1/count_int_reg[0]/Q
                         net (fo=8, routed)           0.477     4.940    u1/Q[0]
    SLICE_X0Y181         LUT6 (Prop_lut6_I2_O)        0.043     4.983 r  u1/count_int[5]_i_1/O
                         net (fo=1, routed)           0.000     4.983    u1/plusOp[5]
    SLICE_X0Y181         FDCE                                         r  u1/count_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      5.000     5.000 r  
    AA10                                              0.000     5.000 r  clock_p (IN)
                         net (fo=0)                   0.000     5.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.783     5.783 r  CLK_IBUFDS/O
                         net (fo=1, routed)           1.828     7.611    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.694 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          1.181     8.875    u1/CLK
    SLICE_X0Y181         FDCE                                         r  u1/count_int_reg[5]/C
                         clock pessimism              0.343     9.218    
                         clock uncertainty           -0.035     9.182    
    SLICE_X0Y181         FDCE (Setup_fdce_C_D)        0.034     9.216    u1/count_int_reg[5]
  -------------------------------------------------------------------
                         required time                          9.216    
                         arrival time                          -4.983    
  -------------------------------------------------------------------
                         slack                                  4.233    

Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 u1/count_int_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/count_int_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p rise@5.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.338ns (47.025%)  route 0.381ns (52.975%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.875ns = ( 8.875 - 5.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AA10                                              0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  CLK_IBUFDS/O
                         net (fo=1, routed)           1.944     2.829    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          1.319     4.241    u1/CLK
    SLICE_X0Y181         FDCE                                         r  u1/count_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y181         FDCE (Prop_fdce_C_Q)         0.204     4.445 r  u1/count_int_reg[4]/Q
                         net (fo=4, routed)           0.381     4.826    u1/Q[4]
    SLICE_X0Y181         LUT5 (Prop_lut5_I4_O)        0.134     4.960 r  u1/count_int[4]_i_1/O
                         net (fo=1, routed)           0.000     4.960    u1/plusOp[4]
    SLICE_X0Y181         FDCE                                         r  u1/count_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      5.000     5.000 r  
    AA10                                              0.000     5.000 r  clock_p (IN)
                         net (fo=0)                   0.000     5.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.783     5.783 r  CLK_IBUFDS/O
                         net (fo=1, routed)           1.828     7.611    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.694 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          1.181     8.875    u1/CLK
    SLICE_X0Y181         FDCE                                         r  u1/count_int_reg[4]/C
                         clock pessimism              0.366     9.241    
                         clock uncertainty           -0.035     9.205    
    SLICE_X0Y181         FDCE (Setup_fdce_C_D)        0.058     9.263    u1/count_int_reg[4]
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  4.304    

Slack (MET) :             4.325ns  (required time - arrival time)
  Source:                 u1/count_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/count_int_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p rise@5.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.266ns (40.862%)  route 0.385ns (59.138%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.875ns = ( 8.875 - 5.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AA10                                              0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  CLK_IBUFDS/O
                         net (fo=1, routed)           1.944     2.829    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          1.318     4.240    u1/CLK
    SLICE_X0Y180         FDCE                                         r  u1/count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y180         FDCE (Prop_fdce_C_Q)         0.223     4.463 r  u1/count_int_reg[0]/Q
                         net (fo=8, routed)           0.385     4.848    u1/Q[0]
    SLICE_X0Y181         LUT4 (Prop_lut4_I1_O)        0.043     4.891 r  u1/count_int[3]_i_1/O
                         net (fo=1, routed)           0.000     4.891    u1/plusOp[3]
    SLICE_X0Y181         FDCE                                         r  u1/count_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      5.000     5.000 r  
    AA10                                              0.000     5.000 r  clock_p (IN)
                         net (fo=0)                   0.000     5.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.783     5.783 r  CLK_IBUFDS/O
                         net (fo=1, routed)           1.828     7.611    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.694 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          1.181     8.875    u1/CLK
    SLICE_X0Y181         FDCE                                         r  u1/count_int_reg[3]/C
                         clock pessimism              0.343     9.218    
                         clock uncertainty           -0.035     9.182    
    SLICE_X0Y181         FDCE (Setup_fdce_C_D)        0.033     9.215    u1/count_int_reg[3]
  -------------------------------------------------------------------
                         required time                          9.215    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  4.325    

Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 u1/count_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/count_int_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p rise@5.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.266ns (40.809%)  route 0.386ns (59.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.875ns = ( 8.875 - 5.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AA10                                              0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  CLK_IBUFDS/O
                         net (fo=1, routed)           1.944     2.829    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          1.319     4.241    u1/CLK
    SLICE_X0Y181         FDCE                                         r  u1/count_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y181         FDCE (Prop_fdce_C_Q)         0.223     4.464 r  u1/count_int_reg[1]/Q
                         net (fo=7, routed)           0.386     4.850    u1/Q[1]
    SLICE_X0Y181         LUT2 (Prop_lut2_I1_O)        0.043     4.893 r  u1/count_int[1]_i_1/O
                         net (fo=1, routed)           0.000     4.893    u1/plusOp[1]
    SLICE_X0Y181         FDCE                                         r  u1/count_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      5.000     5.000 r  
    AA10                                              0.000     5.000 r  clock_p (IN)
                         net (fo=0)                   0.000     5.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.783     5.783 r  CLK_IBUFDS/O
                         net (fo=1, routed)           1.828     7.611    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.694 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          1.181     8.875    u1/CLK
    SLICE_X0Y181         FDCE                                         r  u1/count_int_reg[1]/C
                         clock pessimism              0.366     9.241    
                         clock uncertainty           -0.035     9.205    
    SLICE_X0Y181         FDCE (Setup_fdce_C_D)        0.034     9.239    u1/count_int_reg[1]
  -------------------------------------------------------------------
                         required time                          9.239    
                         arrival time                          -4.893    
  -------------------------------------------------------------------
                         slack                                  4.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u1/count_int_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/count_int_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.970%)  route 0.128ns (50.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AA10                                              0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  CLK_IBUFDS/O
                         net (fo=1, routed)           0.887     1.255    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          0.592     1.873    u1/CLK
    SLICE_X0Y181         FDCE                                         r  u1/count_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y181         FDCE (Prop_fdce_C_Q)         0.100     1.973 r  u1/count_int_reg[5]/Q
                         net (fo=3, routed)           0.128     2.101    u1/Q[5]
    SLICE_X0Y181         LUT6 (Prop_lut6_I5_O)        0.028     2.129 r  u1/count_int[5]_i_1/O
                         net (fo=1, routed)           0.000     2.129    u1/plusOp[5]
    SLICE_X0Y181         FDCE                                         r  u1/count_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    AA10                                              0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  CLK_IBUFDS/O
                         net (fo=1, routed)           0.954     1.403    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          0.795     2.228    u1/CLK
    SLICE_X0Y181         FDCE                                         r  u1/count_int_reg[5]/C
                         clock pessimism             -0.355     1.873    
    SLICE_X0Y181         FDCE (Hold_fdce_C_D)         0.061     1.934    u1/count_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u1/count_int_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/count_int_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.155ns (60.206%)  route 0.102ns (39.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AA10                                              0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  CLK_IBUFDS/O
                         net (fo=1, routed)           0.887     1.255    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          0.613     1.894    u1/CLK
    SLICE_X106Y149       FDCE                                         r  u1/count_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y149       FDCE (Prop_fdce_C_Q)         0.091     1.985 r  u1/count_int_reg[9]/Q
                         net (fo=3, routed)           0.102     2.087    u1/Q[9]
    SLICE_X106Y149       LUT6 (Prop_lut6_I4_O)        0.064     2.151 r  u1/count_int[10]_i_1/O
                         net (fo=1, routed)           0.000     2.151    u1/plusOp[10]
    SLICE_X106Y149       FDCE                                         r  u1/count_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    AA10                                              0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  CLK_IBUFDS/O
                         net (fo=1, routed)           0.954     1.403    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          0.813     2.246    u1/CLK
    SLICE_X106Y149       FDCE                                         r  u1/count_int_reg[10]/C
                         clock pessimism             -0.352     1.894    
    SLICE_X106Y149       FDCE (Hold_fdce_C_D)         0.061     1.955    u1/count_int_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u1/count_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/count_int_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.130ns (44.970%)  route 0.159ns (55.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AA10                                              0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  CLK_IBUFDS/O
                         net (fo=1, routed)           0.887     1.255    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          0.591     1.872    u1/CLK
    SLICE_X0Y180         FDCE                                         r  u1/count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y180         FDCE (Prop_fdce_C_Q)         0.100     1.972 r  u1/count_int_reg[0]/Q
                         net (fo=8, routed)           0.159     2.131    u1/Q[0]
    SLICE_X0Y181         LUT3 (Prop_lut3_I0_O)        0.030     2.161 r  u1/count_int[2]_i_1/O
                         net (fo=1, routed)           0.000     2.161    u1/plusOp[2]
    SLICE_X0Y181         FDCE                                         r  u1/count_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    AA10                                              0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  CLK_IBUFDS/O
                         net (fo=1, routed)           0.954     1.403    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          0.795     2.228    u1/CLK
    SLICE_X0Y181         FDCE                                         r  u1/count_int_reg[2]/C
                         clock pessimism             -0.343     1.885    
    SLICE_X0Y181         FDCE (Hold_fdce_C_D)         0.075     1.960    u1/count_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u1/count_int_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/count_int_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.130ns (45.133%)  route 0.158ns (54.867%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AA10                                              0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  CLK_IBUFDS/O
                         net (fo=1, routed)           0.887     1.255    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          0.613     1.894    u1/CLK
    SLICE_X106Y149       FDCE                                         r  u1/count_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y149       FDCE (Prop_fdce_C_Q)         0.100     1.994 r  u1/count_int_reg[6]/Q
                         net (fo=6, routed)           0.158     2.152    u1/Q[6]
    SLICE_X106Y149       LUT5 (Prop_lut5_I2_O)        0.030     2.182 r  u1/count_int[9]_i_1/O
                         net (fo=1, routed)           0.000     2.182    u1/plusOp[9]
    SLICE_X106Y149       FDCE                                         r  u1/count_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    AA10                                              0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  CLK_IBUFDS/O
                         net (fo=1, routed)           0.954     1.403    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          0.813     2.246    u1/CLK
    SLICE_X106Y149       FDCE                                         r  u1/count_int_reg[9]/C
                         clock pessimism             -0.352     1.894    
    SLICE_X106Y149       FDCE (Hold_fdce_C_D)         0.075     1.969    u1/count_int_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 u1/count_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/count_int_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.587%)  route 0.159ns (55.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AA10                                              0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  CLK_IBUFDS/O
                         net (fo=1, routed)           0.887     1.255    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          0.591     1.872    u1/CLK
    SLICE_X0Y180         FDCE                                         r  u1/count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y180         FDCE (Prop_fdce_C_Q)         0.100     1.972 r  u1/count_int_reg[0]/Q
                         net (fo=8, routed)           0.159     2.131    u1/Q[0]
    SLICE_X0Y181         LUT2 (Prop_lut2_I0_O)        0.028     2.159 r  u1/count_int[1]_i_1/O
                         net (fo=1, routed)           0.000     2.159    u1/plusOp[1]
    SLICE_X0Y181         FDCE                                         r  u1/count_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    AA10                                              0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  CLK_IBUFDS/O
                         net (fo=1, routed)           0.954     1.403    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          0.795     2.228    u1/CLK
    SLICE_X0Y181         FDCE                                         r  u1/count_int_reg[1]/C
                         clock pessimism             -0.343     1.885    
    SLICE_X0Y181         FDCE (Hold_fdce_C_D)         0.060     1.945    u1/count_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 u1/count_int_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/count_int_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.129ns (44.597%)  route 0.160ns (55.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AA10                                              0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  CLK_IBUFDS/O
                         net (fo=1, routed)           0.887     1.255    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          0.613     1.894    u1/CLK
    SLICE_X106Y149       FDCE                                         r  u1/count_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y149       FDCE (Prop_fdce_C_Q)         0.100     1.994 r  u1/count_int_reg[6]/Q
                         net (fo=6, routed)           0.160     2.154    u1/Q[6]
    SLICE_X106Y149       LUT3 (Prop_lut3_I1_O)        0.029     2.183 r  u1/count_int[7]_i_1/O
                         net (fo=1, routed)           0.000     2.183    u1/plusOp[7]
    SLICE_X106Y149       FDCE                                         r  u1/count_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    AA10                                              0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  CLK_IBUFDS/O
                         net (fo=1, routed)           0.954     1.403    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          0.813     2.246    u1/CLK
    SLICE_X106Y149       FDCE                                         r  u1/count_int_reg[7]/C
                         clock pessimism             -0.352     1.894    
    SLICE_X106Y149       FDCE (Hold_fdce_C_D)         0.075     1.969    u1/count_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 u1/count_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/count_int_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.067%)  route 0.150ns (53.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AA10                                              0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  CLK_IBUFDS/O
                         net (fo=1, routed)           0.887     1.255    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          0.591     1.872    u1/CLK
    SLICE_X0Y180         FDCE                                         r  u1/count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y180         FDCE (Prop_fdce_C_Q)         0.100     1.972 f  u1/count_int_reg[0]/Q
                         net (fo=8, routed)           0.150     2.122    u1/Q[0]
    SLICE_X0Y180         LUT1 (Prop_lut1_I0_O)        0.028     2.150 r  u1/count_int[0]_i_1/O
                         net (fo=1, routed)           0.000     2.150    u1/plusOp[0]
    SLICE_X0Y180         FDCE                                         r  u1/count_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    AA10                                              0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  CLK_IBUFDS/O
                         net (fo=1, routed)           0.954     1.403    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          0.794     2.227    u1/CLK
    SLICE_X0Y180         FDCE                                         r  u1/count_int_reg[0]/C
                         clock pessimism             -0.355     1.872    
    SLICE_X0Y180         FDCE (Hold_fdce_C_D)         0.060     1.932    u1/count_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 u1/count_int_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/count_int_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.749%)  route 0.158ns (55.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AA10                                              0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  CLK_IBUFDS/O
                         net (fo=1, routed)           0.887     1.255    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          0.613     1.894    u1/CLK
    SLICE_X106Y149       FDCE                                         r  u1/count_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y149       FDCE (Prop_fdce_C_Q)         0.100     1.994 r  u1/count_int_reg[6]/Q
                         net (fo=6, routed)           0.158     2.152    u1/Q[6]
    SLICE_X106Y149       LUT4 (Prop_lut4_I0_O)        0.028     2.180 r  u1/count_int[8]_i_1/O
                         net (fo=1, routed)           0.000     2.180    u1/plusOp[8]
    SLICE_X106Y149       FDCE                                         r  u1/count_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    AA10                                              0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  CLK_IBUFDS/O
                         net (fo=1, routed)           0.954     1.403    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          0.813     2.246    u1/CLK
    SLICE_X106Y149       FDCE                                         r  u1/count_int_reg[8]/C
                         clock pessimism             -0.352     1.894    
    SLICE_X106Y149       FDCE (Hold_fdce_C_D)         0.060     1.954    u1/count_int_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 u1/count_int_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/count_int_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.405%)  route 0.160ns (55.595%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AA10                                              0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  CLK_IBUFDS/O
                         net (fo=1, routed)           0.887     1.255    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          0.613     1.894    u1/CLK
    SLICE_X106Y149       FDCE                                         r  u1/count_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y149       FDCE (Prop_fdce_C_Q)         0.100     1.994 r  u1/count_int_reg[6]/Q
                         net (fo=6, routed)           0.160     2.154    u1/Q[6]
    SLICE_X106Y149       LUT2 (Prop_lut2_I1_O)        0.028     2.182 r  u1/count_int[6]_i_1/O
                         net (fo=1, routed)           0.000     2.182    u1/plusOp[6]
    SLICE_X106Y149       FDCE                                         r  u1/count_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    AA10                                              0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  CLK_IBUFDS/O
                         net (fo=1, routed)           0.954     1.403    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          0.813     2.246    u1/CLK
    SLICE_X106Y149       FDCE                                         r  u1/count_int_reg[6]/C
                         clock pessimism             -0.352     1.894    
    SLICE_X106Y149       FDCE (Hold_fdce_C_D)         0.060     1.954    u1/count_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 u1/count_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1/count_int_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.130ns (38.694%)  route 0.206ns (61.306%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AA10                                              0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  CLK_IBUFDS/O
                         net (fo=1, routed)           0.887     1.255    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          0.591     1.872    u1/CLK
    SLICE_X0Y180         FDCE                                         r  u1/count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y180         FDCE (Prop_fdce_C_Q)         0.100     1.972 r  u1/count_int_reg[0]/Q
                         net (fo=8, routed)           0.206     2.178    u1/Q[0]
    SLICE_X0Y181         LUT5 (Prop_lut5_I1_O)        0.030     2.208 r  u1/count_int[4]_i_1/O
                         net (fo=1, routed)           0.000     2.208    u1/plusOp[4]
    SLICE_X0Y181         FDCE                                         r  u1/count_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    AA10                                              0.000     0.000 r  clock_p (IN)
                         net (fo=0)                   0.000     0.000    clock_p
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  CLK_IBUFDS/O
                         net (fo=1, routed)           0.954     1.403    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.433 r  clk_i_BUFG_inst/O
                         net (fo=11, routed)          0.795     2.228    u1/CLK
    SLICE_X0Y181         FDCE                                         r  u1/count_int_reg[4]/C
                         clock pessimism             -0.343     1.885    
    SLICE_X0Y181         FDCE (Hold_fdce_C_D)         0.075     1.960    u1/count_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clock_p }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.409         5.000       3.592      BUFGCTRL_X0Y0   clk_i_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.750         5.000       4.250      SLICE_X0Y181    u1/count_int_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.750         5.000       4.250      SLICE_X0Y181    u1/count_int_reg[4]/C
Min Period        n/a     FDCE/C   n/a            0.750         5.000       4.250      SLICE_X106Y149  u1/count_int_reg[7]/C
Min Period        n/a     FDCE/C   n/a            0.750         5.000       4.250      SLICE_X106Y149  u1/count_int_reg[9]/C
Min Period        n/a     FDCE/C   n/a            0.700         5.000       4.300      SLICE_X0Y180    u1/count_int_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.700         5.000       4.300      SLICE_X106Y149  u1/count_int_reg[10]/C
Min Period        n/a     FDCE/C   n/a            0.700         5.000       4.300      SLICE_X0Y181    u1/count_int_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.700         5.000       4.300      SLICE_X0Y181    u1/count_int_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.700         5.000       4.300      SLICE_X0Y181    u1/count_int_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         2.500       2.100      SLICE_X0Y181    u1/count_int_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         2.500       2.100      SLICE_X0Y181    u1/count_int_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         2.500       2.100      SLICE_X106Y149  u1/count_int_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         2.500       2.100      SLICE_X106Y149  u1/count_int_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         2.500       2.100      SLICE_X0Y181    u1/count_int_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         2.500       2.100      SLICE_X0Y181    u1/count_int_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         2.500       2.100      SLICE_X106Y149  u1/count_int_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         2.500       2.100      SLICE_X106Y149  u1/count_int_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X0Y180    u1/count_int_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X106Y149  u1/count_int_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X0Y180    u1/count_int_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X106Y149  u1/count_int_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X0Y181    u1/count_int_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X0Y181    u1/count_int_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X0Y181    u1/count_int_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X0Y181    u1/count_int_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X0Y181    u1/count_int_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X106Y149  u1/count_int_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X106Y149  u1/count_int_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X106Y149  u1/count_int_reg[8]/C



