
---------- Begin Simulation Statistics ----------
final_tick                                   57764000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58532                       # Simulator instruction rate (inst/s)
host_mem_usage                                 856856                       # Number of bytes of host memory used
host_op_rate                                    70731                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.40                       # Real time elapsed on the host
host_tick_rate                              143601146                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       23532                       # Number of instructions simulated
sim_ops                                         28450                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000058                       # Number of seconds simulated
sim_ticks                                    57764000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.684470                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    3733                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 4868                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1297                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              8104                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 36                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             445                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              409                       # Number of indirect misses.
system.cpu.branchPred.lookups                   11277                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect         2496                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong         1674                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect         2266                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong         1904                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.whPredictorCorrect            0                       # Number of time the WH predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.whPredictorWrong            0                       # Number of time the WH predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect           77                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           21                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0          165                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2           77                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4            5                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6            7                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7           65                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8            2                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          109                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10           17                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11            4                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12            1                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13           20                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15            1                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect           83                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit            7                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong           37                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect         2954                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          563                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2           51                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4           30                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6           85                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7           19                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8           23                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9            2                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10          213                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11           11                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12           13                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13            1                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14            5                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16           20                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect          329                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit           16                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong           24                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                     881                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          106                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                      8385                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     8394                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               841                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       5605                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1006                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              54                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           13359                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                23588                       # Number of instructions committed
system.cpu.commit.committedOps                  28506                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        41859                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.681001                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.676636                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        32331     77.24%     77.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3578      8.55%     85.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2023      4.83%     90.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          930      2.22%     92.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          733      1.75%     94.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          654      1.56%     96.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          386      0.92%     97.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          218      0.52%     97.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         1006      2.40%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        41859                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  490                       # Number of function calls committed.
system.cpu.commit.int_insts                     25886                       # Number of committed integer instructions.
system.cpu.commit.loads                          4020                       # Number of loads committed
system.cpu.commit.membars                          36                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            7      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            19666     68.99%     69.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              42      0.15%     69.16% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.01%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.09%     69.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              26      0.09%     69.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              28      0.10%     69.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     69.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             30      0.11%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            4020     14.10%     83.66% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           4658     16.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             28506                       # Class of committed instruction
system.cpu.commit.refs                           8678                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       413                       # Number of committed Vector instructions.
system.cpu.committedInsts                       23532                       # Number of Instructions Simulated
system.cpu.committedOps                         28450                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.909442                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.909442                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 14964                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   463                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                 3732                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                  47037                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    19856                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      7297                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    876                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1537                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  1049                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       11277                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      6573                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         18905                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   832                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          111                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                          47836                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  128                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    2664                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.097612                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              23566                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               4650                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.414061                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              44042                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.274374                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.606913                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    33626     76.35%     76.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1079      2.45%     78.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1086      2.47%     81.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      730      1.66%     82.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     1103      2.50%     85.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      754      1.71%     87.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      988      2.24%     89.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      833      1.89%     91.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     3843      8.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                44042                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           71487                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  995                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     6693                       # Number of branches executed
system.cpu.iew.exec_nop                           121                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.315635                       # Inst execution rate
system.cpu.iew.exec_refs                        11317                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       5373                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2744                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  6267                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 87                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               164                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 6400                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               41911                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  5944                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1016                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 36465                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     18                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1114                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    876                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1140                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            83                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               74                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           85                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2247                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1742                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             23                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          802                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            193                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     31706                       # num instructions consuming a value
system.cpu.iew.wb_count                         34953                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.558664                       # average fanout of values written-back
system.cpu.iew.wb_producers                     17713                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.302547                       # insts written-back per cycle
system.cpu.iew.wb_sent                          35493                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    40385                       # number of integer regfile reads
system.cpu.int_regfile_writes                   24807                       # number of integer regfile writes
system.cpu.ipc                               0.203689                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.203689                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 9      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 25503     68.04%     68.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   42      0.11%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     4      0.01%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   28      0.07%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   28      0.07%     68.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   32      0.09%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  34      0.09%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 6206     16.56%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                5595     14.93%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  37481                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  36985                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             118632                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        34480                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             54418                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      41703                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     37481                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  87                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           13339                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               627                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             33                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         9783                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         44042                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.851029                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.459049                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               30854     70.06%     70.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                2821      6.41%     76.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                2308      5.24%     81.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                2192      4.98%     86.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                5867     13.32%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           44042                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.324429                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    487                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                999                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          473                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               731                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                12                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               19                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 6267                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                6400                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   28306                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    145                       # number of misc regfile writes
system.cpu.numCycles                           115529                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    3930                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 26781                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    604                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    20783                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 63539                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  44422                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               41915                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      7384                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1050                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    876                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2054                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    15134                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups            49323                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           9015                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                310                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      5119                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             86                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              649                       # Number of vector rename lookups
system.cpu.rob.rob_reads                        82432                       # The number of ROB reads
system.cpu.rob.rob_writes                       85925                       # The number of ROB writes
system.cpu.timesIdled                             649                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      523                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     140                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    17                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1257                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          510                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1835                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1033                       # Transaction distribution
system.membus.trans_dist::ReadExReq               172                       # Transaction distribution
system.membus.trans_dist::ReadExResp              172                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1034                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            51                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2462                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2462                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        77120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   77120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1257                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1257    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1257                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1535000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6372250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     57764000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1100                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           26                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          451                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              31                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              175                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             175                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           936                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          165                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           51                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           51                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2322                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          839                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3161                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        88704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        23424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 112128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1327                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001507                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038808                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1325     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1327                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1394500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            535500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1402500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     57764000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   48                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   22                       # number of demand (read+write) hits
system.l2.demand_hits::total                       70                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  48                       # number of overall hits
system.l2.overall_hits::.cpu.data                  22                       # number of overall hits
system.l2.overall_hits::total                      70                       # number of overall hits
system.l2.demand_misses::.cpu.inst                888                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                318                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1206                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               888                       # number of overall misses
system.l2.overall_misses::.cpu.data               318                       # number of overall misses
system.l2.overall_misses::total                  1206                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     68308000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     26577000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         94885000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     68308000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     26577000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        94885000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              936                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              340                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1276                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             936                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             340                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1276                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.948718                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.935294                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.945141                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.948718                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.935294                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.945141                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76923.423423                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83575.471698                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78677.446103                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76923.423423                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83575.471698                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78677.446103                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           888                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           318                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1206                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          888                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          318                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1206                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     59438000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     23396501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     82834501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     59438000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     23396501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     82834501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.948718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.935294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.945141                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.948718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.935294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.945141                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66934.684685                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73573.902516                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68685.324212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66934.684685                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73573.902516                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68685.324212                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           26                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               26                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           26                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           26                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          451                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              451                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          451                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          451                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             172                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 172                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     14332500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      14332500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           175                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               175                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.982857                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.982857                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83328.488372                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83328.488372                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          172                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            172                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     12612001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     12612001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.982857                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.982857                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73325.587209                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73325.587209                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             48                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 48                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          888                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              888                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     68308000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     68308000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          936                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            936                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.948718                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.948718                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76923.423423                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76923.423423                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          888                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          888                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     59438000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     59438000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.948718                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.948718                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66934.684685                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66934.684685                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            19                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                19                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          146                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             146                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     12244500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12244500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          165                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           165                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.884848                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.884848                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83866.438356                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83866.438356                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          146                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          146                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10784500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10784500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.884848                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.884848                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73866.438356                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73866.438356                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           51                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              51                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           51                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            51                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           51                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           51                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       971000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       971000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19039.215686                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19039.215686                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     57764000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   645.206548                       # Cycle average of tags in use
system.l2.tags.total_refs                        1783                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1206                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.478441                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.595276                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       436.812988                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       207.798285                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.006342                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.019690                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1206                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          177                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1029                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.036804                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     15886                       # Number of tag accesses
system.l2.tags.data_accesses                    15886                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     57764000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          56768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          20352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              77120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        56768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56768                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             318                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1205                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         982757427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         352330171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1335087598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    982757427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        982757427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        982757427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        352330171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1335087598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       888.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000552500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2378                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1206                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1206                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               91                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               89                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     10683000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    6030000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                33295500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8858.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27608.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      970                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1206                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          229                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    333.135371                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   214.666887                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   309.595157                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           60     26.20%     26.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           67     29.26%     55.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           26     11.35%     66.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           16      6.99%     73.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      5.24%     79.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           16      6.99%     86.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      2.62%     88.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      3.06%     91.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           19      8.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          229                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  77184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   77184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1336.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1336.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      57736500                       # Total gap between requests
system.mem_ctrls.avgGap                      47874.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        56832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        20352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 983865383.283706188202                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 352330171.040786683559                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          888                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          318                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     23016000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     10279500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25918.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32325.47                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    80.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               878220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               459195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             4462500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         24972270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          1152480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           36227145                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        627.157832                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      2779750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     53164250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               806820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               409860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4141200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         26077500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           221760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           35959620                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        622.526487                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       368750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     55575250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     57764000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst         5378                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             5378                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         5378                       # number of overall hits
system.cpu.icache.overall_hits::total            5378                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1193                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1193                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1193                       # number of overall misses
system.cpu.icache.overall_misses::total          1193                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     86713996                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     86713996                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     86713996                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     86713996                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         6571                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         6571                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         6571                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         6571                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181555                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.181555                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181555                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.181555                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72685.663034                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72685.663034                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72685.663034                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72685.663034                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1006                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.888889                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          451                       # number of writebacks
system.cpu.icache.writebacks::total               451                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          257                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          257                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          257                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          257                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          936                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          936                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          936                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          936                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70236497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70236497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70236497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70236497                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.142444                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.142444                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.142444                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.142444                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75038.992521                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75038.992521                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75038.992521                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75038.992521                       # average overall mshr miss latency
system.cpu.icache.replacements                    451                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         5378                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            5378                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1193                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1193                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     86713996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     86713996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         6571                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         6571                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181555                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.181555                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72685.663034                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72685.663034                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          257                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          257                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          936                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          936                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70236497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70236497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.142444                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.142444                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75038.992521                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75038.992521                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     57764000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           318.159150                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                6313                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               935                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.751872                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   318.159150                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.621405                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.621405                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          329                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             14077                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            14077                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     57764000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     57764000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     57764000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     57764000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     57764000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         8630                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             8630                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         8652                       # number of overall hits
system.cpu.dcache.overall_hits::total            8652                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1268                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1268                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1272                       # number of overall misses
system.cpu.dcache.overall_misses::total          1272                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     91406431                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     91406431                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     91406431                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     91406431                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         9898                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         9898                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         9924                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         9924                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.128107                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.128107                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.128174                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.128174                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72087.090694                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72087.090694                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71860.401730                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71860.401730                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3169                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                97                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.670103                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           26                       # number of writebacks
system.cpu.dcache.writebacks::total                26                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          882                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          882                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          882                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          882                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          386                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          386                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          390                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          390                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     28167465                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     28167465                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     28570465                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     28570465                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.038998                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038998                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.039299                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.039299                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72972.707254                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72972.707254                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73257.602564                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73257.602564                       # average overall mshr miss latency
system.cpu.dcache.replacements                     57                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         4905                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            4905                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          363                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           363                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     24775500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     24775500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         5268                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         5268                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.068907                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.068907                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68252.066116                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68252.066116                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          203                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          203                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          160                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          160                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11956500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11956500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.030372                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.030372                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74728.125000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74728.125000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3725                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3725                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          854                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          854                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     65001458                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     65001458                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         4579                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         4579                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.186504                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.186504                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76114.119438                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76114.119438                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          679                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          679                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          175                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          175                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     14632492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14632492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.038218                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.038218                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83614.240000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83614.240000                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           26                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           26                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.153846                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.153846                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       403000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       403000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.153846                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.153846                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       100750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       100750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           51                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           51                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      1629473                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1629473                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           51                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           51                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31950.450980                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31950.450980                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           51                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           51                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      1578473                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1578473                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30950.450980                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30950.450980                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           47                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           47                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       349000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       349000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.040816                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.040816                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       174500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       174500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       334500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       334500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.020408                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.020408                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       334500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       334500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     57764000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           224.049020                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                9126                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               391                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.340153                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   224.049020                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.437596                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.437596                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          334                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          296                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.652344                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             20409                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            20409                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     57764000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     57764000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
