TRACE::2020-03-26.00:02:39::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:39::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:39::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:42::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:02:42::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:02:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-03-26.00:02:42::SCWPlatform::Opened new HwDB with name design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:42::SCWWriter::formatted JSON is {
	"platformName":	"microblaze",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze",
	"platHandOff":	"C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-03-26.00:02:42::SCWWriter::formatted JSON is {
	"platformName":	"microblaze",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze",
	"platHandOff":	"C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze",
	"systems":	[{
			"systemName":	"microblaze",
			"systemDesc":	"microblaze",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze"
		}]
}
TRACE::2020-03-26.00:02:42::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-03-26.00:02:42::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2020-03-26.00:02:42::SCWWriter::formatted JSON is {
	"platformName":	"microblaze",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze",
	"platHandOff":	"C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze",
	"systems":	[{
			"systemName":	"microblaze",
			"systemDesc":	"microblaze",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze"
		}]
}
TRACE::2020-03-26.00:02:42::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:42::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:42::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:42::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:02:42::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:02:42::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:42::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:02:42::SCWDomain::checking for install qemu data   : 
TRACE::2020-03-26.00:02:42::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:42::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:42::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:42::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:02:42::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:02:42::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:42::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:02:42::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:42::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:42::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:42::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:02:42::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:02:42::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:42::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:02:42::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:42::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-03-26.00:02:42::SCWMssOS::No sw design opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:42::SCWMssOS::mss does not exists at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:42::SCWMssOS::Creating sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:42::SCWMssOS::Adding the swdes entry, created swdb C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss with des name C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:42::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:42::SCWMssOS::Writing mss at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:42::SCWMssOS::Completed writing the mss file at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp
TRACE::2020-03-26.00:02:42::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-03-26.00:02:42::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-03-26.00:02:42::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:42::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:42::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:42::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:02:42::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:02:42::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:42::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:02:42::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss||

TRACE::2020-03-26.00:02:42::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:42::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:42::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:42::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:42::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:02:42::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:02:42::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:42::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:02:42::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss||

TRACE::2020-03-26.00:02:42::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:42::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:42::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:42::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:42::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:02:42::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:02:42::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:42::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:02:42::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss||

TRACE::2020-03-26.00:02:42::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:42::SCWWriter::formatted JSON is {
	"platformName":	"microblaze",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze",
	"platHandOff":	"C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze",
	"systems":	[{
			"systemName":	"microblaze",
			"systemDesc":	"microblaze",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_I",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-03-26.00:02:42::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:42::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:42::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:42::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:02:42::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:02:42::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:42::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:02:42::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss||

TRACE::2020-03-26.00:02:42::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:42::SCWMssOS::Completed writing the mss file at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp
TRACE::2020-03-26.00:02:42::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-03-26.00:02:46::SCWPlatform::Started generating the artifacts platform microblaze
TRACE::2020-03-26.00:02:46::SCWPlatform::Sanity checking of platform is completed
LOG::2020-03-26.00:02:46::SCWPlatform::Started generating the artifacts for system configuration microblaze
LOG::2020-03-26.00:02:46::SCWSystem::Checking the domain standalone_domain
LOG::2020-03-26.00:02:46::SCWSystem::Not a boot domain 
LOG::2020-03-26.00:02:46::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-03-26.00:02:46::SCWDomain::Generating domain artifcats
TRACE::2020-03-26.00:02:46::SCWMssOS::Generating standalone artifcats
TRACE::2020-03-26.00:02:46::SCWMssOS:: Copying the user libraries. 
TRACE::2020-03-26.00:02:46::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:46::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:46::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:46::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:02:46::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:02:46::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:46::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:02:46::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss||

KEYINFO::2020-03-26.00:02:46::SCWMssOS::Could not open the swdb for C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
KEYINFO::2020-03-26.00:02:46::SCWMssOS::Could not open the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss is not found

TRACE::2020-03-26.00:02:46::SCWMssOS::Cleared the swdb table entry
TRACE::2020-03-26.00:02:46::SCWMssOS::No sw design opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:46::SCWMssOS::mss exists loading the mss file  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:46::SCWMssOS::Opened the sw design from mss  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:46::SCWMssOS::Adding the swdes entry C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss with des name system
TRACE::2020-03-26.00:02:46::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-26.00:02:46::SCWMssOS::Opened the sw design.  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:46::SCWMssOS::Completed writing the mss file at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp
TRACE::2020-03-26.00:02:46::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:46::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-03-26.00:02:46::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-03-26.00:02:46::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-03-26.00:02:46::SCWMssOS::skipping the bsp build ... 
TRACE::2020-03-26.00:02:46::SCWMssOS::Copying to export directory.
TRACE::2020-03-26.00:02:46::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-03-26.00:02:46::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-03-26.00:02:46::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-03-26.00:02:46::SCWSystem::Completed Processing the sysconfig microblaze
LOG::2020-03-26.00:02:46::SCWPlatform::Completed generating the artifacts for system configuration microblaze
TRACE::2020-03-26.00:02:46::SCWPlatform::Started preparing the platform 
TRACE::2020-03-26.00:02:46::SCWSystem::Writing the bif file for system config microblaze
TRACE::2020-03-26.00:02:46::SCWSystem::dir created 
TRACE::2020-03-26.00:02:46::SCWSystem::Writing the bif 
TRACE::2020-03-26.00:02:46::SCWPlatform::Started writing the spfm file 
TRACE::2020-03-26.00:02:46::SCWPlatform::Started writing the xpfm file 
TRACE::2020-03-26.00:02:46::SCWPlatform::Completed generating the platform
TRACE::2020-03-26.00:02:46::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:46::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:46::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:46::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:02:46::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:02:46::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:46::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:02:46::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-26.00:02:46::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:46::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:46::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:46::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:46::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:02:46::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:02:46::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:46::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:02:46::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-26.00:02:46::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:46::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:46::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:46::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:46::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:02:46::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:02:46::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:46::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:02:46::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-26.00:02:46::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:46::SCWWriter::formatted JSON is {
	"platformName":	"microblaze",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze",
	"platHandOff":	"C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze",
	"systems":	[{
			"systemName":	"microblaze",
			"systemDesc":	"microblaze",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_I",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5980cf6cd247c6a3af06b1a36b27a03f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-03-26.00:02:46::SCWPlatform::updated the xpfm file.
TRACE::2020-03-26.00:02:46::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:46::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:46::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:46::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:02:46::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:02:46::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:46::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:02:46::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-26.00:02:46::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:46::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:46::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:46::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:46::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:02:46::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:02:46::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:46::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:02:46::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-26.00:02:46::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:46::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:46::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:46::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:46::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:02:46::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:02:46::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:46::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:02:46::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-26.00:02:46::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:46::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:46::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:46::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:46::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:02:46::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:02:46::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:46::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:02:46::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-26.00:02:46::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:46::SCWWriter::formatted JSON is {
	"platformName":	"microblaze",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze",
	"platHandOff":	"C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze",
	"systems":	[{
			"systemName":	"microblaze",
			"systemDesc":	"microblaze",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_I",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5980cf6cd247c6a3af06b1a36b27a03f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-03-26.00:02:46::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:46::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:46::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:46::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:02:46::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:02:46::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:46::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:02:46::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-26.00:02:47::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:47::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:02:47::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:02:47::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:47::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:02:47::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-26.00:02:47::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:47::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:02:47::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:02:47::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:47::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:02:47::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-26.00:02:47::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:47::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:02:47::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:02:47::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:47::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:02:47::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-26.00:02:47::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:47::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:02:47::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:02:47::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:47::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:02:47::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-26.00:02:47::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:47::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:02:47::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:02:47::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:47::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:02:47::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-26.00:02:47::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:47::SCWWriter::formatted JSON is {
	"platformName":	"microblaze",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze",
	"platHandOff":	"C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze",
	"systems":	[{
			"systemName":	"microblaze",
			"systemDesc":	"microblaze",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_I",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_I",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5980cf6cd247c6a3af06b1a36b27a03f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-03-26.00:02:47::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:02:47::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:02:47::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:47::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:02:47::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-26.00:02:47::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:47::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:02:47::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:02:47::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:47::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:02:47::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-26.00:02:47::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:47::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:02:47::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:02:47::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:47::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_0
TRACE::2020-03-26.00:02:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:02:47::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-26.00:02:47::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:47::SCWWriter::formatted JSON is {
	"platformName":	"microblaze",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze",
	"platHandOff":	"C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze",
	"systems":	[{
			"systemName":	"microblaze",
			"systemDesc":	"microblaze",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_I",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_I",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5980cf6cd247c6a3af06b1a36b27a03f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-03-26.00:02:47::SCWPlatform::Clearing the existing platform
TRACE::2020-03-26.00:02:47::SCWSystem::Clearing the existing sysconfig
TRACE::2020-03-26.00:02:47::SCWMssOS::Removing the swdes entry for  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:47::SCWSystem::Clearing the domains completed.
TRACE::2020-03-26.00:02:47::SCWPlatform::Clearing the opened hw db.
TRACE::2020-03-26.00:02:47::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform:: Platform location is C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:02:47::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:02:47::SCWPlatform::Removing the HwDB with name C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:47::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:02:48::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:02:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-03-26.00:02:48::SCWPlatform::Opened new HwDB with name design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.00:02:48::SCWReader::Active system found as  microblaze
TRACE::2020-03-26.00:02:48::SCWReader::Handling sysconfig microblaze
TRACE::2020-03-26.00:02:48::SCWDomain::checking for install qemu data   : 
TRACE::2020-03-26.00:02:48::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:48::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:48::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:48::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:02:48::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:02:48::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.00:02:48::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.00:02:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:02:48::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:48::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:48::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:48::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:02:48::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:02:48::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.00:02:48::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.00:02:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:02:48::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:48::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:48::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:48::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:02:48::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:02:48::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.00:02:48::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.00:02:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:02:48::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:48::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-03-26.00:02:48::SCWMssOS::No sw design opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:48::SCWMssOS::mss exists loading the mss file  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:48::SCWMssOS::Opened the sw design from mss  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:48::SCWMssOS::Adding the swdes entry C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss with des name system
TRACE::2020-03-26.00:02:48::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-26.00:02:48::SCWMssOS::Opened the sw design.  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:48::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-03-26.00:02:48::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-03-26.00:02:48::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:48::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:48::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:48::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:02:48::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:02:48::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.00:02:48::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.00:02:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:02:48::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-26.00:02:48::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:48::SCWReader::No isolation master present  
TRACE::2020-03-26.00:02:48::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:48::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:48::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:48::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:02:48::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:02:48::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.00:02:48::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.00:02:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:02:48::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-26.00:02:48::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:49::SCWMssOS::In reload Mss file.
TRACE::2020-03-26.00:02:49::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:49::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:49::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:49::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:02:49::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:02:49::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.00:02:49::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.00:02:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:02:49::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

KEYINFO::2020-03-26.00:02:49::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-03-26.00:02:49::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-03-26.00:02:49::SCWMssOS::Cleared the swdb table entry
TRACE::2020-03-26.00:02:49::SCWMssOS::No sw design opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:49::SCWMssOS::mss exists loading the mss file  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:49::SCWMssOS::Opened the sw design from mss  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:49::SCWMssOS::Adding the swdes entry C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss with des name system
TRACE::2020-03-26.00:02:49::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-26.00:02:49::SCWMssOS::Opened the sw design.  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:49::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:49::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:49::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:49::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:02:49::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:02:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:02:49::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.00:02:49::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.00:02:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:02:49::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-26.00:02:49::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:02:49::SCWMssOS::Removing the swdes entry for  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
LOG::2020-03-26.00:03:32::SCWPlatform::Started generating the artifacts platform microblaze
TRACE::2020-03-26.00:03:32::SCWPlatform::Sanity checking of platform is completed
LOG::2020-03-26.00:03:32::SCWPlatform::Started generating the artifacts for system configuration microblaze
LOG::2020-03-26.00:03:32::SCWSystem::Checking the domain standalone_domain
LOG::2020-03-26.00:03:32::SCWSystem::Not a boot domain 
LOG::2020-03-26.00:03:32::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-03-26.00:03:32::SCWDomain::Generating domain artifcats
TRACE::2020-03-26.00:03:32::SCWMssOS::Generating standalone artifcats
TRACE::2020-03-26.00:03:32::SCWMssOS:: Copying the user libraries. 
TRACE::2020-03-26.00:03:32::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:03:32::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:03:32::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:03:32::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:03:32::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:03:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:03:32::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.00:03:32::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.00:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:03:32::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:03:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-03-26.00:03:32::SCWMssOS::No sw design opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:03:32::SCWMssOS::mss exists loading the mss file  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:03:32::SCWMssOS::Opened the sw design from mss  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:03:32::SCWMssOS::Adding the swdes entry C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss with des name system
TRACE::2020-03-26.00:03:32::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-26.00:03:32::SCWMssOS::Opened the sw design.  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:03:32::SCWMssOS::Completed writing the mss file at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp
TRACE::2020-03-26.00:03:32::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:03:32::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-03-26.00:03:32::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-03-26.00:03:32::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-03-26.00:03:33::SCWMssOS::doing bsp build ... 
TRACE::2020-03-26.00:03:33::SCWMssOS::System Command Ran  C: & cd  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp & make 
TRACE::2020-03-26.00:03:33::SCWMssOS::"Running Make include in microblaze_I/libsrc/bram_v4_3/src"

TRACE::2020-03-26.00:03:33::SCWMssOS::make -C microblaze_I/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-03-26.00:03:33::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2020-03-26.00:03:33::SCWMssOS::-sections -Wall -Wextra"

TRACE::2020-03-26.00:03:33::SCWMssOS::"Running Make include in microblaze_I/libsrc/cpu_v2_10/src"

TRACE::2020-03-26.00:03:33::SCWMssOS::make -C microblaze_I/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-03-26.00:03:33::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2020-03-26.00:03:33::SCWMssOS::-sections -Wall -Wextra"

TRACE::2020-03-26.00:03:33::SCWMssOS::"Running Make include in microblaze_I/libsrc/iomodule_v2_7/src"

TRACE::2020-03-26.00:03:33::SCWMssOS::make -C microblaze_I/libsrc/iomodule_v2_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-03-26.00:03:33::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -f
TRACE::2020-03-26.00:03:33::SCWMssOS::data-sections -Wall -Wextra"

TRACE::2020-03-26.00:03:33::SCWMssOS::"Running Make include in microblaze_I/libsrc/standalone_v7_1/src"

TRACE::2020-03-26.00:03:33::SCWMssOS::make -C microblaze_I/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-03-26.00:03:33::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections 
TRACE::2020-03-26.00:03:33::SCWMssOS::-fdata-sections -Wall -Wextra"

TRACE::2020-03-26.00:03:33::SCWMssOS::"Running Make libs in microblaze_I/libsrc/bram_v4_3/src"

TRACE::2020-03-26.00:03:33::SCWMssOS::make -C microblaze_I/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-03-26.00:03:33::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2020-03-26.00:03:33::SCWMssOS::ctions -Wall -Wextra"

TRACE::2020-03-26.00:03:33::SCWMssOS::"Compiling bram"

TRACE::2020-03-26.00:03:35::SCWMssOS::"Running Make libs in microblaze_I/libsrc/cpu_v2_10/src"

TRACE::2020-03-26.00:03:35::SCWMssOS::make -C microblaze_I/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-03-26.00:03:35::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2020-03-26.00:03:35::SCWMssOS::ctions -Wall -Wextra"

TRACE::2020-03-26.00:03:35::SCWMssOS::"Compiling cpu"

TRACE::2020-03-26.00:03:35::SCWMssOS::"Running Make libs in microblaze_I/libsrc/iomodule_v2_7/src"

TRACE::2020-03-26.00:03:35::SCWMssOS::make -C microblaze_I/libsrc/iomodule_v2_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-03-26.00:03:35::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdat
TRACE::2020-03-26.00:03:35::SCWMssOS::a-sections -Wall -Wextra"

TRACE::2020-03-26.00:03:35::SCWMssOS::"Compiling iomodule"

TRACE::2020-03-26.00:03:36::SCWMssOS::"Running Make libs in microblaze_I/libsrc/standalone_v7_1/src"

TRACE::2020-03-26.00:03:36::SCWMssOS::make -C microblaze_I/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-03-26.00:03:36::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fd
TRACE::2020-03-26.00:03:36::SCWMssOS::ata-sections -Wall -Wextra"

TRACE::2020-03-26.00:03:36::SCWMssOS::"Compiling standalone";

TRACE::2020-03-26.00:03:39::SCWMssOS::'Finished building libraries'

TRACE::2020-03-26.00:03:39::SCWMssOS::Copying to export directory.
TRACE::2020-03-26.00:03:39::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-03-26.00:03:39::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-03-26.00:03:39::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-03-26.00:03:39::SCWSystem::Completed Processing the sysconfig microblaze
LOG::2020-03-26.00:03:39::SCWPlatform::Completed generating the artifacts for system configuration microblaze
TRACE::2020-03-26.00:03:39::SCWPlatform::Started preparing the platform 
TRACE::2020-03-26.00:03:39::SCWSystem::Writing the bif file for system config microblaze
TRACE::2020-03-26.00:03:39::SCWSystem::dir created 
TRACE::2020-03-26.00:03:39::SCWSystem::Writing the bif 
TRACE::2020-03-26.00:03:39::SCWPlatform::Started writing the spfm file 
TRACE::2020-03-26.00:03:39::SCWPlatform::Started writing the xpfm file 
TRACE::2020-03-26.00:03:40::SCWPlatform::Completed generating the platform
TRACE::2020-03-26.00:03:40::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:03:40::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:03:40::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:03:40::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:03:40::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:03:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:03:40::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.00:03:40::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.00:03:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:03:40::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:03:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-26.00:03:40::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:03:40::SCWWriter::formatted JSON is {
	"platformName":	"microblaze",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze",
	"platHandOff":	"C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze",
	"systems":	[{
			"systemName":	"microblaze",
			"systemDesc":	"microblaze",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_I",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_I",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5980cf6cd247c6a3af06b1a36b27a03f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-03-26.00:03:40::SCWPlatform::updated the xpfm file.
TRACE::2020-03-26.00:03:40::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:03:40::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:03:40::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:03:40::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:03:40::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:03:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:03:40::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.00:03:40::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.00:03:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:03:40::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:03:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-26.00:03:40::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:05:16::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:05:16::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:05:16::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:05:16::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:05:16::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:05:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:05:16::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.00:05:16::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.00:05:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:05:16::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:05:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-26.00:05:16::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:05:52::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:05:52::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:05:52::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:05:52::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:05:52::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:05:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:05:52::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.00:05:52::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.00:05:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:05:52::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:05:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-26.00:05:52::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:05:52::SCWWriter::formatted JSON is {
	"platformName":	"microblaze",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze",
	"platHandOff":	"C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze",
	"systems":	[{
			"systemName":	"microblaze",
			"systemDesc":	"microblaze",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_I",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_I",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5980cf6cd247c6a3af06b1a36b27a03f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-03-26.00:05:52::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:05:52::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:05:52::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:05:52::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:05:52::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:05:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:05:52::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.00:05:52::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.00:05:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:05:52::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:05:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-26.00:05:52::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:05:52::SCWMssOS::Removing the swdes entry for  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
LOG::2020-03-26.00:06:49::SCWPlatform::Started generating the artifacts platform microblaze
TRACE::2020-03-26.00:06:49::SCWPlatform::Sanity checking of platform is completed
LOG::2020-03-26.00:06:49::SCWPlatform::Started generating the artifacts for system configuration microblaze
LOG::2020-03-26.00:06:49::SCWSystem::Checking the domain standalone_domain
LOG::2020-03-26.00:06:49::SCWSystem::Not a boot domain 
LOG::2020-03-26.00:06:49::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-03-26.00:06:49::SCWDomain::Generating domain artifcats
TRACE::2020-03-26.00:06:49::SCWMssOS::Generating standalone artifcats
TRACE::2020-03-26.00:06:49::SCWMssOS:: Copying the user libraries. 
TRACE::2020-03-26.00:06:49::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:06:49::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:06:49::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:06:49::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:06:49::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:06:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:06:49::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.00:06:49::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.00:06:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:06:49::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:06:49::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-03-26.00:06:49::SCWMssOS::No sw design opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:06:49::SCWMssOS::mss exists loading the mss file  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:06:49::SCWMssOS::Opened the sw design from mss  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:06:49::SCWMssOS::Adding the swdes entry C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss with des name system
TRACE::2020-03-26.00:06:49::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-26.00:06:49::SCWMssOS::Opened the sw design.  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:06:49::SCWMssOS::Completed writing the mss file at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp
TRACE::2020-03-26.00:06:49::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:06:49::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-03-26.00:06:49::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-03-26.00:06:49::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-03-26.00:06:49::SCWMssOS::skipping the bsp build ... 
TRACE::2020-03-26.00:06:49::SCWMssOS::Copying to export directory.
TRACE::2020-03-26.00:06:49::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-03-26.00:06:49::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-03-26.00:06:49::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-03-26.00:06:49::SCWSystem::Completed Processing the sysconfig microblaze
LOG::2020-03-26.00:06:49::SCWPlatform::Completed generating the artifacts for system configuration microblaze
TRACE::2020-03-26.00:06:49::SCWPlatform::Started preparing the platform 
TRACE::2020-03-26.00:06:49::SCWSystem::Writing the bif file for system config microblaze
TRACE::2020-03-26.00:06:49::SCWSystem::dir created 
TRACE::2020-03-26.00:06:49::SCWSystem::Writing the bif 
TRACE::2020-03-26.00:06:49::SCWPlatform::Started writing the spfm file 
TRACE::2020-03-26.00:06:49::SCWPlatform::Started writing the xpfm file 
TRACE::2020-03-26.00:06:49::SCWPlatform::Completed generating the platform
TRACE::2020-03-26.00:06:49::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:06:49::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:06:49::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:06:49::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:06:49::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:06:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:06:49::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.00:06:49::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.00:06:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:06:49::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:06:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-26.00:06:49::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:06:49::SCWWriter::formatted JSON is {
	"platformName":	"microblaze",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze",
	"platHandOff":	"C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze",
	"systems":	[{
			"systemName":	"microblaze",
			"systemDesc":	"microblaze",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_I",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_I",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5980cf6cd247c6a3af06b1a36b27a03f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-03-26.00:06:49::SCWPlatform::updated the xpfm file.
TRACE::2020-03-26.00:06:49::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:06:49::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:06:49::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:06:49::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.00:06:49::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.00:06:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.00:06:49::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.00:06:49::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.00:06:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.00:06:49::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.00:06:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-26.00:06:49::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.01:05:48::SCWMssOS::cleaning the bsp 
TRACE::2020-03-26.01:05:48::SCWMssOS::System Command Ran  C: & cd  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp & make clean 
TRACE::2020-03-26.01:05:48::SCWMssOS::make -C microblaze_I/libsrc/bram_v4_3/src -s clean 

TRACE::2020-03-26.01:05:48::SCWMssOS::make -C microblaze_I/libsrc/cpu_v2_10/src -s clean 

TRACE::2020-03-26.01:05:48::SCWMssOS::make -C microblaze_I/libsrc/iomodule_v2_7/src -s clean 

TRACE::2020-03-26.01:05:48::SCWMssOS::make -C microblaze_I/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-03-26.01:11:03::SCWMssOS::rm -f microblaze_I/lib/libxil.a

TRACE::2020-03-26.01:15:41::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:15:41::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:15:41::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:15:44::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.01:15:44::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:15:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.01:15:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-03-26.01:15:44::SCWPlatform::Opened new HwDB with name design_1_microblaze_mcs_0_0
TRACE::2020-03-26.01:15:44::SCWReader::Active system found as  microblaze
TRACE::2020-03-26.01:15:44::SCWReader::Handling sysconfig microblaze
TRACE::2020-03-26.01:15:44::SCWDomain::checking for install qemu data   : 
TRACE::2020-03-26.01:15:44::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:15:44::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:15:44::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:15:44::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.01:15:44::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:15:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.01:15:44::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0
TRACE::2020-03-26.01:15:44::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0
TRACE::2020-03-26.01:15:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.01:15:44::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:15:44::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:15:44::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:15:44::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.01:15:44::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:15:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.01:15:44::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0
TRACE::2020-03-26.01:15:44::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0
TRACE::2020-03-26.01:15:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.01:15:44::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:15:44::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:15:44::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:15:44::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.01:15:44::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:15:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.01:15:44::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0
TRACE::2020-03-26.01:15:44::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0
TRACE::2020-03-26.01:15:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.01:15:44::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.01:15:44::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-03-26.01:15:44::SCWMssOS::No sw design opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.01:15:44::SCWMssOS::mss exists loading the mss file  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.01:15:44::SCWMssOS::Opened the sw design from mss  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.01:15:44::SCWMssOS::Adding the swdes entry C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss with des name system
TRACE::2020-03-26.01:15:44::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-26.01:15:44::SCWMssOS::Opened the sw design.  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.01:15:44::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-03-26.01:15:44::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-03-26.01:15:44::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:15:44::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:15:44::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:15:44::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.01:15:44::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:15:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.01:15:44::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0
TRACE::2020-03-26.01:15:44::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0
TRACE::2020-03-26.01:15:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.01:15:44::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.01:15:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-26.01:15:44::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.01:15:44::SCWReader::No isolation master present  
LOG::2020-03-26.01:15:44::SCWPlatform::Started generating the artifacts platform microblaze
TRACE::2020-03-26.01:15:44::SCWPlatform::Sanity checking of platform is completed
LOG::2020-03-26.01:15:44::SCWPlatform::Started generating the artifacts for system configuration microblaze
LOG::2020-03-26.01:15:44::SCWSystem::Checking the domain standalone_domain
LOG::2020-03-26.01:15:44::SCWSystem::Not a boot domain 
LOG::2020-03-26.01:15:44::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-03-26.01:15:44::SCWDomain::Generating domain artifcats
TRACE::2020-03-26.01:15:44::SCWMssOS::Generating standalone artifcats
TRACE::2020-03-26.01:15:44::SCWMssOS:: Copying the user libraries. 
TRACE::2020-03-26.01:15:44::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:15:44::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:15:44::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:15:44::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.01:15:44::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:15:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.01:15:44::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0
TRACE::2020-03-26.01:15:44::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0
TRACE::2020-03-26.01:15:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.01:15:44::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.01:15:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-26.01:15:44::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.01:15:44::SCWMssOS::Completed writing the mss file at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp
TRACE::2020-03-26.01:15:44::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.01:15:44::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-03-26.01:15:44::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-03-26.01:15:44::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-03-26.01:15:44::SCWMssOS::doing bsp build ... 
TRACE::2020-03-26.01:15:44::SCWMssOS::System Command Ran  C: & cd  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp & make 
TRACE::2020-03-26.01:15:44::SCWMssOS::"Running Make include in microblaze_I/libsrc/bram_v4_3/src"

TRACE::2020-03-26.01:15:44::SCWMssOS::make -C microblaze_I/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-03-26.01:15:44::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2020-03-26.01:15:44::SCWMssOS::-sections -Wall -Wextra"

TRACE::2020-03-26.01:15:44::SCWMssOS::"Running Make include in microblaze_I/libsrc/cpu_v2_10/src"

TRACE::2020-03-26.01:15:44::SCWMssOS::make -C microblaze_I/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-03-26.01:15:44::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2020-03-26.01:15:44::SCWMssOS::-sections -Wall -Wextra"

TRACE::2020-03-26.01:15:44::SCWMssOS::"Running Make include in microblaze_I/libsrc/iomodule_v2_7/src"

TRACE::2020-03-26.01:15:44::SCWMssOS::make -C microblaze_I/libsrc/iomodule_v2_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-03-26.01:15:44::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -f
TRACE::2020-03-26.01:15:44::SCWMssOS::data-sections -Wall -Wextra"

TRACE::2020-03-26.01:15:44::SCWMssOS::"Running Make include in microblaze_I/libsrc/standalone_v7_1/src"

TRACE::2020-03-26.01:15:44::SCWMssOS::make -C microblaze_I/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-03-26.01:15:44::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections 
TRACE::2020-03-26.01:15:44::SCWMssOS::-fdata-sections -Wall -Wextra"

TRACE::2020-03-26.01:15:45::SCWMssOS::"Running Make libs in microblaze_I/libsrc/bram_v4_3/src"

TRACE::2020-03-26.01:15:45::SCWMssOS::make -C microblaze_I/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-03-26.01:15:45::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2020-03-26.01:15:45::SCWMssOS::ctions -Wall -Wextra"

TRACE::2020-03-26.01:15:45::SCWMssOS::"Compiling bram"

TRACE::2020-03-26.01:15:45::SCWMssOS::"Running Make libs in microblaze_I/libsrc/cpu_v2_10/src"

TRACE::2020-03-26.01:15:45::SCWMssOS::make -C microblaze_I/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-03-26.01:15:45::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2020-03-26.01:15:45::SCWMssOS::ctions -Wall -Wextra"

TRACE::2020-03-26.01:15:45::SCWMssOS::"Compiling cpu"

TRACE::2020-03-26.01:15:46::SCWMssOS::"Running Make libs in microblaze_I/libsrc/iomodule_v2_7/src"

TRACE::2020-03-26.01:15:46::SCWMssOS::make -C microblaze_I/libsrc/iomodule_v2_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-03-26.01:15:46::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdat
TRACE::2020-03-26.01:15:46::SCWMssOS::a-sections -Wall -Wextra"

TRACE::2020-03-26.01:15:46::SCWMssOS::"Compiling iomodule"

TRACE::2020-03-26.01:15:47::SCWMssOS::"Running Make libs in microblaze_I/libsrc/standalone_v7_1/src"

TRACE::2020-03-26.01:15:47::SCWMssOS::make -C microblaze_I/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-03-26.01:15:47::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fd
TRACE::2020-03-26.01:15:47::SCWMssOS::ata-sections -Wall -Wextra"

TRACE::2020-03-26.01:15:47::SCWMssOS::"Compiling standalone";

TRACE::2020-03-26.01:15:49::SCWMssOS::'Finished building libraries'

TRACE::2020-03-26.01:15:49::SCWMssOS::Copying to export directory.
TRACE::2020-03-26.01:15:49::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-03-26.01:15:49::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-03-26.01:15:49::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-03-26.01:15:49::SCWSystem::Completed Processing the sysconfig microblaze
LOG::2020-03-26.01:15:49::SCWPlatform::Completed generating the artifacts for system configuration microblaze
TRACE::2020-03-26.01:15:50::SCWPlatform::Started preparing the platform 
TRACE::2020-03-26.01:15:50::SCWSystem::Writing the bif file for system config microblaze
TRACE::2020-03-26.01:15:50::SCWSystem::dir created 
TRACE::2020-03-26.01:15:50::SCWSystem::Writing the bif 
TRACE::2020-03-26.01:15:50::SCWPlatform::Started writing the spfm file 
TRACE::2020-03-26.01:15:50::SCWPlatform::Started writing the xpfm file 
TRACE::2020-03-26.01:15:50::SCWPlatform::Completed generating the platform
TRACE::2020-03-26.01:15:50::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:15:50::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:15:50::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:15:50::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.01:15:50::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:15:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.01:15:50::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0
TRACE::2020-03-26.01:15:50::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0
TRACE::2020-03-26.01:15:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.01:15:50::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.01:15:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-26.01:15:50::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.01:15:50::SCWWriter::formatted JSON is {
	"platformName":	"microblaze",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze",
	"platHandOff":	"C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze",
	"systems":	[{
			"systemName":	"microblaze",
			"systemDesc":	"microblaze",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_I",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_I",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5980cf6cd247c6a3af06b1a36b27a03f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-03-26.01:15:50::SCWPlatform::updated the xpfm file.
TRACE::2020-03-26.01:15:50::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:15:50::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:15:50::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:15:50::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.01:15:50::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:15:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.01:15:50::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0
TRACE::2020-03-26.01:15:50::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0
TRACE::2020-03-26.01:15:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.01:15:50::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.01:15:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-26.01:15:50::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.01:18:54::SCWPlatform::Clearing the existing platform
TRACE::2020-03-26.01:18:54::SCWSystem::Clearing the existing sysconfig
TRACE::2020-03-26.01:18:54::SCWMssOS::Removing the swdes entry for  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.01:18:54::SCWSystem::Clearing the domains completed.
TRACE::2020-03-26.01:18:54::SCWPlatform::Clearing the opened hw db.
TRACE::2020-03-26.01:18:54::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:18:54::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:18:54::SCWPlatform:: Platform location is C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.01:18:54::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:18:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.01:18:54::SCWPlatform::Removing the HwDB with name C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:18:54::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:18:54::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:18:54::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:18:54::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.01:18:54::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:18:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.01:18:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-03-26.01:18:54::SCWPlatform::Opened new HwDB with name design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.01:18:54::SCWReader::Active system found as  microblaze
TRACE::2020-03-26.01:18:54::SCWReader::Handling sysconfig microblaze
TRACE::2020-03-26.01:18:54::SCWDomain::checking for install qemu data   : 
TRACE::2020-03-26.01:18:54::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:18:54::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:18:54::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:18:54::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.01:18:54::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:18:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.01:18:54::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.01:18:54::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.01:18:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.01:18:54::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:18:54::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:18:54::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:18:54::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.01:18:54::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:18:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.01:18:54::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.01:18:54::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.01:18:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.01:18:55::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:18:55::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:18:55::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:18:55::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.01:18:55::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:18:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.01:18:55::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.01:18:55::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.01:18:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.01:18:55::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.01:18:55::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-03-26.01:18:55::SCWMssOS::No sw design opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.01:18:55::SCWMssOS::mss exists loading the mss file  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.01:18:55::SCWMssOS::Opened the sw design from mss  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.01:18:55::SCWMssOS::Adding the swdes entry C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss with des name system
TRACE::2020-03-26.01:18:55::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-26.01:18:55::SCWMssOS::Opened the sw design.  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.01:18:55::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-03-26.01:18:55::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-03-26.01:18:55::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:18:55::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:18:55::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:18:55::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.01:18:55::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:18:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.01:18:55::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.01:18:55::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.01:18:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.01:18:55::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.01:18:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-26.01:18:55::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.01:18:55::SCWReader::No isolation master present  
TRACE::2020-03-26.01:18:55::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:18:55::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:18:55::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:18:55::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.01:18:55::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:18:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.01:18:55::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.01:18:55::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.01:18:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.01:18:55::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.01:18:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-26.01:18:55::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.01:18:55::SCWMssOS::In reload Mss file.
TRACE::2020-03-26.01:18:55::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:18:55::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:18:55::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:18:55::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.01:18:55::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:18:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.01:18:55::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.01:18:55::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.01:18:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.01:18:55::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.01:18:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

KEYINFO::2020-03-26.01:18:55::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-03-26.01:18:55::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-03-26.01:18:55::SCWMssOS::Cleared the swdb table entry
TRACE::2020-03-26.01:18:55::SCWMssOS::No sw design opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.01:18:55::SCWMssOS::mss exists loading the mss file  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.01:18:55::SCWMssOS::Opened the sw design from mss  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.01:18:55::SCWMssOS::Adding the swdes entry C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss with des name system
TRACE::2020-03-26.01:18:56::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-26.01:18:56::SCWMssOS::Opened the sw design.  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.01:18:56::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:18:56::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:18:56::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:18:56::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.01:18:56::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.01:18:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.01:18:56::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.01:18:56::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.01:18:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.01:18:56::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.01:18:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-26.01:18:56::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.01:18:56::SCWMssOS::Removing the swdes entry for  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
LOG::2020-03-26.23:57:50::SCWPlatform::Started generating the artifacts platform microblaze
TRACE::2020-03-26.23:57:50::SCWPlatform::Sanity checking of platform is completed
LOG::2020-03-26.23:57:50::SCWPlatform::Started generating the artifacts for system configuration microblaze
LOG::2020-03-26.23:57:50::SCWSystem::Checking the domain standalone_domain
LOG::2020-03-26.23:57:50::SCWSystem::Not a boot domain 
LOG::2020-03-26.23:57:50::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-03-26.23:57:50::SCWDomain::Generating domain artifcats
TRACE::2020-03-26.23:57:50::SCWMssOS::Generating standalone artifcats
TRACE::2020-03-26.23:57:50::SCWMssOS:: Copying the user libraries. 
TRACE::2020-03-26.23:57:50::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.23:57:50::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.23:57:50::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.23:57:50::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.23:57:50::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.23:57:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.23:57:50::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.23:57:50::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.23:57:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.23:57:50::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.23:57:50::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-03-26.23:57:50::SCWMssOS::No sw design opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.23:57:50::SCWMssOS::mss exists loading the mss file  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.23:57:50::SCWMssOS::Opened the sw design from mss  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.23:57:50::SCWMssOS::Adding the swdes entry C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss with des name system
TRACE::2020-03-26.23:57:50::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-26.23:57:50::SCWMssOS::Opened the sw design.  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.23:57:50::SCWMssOS::Completed writing the mss file at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp
TRACE::2020-03-26.23:57:50::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.23:57:50::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-03-26.23:57:50::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-03-26.23:57:50::SCWDomain::Building the domain :  standalone_domain
TRACE::2020-03-26.23:57:50::SCWMssOS::doing bsp build ... 
TRACE::2020-03-26.23:57:50::SCWMssOS::System Command Ran  C: & cd  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp & make 
TRACE::2020-03-26.23:57:50::SCWMssOS::"Running Make include in microblaze_I/libsrc/bram_v4_3/src"

TRACE::2020-03-26.23:57:50::SCWMssOS::make -C microblaze_I/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-03-26.23:57:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2020-03-26.23:57:50::SCWMssOS::-sections -Wall -Wextra"

TRACE::2020-03-26.23:57:50::SCWMssOS::"Running Make include in microblaze_I/libsrc/cpu_v2_10/src"

TRACE::2020-03-26.23:57:51::SCWMssOS::make -C microblaze_I/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-03-26.23:57:51::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2020-03-26.23:57:51::SCWMssOS::-sections -Wall -Wextra"

TRACE::2020-03-26.23:57:51::SCWMssOS::"Running Make include in microblaze_I/libsrc/iomodule_v2_7/src"

TRACE::2020-03-26.23:57:51::SCWMssOS::make -C microblaze_I/libsrc/iomodule_v2_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-03-26.23:57:51::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -f
TRACE::2020-03-26.23:57:51::SCWMssOS::data-sections -Wall -Wextra"

TRACE::2020-03-26.23:57:51::SCWMssOS::"Running Make include in microblaze_I/libsrc/standalone_v7_1/src"

TRACE::2020-03-26.23:57:51::SCWMssOS::make -C microblaze_I/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-03-26.23:57:51::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections 
TRACE::2020-03-26.23:57:51::SCWMssOS::-fdata-sections -Wall -Wextra"

TRACE::2020-03-26.23:57:51::SCWMssOS::"Running Make libs in microblaze_I/libsrc/bram_v4_3/src"

TRACE::2020-03-26.23:57:51::SCWMssOS::make -C microblaze_I/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-03-26.23:57:51::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2020-03-26.23:57:51::SCWMssOS::ctions -Wall -Wextra"

TRACE::2020-03-26.23:57:51::SCWMssOS::"Compiling bram"

TRACE::2020-03-26.23:57:52::SCWMssOS::"Running Make libs in microblaze_I/libsrc/cpu_v2_10/src"

TRACE::2020-03-26.23:57:52::SCWMssOS::make -C microblaze_I/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-03-26.23:57:52::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2020-03-26.23:57:52::SCWMssOS::ctions -Wall -Wextra"

TRACE::2020-03-26.23:57:52::SCWMssOS::"Compiling cpu"

TRACE::2020-03-26.23:57:52::SCWMssOS::"Running Make libs in microblaze_I/libsrc/iomodule_v2_7/src"

TRACE::2020-03-26.23:57:52::SCWMssOS::make -C microblaze_I/libsrc/iomodule_v2_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-03-26.23:57:52::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdat
TRACE::2020-03-26.23:57:52::SCWMssOS::a-sections -Wall -Wextra"

TRACE::2020-03-26.23:57:52::SCWMssOS::"Compiling iomodule"

TRACE::2020-03-26.23:57:53::SCWMssOS::"Running Make libs in microblaze_I/libsrc/standalone_v7_1/src"

TRACE::2020-03-26.23:57:53::SCWMssOS::make -C microblaze_I/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-03-26.23:57:53::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fd
TRACE::2020-03-26.23:57:53::SCWMssOS::ata-sections -Wall -Wextra"

TRACE::2020-03-26.23:57:53::SCWMssOS::"Compiling standalone";

TRACE::2020-03-26.23:57:56::SCWMssOS::'Finished building libraries'

TRACE::2020-03-26.23:57:56::SCWMssOS::Copying to export directory.
TRACE::2020-03-26.23:57:56::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-03-26.23:57:56::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-03-26.23:57:56::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-03-26.23:57:56::SCWSystem::Completed Processing the sysconfig microblaze
LOG::2020-03-26.23:57:56::SCWPlatform::Completed generating the artifacts for system configuration microblaze
TRACE::2020-03-26.23:57:56::SCWPlatform::Started preparing the platform 
TRACE::2020-03-26.23:57:56::SCWSystem::Writing the bif file for system config microblaze
TRACE::2020-03-26.23:57:56::SCWSystem::dir created 
TRACE::2020-03-26.23:57:56::SCWSystem::Writing the bif 
TRACE::2020-03-26.23:57:56::SCWPlatform::Started writing the spfm file 
TRACE::2020-03-26.23:57:56::SCWPlatform::Started writing the xpfm file 
TRACE::2020-03-26.23:57:56::SCWPlatform::Completed generating the platform
TRACE::2020-03-26.23:57:56::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.23:57:56::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.23:57:56::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.23:57:56::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.23:57:56::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.23:57:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.23:57:56::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.23:57:56::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.23:57:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.23:57:56::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.23:57:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-26.23:57:56::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.23:57:56::SCWWriter::formatted JSON is {
	"platformName":	"microblaze",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze",
	"platHandOff":	"C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze",
	"systems":	[{
			"systemName":	"microblaze",
			"systemDesc":	"microblaze",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_I",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_I",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5980cf6cd247c6a3af06b1a36b27a03f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-03-26.23:57:56::SCWPlatform::updated the xpfm file.
TRACE::2020-03-26.23:57:56::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.23:57:56::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.23:57:56::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.23:57:56::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-26.23:57:56::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-26.23:57:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-26.23:57:56::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.23:57:56::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_1
TRACE::2020-03-26.23:57:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-26.23:57:56::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-26.23:57:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-26.23:57:56::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.00:59:32::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.00:59:32::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.00:59:32::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.00:59:32::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-27.00:59:32::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.00:59:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-27.00:59:32::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_1
TRACE::2020-03-27.00:59:32::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_1
TRACE::2020-03-27.00:59:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-27.00:59:32::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.00:59:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-27.00:59:32::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.00:59:39::SCWMssOS::In reload Mss file.
TRACE::2020-03-27.00:59:39::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.00:59:39::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.00:59:39::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.00:59:39::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-27.00:59:39::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.00:59:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-27.00:59:39::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_1
TRACE::2020-03-27.00:59:39::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_1
TRACE::2020-03-27.00:59:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-27.00:59:39::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.00:59:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

KEYINFO::2020-03-27.00:59:39::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-03-27.00:59:39::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-03-27.00:59:39::SCWMssOS::Cleared the swdb table entry
TRACE::2020-03-27.00:59:39::SCWMssOS::No sw design opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.00:59:39::SCWMssOS::mss exists loading the mss file  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.00:59:39::SCWMssOS::Opened the sw design from mss  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.00:59:39::SCWMssOS::Adding the swdes entry C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss with des name system
TRACE::2020-03-27.00:59:39::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-27.00:59:39::SCWMssOS::Opened the sw design.  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.00:59:39::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.00:59:39::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.00:59:39::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.00:59:39::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-27.00:59:39::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.00:59:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-27.00:59:39::SCWPlatform::Trying to set the existing hwdb with name design_1_microblaze_mcs_0_0_1
TRACE::2020-03-27.00:59:39::SCWPlatform::Opened existing hwdb design_1_microblaze_mcs_0_0_1
TRACE::2020-03-27.00:59:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-27.00:59:39::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.00:59:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-27.00:59:39::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.00:59:39::SCWMssOS::Removing the swdes entry for  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.01:06:37::SCWMssOS::cleaning the bsp 
TRACE::2020-03-27.01:06:37::SCWMssOS::System Command Ran  C: & cd  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp & make clean 
TRACE::2020-03-27.01:06:37::SCWMssOS::make -C microblaze_I/libsrc/bram_v4_3/src -s clean 

TRACE::2020-03-27.01:06:37::SCWMssOS::make -C microblaze_I/libsrc/cpu_v2_10/src -s clean 

TRACE::2020-03-27.01:06:37::SCWMssOS::make -C microblaze_I/libsrc/iomodule_v2_7/src -s clean 

TRACE::2020-03-27.01:06:37::SCWMssOS::make -C microblaze_I/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-03-27.01:11:51::SCWMssOS::rm -f microblaze_I/lib/libxil.a

TRACE::2020-03-27.01:12:37::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.01:12:37::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.01:12:37::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.01:12:39::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-27.01:12:39::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.01:12:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-27.01:12:39::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-03-27.01:12:39::SCWPlatform::Opened new HwDB with name top
TRACE::2020-03-27.01:12:39::SCWReader::Active system found as  microblaze
TRACE::2020-03-27.01:12:39::SCWReader::Handling sysconfig microblaze
TRACE::2020-03-27.01:12:39::SCWDomain::checking for install qemu data   : 
TRACE::2020-03-27.01:12:39::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.01:12:39::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.01:12:39::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.01:12:39::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-27.01:12:39::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.01:12:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-27.01:12:39::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2020-03-27.01:12:39::SCWPlatform::Opened existing hwdb top
TRACE::2020-03-27.01:12:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-27.01:12:39::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.01:12:39::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.01:12:39::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.01:12:39::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-27.01:12:39::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.01:12:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-27.01:12:39::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2020-03-27.01:12:39::SCWPlatform::Opened existing hwdb top
TRACE::2020-03-27.01:12:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-27.01:12:39::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.01:12:39::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.01:12:39::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.01:12:39::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-27.01:12:39::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.01:12:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-27.01:12:39::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2020-03-27.01:12:39::SCWPlatform::Opened existing hwdb top
TRACE::2020-03-27.01:12:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-27.01:12:39::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.01:12:39::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-03-27.01:12:39::SCWMssOS::No sw design opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.01:12:39::SCWMssOS::mss exists loading the mss file  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.01:12:39::SCWMssOS::Opened the sw design from mss  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.01:12:39::SCWMssOS::Adding the swdes entry C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss with des name system
TRACE::2020-03-27.01:12:39::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-27.01:12:40::SCWMssOS::Opened the sw design.  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.01:12:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-03-27.01:12:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-03-27.01:12:40::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.01:12:40::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.01:12:40::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.01:12:40::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-27.01:12:40::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.01:12:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-27.01:12:40::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2020-03-27.01:12:40::SCWPlatform::Opened existing hwdb top
TRACE::2020-03-27.01:12:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-27.01:12:40::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.01:12:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-27.01:12:40::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.01:12:40::SCWReader::No isolation master present  
LOG::2020-03-27.01:12:40::SCWPlatform::Started generating the artifacts platform microblaze
TRACE::2020-03-27.01:12:40::SCWPlatform::Sanity checking of platform is completed
LOG::2020-03-27.01:12:40::SCWPlatform::Started generating the artifacts for system configuration microblaze
LOG::2020-03-27.01:12:40::SCWSystem::Checking the domain standalone_domain
LOG::2020-03-27.01:12:40::SCWSystem::Not a boot domain 
LOG::2020-03-27.01:12:40::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-03-27.01:12:40::SCWDomain::Generating domain artifcats
TRACE::2020-03-27.01:12:40::SCWMssOS::Generating standalone artifcats
TRACE::2020-03-27.01:12:40::SCWMssOS:: Copying the user libraries. 
TRACE::2020-03-27.01:12:40::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.01:12:40::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.01:12:40::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.01:12:40::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-27.01:12:40::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.01:12:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-27.01:12:40::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2020-03-27.01:12:40::SCWPlatform::Opened existing hwdb top
TRACE::2020-03-27.01:12:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-27.01:12:40::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.01:12:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-27.01:12:40::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.01:12:40::SCWMssOS::Completed writing the mss file at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp
TRACE::2020-03-27.01:12:40::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.01:12:40::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-03-27.01:12:40::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-03-27.01:12:40::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-03-27.01:12:40::SCWMssOS::doing bsp build ... 
TRACE::2020-03-27.01:12:40::SCWMssOS::System Command Ran  C: & cd  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp & make 
TRACE::2020-03-27.01:12:40::SCWMssOS::"Running Make include in microblaze_I/libsrc/bram_v4_3/src"

TRACE::2020-03-27.01:12:40::SCWMssOS::make -C microblaze_I/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-03-27.01:12:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2020-03-27.01:12:40::SCWMssOS::-sections -Wall -Wextra"

TRACE::2020-03-27.01:12:40::SCWMssOS::"Running Make include in microblaze_I/libsrc/cpu_v2_10/src"

TRACE::2020-03-27.01:12:40::SCWMssOS::make -C microblaze_I/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-03-27.01:12:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2020-03-27.01:12:40::SCWMssOS::-sections -Wall -Wextra"

TRACE::2020-03-27.01:12:40::SCWMssOS::"Running Make include in microblaze_I/libsrc/iomodule_v2_7/src"

TRACE::2020-03-27.01:12:40::SCWMssOS::make -C microblaze_I/libsrc/iomodule_v2_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-03-27.01:12:40::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -f
TRACE::2020-03-27.01:12:40::SCWMssOS::data-sections -Wall -Wextra"

TRACE::2020-03-27.01:12:40::SCWMssOS::"Running Make include in microblaze_I/libsrc/standalone_v7_1/src"

TRACE::2020-03-27.01:12:40::SCWMssOS::make -C microblaze_I/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-03-27.01:12:40::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections 
TRACE::2020-03-27.01:12:40::SCWMssOS::-fdata-sections -Wall -Wextra"

TRACE::2020-03-27.01:12:40::SCWMssOS::"Running Make libs in microblaze_I/libsrc/bram_v4_3/src"

TRACE::2020-03-27.01:12:40::SCWMssOS::make -C microblaze_I/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-03-27.01:12:40::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2020-03-27.01:12:40::SCWMssOS::ctions -Wall -Wextra"

TRACE::2020-03-27.01:12:40::SCWMssOS::"Compiling bram"

TRACE::2020-03-27.01:12:41::SCWMssOS::"Running Make libs in microblaze_I/libsrc/cpu_v2_10/src"

TRACE::2020-03-27.01:12:41::SCWMssOS::make -C microblaze_I/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-03-27.01:12:41::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2020-03-27.01:12:41::SCWMssOS::ctions -Wall -Wextra"

TRACE::2020-03-27.01:12:41::SCWMssOS::"Compiling cpu"

TRACE::2020-03-27.01:12:41::SCWMssOS::"Running Make libs in microblaze_I/libsrc/iomodule_v2_7/src"

TRACE::2020-03-27.01:12:41::SCWMssOS::make -C microblaze_I/libsrc/iomodule_v2_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-03-27.01:12:41::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdat
TRACE::2020-03-27.01:12:41::SCWMssOS::a-sections -Wall -Wextra"

TRACE::2020-03-27.01:12:41::SCWMssOS::"Compiling iomodule"

TRACE::2020-03-27.01:12:42::SCWMssOS::"Running Make libs in microblaze_I/libsrc/standalone_v7_1/src"

TRACE::2020-03-27.01:12:42::SCWMssOS::make -C microblaze_I/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-03-27.01:12:42::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fd
TRACE::2020-03-27.01:12:42::SCWMssOS::ata-sections -Wall -Wextra"

TRACE::2020-03-27.01:12:42::SCWMssOS::"Compiling standalone";

TRACE::2020-03-27.01:12:45::SCWMssOS::'Finished building libraries'

TRACE::2020-03-27.01:12:45::SCWMssOS::Copying to export directory.
TRACE::2020-03-27.01:12:45::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-03-27.01:12:45::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-03-27.01:12:45::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-03-27.01:12:45::SCWSystem::Completed Processing the sysconfig microblaze
LOG::2020-03-27.01:12:45::SCWPlatform::Completed generating the artifacts for system configuration microblaze
TRACE::2020-03-27.01:12:45::SCWPlatform::Started preparing the platform 
TRACE::2020-03-27.01:12:45::SCWSystem::Writing the bif file for system config microblaze
TRACE::2020-03-27.01:12:45::SCWSystem::dir created 
TRACE::2020-03-27.01:12:45::SCWSystem::Writing the bif 
TRACE::2020-03-27.01:12:45::SCWPlatform::Started writing the spfm file 
TRACE::2020-03-27.01:12:45::SCWPlatform::Started writing the xpfm file 
TRACE::2020-03-27.01:12:45::SCWPlatform::Completed generating the platform
TRACE::2020-03-27.01:12:45::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.01:12:45::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.01:12:45::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.01:12:45::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-27.01:12:45::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.01:12:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-27.01:12:45::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2020-03-27.01:12:45::SCWPlatform::Opened existing hwdb top
TRACE::2020-03-27.01:12:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-27.01:12:45::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.01:12:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-27.01:12:45::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.01:12:45::SCWWriter::formatted JSON is {
	"platformName":	"microblaze",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze",
	"platHandOff":	"C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze",
	"systems":	[{
			"systemName":	"microblaze",
			"systemDesc":	"microblaze",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_I",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_I",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5980cf6cd247c6a3af06b1a36b27a03f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-03-27.01:12:45::SCWPlatform::updated the xpfm file.
TRACE::2020-03-27.01:12:45::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.01:12:45::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.01:12:45::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.01:12:45::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-27.01:12:45::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.01:12:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-27.01:12:45::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2020-03-27.01:12:45::SCWPlatform::Opened existing hwdb top
TRACE::2020-03-27.01:12:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-27.01:12:45::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.01:12:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-27.01:12:45::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.18:55:26::SCWPlatform::Clearing the existing platform
TRACE::2020-03-27.18:55:26::SCWSystem::Clearing the existing sysconfig
TRACE::2020-03-27.18:55:26::SCWMssOS::Removing the swdes entry for  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.18:55:26::SCWSystem::Clearing the domains completed.
TRACE::2020-03-27.18:55:26::SCWPlatform::Clearing the opened hw db.
TRACE::2020-03-27.18:55:26::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:26::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:26::SCWPlatform:: Platform location is C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-27.18:55:26::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-27.18:55:26::SCWPlatform::Removing the HwDB with name C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:26::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:26::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:26::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:27::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-27.18:55:27::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-27.18:55:27::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-03-27.18:55:27::SCWPlatform::Opened new HwDB with name top_1
TRACE::2020-03-27.18:55:27::SCWReader::Active system found as  microblaze
TRACE::2020-03-27.18:55:27::SCWReader::Handling sysconfig microblaze
TRACE::2020-03-27.18:55:27::SCWDomain::checking for install qemu data   : 
TRACE::2020-03-27.18:55:27::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:27::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:27::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:27::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-27.18:55:27::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-27.18:55:27::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2020-03-27.18:55:27::SCWPlatform::Opened existing hwdb top_1
TRACE::2020-03-27.18:55:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-27.18:55:27::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:27::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:27::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:27::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-27.18:55:27::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-27.18:55:27::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2020-03-27.18:55:27::SCWPlatform::Opened existing hwdb top_1
TRACE::2020-03-27.18:55:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-27.18:55:27::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:27::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:27::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:27::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-27.18:55:27::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-27.18:55:27::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2020-03-27.18:55:27::SCWPlatform::Opened existing hwdb top_1
TRACE::2020-03-27.18:55:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-27.18:55:27::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.18:55:27::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-03-27.18:55:27::SCWMssOS::No sw design opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.18:55:27::SCWMssOS::mss exists loading the mss file  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.18:55:27::SCWMssOS::Opened the sw design from mss  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.18:55:27::SCWMssOS::Adding the swdes entry C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss with des name system
TRACE::2020-03-27.18:55:27::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-27.18:55:27::SCWMssOS::Opened the sw design.  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.18:55:27::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-03-27.18:55:27::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-03-27.18:55:27::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:27::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:27::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:27::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-27.18:55:27::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-27.18:55:27::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2020-03-27.18:55:27::SCWPlatform::Opened existing hwdb top_1
TRACE::2020-03-27.18:55:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-27.18:55:27::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.18:55:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-27.18:55:27::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.18:55:27::SCWReader::No isolation master present  
TRACE::2020-03-27.18:55:27::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:27::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:27::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:27::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-27.18:55:27::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-27.18:55:27::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2020-03-27.18:55:27::SCWPlatform::Opened existing hwdb top_1
TRACE::2020-03-27.18:55:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-27.18:55:27::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.18:55:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-27.18:55:27::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.18:55:28::SCWMssOS::In reload Mss file.
TRACE::2020-03-27.18:55:28::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:28::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:28::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:28::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-27.18:55:28::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-27.18:55:28::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2020-03-27.18:55:28::SCWPlatform::Opened existing hwdb top_1
TRACE::2020-03-27.18:55:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-27.18:55:28::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.18:55:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

KEYINFO::2020-03-27.18:55:28::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-03-27.18:55:28::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-03-27.18:55:28::SCWMssOS::Cleared the swdb table entry
TRACE::2020-03-27.18:55:28::SCWMssOS::No sw design opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.18:55:28::SCWMssOS::mss exists loading the mss file  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.18:55:28::SCWMssOS::Opened the sw design from mss  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.18:55:28::SCWMssOS::Adding the swdes entry C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss with des name system
TRACE::2020-03-27.18:55:28::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-27.18:55:28::SCWMssOS::Opened the sw design.  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.18:55:28::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:28::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:28::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:28::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-27.18:55:28::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-27.18:55:28::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2020-03-27.18:55:28::SCWPlatform::Opened existing hwdb top_1
TRACE::2020-03-27.18:55:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-27.18:55:28::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.18:55:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-27.18:55:28::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.18:55:28::SCWMssOS::Removing the swdes entry for  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.18:55:32::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:32::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:32::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:32::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-27.18:55:32::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-27.18:55:32::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2020-03-27.18:55:32::SCWPlatform::Opened existing hwdb top_1
TRACE::2020-03-27.18:55:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-27.18:55:32::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.18:55:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-03-27.18:55:32::SCWMssOS::No sw design opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.18:55:32::SCWMssOS::mss exists loading the mss file  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.18:55:32::SCWMssOS::Opened the sw design from mss  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.18:55:32::SCWMssOS::Adding the swdes entry C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss with des name system
TRACE::2020-03-27.18:55:32::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-27.18:55:32::SCWMssOS::Opened the sw design.  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.18:55:41::SCWMssOS::In reload Mss file.
TRACE::2020-03-27.18:55:41::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:41::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:41::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:41::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-27.18:55:41::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-27.18:55:41::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2020-03-27.18:55:41::SCWPlatform::Opened existing hwdb top_1
TRACE::2020-03-27.18:55:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-27.18:55:41::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.18:55:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

KEYINFO::2020-03-27.18:55:41::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-03-27.18:55:41::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-03-27.18:55:41::SCWMssOS::Cleared the swdb table entry
TRACE::2020-03-27.18:55:41::SCWMssOS::No sw design opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.18:55:41::SCWMssOS::mss exists loading the mss file  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.18:55:41::SCWMssOS::Opened the sw design from mss  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.18:55:41::SCWMssOS::Adding the swdes entry C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss with des name system
TRACE::2020-03-27.18:55:41::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-27.18:55:41::SCWMssOS::Opened the sw design.  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.18:55:41::SCWPlatform::Trying to open the hw design at C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:41::SCWPlatform::DSA given C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:41::SCWPlatform::DSA absoulate path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:41::SCWPlatform::DSA directory C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw
TRACE::2020-03-27.18:55:41::SCWPlatform:: Platform Path C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/hw/top.xsa
TRACE::2020-03-27.18:55:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-03-27.18:55:41::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2020-03-27.18:55:41::SCWPlatform::Opened existing hwdb top_1
TRACE::2020-03-27.18:55:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-27.18:55:41::SCWMssOS::Checking the sw design at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.18:55:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2020-03-27.18:55:41::SCWMssOS::Sw design exists and opened at  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2020-03-27.18:55:41::SCWMssOS::Removing the swdes entry for  C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/Software/microblaze/microblaze_I/standalone_domain/bsp/system.mss
