# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../divisor.gen/sources_1/bd/D_divisor/ipshared/b622/hdl/verilog/div_sdiv_32ns_32ns_32_36_seq_1.v" \
"../../../../divisor.gen/sources_1/bd/D_divisor/ipshared/b622/hdl/verilog/div.v" \
"../../../../divisor.ip_user_files/bd/D_divisor/ip/D_divisor_div_0_0/sim/D_divisor_div_0_0.v" \
"../../../../divisor.ip_user_files/bd/D_divisor/sim/D_divisor.v" \
"../../../../divisor.gen/sources_1/bd/D_divisor/hdl/D_divisor_wrapper.v" \
"../../../../divisor.srcs/sim_1/new/divisor_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
