0.6
2017.4
Dec 15 2017
21:07:18
E:/Courses/CPU/Pipeline/Pipeline.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
E:/Courses/CPU/Pipeline/src/designs/cpu/ALU.v,1690124417,verilog,,E:/Courses/CPU/Pipeline/src/designs/cpu/ALUControl.v,,ALU,,,,,,,,
E:/Courses/CPU/Pipeline/src/designs/cpu/ALUControl.v,1690124417,verilog,,E:/Courses/CPU/Pipeline/src/designs/cpu/BranchTest.v,,ALUControl,,,,,,,,
E:/Courses/CPU/Pipeline/src/designs/cpu/BranchTest.v,1690124417,verilog,,E:/Courses/CPU/Pipeline/src/designs/cpu/Bus.v,,BranchTest,,,,,,,,
E:/Courses/CPU/Pipeline/src/designs/cpu/Bus.v,1690471400,verilog,,E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v,,Bus,,,,,,,,
E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v,1690471496,verilog,,E:/Courses/CPU/Pipeline/src/designs/cpu/Control.v,,CPU,,,,,,,,
E:/Courses/CPU/Pipeline/src/designs/cpu/Control.v,1690124417,verilog,,E:/Courses/CPU/Pipeline/src/designs/cpu/DataMemory.v,,Control,,,,,,,,
E:/Courses/CPU/Pipeline/src/designs/cpu/DataMemory.v,1690306256,verilog,,E:/Courses/CPU/Pipeline/src/designs/cpu/pipeline_registers/EX_MEM_Reg.v,,DataMemory,,,,,,,,
E:/Courses/CPU/Pipeline/src/designs/cpu/ForwardControl.v,1690124417,verilog,,E:/Courses/CPU/Pipeline/src/designs/cpu/HazardUnit.v,,ForwardControl,,,,,,,,
E:/Courses/CPU/Pipeline/src/designs/cpu/HazardUnit.v,1690124417,verilog,,E:/Courses/CPU/Pipeline/src/designs/cpu/pipeline_registers/ID_EX_Reg.v,,HazardUnit,,,,,,,,
E:/Courses/CPU/Pipeline/src/designs/cpu/InstructionMemory.v,1690382570,verilog,,E:/Courses/CPU/Pipeline/src/designs/external_devices/LED.v,,InstructionMemory,,,,,,,,
E:/Courses/CPU/Pipeline/src/designs/cpu/PCOnBreak.v,1690124417,verilog,,E:/Courses/CPU/Pipeline/src/designs/cpu/ProgramCounter.v,,PCOnBreak,,,,,,,,
E:/Courses/CPU/Pipeline/src/designs/cpu/ProgramCounter.v,1690124417,verilog,,E:/Courses/CPU/Pipeline/src/designs/cpu/RegisterFile.v,,ProgramCounter,,,,,,,,
E:/Courses/CPU/Pipeline/src/designs/cpu/RegisterFile.v,1690124417,verilog,,E:/Courses/CPU/Pipeline/src/designs/external_devices/SSD.v,,RegisterFile,,,,,,,,
E:/Courses/CPU/Pipeline/src/designs/cpu/clk_gen.v,1690368992,verilog,,E:/Courses/CPU/Pipeline/src/testbenches/test_cpu.v,,clk_gen,,,,,,,,
E:/Courses/CPU/Pipeline/src/designs/cpu/pipeline_registers/EX_MEM_Reg.v,1690124417,verilog,,E:/Courses/CPU/Pipeline/src/designs/cpu/ForwardControl.v,,EX_MEM_Reg,,,,,,,,
E:/Courses/CPU/Pipeline/src/designs/cpu/pipeline_registers/ID_EX_Reg.v,1690124417,verilog,,E:/Courses/CPU/Pipeline/src/designs/cpu/pipeline_registers/IF_ID_Reg.v,,ID_EX_Reg,,,,,,,,
E:/Courses/CPU/Pipeline/src/designs/cpu/pipeline_registers/IF_ID_Reg.v,1690124417,verilog,,E:/Courses/CPU/Pipeline/src/designs/cpu/InstructionMemory.v,,IF_ID_Reg,,,,,,,,
E:/Courses/CPU/Pipeline/src/designs/cpu/pipeline_registers/MEM_WB_Reg.v,1690124417,verilog,,E:/Courses/CPU/Pipeline/src/designs/cpu/PCOnBreak.v,,MEM_WB_Reg,,,,,,,,
E:/Courses/CPU/Pipeline/src/designs/external_devices/LED.v,1690124417,verilog,,E:/Courses/CPU/Pipeline/src/designs/cpu/pipeline_registers/MEM_WB_Reg.v,,LED,,,,,,,,
E:/Courses/CPU/Pipeline/src/designs/external_devices/SSD.v,1690473059,verilog,,E:/Courses/CPU/Pipeline/src/designs/external_devices/SysTick.v,,SSD,,,,,,,,
E:/Courses/CPU/Pipeline/src/designs/external_devices/SysTick.v,1690124417,verilog,,E:/Courses/CPU/Pipeline/src/designs/external_devices/Timer.v,,SysTick,,,,,,,,
E:/Courses/CPU/Pipeline/src/designs/external_devices/Timer.v,1690124417,verilog,,E:/Courses/CPU/Pipeline/src/designs/external_devices/UART.v,,Timer,,,,,,,,
E:/Courses/CPU/Pipeline/src/designs/external_devices/UART.v,1690124417,verilog,,E:/Courses/CPU/Pipeline/src/designs/external_devices/UART_Rx.v,,UART,,,,,,,,
E:/Courses/CPU/Pipeline/src/designs/external_devices/UART_Rx.v,1690124417,verilog,,E:/Courses/CPU/Pipeline/src/designs/external_devices/UART_Tx.v,,UART_Rx,,,,,,,,
E:/Courses/CPU/Pipeline/src/designs/external_devices/UART_Tx.v,1690124417,verilog,,E:/Courses/CPU/Pipeline/src/designs/cpu/clk_gen.v,,UART_Tx,,,,,,,,
E:/Courses/CPU/Pipeline/src/testbenches/test_cpu.v,1690468437,verilog,,,,test_cpu,,,,,,,,
