#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Mar 22 23:58:32 2022
# Process ID: 14720
# Current directory: C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_concat/euc16_concat.runs/design_1_eucHW_0_0_synth_1
# Command line: vivado.exe -log design_1_eucHW_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_eucHW_0_0.tcl
# Log file: C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_concat/euc16_concat.runs/design_1_eucHW_0_0_synth_1/design_1_eucHW_0_0.vds
# Journal file: C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_concat/euc16_concat.runs/design_1_eucHW_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_eucHW_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1217.184 ; gain = 110.973
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/juan_/Documents/FPGA/IPs/euc16_concatenado'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top design_1_eucHW_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23488
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1217.184 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_eucHW_0_0' [c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_concat/euc16_concat.gen/sources_1/bd/design_1/ip/design_1_eucHW_0_0/synth/design_1_eucHW_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'eucHW' [c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_concat/euc16_concat.gen/sources_1/bd/design_1/ipshared/6ad7/hdl/verilog/eucHW.v:12]
INFO: [Synth 8-6157] synthesizing module 'eucHW_sqrt_fixed_32_32_s' [c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_concat/euc16_concat.gen/sources_1/bd/design_1/ipshared/6ad7/hdl/verilog/eucHW_sqrt_fixed_32_32_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'eucHW_sqrt_fixed_32_32_s' (1#1) [c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_concat/euc16_concat.gen/sources_1/bd/design_1/ipshared/6ad7/hdl/verilog/eucHW_sqrt_fixed_32_32_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'eucHW_control_s_axi' [c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_concat/euc16_concat.gen/sources_1/bd/design_1/ipshared/6ad7/hdl/verilog/eucHW_control_s_axi.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_concat/euc16_concat.gen/sources_1/bd/design_1/ipshared/6ad7/hdl/verilog/eucHW_control_s_axi.v:468]
INFO: [Synth 8-6155] done synthesizing module 'eucHW_control_s_axi' (2#1) [c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_concat/euc16_concat.gen/sources_1/bd/design_1/ipshared/6ad7/hdl/verilog/eucHW_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'eucHW_mul_9s_9s_18_1_1' [c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_concat/euc16_concat.gen/sources_1/bd/design_1/ipshared/6ad7/hdl/verilog/eucHW_mul_9s_9s_18_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'eucHW_mul_9s_9s_18_1_1' (3#1) [c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_concat/euc16_concat.gen/sources_1/bd/design_1/ipshared/6ad7/hdl/verilog/eucHW_mul_9s_9s_18_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'eucHW_mac_muladd_9s_9s_18s_18_4_1' [c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_concat/euc16_concat.gen/sources_1/bd/design_1/ipshared/6ad7/hdl/verilog/eucHW_mac_muladd_9s_9s_18s_18_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0' [c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_concat/euc16_concat.gen/sources_1/bd/design_1/ipshared/6ad7/hdl/verilog/eucHW_mac_muladd_9s_9s_18s_18_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0' (4#1) [c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_concat/euc16_concat.gen/sources_1/bd/design_1/ipshared/6ad7/hdl/verilog/eucHW_mac_muladd_9s_9s_18s_18_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'eucHW_mac_muladd_9s_9s_18s_18_4_1' (5#1) [c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_concat/euc16_concat.gen/sources_1/bd/design_1/ipshared/6ad7/hdl/verilog/eucHW_mac_muladd_9s_9s_18s_18_4_1.v:46]
INFO: [Synth 8-6155] done synthesizing module 'eucHW' (6#1) [c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_concat/euc16_concat.gen/sources_1/bd/design_1/ipshared/6ad7/hdl/verilog/eucHW.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_eucHW_0_0' (7#1) [c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_concat/euc16_concat.gen/sources_1/bd/design_1/ip/design_1_eucHW_0_0/synth/design_1_eucHW_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 1217.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:34 . Memory (MB): peak = 1217.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:34 . Memory (MB): peak = 1217.184 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1217.184 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_concat/euc16_concat.gen/sources_1/bd/design_1/ip/design_1_eucHW_0_0/constraints/eucHW_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_concat/euc16_concat.gen/sources_1/bd/design_1/ip/design_1_eucHW_0_0/constraints/eucHW_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_concat/euc16_concat.runs/design_1_eucHW_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_concat/euc16_concat.runs/design_1_eucHW_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1217.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1217.184 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:45 . Memory (MB): peak = 1217.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:45 . Memory (MB): peak = 1217.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_concat/euc16_concat.runs/design_1_eucHW_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:45 . Memory (MB): peak = 1217.184 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'eucHW_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'eucHW_control_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'eucHW_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'eucHW_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 1217.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   21 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 2     
	   2 Input   19 Bit       Adders := 4     
	   3 Input   18 Bit       Adders := 1     
	   3 Input   17 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   3 Input   15 Bit       Adders := 1     
	   3 Input   14 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 1     
	   3 Input    9 Bit       Adders := 17    
	   3 Input    8 Bit       Adders := 1     
	   3 Input    7 Bit       Adders := 1     
	   3 Input    6 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               35 Bit    Registers := 7     
	               32 Bit    Registers := 3     
	               21 Bit    Registers := 9     
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 9     
	               16 Bit    Registers := 9     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                8 Bit    Registers := 32    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input   35 Bit        Muxes := 16    
	  41 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 16    
	  16 Input   15 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U16/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U16/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U16/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U16/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U16/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U16/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U16/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U16/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U16/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U16/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln16_13_reg_936_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U16/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln16_13_reg_936_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U16/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U16/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U16/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U16/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U16/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U9/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U16/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U15/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U15/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U15/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U15/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U15/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U15/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U15/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U15/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U15/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U15/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln16_12_reg_931_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U15/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln16_12_reg_931_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U15/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U15/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U15/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U15/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U15/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U8/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U15/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U13/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U13/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U13/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U13/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U13/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U13/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U13/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U13/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U13/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U13/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln16_8_reg_909_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U13/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln16_8_reg_909_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U13/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U13/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U13/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U13/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U13/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U6/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U13/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U14/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U14/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U14/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U14/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U14/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U14/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U14/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U14/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U14/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U14/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln16_10_reg_920_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U14/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln16_10_reg_920_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U14/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U14/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U14/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U14/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U14/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U7/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U14/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U10/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U10/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U10/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U10/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U10/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U10/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U10/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U10/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U10/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U10/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln16_1_reg_870_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U10/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln16_1_reg_870_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U10/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U10/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U10/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U10/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U10/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U3/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U10/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U11/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U11/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U11/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U11/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U11/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U11/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U11/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U11/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U11/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U11/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln16_reg_865_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U11/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln16_reg_865_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U11/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U11/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U11/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U11/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U11/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U2/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U11/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U12/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U12/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U12/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U12/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U12/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U12/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U12/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U12/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U12/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U12/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln16_3_reg_881_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U12/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln16_3_reg_881_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U12/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U12/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U12/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U12/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U12/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U4/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U12/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U17/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U17/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U17/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U17/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U17/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U17/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U17/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U17/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U17/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U17/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln16_5_reg_892_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U17/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln16_5_reg_892_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U17/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U17/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U17/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U17/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U17/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U5/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U17/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:54 . Memory (MB): peak = 1217.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|eucHW       | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW       | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW       | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW       | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW       | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW       | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW       | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW       | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW       | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW       | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW       | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW       | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW       | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW       | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW       | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW       | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:01:08 . Memory (MB): peak = 1217.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:09 . Memory (MB): peak = 1217.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:11 . Memory (MB): peak = 1217.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:01:15 . Memory (MB): peak = 1217.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:01:15 . Memory (MB): peak = 1217.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:01:15 . Memory (MB): peak = 1217.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:01:15 . Memory (MB): peak = 1217.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:01:15 . Memory (MB): peak = 1217.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:01:15 . Memory (MB): peak = 1217.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|eucHW       | grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_44_reg_1627_reg[30] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|eucHW       | grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_44_reg_1627_reg[29] | 5      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|eucHW       | grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_44_reg_1627_reg[26] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|eucHW       | grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_44_reg_1627_reg[24] | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|eucHW       | grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_34_reg_1512_reg[18] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|eucHW       | grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_36_reg_1535_reg[14] | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|eucHW       | grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_37_reg_1558_reg[10] | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|eucHW       | grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_40_reg_1581_reg[6]  | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|eucHW       | grp_sqrt_fixed_32_32_s_fu_364/p_Result_81_reg_1598_reg[0] | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|eucHW       | grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_42_reg_1604_reg[2]  | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|eucHW       | grp_sqrt_fixed_32_32_s_fu_364/p_Result_87_reg_1621_reg[0] | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|eucHW       | grp_sqrt_fixed_32_32_s_fu_364/p_Result_93_reg_1640_reg[0] | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+------------+-----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   155|
|2     |DSP48E1 |    16|
|4     |LUT1    |    45|
|5     |LUT2    |   357|
|6     |LUT3    |   372|
|7     |LUT4    |   172|
|8     |LUT5    |   132|
|9     |LUT6    |   162|
|10    |MUXF7   |    24|
|11    |MUXF8   |     3|
|12    |SRL16E  |    29|
|13    |FDRE    |   616|
|14    |FDSE    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:01:15 . Memory (MB): peak = 1217.184 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:01:11 . Memory (MB): peak = 1217.184 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:01:15 . Memory (MB): peak = 1217.184 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1217.184 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 198 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1217.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 474b59c4
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:23 . Memory (MB): peak = 1217.184 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_concat/euc16_concat.runs/design_1_eucHW_0_0_synth_1/design_1_eucHW_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_eucHW_0_0, cache-ID = b99170acecfcacca
INFO: [Coretcl 2-1174] Renamed 19 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc16_concat/euc16_concat.runs/design_1_eucHW_0_0_synth_1/design_1_eucHW_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_eucHW_0_0_utilization_synth.rpt -pb design_1_eucHW_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 23 00:00:12 2022...
