{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2025-06-05 19:27:04.783059: I tensorflow/core/platform/cpu_feature_guard.cc:193] This TensorFlow binary is optimized with oneAPI Deep Neural Network Library (oneDNN) to use the following CPU instructions in performance-critical operations:  AVX2 AVX_VNNI FMA\n",
      "To enable them in other operations, rebuild TensorFlow with the appropriate compiler flags.\n",
      "2025-06-05 19:27:05.017164: I tensorflow/core/util/port.cc:104] oneDNN custom operations are on. You may see slightly different numerical results due to floating-point round-off errors from different computation orders. To turn them off, set the environment variable `TF_ENABLE_ONEDNN_OPTS=0`.\n",
      "2025-06-05 19:27:05.025509: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcudart.so.11.0'; dlerror: libcudart.so.11.0: cannot open shared object file: No such file or directory\n",
      "2025-06-05 19:27:05.025547: I tensorflow/compiler/xla/stream_executor/cuda/cudart_stub.cc:29] Ignore above cudart dlerror if you do not have a GPU set up on your machine.\n",
      "2025-06-05 19:27:05.612145: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libnvinfer.so.7'; dlerror: libnvinfer.so.7: cannot open shared object file: No such file or directory\n",
      "2025-06-05 19:27:05.612289: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libnvinfer_plugin.so.7'; dlerror: libnvinfer_plugin.so.7: cannot open shared object file: No such file or directory\n",
      "2025-06-05 19:27:05.612295: W tensorflow/compiler/tf2tensorrt/utils/py_utils.cc:38] TF-TRT Warning: Cannot dlopen some TensorRT libraries. If you would like to use Nvidia GPU with TensorRT, please make sure the missing libraries mentioned above are installed properly.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: Failed to import handlers from core.py: No module named 'torch'.\n",
      "WARNING: Failed to import handlers from convolution.py: No module named 'torch'.\n",
      "WARNING: Failed to import handlers from pooling.py: No module named 'torch'.\n",
      "WARNING: Failed to import handlers from recurrent.py: No module named 'torch'.\n",
      "WARNING: Failed to import handlers from reshape.py: No module named 'torch'.\n",
      "WARNING: Failed to import handlers from merge.py: No module named 'torch'.\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/aelabd/RHEED/hls4ml/hls4ml/converters/__init__.py:29: UserWarning: WARNING: Pytorch converter is not enabled!\n",
      "  warnings.warn(\"WARNING: Pytorch converter is not enabled!\", stacklevel=1)\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "import copy\n",
    "\n",
    "from pathlib import Path\n",
    "import json\n",
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "from tqdm import tqdm\n",
    "\n",
    "import tensorflow as tf\n",
    "from tensorflow.keras import layers\n",
    "from tensorflow.keras.models import Model, Sequential\n",
    "\n",
    "import hls4ml\n",
    "from hls4ml.converters.keras_to_hls import parse_default_keras_layer\n",
    "from hls4ml.model.attributes import ConfigurableAttribute, TypeAttribute\n",
    "from hls4ml.model.types import FixedPrecisionType, RoundingMode, SaturationMode\n",
    "from hls4ml.model.attributes import Attribute\n",
    "\n",
    "import h5py\n",
    "\n",
    "import qkeras\n",
    "from qkeras.estimate import print_qstats\n",
    "from qkeras.utils import model_quantize\n",
    "from qkeras.utils import quantized_model_dump\n",
    "from qkeras import QActivation, QDense, QConv2DBatchnorm\n",
    "\n",
    "# Source the Vivado path\n",
    "os.environ['PATH'] = os.environ['XILINX_VIVADO'] + '/bin:' + os.environ['PATH']\n",
    "\n",
    "np.random.seed(0)\n",
    "tf.random.set_seed(0)\n",
    "\n",
    "# BACKEND = \"Vivado\"\n",
    "BACKEND = \"Vitis\"\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Globals"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# 1. Load Keras model"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2025-06-05 19:27:08.297010: I tensorflow/compiler/xla/stream_executor/cuda/cuda_gpu_executor.cc:967] could not open file to read NUMA node: /sys/bus/pci/devices/0000:01:00.0/numa_node\n",
      "Your kernel may have been built without NUMA support.\n",
      "2025-06-05 19:27:08.297390: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcudart.so.11.0'; dlerror: libcudart.so.11.0: cannot open shared object file: No such file or directory\n",
      "2025-06-05 19:27:08.297532: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcublas.so.11'; dlerror: libcublas.so.11: cannot open shared object file: No such file or directory\n",
      "2025-06-05 19:27:08.297661: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcublasLt.so.11'; dlerror: libcublasLt.so.11: cannot open shared object file: No such file or directory\n",
      "2025-06-05 19:27:08.297746: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcufft.so.10'; dlerror: libcufft.so.10: cannot open shared object file: No such file or directory\n",
      "2025-06-05 19:27:08.297822: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcurand.so.10'; dlerror: libcurand.so.10: cannot open shared object file: No such file or directory\n",
      "2025-06-05 19:27:08.297898: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcusolver.so.11'; dlerror: libcusolver.so.11: cannot open shared object file: No such file or directory\n",
      "2025-06-05 19:27:08.297974: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcusparse.so.11'; dlerror: libcusparse.so.11: cannot open shared object file: No such file or directory\n",
      "2025-06-05 19:27:08.298050: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcudnn.so.8'; dlerror: libcudnn.so.8: cannot open shared object file: No such file or directory\n",
      "2025-06-05 19:27:08.298128: W tensorflow/core/common_runtime/gpu/gpu_device.cc:1934] Cannot dlopen some GPU libraries. Please make sure the missing libraries mentioned above are installed properly if you would like to use GPU. Follow the guide at https://www.tensorflow.org/install/gpu for how to download and setup the required libraries for your platform.\n",
      "Skipping registering GPU devices...\n",
      "2025-06-05 19:27:08.299143: I tensorflow/core/platform/cpu_feature_guard.cc:193] This TensorFlow binary is optimized with oneAPI Deep Neural Network Library (oneDNN) to use the following CPU instructions in performance-critical operations:  AVX2 AVX_VNNI FMA\n",
      "To enable them in other operations, rebuild TensorFlow with the appropriate compiler flags.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING:tensorflow:From /home/aelabd/miniconda3/envs/rheed_hls4ml_dev/lib/python3.10/site-packages/tensorflow/python/autograph/pyct/static_analysis/liveness.py:83: Analyzer.lamba_check (from tensorflow.python.autograph.pyct.static_analysis.liveness) is deprecated and will be removed after 2023-09-23.\n",
      "Instructions for updating:\n",
      "Lambda fuctions will be no more assumed to be used in the statement where they are used, or at least in the same block. https://github.com/tensorflow/tensorflow/issues/56089\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING:tensorflow:From /home/aelabd/miniconda3/envs/rheed_hls4ml_dev/lib/python3.10/site-packages/tensorflow/python/autograph/pyct/static_analysis/liveness.py:83: Analyzer.lamba_check (from tensorflow.python.autograph.pyct.static_analysis.liveness) is deprecated and will be removed after 2023-09-23.\n",
      "Instructions for updating:\n",
      "Lambda fuctions will be no more assumed to be used in the statement where they are used, or at least in the same block. https://github.com/tensorflow/tensorflow/issues/56089\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Model: \"sequential_2\"\n",
      "_________________________________________________________________\n",
      " Layer (type)                Output Shape              Param #   \n",
      "=================================================================\n",
      " q_conv2d_batchnorm_5 (QConv  (None, 46, 46, 8)        113       \n",
      " 2DBatchnorm)                                                    \n",
      "                                                                 \n",
      " q_activation_8 (QActivation  (None, 46, 46, 8)        0         \n",
      " )                                                               \n",
      "                                                                 \n",
      " max_pooling2d_5 (MaxPooling  (None, 11, 11, 8)        0         \n",
      " 2D)                                                             \n",
      "                                                                 \n",
      " q_conv2d_batchnorm_6 (QConv  (None, 9, 9, 16)         1233      \n",
      " 2DBatchnorm)                                                    \n",
      "                                                                 \n",
      " q_activation_9 (QActivation  (None, 9, 9, 16)         0         \n",
      " )                                                               \n",
      "                                                                 \n",
      " max_pooling2d_6 (MaxPooling  (None, 4, 4, 16)         0         \n",
      " 2D)                                                             \n",
      "                                                                 \n",
      " q_conv2d_batchnorm_7 (QConv  (None, 2, 2, 32)         4769      \n",
      " 2DBatchnorm)                                                    \n",
      "                                                                 \n",
      " q_activation_10 (QActivatio  (None, 2, 2, 32)         0         \n",
      " n)                                                              \n",
      "                                                                 \n",
      " max_pooling2d_7 (MaxPooling  (None, 1, 1, 32)         0         \n",
      " 2D)                                                             \n",
      "                                                                 \n",
      " global_average_pooling2d_1   (None, 32)               0         \n",
      " (GlobalAveragePooling2D)                                        \n",
      "                                                                 \n",
      " q_dense_5 (QDense)          (None, 32)                1056      \n",
      "                                                                 \n",
      " q_activation_11 (QActivatio  (None, 32)               0         \n",
      " n)                                                              \n",
      "                                                                 \n",
      " q_dense_6 (QDense)          (None, 5)                 165       \n",
      "                                                                 \n",
      "=================================================================\n",
      "Total params: 7,336\n",
      "Trainable params: 7,221\n",
      "Non-trainable params: 115\n",
      "_________________________________________________________________\n"
     ]
    }
   ],
   "source": [
    "KERAS_DIR = \"keras_models\"\n",
    "RTL_DIR = \"rtl_models\"\n",
    "\n",
    "def dice_loss(y_true, y_pred, delta=0.6):\n",
    "    error = y_true - y_pred\n",
    "    is_small = tf.abs(error) <= delta\n",
    "    squared_loss = 0.5 * tf.square(error)\n",
    "    linear_loss = delta * (tf.abs(error) - 0.5 * delta)\n",
    "    return tf.reduce_mean(tf.where(is_small, squared_loss, linear_loss))\n",
    "\n",
    "fpath_model_keras = os.path.join(KERAS_DIR, \"model.keras\")\n",
    "with tf.keras.utils.custom_object_scope({'dice_loss': dice_loss,\n",
    "                                         'QConv2DBatchnorm': QConv2DBatchnorm,\n",
    "                                         'QActivation': QActivation,\n",
    "                                         'QDense': QDense\n",
    "                                         }):\n",
    "        model = tf.keras.models.load_model(fpath_model_keras)\n",
    "\n",
    "model.summary()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Layer Name: q_conv2d_batchnorm_5\n",
      "Type: QConv2DBatchnorm\n",
      "  Kernel Quantizer: quantized_bits\n",
      "  Kernel Config: {'bits': 8, 'integer': 0, 'symmetric': 0, 'alpha': 1, 'keep_negative': True, 'use_stochastic_rounding': False, 'qnoise_factor': 1.0}\n",
      "  Bias Quantizer: quantized_bits\n",
      "  Bias Config: {'bits': 8, 'integer': 0, 'symmetric': 0, 'alpha': 1, 'keep_negative': True, 'use_stochastic_rounding': False, 'qnoise_factor': 1.0}\n",
      "  Activation: <function linear at 0x7fd4c19cc430> (Not Quantized)\n",
      "--------------------------------------------------\n",
      "Layer Name: q_activation_8\n",
      "Type: QActivation\n",
      "  Activation Quantizer: quantized_relu\n",
      "  Activation Config: {'bits': 8, 'integer': 2, 'use_sigmoid': 0, 'negative_slope': 0.0, 'use_stochastic_rounding': False, 'relu_upper_bound': None, 'qnoise_factor': 1.0}\n",
      "--------------------------------------------------\n",
      "Layer Name: max_pooling2d_5\n",
      "Type: MaxPooling2D\n",
      "--------------------------------------------------\n",
      "Layer Name: q_conv2d_batchnorm_6\n",
      "Type: QConv2DBatchnorm\n",
      "  Kernel Quantizer: quantized_bits\n",
      "  Kernel Config: {'bits': 8, 'integer': 2, 'symmetric': 0, 'alpha': 1, 'keep_negative': True, 'use_stochastic_rounding': False, 'qnoise_factor': 1.0}\n",
      "  Bias Quantizer: quantized_bits\n",
      "  Bias Config: {'bits': 8, 'integer': 2, 'symmetric': 0, 'alpha': 1, 'keep_negative': True, 'use_stochastic_rounding': False, 'qnoise_factor': 1.0}\n",
      "  Activation: <function linear at 0x7fd4c19cc430> (Not Quantized)\n",
      "--------------------------------------------------\n",
      "Layer Name: q_activation_9\n",
      "Type: QActivation\n",
      "  Activation Quantizer: quantized_relu\n",
      "  Activation Config: {'bits': 8, 'integer': 2, 'use_sigmoid': 0, 'negative_slope': 0.0, 'use_stochastic_rounding': False, 'relu_upper_bound': None, 'qnoise_factor': 1.0}\n",
      "--------------------------------------------------\n",
      "Layer Name: max_pooling2d_6\n",
      "Type: MaxPooling2D\n",
      "--------------------------------------------------\n",
      "Layer Name: q_conv2d_batchnorm_7\n",
      "Type: QConv2DBatchnorm\n",
      "  Kernel Quantizer: quantized_bits\n",
      "  Kernel Config: {'bits': 8, 'integer': 2, 'symmetric': 0, 'alpha': 1, 'keep_negative': True, 'use_stochastic_rounding': False, 'qnoise_factor': 1.0}\n",
      "  Bias Quantizer: quantized_bits\n",
      "  Bias Config: {'bits': 8, 'integer': 2, 'symmetric': 0, 'alpha': 1, 'keep_negative': True, 'use_stochastic_rounding': False, 'qnoise_factor': 1.0}\n",
      "  Activation: <function linear at 0x7fd4c19cc430> (Not Quantized)\n",
      "--------------------------------------------------\n",
      "Layer Name: q_activation_10\n",
      "Type: QActivation\n",
      "  Activation Quantizer: quantized_relu\n",
      "  Activation Config: {'bits': 8, 'integer': 2, 'use_sigmoid': 0, 'negative_slope': 0.0, 'use_stochastic_rounding': False, 'relu_upper_bound': None, 'qnoise_factor': 1.0}\n",
      "--------------------------------------------------\n",
      "Layer Name: max_pooling2d_7\n",
      "Type: MaxPooling2D\n",
      "--------------------------------------------------\n",
      "Layer Name: global_average_pooling2d_1\n",
      "Type: GlobalAveragePooling2D\n",
      "--------------------------------------------------\n",
      "Layer Name: q_dense_5\n",
      "Type: QDense\n",
      "  Kernel Quantizer: quantized_bits\n",
      "  Kernel Config: {'bits': 8, 'integer': 2, 'symmetric': 0, 'alpha': 1, 'keep_negative': True, 'use_stochastic_rounding': False, 'qnoise_factor': 1.0}\n",
      "  Bias Quantizer: quantized_bits\n",
      "  Bias Config: {'bits': 8, 'integer': 2, 'symmetric': 0, 'alpha': 1, 'keep_negative': True, 'use_stochastic_rounding': False, 'qnoise_factor': 1.0}\n",
      "  Activation: <function linear at 0x7fd4c19cc430> (Not Quantized)\n",
      "--------------------------------------------------\n",
      "Layer Name: q_activation_11\n",
      "Type: QActivation\n",
      "  Activation Quantizer: quantized_relu\n",
      "  Activation Config: {'bits': 8, 'integer': 2, 'use_sigmoid': 0, 'negative_slope': 0.0, 'use_stochastic_rounding': False, 'relu_upper_bound': None, 'qnoise_factor': 1.0}\n",
      "--------------------------------------------------\n",
      "Layer Name: q_dense_6\n",
      "Type: QDense\n",
      "  Kernel Quantizer: quantized_bits\n",
      "  Kernel Config: {'bits': 8, 'integer': 2, 'symmetric': 0, 'alpha': 1, 'keep_negative': True, 'use_stochastic_rounding': False, 'qnoise_factor': 1.0}\n",
      "  Bias Quantizer: quantized_bits\n",
      "  Bias Config: {'bits': 8, 'integer': 2, 'symmetric': 0, 'alpha': 1, 'keep_negative': True, 'use_stochastic_rounding': False, 'qnoise_factor': 1.0}\n",
      "  Activation: <function linear at 0x7fd4c19cc430> (Not Quantized)\n",
      "--------------------------------------------------\n"
     ]
    }
   ],
   "source": [
    "import qkeras as qk\n",
    "\n",
    "def print_quantization_info(model):\n",
    "    for layer in model.layers:\n",
    "        print(f\"Layer Name: {layer.name}\")\n",
    "        print(f\"Type: {layer.__class__.__name__}\")\n",
    "        \n",
    "        # Helper function to handle both quantizer objects and config dicts\n",
    "        def process_quantizer(quantizer, prefix=\"\"):\n",
    "            if quantizer:\n",
    "                if isinstance(quantizer, dict):\n",
    "                    # Handle dictionary config\n",
    "                    class_name = quantizer.get(\"class_name\", \"UnknownQuantizer\")\n",
    "                    config = quantizer.get(\"config\", {})\n",
    "                else:\n",
    "                    # Handle object with potential get_config()\n",
    "                    class_name = quantizer.__class__.__name__\n",
    "                    config = quantizer.get_config() if hasattr(quantizer, \"get_config\") else {}\n",
    "                \n",
    "                print(f\"  {prefix}Quantizer: {class_name}\")\n",
    "                print(f\"  {prefix}Config: {config}\")\n",
    "            else:\n",
    "                print(f\"  No {prefix}Quantizer\")\n",
    "\n",
    "        # Check for QKeras layers with kernel/bias quantizers\n",
    "        if isinstance(layer, (qk.QDense, qk.QConv2D, qk.QConv1D, \n",
    "                            qk.QConv2DTranspose, qk.QDepthwiseConv2D)):\n",
    "            # Kernel quantizer\n",
    "            process_quantizer(layer.kernel_quantizer, \"Kernel \")\n",
    "            \n",
    "            # Bias quantizer\n",
    "            process_quantizer(layer.bias_quantizer, \"Bias \")\n",
    "            \n",
    "            # Activation quantizer\n",
    "            activation = layer.activation\n",
    "            if activation:\n",
    "                if isinstance(activation, dict) or hasattr(activation, \"get_config\"):\n",
    "                    process_quantizer(activation, \"Activation \")\n",
    "                else:\n",
    "                    print(f\"  Activation: {activation} (Not Quantized)\")\n",
    "            else:\n",
    "                print(\"  No Activation\")\n",
    "\n",
    "        # Check for QActivation layers\n",
    "        elif isinstance(layer, qk.QActivation):\n",
    "            process_quantizer(layer.quantizer, \"Activation \")\n",
    "        \n",
    "        print(\"-\" * 50)\n",
    "\n",
    "print_quantization_info(model)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# 2. Create hls4ml model\n",
    "\n",
    "For now, skip evaluation and creating benchmark results. JUST convert it. "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Interpreting Sequential\n",
      "Topology:\n",
      "Layer name: q_conv2d_batchnorm_5_input, layer type: InputLayer, input shapes: [[None, 48, 48, 1]], output shape: [None, 48, 48, 1]\n",
      "Layer name: q_conv2d_batchnorm_5, layer type: QConv2DBatchnorm, input shapes: [[None, 48, 48, 1]], output shape: [None, 46, 46, 8]\n",
      "Layer name: q_activation_8, layer type: Activation, input shapes: [[None, 46, 46, 8]], output shape: [None, 46, 46, 8]\n",
      "Layer name: max_pooling2d_5, layer type: MaxPooling2D, input shapes: [[None, 46, 46, 8]], output shape: [None, 11, 11, 8]\n",
      "Layer name: q_conv2d_batchnorm_6, layer type: QConv2DBatchnorm, input shapes: [[None, 11, 11, 8]], output shape: [None, 9, 9, 16]\n",
      "Layer name: q_activation_9, layer type: Activation, input shapes: [[None, 9, 9, 16]], output shape: [None, 9, 9, 16]\n",
      "Layer name: max_pooling2d_6, layer type: MaxPooling2D, input shapes: [[None, 9, 9, 16]], output shape: [None, 4, 4, 16]\n",
      "Layer name: q_conv2d_batchnorm_7, layer type: QConv2DBatchnorm, input shapes: [[None, 4, 4, 16]], output shape: [None, 2, 2, 32]\n",
      "Layer name: q_activation_10, layer type: Activation, input shapes: [[None, 2, 2, 32]], output shape: [None, 2, 2, 32]\n",
      "Layer name: max_pooling2d_7, layer type: MaxPooling2D, input shapes: [[None, 2, 2, 32]], output shape: [None, 1, 1, 32]\n",
      "Layer name: global_average_pooling2d_1, layer type: GlobalAveragePooling2D, input shapes: [[None, 1, 1, 32]], output shape: [None, 32]\n",
      "Layer name: q_dense_5, layer type: QDense, input shapes: [[None, 32]], output shape: [None, 32]\n",
      "Layer name: q_activation_11, layer type: Activation, input shapes: [[None, 32]], output shape: [None, 32]\n",
      "Layer name: q_dense_6, layer type: QDense, input shapes: [[None, 32]], output shape: [None, 5]\n",
      "Interpreting Sequential\n",
      "Topology:\n",
      "Layer name: q_conv2d_batchnorm_5_input, layer type: InputLayer, input shapes: [[None, 48, 48, 1]], output shape: [None, 48, 48, 1]\n",
      "Layer name: q_conv2d_batchnorm_5, layer type: QConv2DBatchnorm, input shapes: [[None, 48, 48, 1]], output shape: [None, 46, 46, 8]\n",
      "Layer name: q_activation_8, layer type: Activation, input shapes: [[None, 46, 46, 8]], output shape: [None, 46, 46, 8]\n",
      "Layer name: max_pooling2d_5, layer type: MaxPooling2D, input shapes: [[None, 46, 46, 8]], output shape: [None, 11, 11, 8]\n",
      "Layer name: q_conv2d_batchnorm_6, layer type: QConv2DBatchnorm, input shapes: [[None, 11, 11, 8]], output shape: [None, 9, 9, 16]\n",
      "Layer name: q_activation_9, layer type: Activation, input shapes: [[None, 9, 9, 16]], output shape: [None, 9, 9, 16]\n",
      "Layer name: max_pooling2d_6, layer type: MaxPooling2D, input shapes: [[None, 9, 9, 16]], output shape: [None, 4, 4, 16]\n",
      "Layer name: q_conv2d_batchnorm_7, layer type: QConv2DBatchnorm, input shapes: [[None, 4, 4, 16]], output shape: [None, 2, 2, 32]\n",
      "Layer name: q_activation_10, layer type: Activation, input shapes: [[None, 2, 2, 32]], output shape: [None, 2, 2, 32]\n",
      "Layer name: max_pooling2d_7, layer type: MaxPooling2D, input shapes: [[None, 2, 2, 32]], output shape: [None, 1, 1, 32]\n",
      "Layer name: global_average_pooling2d_1, layer type: GlobalAveragePooling2D, input shapes: [[None, 1, 1, 32]], output shape: [None, 32]\n",
      "Layer name: q_dense_5, layer type: QDense, input shapes: [[None, 32]], output shape: [None, 32]\n",
      "Layer name: q_activation_11, layer type: Activation, input shapes: [[None, 32]], output shape: [None, 32]\n",
      "Layer name: q_dense_6, layer type: QDense, input shapes: [[None, 32]], output shape: [None, 5]\n",
      "Creating HLS model\n",
      "WARNING: Changing pipeline style to \"dataflow\".\n",
      "WARNING: Invalid ReuseFactor=32 in layer \"q_conv2d_batchnorm_5\".Using ReuseFactor=36 instead. Valid ReuseFactor(s): 1,3,9,18,36,72.\n",
      "WARNING: Invalid ReuseFactor=32 in layer \"q_conv2d_batchnorm_6\".Using ReuseFactor=36 instead. Valid ReuseFactor(s): 1,2,3,4,6,8,9,12,18,24,36,72,144,288,576,1152.\n",
      "WARNING: Invalid ReuseFactor=32 in layer \"q_conv2d_batchnorm_7\".Using ReuseFactor=36 instead. Valid ReuseFactor(s): 1,2,3,4,6,8,9,12,16,18,24,36,48,72,144,288,576,1152,2304,4608.\n",
      "Writing HLS project\n",
      "Done\n",
      "\n",
      "rtl_models/vivado_2022.2/yuhao_model_manual_precision\n"
     ]
    }
   ],
   "source": [
    "# Generate the configuration from the Keras model\n",
    "FP_TOTAL = 8\n",
    "FP_INT = 2\n",
    "REUSE_FACTOR = 32\n",
    "\n",
    "config = hls4ml.utils.config_from_keras_model(model,  backend=BACKEND)\n",
    "\n",
    "config['Model']['Precision']['default'] = f\"ap_fixed<{FP_TOTAL},{FP_INT}>\"\n",
    "config['Model']['ReuseFactor'] = REUSE_FACTOR\n",
    "config['Model']['Strategy'] = 'Resource'\n",
    "\n",
    "config[\"LayerName\"] = {\"q_conv2d_batchnorm_5_input\": {\"Precision\": {\"result\": \"ap_fixed<8,0>\"}}}\n",
    "# config[\"LayerName\"][][\"Precision\"][\"result\"] = \"ap_fixed<8,0>\"\n",
    "# config[\"LayerName\"][\"q_conv2d_batchnorm_5_input\"][\"Precision\"][\"result\"] = \"ap_fixed<8,0>\"\n",
    "# config[\"LayerName\"][\"q_dense_6\"][\"Precision\"][\"result\"] = \"ap_fixed<8,2>\"\n",
    "\n",
    "# config[\"LayerName\"][\"q_conv2d_batchnorm_5\"][\"Precision\"] = \"ap_fixed<8,0>\"\n",
    "# config[\"LayerName\"][\"q_conv2d_batchnorm_6\"][\"ReuseFactor\"] = 10\n",
    "# config[\"LayerName\"][\"q_conv2d_batchnorm_5\"][\"Strategy\"] = \"Resource\"\n",
    "\n",
    "\n",
    "# config[\"LayerName\"][\"q_conv2d_batchnorm_6\"][\"ReuseFactor\"] = 120\n",
    "# config[\"LayerName\"][\"q_conv2d_batchnorm_6\"][\"Strategy\"] = \"Resource\"\n",
    "\n",
    "# config[\"LayerName\"][\"q_conv2d_batchnorm_7\"][\"ReuseFactor\"] = 480\n",
    "# config[\"LayerName\"][\"q_conv2d_batchnorm_7\"][\"Strategy\"] = \"Resource\"\n",
    "\n",
    "# config[\"LayerName\"][\"q_dense_5\"][\"ReuseFactor\"] = 100\n",
    "# config[\"LayerName\"][\"q_dense_5\"][\"Strategy\"] = \"Resource\"\n",
    "\n",
    "\n",
    "# config[\"LayerName\"][\"q_dense_6\"][\"Precision\"] = \"ap_fixed<22,11>\"\n",
    "# config[\"LayerName\"][\"q_dense_6\"][\"ReuseFactor\"] = 16\n",
    "# config[\"LayerName\"][\"q_dense_6\"][\"Strategy\"] = \"Resource\"\n",
    "\n",
    "\n",
    "# Attempt conversion on simplified model\n",
    "if BACKEND==\"Vivado\":\n",
    "    output_dir = f\"rtl_models/vivado_2019.1/yuhao_model_manual_precision\"\n",
    "elif BACKEND==\"Vitis\":\n",
    "    output_dir = f\"rtl_models/vivado_2022.2/yuhao_model_manual_precision\"\n",
    "else: raise NotImplementedError\n",
    "hls_model = hls4ml.converters.convert_from_keras_model(\n",
    "    model, \n",
    "    hls_config=config, \n",
    "    output_dir=output_dir, \n",
    "    backend=BACKEND,\n",
    "    part='xcku035-fbva676-2-e', \n",
    "    io_type=\"io_stream\"\n",
    ")\n",
    "\n",
    "hls_model.compile()\n",
    "\n",
    "print(\"\")\n",
    "print(hls_model.config.config['OutputDir'])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'OutputDir': 'rtl_models/vivado_2022.2/yuhao_model_manual_precision',\n",
       " 'ProjectName': 'myproject',\n",
       " 'Backend': 'Vitis',\n",
       " 'Version': '1.0.0',\n",
       " 'Part': 'xcku035-fbva676-2-e',\n",
       " 'ClockPeriod': 5,\n",
       " 'ClockUncertainty': '27%',\n",
       " 'IOType': 'io_stream',\n",
       " 'HLSConfig': {'Model': {'Precision': {'default': 'ap_fixed<8,2>'},\n",
       "   'ReuseFactor': 32,\n",
       "   'Strategy': 'Resource',\n",
       "   'BramFactor': 1000000000,\n",
       "   'TraceOutput': False},\n",
       "  'LayerName': {'q_conv2d_batchnorm_5_input': {'Precision': {'result': 'ap_fixed<8,0>'}}}},\n",
       " 'WriterConfig': {'Namespace': None,\n",
       "  'WriteWeightsTxt': True,\n",
       "  'WriteTar': False},\n",
       " 'KerasModel': <keras.engine.sequential.Sequential at 0x7fd4bb3bfc70>,\n",
       " 'InputData': None,\n",
       " 'OutputPredictions': None,\n",
       " 'Stamp': 'B4aa5683'}"
      ]
     },
     "execution_count": 21,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hls_model.config.config"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "array([ 0.390625,  0.84375 , -1.078125, -1.171875, -0.734375])"
      ]
     },
     "execution_count": 22,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hls_model.predict(np.full((1, 48, 48), 7).astype(float))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Generate RTL model"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 23,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2019.1 (64-bit)\n",
      "  **** SW Build 3670227 on Oct 13 2022\n",
      "  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'aelabd' on host 'DESKTOP-Q0UCNGC.' (Linux_x86_64 version 5.15.133.1-microsoft-standard-WSL2) on Fri Jun 06 10:16:17 CEST 2025\n",
      "INFO: [HLS 200-10] On os Ubuntu 24.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision'\n",
      "Sourcing Tcl script 'build_prj.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project myproject_prj \n",
      "INFO: [HLS 200-10] Opening project '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj'.\n",
      "INFO: [HLS 200-1510] Running: set_top myproject \n",
      "INFO: [HLS 200-1510] Running: add_files firmware/myproject.cpp -cflags -std=c++0x \n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: add_files -tb myproject_test.cpp -cflags -std=c++0x \n",
      "INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: add_files -tb firmware/weights \n",
      "INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project\n",
      "INFO: [HLS 200-1510] Running: add_files -tb tb_data \n",
      "INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project\n",
      "INFO: [HLS 200-1510] Running: open_solution solution1 \n",
      "INFO: [HLS 200-10] Opening solution '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1'.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.\n",
      "INFO: [HLS 200-1611] Setting target device to 'xcku035-fbva676-2-e'\n",
      "INFO: [HLS 200-1505] Using flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2019.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set to 80.\n",
      "INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0\n",
      "INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 \n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.\n",
      "INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 \n",
      "INFO: [XFORM 203-1161] The maximum of name length is set to 80.\n",
      "INFO: [HLS 200-1510] Running: set_part xcku035-fbva676-2-e \n",
      "INFO: [XFORM 203-1161] The maximum of name length is set to 80.\n",
      "INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false \n",
      "INFO: [HLS 200-1510] Running: create_clock -period 5 -name default \n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default \n",
      "***** C/RTL SYNTHESIS *****\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "Running Dispatch Server on port: 38031\n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 251.234 MB.\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... \n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:40:87)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2019.1;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:40:91)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2019.1;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:52:72)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2019.1;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:52:76)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2019.1;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:64:75)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2019.1;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:64:80)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2019.1;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:80:72)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2019.1;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:80:77)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2019.1;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:86:74)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2019.1;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:86:79)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2019.1;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file firmware/myproject.cpp\n",
      "Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2019.1;t=hls+guidance;d=200-471.html\n",
      "WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:11:36)\n",
      "WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:12:36)\n",
      "WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:13:44)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:21:24)\n",
      "WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:22:24)\n",
      "WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:23:32)\n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.99 seconds. CPU system time: 1.56 seconds. Elapsed time: 20.02 seconds; current allocated memory: 257.258 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(nnet::array<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type (*) [config2::n_chan], nnet::array<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(nnet::array<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], nnet::array<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_mult::weight_t*, config2_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:139:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::value_type (*) [config5::n_chan], nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u> const&, ap_shift_reg<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::value_type, config5::in_width> (*) [config5::n_chan], nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)\n",
      "INFO: [HLS 214-131] Inlining function 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_pool<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, config5>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u> const&, ap_shift_reg<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::value_type, config5::in_width> (*) [config5::n_filt], hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:68:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u> const&, ap_shift_reg<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::value_type, config5::in_width> (*) [config5::n_filt], hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&)' into 'void nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:115:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::value_type (*) [config6::n_chan], nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u> const&, ap_shift_reg<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::value_type, config6::in_width> (*) [config6::n_chan], nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config6_mult::weight_t*, config6_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:56:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::value_type (*) [config9::n_chan], nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::value_type, config9::in_width> (*) [config9::n_chan], nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)\n",
      "INFO: [HLS 214-131] Inlining function 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_pool<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config9>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::value_type, config9::in_width> (*) [config9::n_filt], hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:68:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::value_type, config9::in_width> (*) [config9::n_filt], hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&)' into 'void nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:115:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::value_type (*) [config10::n_chan], nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::value_type, config10::in_width> (*) [config10::n_chan], nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config10_mult::weight_t*, config10_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:56:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type (*) [config13::n_chan], nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, ap_shift_reg<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type, config13::in_width> (*) [config13::n_chan], nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)\n",
      "INFO: [HLS 214-131] Inlining function 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_pool<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config13>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, ap_shift_reg<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type, config13::in_width> (*) [config13::n_filt], hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:68:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, ap_shift_reg<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type, config13::in_width> (*) [config13::n_filt], hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' into 'void nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:115:2)\n",
      "INFO: [HLS 214-131] Inlining function 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_global_pool<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, config14>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_global_pool<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, config14::accum_t*)' (firmware/nnet_utils/nnet_pooling_stream.h:222:26)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config15::weight_t*, config15::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:56:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config15>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*)' into 'void nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config15>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config15::weight_t*, config15::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config15>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' into 'void nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config15>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config15::weight_t*, config15::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:56:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config18>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*)' into 'void nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config18>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config18>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::value_type*, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&)' into 'void nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config18>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)\n",
      "INFO: [HLS 214-291] Loop 'MultLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_resource.h:52:9)\n",
      "INFO: [HLS 214-291] Loop 'ReLUPackLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:49:9)\n",
      "INFO: [HLS 214-291] Loop 'AvgPoolPack' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_pooling_stream.h:277:13)\n",
      "INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_pooling_stream.h:42:32)\n",
      "INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_pooling_stream.h:45:37)\n",
      "INFO: [HLS 214-291] Loop 'FiltLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_pooling_stream.h:57:9)\n",
      "INFO: [HLS 214-291] Loop 'PoolLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_pooling_stream.h:62:13)\n",
      "INFO: [HLS 214-291] Loop 'KernelPushHeight' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:210:5)\n",
      "INFO: [HLS 214-291] Loop 'KernelPushChannel' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:213:9)\n",
      "INFO: [HLS 214-291] Loop 'KernelShiftWidth' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:194:5)\n",
      "INFO: [HLS 214-291] Loop 'KernelShiftHeight' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:197:9)\n",
      "INFO: [HLS 214-291] Loop 'KernelShiftChannel' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:199:13)\n",
      "INFO: [HLS 214-291] Loop 'LineBufferDataIn' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:241:5)\n",
      "INFO: [HLS 214-291] Loop 'LineBufferShift' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:244:9)\n",
      "INFO: [HLS 214-291] Loop 'UpdateBuffer' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:233:5)\n",
      "INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:229:30)\n",
      "INFO: [HLS 214-291] Loop 'MultLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_resource.h:136:9)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'DataPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:45:9) in function 'nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config18>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52:9) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config17>' completely with a factor of 32 (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config15>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'DataPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:45:9) in function 'nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config15>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52:9) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'AvgPoolPack' (firmware/nnet_utils/nnet_pooling_stream.h:277:13) in function 'nnet::global_pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' completely with a factor of 32 (firmware/nnet_utils/nnet_pooling_stream.h:228:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'PoolInitLoop' (firmware/nnet_utils/nnet_pooling_stream.h:241:5) in function 'nnet::global_pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' completely with a factor of 32 (firmware/nnet_utils/nnet_pooling_stream.h:228:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'PoolFilt' (firmware/nnet_utils/nnet_pooling_stream.h:211:5) in function 'nnet::compute_global_pool<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' completely with a factor of 32 (firmware/nnet_utils/nnet_pooling_stream.h:209:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'PixelLoop' (firmware/nnet_utils/nnet_pooling_stream.h:218:9) in function 'nnet::compute_global_pool<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' completely with a factor of 1 (firmware/nnet_utils/nnet_pooling_stream.h:209:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_pooling_stream.h:42:32) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' completely with a factor of 4 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_pooling_stream.h:45:37) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' completely with a factor of 128 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:62:13) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' completely with a factor of 4 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config12>' completely with a factor of 32 (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config10>' completely with a factor of 32 (firmware/nnet_utils/nnet_conv_stream.h:262:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52:9) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>' completely with a factor of 128 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_pooling_stream.h:42:32) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 4 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_pooling_stream.h:45:37) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 64 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 16 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:62:13) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 4 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config8>' completely with a factor of 16 (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:262:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52:9) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_pooling_stream.h:42:32) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 16 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_pooling_stream.h:45:37) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 128 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:62:13) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 16 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config4>' completely with a factor of 8 (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:262:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:156:5) in function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 8 (firmware/nnet_utils/nnet_dense_resource.h:86:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:136:9) in function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_resource.h:86:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:108:5) in function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 8 (firmware/nnet_utils/nnet_dense_resource.h:86:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(nnet::array<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], nnet::array<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(config2_mult::accum_t)' into 'void nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_mult::weight_t*, config2_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:86:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>(nnet::array<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:262:0)\n",
      "INFO: [HLS 214-178] Inlining function 'void nnet::conv_2d_buffer_resource_cl<nnet::array<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>(hls::stream<nnet::array<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, config2::weight_t*, config2::bias_t*)' into 'void nnet::conv_2d_cl<nnet::array<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>(hls::stream<nnet::array<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:69:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config4>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u> const&, ap_shift_reg<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::value_type, config5::in_width> (*) [config5::n_chan], nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.45.56.67)' (firmware/nnet_utils/nnet_common.h:36:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.45.56.67)' into 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.42.53.64)' (firmware/nnet_utils/nnet_common.h:36:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.42.53.64)' (firmware/nnet_utils/nnet_common.h:36:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.42.53.64)' into 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>) (.26)' into 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[](unsigned long)' into 'void nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u> const&, ap_shift_reg<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::value_type, config6::in_width> (*) [config6::n_chan], nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>(config6_mult::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config6_mult::weight_t*, config6_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u> const&, ap_shift_reg<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::value_type, config6::in_width> (*) [config6::n_chan], hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, config6::weight_t*, config6::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:262:0)\n",
      "INFO: [HLS 214-178] Inlining function 'void nnet::conv_2d_buffer_resource_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, config6::weight_t*, config6::bias_t*)' into 'void nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, config6::weight_t*, config6::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:69:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config8>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::value_type, config9::in_width> (*) [config9::n_chan], nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.45.56.67)' into 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.93.96)' (firmware/nnet_utils/nnet_common.h:36:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>) (.26)' into 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.93.96)' (firmware/nnet_utils/nnet_common.h:36:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[](unsigned long)' into 'void nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::value_type, config10::in_width> (*) [config10::n_chan], nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>(config10_mult::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config10_mult::weight_t*, config10_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config10>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::value_type, config10::in_width> (*) [config10::n_chan], hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config10::weight_t*, config10::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:262:0)\n",
      "INFO: [HLS 214-178] Inlining function 'void nnet::conv_2d_buffer_resource_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config10>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config10::weight_t*, config10::bias_t*)' into 'void nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config10>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config10::weight_t*, config10::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:69:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config12>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, ap_shift_reg<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type, config13::in_width> (*) [config13::n_chan], nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long)' into 'void nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long) const' into 'void nnet::compute_global_pool<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, config14::accum_t*)' (firmware/nnet_utils/nnet_pooling_stream.h:209:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_add<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'void nnet::compute_global_pool<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, config14::accum_t*)' (firmware/nnet_utils/nnet_pooling_stream.h:209:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long)' into 'void nnet::global_pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:228:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(config15::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config15::weight_t*, config15::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long)' into 'void nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config15>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config15::weight_t*, config15::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-178] Inlining function 'void nnet::dense_resource_wrapper<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config15::weight_t*, config15::bias_t*)' into 'void nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config15>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config15::weight_t*, config15::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config17>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(config18::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long)' into 'void nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config18>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-178] Inlining function 'void nnet::dense_resource_wrapper<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' into 'void nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config18>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[](unsigned long)' into 'void nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config18>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_pooling_stream.h:104:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:46:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_pooling_stream.h:104:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:46:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_pooling_stream.h:104:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EELj1EEENS1_IS2_ILi8ELi2ELS3_5ELS4_3ELi0EELj8EEE7config2EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEPNT1_8weight_tEPNSI_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:46:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b2': Complete partitioning on dimension 1. (firmware/weights/b2.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b6': Complete partitioning on dimension 1. (firmware/weights/b6.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b10': Complete partitioning on dimension 1. (firmware/weights/b10.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b15': Complete partitioning on dimension 1. (firmware/weights/b15.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b18': Complete partitioning on dimension 1. (firmware/weights/b18.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRKT_PAsrT1_6n_filt_12ap_shift_regINS8_10value_typeEXsrSB_8in_widthEERN3hls6streamIT0_Li0EEEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_pooling_stream.h:45:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRKT_PAsrT1_6n_chan_12ap_shift_regINS9_10value_typeEXsrSC_8in_widthEERN3hls6streamIT0_Li0EEEPNSC_8weight_tEPNSC_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:276:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEES6_7config9EEvRKT_PAsrT1_6n_filt_12ap_shift_regINS8_10value_typeEXsrSB_8in_widthEERN3hls6streamIT0_Li0EEEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_pooling_stream.h:45:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config6EEvRKT_PAsrT1_6n_chan_12ap_shift_regINS9_10value_typeEXsrSC_8in_widthEERN3hls6streamIT0_Li0EEEPNSC_8weight_tEPNSC_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:276:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRKT_PAsrT1_6n_filt_12ap_shift_regINS8_10value_typeEXsrSB_8in_widthEERN3hls6streamIT0_Li0EEEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_pooling_stream.h:45:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EELj1EEENS1_IS2_ILi8ELi2ELS3_5ELS4_3ELi0EELj8EEE7config2EEvRKT_PAsrT1_6n_chan_12ap_shift_regINSA_10value_typeEXsrSD_8in_widthEERN3hls6streamIT0_Li0EEEPNSD_8weight_tEPNSD_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:276:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'acc': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_resource.h:104:29)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'res_out': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:279:29)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'pool_window.i': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_pooling_stream.h:42:32)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'data_window': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_pooling_stream.h:232:32)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_stream.h:87:30)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'res': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_stream.h:90:29)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer17_out' with compact=bit mode in 256-bits (firmware/myproject.cpp:82:28)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer15_out' with compact=bit mode in 256-bits (firmware/myproject.cpp:78:28)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer14_out' with compact=bit mode in 256-bits (firmware/myproject.cpp:74:28)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer13_out' with compact=bit mode in 256-bits (firmware/myproject.cpp:70:28)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer12_out' with compact=bit mode in 256-bits (firmware/myproject.cpp:66:28)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer10_out' with compact=bit mode in 256-bits (firmware/myproject.cpp:62:28)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer9_out' with compact=bit mode in 128-bits (firmware/myproject.cpp:58:27)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer8_out' with compact=bit mode in 128-bits (firmware/myproject.cpp:54:27)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer6_out' with compact=bit mode in 128-bits (firmware/myproject.cpp:50:27)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer5_out' with compact=bit mode in 64-bits (firmware/myproject.cpp:46:27)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer4_out' with compact=bit mode in 64-bits (firmware/myproject.cpp:42:27)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer2_out' with compact=bit mode in 64-bits (firmware/myproject.cpp:38:24)\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_0' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_1' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_2' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_3' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_4' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_5' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_6' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_7' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_0' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_1' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_2' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_3' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_4' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_5' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_6' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_7' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_0' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_1' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_2' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_3' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_4' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_5' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_6' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_7' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_0' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_1' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_2' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_3' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_4' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_5' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_6' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_7' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_0' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_1' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_2' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_3' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_4' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_5' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_6' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_7' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable 'void nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&)::line_buffer' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_10' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_11' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_12' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_13' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_14' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_15' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_0' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_1' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_2' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_3' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_4' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_5' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_6' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_7' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_8' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_9' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_10' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_11' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_12' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_13' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_14' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_15' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_0' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_1' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_2' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_3' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_4' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_5' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_6' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_7' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_8' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_9' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_10' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_11' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_12' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_13' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_14' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_15' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable 'void nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)::line_buffer' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_10' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_11' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_12' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_13' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_14' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_15' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_16' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_17' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_18' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_19' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_20' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_21' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_22' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_23' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_24' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_25' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_26' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_27' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_28' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_29' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_30' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_31' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-248] Applying array_reshape to 'w2': Block reshaping with factor 2 on dimension 1. (firmware/weights/w2.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_reshape to 'w6': Block reshaping with factor 32 on dimension 1. (firmware/weights/w6.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_reshape to 'w10': Block reshaping with factor 128 on dimension 1. (firmware/weights/w10.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_reshape to 'w15': Block reshaping with factor 32 on dimension 1. (firmware/weights/w15.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_reshape to 'w18': Block reshaping with factor 5 on dimension 1. (firmware/weights/w18.h:12:0)\n",
      "INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'ref.tmp.i' due to pipeline pragma\n",
      "INFO: [HLS 214-248] Applying array_partition to 'ref.tmp.i': Complete partitioning on dimension 1.\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 26.92 seconds. CPU system time: 2.88 seconds. Elapsed time: 29.93 seconds; current allocated memory: 264.168 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 264.168 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_resource<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_resource.h:253).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>' (firmware/nnet_utils/nnet_dense_resource.h:253).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:253).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config15>' (firmware/nnet_utils/nnet_dense_stream.h:24).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_resource.h:253).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' into 'nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config18>' (firmware/nnet_utils/nnet_dense_stream.h:24).\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.67 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.84 seconds; current allocated memory: 372.348 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4.61 seconds. CPU system time: 0.25 seconds. Elapsed time: 4.85 seconds; current allocated memory: 533.434 MB.\n",
      "INFO: [XFORM 203-102] Partitioning array 'ref.tmp.i' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'in_elem.data.V' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'in_elem.data.V' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'in_elem.data.V' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'ref.tmp' automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::compute_global_pool<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' into 'nnet::global_pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (firmware/nnet_utils/nnet_pooling_stream.h:251) automatically.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject' (firmware/myproject.cpp:8), detected/extracted 13 process function(s): \n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config4>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config8>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config10>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config12>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>'\n",
      "\t 'nnet::global_pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config15>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config17>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config18>'.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_dense_resource.h:130:9) to (firmware/nnet_utils/nnet_dense_resource.h:129:5) in function 'nnet::dense_resource<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>'... converting 19 basic blocks.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>' (firmware/nnet_utils/nnet_dense_resource.h:43:5)...128 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_resource<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:104:5)...6 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 10.81 seconds. CPU system time: 0.17 seconds. Elapsed time: 10.98 seconds; current allocated memory: 693.086 MB.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:109:19) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:109:19) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:109:19) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:51:19) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:51:19) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config10>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:51:19) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:46) in function 'dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_mult>'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:46) in function 'dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config10_mult>'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:104) in function 'dense_resource<ap_fixed<8, 0, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:46) in function 'dense<array<ap_fixed,32u>,array<ap_fixed<8,2,5,3,0>,5u>,config18>'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:46) in function 'dense<array<ap_fixed,32u>,array<ap_fixed<8,2,5,3,0>,32u>,config15>'.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.04 seconds. CPU system time: 0.2 seconds. Elapsed time: 4.25 seconds; current allocated memory: 988.168 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'myproject' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<8, 0, 5, 3, 0>, 1u>, config2>' to 'shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<8, 0, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>' to 'dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,8u>,config2>' to 'compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,8u>,config2>' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_8u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,8u>,array<ap_fixed<8,2,5,3,0>,8u>,relu_config4>' to 'relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,5,3,0>,8u>,config5>' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 8u>, config6>' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_mult>' to 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6>' to 'compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,5,3,0>,16u>,config6>' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,16u>,array<ap_fixed<8,2,5,3,0>,16u>,relu_config8>' to 'relu_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_relu_config8_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,16u>,array<ap_fixed<8,2,5,3,0>,16u>,config9>' to 'pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 16u>, config10>' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config10_mult>' to 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,32u>,config10>' to 'compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<8,2,5,3,0>,32u>,config10>' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,32u>,array<ap_fixed<8,2,5,3,0>,32u>,relu_config12>' to 'relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,32u>,config13>' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'global_pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,32u>,config14>' to 'global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,32u>,array<ap_fixed<8,2,5,3,0>,32u>,config15>' to 'dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,32u>,array<ap_fixed<8,2,5,3,0>,32u>,relu_config17>' to 'relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,32u>,array<ap_fixed<8,2,5,3,0>,5u>,config18>' to 'dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<8, 0, 5, 3, 0>, 1u>, config2>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_fixed<8, 0, 5, 3, 0>, 1u>, config2>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.77 seconds; current allocated memory: 991.961 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 992.207 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'ReuseLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 993.625 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 993.625 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 993.773 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 993.773 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_8u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 994.258 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 994.258 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ReLUActLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 994.754 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 994.754 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'ReadInputHeight_ReadInputWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1001.977 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1001.977 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 8u>, config6>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 8u>, config6>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.63 seconds; current allocated memory: 1001.977 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1001.977 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'ReuseLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1011.738 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1011.738 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1011.738 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1011.738 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1011.738 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1011.738 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_relu_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ReLUActLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1011.738 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1011.738 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ReadInputHeight_ReadInputWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1011.738 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1011.738 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 16u>, config10>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 16u>, config10>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1011.738 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1011.738 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'ReuseLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.33 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.38 seconds; current allocated memory: 1.023 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.023 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.023 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.023 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.023 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.023 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ReLUActLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.023 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.023 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ReadInputHeight_ReadInputWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.023 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.023 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.023 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.023 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'ReuseLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.023 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.023 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.023 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.023 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'ReuseLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.023 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.023 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer13_out (from pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_U0 to global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_U0) to 2 to improve performance and/or avoid deadlocks.\n",
      "WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer14_out (from global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_U0 to dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0) to 2 to improve performance and/or avoid deadlocks.\n",
      "WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer15_out (from dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0 to relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_U0) to 2 to improve performance and/or avoid deadlocks.\n",
      "WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer17_out (from relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_U0 to dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_U0) to 2 to improve performance and/or avoid deadlocks.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.023 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 1.81 seconds. CPU system time: 0 seconds. Elapsed time: 1.81 seconds; current allocated memory: 1.023 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_rcud' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.84 seconds; current allocated memory: 1.023 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_ROM_AUTO_1R' to 'dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_ROdEe' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_ROM_AUTO_1R' to 'dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_ROM_AUeOg' due to the length limit 80\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s' pipeline 'ReuseLoop' pipeline type 'rewind pipeline'\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mux_94_8_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s'.\n",
      "INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_ROdEe' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_ROM_AUeOg' using auto ROMs.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.023 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_5' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.023 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_8u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_8u_config2_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.023 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_s' pipeline 'ReLUActLoop' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.023 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_93' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_86' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_75' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_66' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_65' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_64' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_92' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_91' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_90' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_89' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_88' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_87' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_85' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_84' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_63' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_62' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_61' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_60' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_39' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_83' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_82' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_81' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_80' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_79' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_78' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_77' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_76' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_55' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_54' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_53' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_52' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_51' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_50' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_49' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_48' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_s' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_74' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_73' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_72' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_71' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_70' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_69' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_68' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_67' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_23_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_15_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nng8j' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_7_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnhbi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_22_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnibs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_14_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnjbC' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_6_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnkbM' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_21_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnlbW' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_13_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnmb6' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_5_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnncg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_20_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnocq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_12_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnpcA' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_4_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnqcK' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_19_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnrcU' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_11_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnsc4' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_3_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nntde' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_18_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnudo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_10_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnvdy' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_2_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnwdI' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_17_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnxdS' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_9_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnyd2' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_1_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnzec' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_16_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnAem' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_8_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnBew' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnCeG' due to the length limit 80\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.7 seconds; current allocated memory: 1.026 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_15_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_7_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bEe0' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_14_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bFfa' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_6_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bGfk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_13_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bHfu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_5_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bIfE' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_12_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bJfO' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_4_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bKfY' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_11_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bLf8' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_3_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bMgi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_10_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bNgs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_2_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bOgC' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_9_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bPgM' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bQgW' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_8_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bRg6' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bShg' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.87 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.96 seconds; current allocated memory: 1.039 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_w6_ROM_AUTO_1R' to 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_w6_ROM_AUThq' due to the length limit 80\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s' pipeline 'ReuseLoop' pipeline type 'rewind pipeline'\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8s_4s_12_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_13_1_1': 31 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mux_366_8_1_1': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s'.\n",
      "INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_w6_ROM_AUThq' using auto ROMs.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.046 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_61' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_60' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_39' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_55' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_54' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_53' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_52' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_51' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_50' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_49' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_48' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.11 seconds; current allocated memory: 1.058 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.060 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_relu_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_relu_config8_s' pipeline 'ReLUActLoop' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_relu_config8_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.062 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_189' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_190' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_191' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_192' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_193' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_194' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_195' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_196' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_197' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_198' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_199' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_200' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_201' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_202' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_203' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_204' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_205' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_206' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_207' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_208' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_209' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_210' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_211' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_212' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_213' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_214' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_215' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_216' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_217' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_218' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_219' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_220' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pVhK' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pWhU' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pXh4' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pYie' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pZio' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_p0iy' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_p1iI' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_p2iS' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_p3i2' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_51_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_p_ZZN44jc' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_50_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_p_ZZN45jm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_49_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_p_ZZN46jw' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_48_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_p_ZZN47jG' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_47_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_p_ZZN48jQ' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_46_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_p_ZZN49j0' due to the length limit 80\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.066 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_47_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_31_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbbk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_46_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbck' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_30_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbdk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_39_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbek' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_23_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbfk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_38_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbgk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_22_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbhl' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_37_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbil' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_21_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbjl' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_36_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbkl' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_20_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbll' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_35_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbml' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_19_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbnm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_34_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbom' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_18_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbpm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_33_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbqm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_17_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbrm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_32_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbsm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_16_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbtn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_45_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbun' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_29_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbvn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_44_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbwn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_28_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbxn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_43_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbyn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_27_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbzo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_42_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbAo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_26_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbBo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_41_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbCo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_25_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbDo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_40_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbEo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_24_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbFp' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.36 seconds; current allocated memory: 1.074 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_w10_ROM_AUTO_1R' to 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_w10_ROM_bGp' due to the length limit 80\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s' pipeline 'ReuseLoop' pipeline type 'rewind pipeline'\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8s_4s_12_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_13_1_1': 127 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mux_366_8_1_1': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s'.\n",
      "INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_w10_ROM_bGp' using auto ROMs.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.093 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_245' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_246' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_247' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_248' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_249' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_250' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_251' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_252' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_253' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_254' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_255' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_195' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_256' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_206' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_257' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_217' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_258' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_228' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_259' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_239' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_260' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_244' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_97' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_277' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_96' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_278' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_95' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_279' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_94' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_280' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_93' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_281' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_92' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_282' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_91' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_283' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_90' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_284' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_89' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_285' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_88' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_286' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_87' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_287' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_86' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_288' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_85' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_289' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_84' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_290' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_83' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_99' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_82' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_98' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_209' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_65' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_210' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_64' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_211' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_63' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_212' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_62' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_213' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_196' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_214' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_197' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_215' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_198' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_216' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_199' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_218' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_200' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_219' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_201' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_220' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_202' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_221' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_203' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_222' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_204' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_223' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_205' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_224' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_207' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_225' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_208' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_261' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_262' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_263' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_264' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_265' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_266' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_267' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_268' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_269' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_270' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_271' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_272' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_273' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_274' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_275' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_276' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_81' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_80' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_79' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_78' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_77' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_76' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_75' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_74' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_73' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_72' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_71' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_70' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_69' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_68' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_67' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_66' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_226' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_227' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_229' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_230' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_231' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_232' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_233' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_234' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_235' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_236' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_237' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_238' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_240' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_241' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_242' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_243' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_4' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.36 seconds. CPU system time: 0.14 seconds. Elapsed time: 5.51 seconds; current allocated memory: 1.122 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.126 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_s' pipeline 'ReLUActLoop' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.129 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_249' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_250' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_251' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_252' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_253' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_254' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_255' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_256' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_257' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_258' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_259' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_260' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_261' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_262' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_263' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_264' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_265' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_266' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_267' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_268' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_269' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_270' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_271' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_272' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_273' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_274' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_275' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_276' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_277' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_278' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_99' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_98' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_97' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_96' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_95' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_94' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_221' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_222' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_223' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_224' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_225' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_226' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_227' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_228' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_229' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_230' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_231' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_232' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_233' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_234' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_235' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_236' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_237' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_238' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_239' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_240' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_241' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_242' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_243' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_244' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_245' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_246' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_247' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_248' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bIp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bJp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bKp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bLp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bMq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bNq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bOq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bPq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bQq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_45_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12poolinbRq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_44_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12poolinbSr' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_43_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12poolinbTr' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_42_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12poolinbUr' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_41_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12poolinbVr' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_40_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12poolinbWr' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_39_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12poolinbXr' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_38_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12poolinbYs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_37_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12poolinbZs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_36_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12poolinb0s' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_35_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12poolinb1s' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_34_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12poolinb2s' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_33_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12poolinb3s' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_32_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12poolinb4t' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_31_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12poolinb5t' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_30_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12poolinb6t' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_29_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12poolinb7t' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_28_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12poolinb8t' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_27_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12poolinb9t' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_26_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12poolincau' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_25_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12poolincbu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_24_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_p_ZZN4nnet12poolinccu' due to the length limit 80\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.48 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.6 seconds; current allocated memory: 1.136 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.2 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.26 seconds; current allocated memory: 1.146 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s_w15_ROM_AUTO_1R' to 'dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s_w15_ROM_AUTOcdu' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8s_6s_13_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_13_1_1': 31 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mux_325_8_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s'.\n",
      "INFO: [RTMG 210-279] Implementing memory 'myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s_w15_ROM_AUTOcdu' using auto ROMs.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.152 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.157 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8s_6s_13_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_13_1_1': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mux_325_8_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s'.\n",
      "INFO: [RTMG 210-279] Implementing memory 'myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s_w18_ROM_AUTO_1R' using auto ROMs.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.163 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/q_conv2d_batchnorm_5_input' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer18_out' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_U0' to 'start_for_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_configceu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0' to 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10cfu' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_U(myproject_fifo_w64_d2116_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_U(myproject_fifo_w64_d2116_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_U(myproject_fifo_w64_d121_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_U(myproject_fifo_w128_d81_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_U(myproject_fifo_w128_d81_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_U(myproject_fifo_w128_d16_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_U(myproject_fifo_w256_d4_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_U(myproject_fifo_w256_d4_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_U(myproject_fifo_w256_d1_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_U(myproject_fifo_w256_d1_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_U(myproject_fifo_w256_d1_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_U(myproject_fifo_w256_d1_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_U0_U(myproject_start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_U0_U(myproject_start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0_U(myproject_start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_relu_config8_U0_U(myproject_start_for_relu_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_relu_config8_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_configceu_U(myproject_start_for_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_configceu)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10cfu_U(myproject_start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10cfu)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_U0_U(myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_U0_U(myproject_start_for_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_U0_U(myproject_start_for_global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0_U(myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_U0_U(myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_U0_U(myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_U0)' using Shift Registers.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.168 GB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 8.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 8.55 seconds; current allocated memory: 1.173 GB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.04 seconds; current allocated memory: 1.182 GB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for myproject.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for myproject.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 136.37 seconds. CPU system time: 6.9 seconds. Elapsed time: 145.12 seconds; current allocated memory: 962.742 MB.\n",
      "***** C/RTL SYNTHESIS COMPLETED IN 0h2m35s *****\n",
      "***** VIVADO SYNTHESIS *****\n",
      "\n",
      "****** Vivado v2019.1 (64-bit)\n",
      "  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019\n",
      "  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source vivado_synth.tcl\n",
      "# set tcldir [file dirname [info script]]\n",
      "# source [file join $tcldir project.tcl]\n",
      "## variable project_name\n",
      "## set project_name \"myproject\"\n",
      "## variable backend\n",
      "## set backend \"vivado\"\n",
      "## variable part\n",
      "## set part \"xcku035-fbva676-2-e\"\n",
      "## variable clock_period\n",
      "## set clock_period 5\n",
      "## variable clock_uncertainty\n",
      "## set clock_uncertainty 27%\n",
      "## variable version\n",
      "## set version \"1.0.0\"\n",
      "# add_files ${project_name}_prj/solution1/syn/vhdl\n",
      "# synth_design -top ${project_name} -part $part\n",
      "Command: synth_design -top myproject -part xcku035-fbva676-2-e\n",
      "Starting synth_design\n",
      "Attempting to get a license for feature 'Synthesis' and/or device 'xcku035'\n",
      "INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku035'\n",
      "INFO: Launching helper process for spawning children vivado processes\n",
      "INFO: Helper process launched with PID 316388 \n",
      "---------------------------------------------------------------------------------\n",
      "Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1541.113 ; gain = 166.625 ; free physical = 11701 ; free virtual = 31262\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject.vhd:29]\n",
      "INFO: [Synth 8-3491] module 'myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_8u_config2_s' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_8u_config2_s.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_8u_config2_U0' of component 'myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_8u_config2_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject.vhd:876]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_8u_config2_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_8u_config2_s.vhd:35]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_8u_config2_s.vhd:56]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_8u_config2_s.vhd:59]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_8u_config2_s.vhd:63]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_8u_config2_s.vhd:75]\n",
      "INFO: [Synth 8-3491] module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s.vhd:12' bound to instance 'grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s_fu_84' of component 'myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_8u_config2_s.vhd:127]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s.vhd:29]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s.vhd:48]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s.vhd:51]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s.vhd:67]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s.vhd:72]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s.vhd:76]\n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s.vhd:12' bound to instance 'call_ln286_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s_fu_93' of component 'myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s.vhd:212]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s.vhd:48]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s.vhd:58]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s.vhd:61]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 48 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb.vhd:57' bound to instance 'void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1_U' of component 'myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s.vhd:91]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb.vhd:72]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 48 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 6 - type: integer \n",
      "\tParameter DEPTH bound to: 48 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb_core' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb.vhd:13' bound to instance 'myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb_core_U' of component 'myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb_core' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb.vhd:88]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb_core' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb.vhd:30]\n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 6 - type: integer \n",
      "\tParameter DEPTH bound to: 48 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb_core' (1#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb.vhd:30]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb' (2#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb.vhd:72]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 48 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb.vhd:57' bound to instance 'void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_U' of component 'myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s.vhd:105]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s' (3#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s.vhd:48]\n",
      "INFO: [Synth 8-3491] module 'myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s.vhd:12' bound to instance 'grp_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_fu_121' of component 'myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s.vhd:246]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s.vhd:40]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s.vhd:68]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s.vhd:71]\n",
      "\tParameter DataWidth bound to: 2 - type: integer \n",
      "\tParameter AddressRange bound to: 36 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_ROdEe' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_ROdEe.vhd:10' bound to instance 'outidx_U' of component 'myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_ROdEe' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s.vhd:334]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_ROdEe' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_ROdEe.vhd:28]\n",
      "\tParameter DataWidth bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 36 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_ROdEe' (4#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_ROdEe.vhd:28]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 36 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_ROM_AUeOg' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_ROM_AUeOg.vhd:10' bound to instance 'w2_U' of component 'myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_ROM_AUeOg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s.vhd:346]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_ROM_AUeOg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_ROM_AUeOg.vhd:28]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 36 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_ROM_AUeOg' (5#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_ROM_AUeOg.vhd:28]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 8 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_94_8_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mux_94_8_1_1.vhd:11' bound to instance 'mux_94_8_1_1_U12' of component 'myproject_mux_94_8_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s.vhd:358]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mux_94_8_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mux_94_8_1_1.vhd:40]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 8 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mux_94_8_1_1' (6#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mux_94_8_1_1.vhd:40]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8s_16_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_16_1_1.vhd:11' bound to instance 'mul_8s_8s_16_1_1_U13' of component 'myproject_mul_8s_8s_16_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s.vhd:386]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_8s_8s_16_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_16_1_1.vhd:24]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8s_8s_16_1_1' (7#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_16_1_1.vhd:24]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8s_16_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_16_1_1.vhd:11' bound to instance 'mul_8s_8s_16_1_1_U14' of component 'myproject_mul_8s_8s_16_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s.vhd:398]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 8 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_8_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mux_42_8_1_1.vhd:11' bound to instance 'mux_42_8_1_1_U15' of component 'myproject_mux_42_8_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s.vhd:410]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mux_42_8_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mux_42_8_1_1.vhd:30]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 8 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mux_42_8_1_1' (8#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mux_42_8_1_1.vhd:30]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 8 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_8_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mux_42_8_1_1.vhd:11' bound to instance 'mux_42_8_1_1_U16' of component 'myproject_mux_42_8_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s.vhd:428]\n",
      "INFO: [Synth 8-3491] module 'myproject_flow_control_loop_pipe_no_ap_cont' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_flow_control_loop_pipe_no_ap_cont.vhd:11' bound to instance 'flow_control_loop_pipe_no_ap_cont_U' of component 'myproject_flow_control_loop_pipe_no_ap_cont' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s.vhd:446]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_flow_control_loop_pipe_no_ap_cont' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_flow_control_loop_pipe_no_ap_cont.vhd:37]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_flow_control_loop_pipe_no_ap_cont' (9#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_flow_control_loop_pipe_no_ap_cont.vhd:37]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s' (10#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s.vhd:40]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s' (11#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s.vhd:29]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_regslice_both' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_regslice_both.vhd:11' bound to instance 'regslice_both_q_conv2d_batchnorm_5_input_U' of component 'myproject_regslice_both' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_8u_config2_s.vhd:142]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_regslice_both' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_regslice_both.vhd:26]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_regslice_both' (12#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_regslice_both.vhd:26]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_8u_config2_s' (13#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_8u_config2_s.vhd:35]\n",
      "INFO: [Synth 8-3491] module 'myproject_relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_s' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_s.vhd:12' bound to instance 'relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_U0' of component 'myproject_relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject.vhd:897]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_s.vhd:37]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_s.vhd:76]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_s.vhd:79]\n",
      "INFO: [Synth 8-3491] module 'myproject_flow_control_loop_pipe' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_flow_control_loop_pipe.vhd:11' bound to instance 'flow_control_loop_pipe_U' of component 'myproject_flow_control_loop_pipe' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_s.vhd:181]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_flow_control_loop_pipe' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_flow_control_loop_pipe.vhd:38]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_flow_control_loop_pipe' (14#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_flow_control_loop_pipe.vhd:38]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_s' (15#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_s.vhd:37]\n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s.vhd:12' bound to instance 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_U0' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject.vhd:920]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s.vhd:37]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s.vhd:73]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s.vhd:76]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_23_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s.vhd:769]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi.vhd:72]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 6 - type: integer \n",
      "\tParameter DEPTH bound to: 46 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi.vhd:13' bound to instance 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi.vhd:88]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi.vhd:30]\n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 6 - type: integer \n",
      "\tParameter DEPTH bound to: 46 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core' (16#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi.vhd:30]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' (17#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi.vhd:72]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_15_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s.vhd:783]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_7_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s.vhd:797]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_22_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s.vhd:811]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_14_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s.vhd:825]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_6_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s.vhd:839]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_21_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s.vhd:853]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_13_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s.vhd:867]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_5_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s.vhd:881]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_20_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s.vhd:895]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_12_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s.vhd:909]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_4_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s.vhd:923]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_19_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s.vhd:937]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_11_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s.vhd:951]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_3_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s.vhd:965]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_18_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s.vhd:979]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_10_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s.vhd:993]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_2_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s.vhd:1007]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_17_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s.vhd:1021]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_9_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s.vhd:1035]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_1_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s.vhd:1049]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_16_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s.vhd:1063]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_8_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s.vhd:1077]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s.vhd:1091]\n",
      "INFO: [Synth 8-3491] module 'myproject_flow_control_loop_pipe' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_flow_control_loop_pipe.vhd:11' bound to instance 'flow_control_loop_pipe_U' of component 'myproject_flow_control_loop_pipe' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s.vhd:1105]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s' (18#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s.vhd:37]\n",
      "INFO: [Synth 8-3491] module 'myproject_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_s' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_s.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0' of component 'myproject_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject.vhd:943]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_s.vhd:37]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_s.vhd:72]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_s.vhd:75]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_s.vhd:79]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_s.vhd:99]\n",
      "INFO: [Synth 8-3491] module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s.vhd:12' bound to instance 'grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262' of component 'myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_s.vhd:137]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s.vhd:36]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s.vhd:53]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s.vhd:56]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s.vhd:135]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s.vhd:140]\n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s.vhd:12' bound to instance 'call_ln286_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_fu_301' of component 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s.vhd:651]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s.vhd:223]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s.vhd:233]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s.vhd:236]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_15_U' of component 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s.vhd:308]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ.vhd:72]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 11 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ.vhd:13' bound to instance 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core_U' of component 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ.vhd:88]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ.vhd:30]\n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 11 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core' (19#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ.vhd:30]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ' (20#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ.vhd:72]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_7_U' of component 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s.vhd:322]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_14_U' of component 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s.vhd:336]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_6_U' of component 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s.vhd:350]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_13_U' of component 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s.vhd:364]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_5_U' of component 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s.vhd:378]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_12_U' of component 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s.vhd:392]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_4_U' of component 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s.vhd:406]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_11_U' of component 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s.vhd:420]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_3_U' of component 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s.vhd:434]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_10_U' of component 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s.vhd:448]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_2_U' of component 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s.vhd:462]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_9_U' of component 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s.vhd:476]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_1_U' of component 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s.vhd:490]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_8_U' of component 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s.vhd:504]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_U' of component 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s.vhd:518]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s' (21#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s.vhd:223]\n",
      "INFO: [Synth 8-3491] module 'myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:12' bound to instance 'grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497' of component 'myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s.vhd:860]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:111]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:203]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:206]\n",
      "\tParameter DataWidth bound to: 252 - type: integer \n",
      "\tParameter AddressRange bound to: 36 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_w6_ROM_AUThq' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_w6_ROM_AUThq.vhd:10' bound to instance 'w6_U' of component 'myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_w6_ROM_AUThq' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:904]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_w6_ROM_AUThq' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_w6_ROM_AUThq.vhd:28]\n",
      "\tParameter DataWidth bound to: 252 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 36 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_w6_ROM_AUThq' (22#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_w6_ROM_AUThq.vhd:28]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din33_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din34_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din35_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din36_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 8 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_366_8_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mux_366_8_1_1.vhd:11' bound to instance 'mux_366_8_1_1_U122' of component 'myproject_mux_366_8_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:916]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mux_366_8_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mux_366_8_1_1.vhd:94]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din33_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din34_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din35_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din36_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 8 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mux_366_8_1_1' (23#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mux_366_8_1_1.vhd:94]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din33_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din34_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din35_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din36_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 8 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_366_8_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mux_366_8_1_1.vhd:11' bound to instance 'mux_366_8_1_1_U123' of component 'myproject_mux_366_8_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:998]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8s_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_13_1_1.vhd:11' bound to instance 'mul_8s_8s_13_1_1_U124' of component 'myproject_mul_8s_8s_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:1080]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_8s_8s_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_13_1_1.vhd:24]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8s_8s_13_1_1' (24#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_13_1_1.vhd:24]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8s_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_13_1_1.vhd:11' bound to instance 'mul_8s_8s_13_1_1_U125' of component 'myproject_mul_8s_8s_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:1092]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8s_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_13_1_1.vhd:11' bound to instance 'mul_8s_8s_13_1_1_U126' of component 'myproject_mul_8s_8s_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:1104]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8s_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_13_1_1.vhd:11' bound to instance 'mul_8s_8s_13_1_1_U127' of component 'myproject_mul_8s_8s_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:1116]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8s_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_13_1_1.vhd:11' bound to instance 'mul_8s_8s_13_1_1_U128' of component 'myproject_mul_8s_8s_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:1128]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8s_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_13_1_1.vhd:11' bound to instance 'mul_8s_8s_13_1_1_U129' of component 'myproject_mul_8s_8s_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:1140]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8s_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_13_1_1.vhd:11' bound to instance 'mul_8s_8s_13_1_1_U130' of component 'myproject_mul_8s_8s_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:1152]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8s_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_13_1_1.vhd:11' bound to instance 'mul_8s_8s_13_1_1_U131' of component 'myproject_mul_8s_8s_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:1164]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8s_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_13_1_1.vhd:11' bound to instance 'mul_8s_8s_13_1_1_U132' of component 'myproject_mul_8s_8s_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:1176]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8s_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_13_1_1.vhd:11' bound to instance 'mul_8s_8s_13_1_1_U133' of component 'myproject_mul_8s_8s_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:1188]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8s_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_13_1_1.vhd:11' bound to instance 'mul_8s_8s_13_1_1_U134' of component 'myproject_mul_8s_8s_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:1200]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8s_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_13_1_1.vhd:11' bound to instance 'mul_8s_8s_13_1_1_U135' of component 'myproject_mul_8s_8s_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:1212]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8s_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_13_1_1.vhd:11' bound to instance 'mul_8s_8s_13_1_1_U136' of component 'myproject_mul_8s_8s_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:1224]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8s_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_13_1_1.vhd:11' bound to instance 'mul_8s_8s_13_1_1_U137' of component 'myproject_mul_8s_8s_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:1236]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8s_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_13_1_1.vhd:11' bound to instance 'mul_8s_8s_13_1_1_U138' of component 'myproject_mul_8s_8s_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:1248]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8s_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_13_1_1.vhd:11' bound to instance 'mul_8s_8s_13_1_1_U139' of component 'myproject_mul_8s_8s_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:1260]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8s_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_13_1_1.vhd:11' bound to instance 'mul_8s_8s_13_1_1_U140' of component 'myproject_mul_8s_8s_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:1272]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8s_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_13_1_1.vhd:11' bound to instance 'mul_8s_8s_13_1_1_U141' of component 'myproject_mul_8s_8s_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:1284]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8s_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_13_1_1.vhd:11' bound to instance 'mul_8s_8s_13_1_1_U142' of component 'myproject_mul_8s_8s_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:1296]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8s_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_13_1_1.vhd:11' bound to instance 'mul_8s_8s_13_1_1_U143' of component 'myproject_mul_8s_8s_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:1308]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8s_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_13_1_1.vhd:11' bound to instance 'mul_8s_8s_13_1_1_U144' of component 'myproject_mul_8s_8s_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:1320]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8s_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_13_1_1.vhd:11' bound to instance 'mul_8s_8s_13_1_1_U145' of component 'myproject_mul_8s_8s_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:1332]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8s_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_13_1_1.vhd:11' bound to instance 'mul_8s_8s_13_1_1_U146' of component 'myproject_mul_8s_8s_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:1344]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8s_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_13_1_1.vhd:11' bound to instance 'mul_8s_8s_13_1_1_U147' of component 'myproject_mul_8s_8s_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:1356]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8s_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_13_1_1.vhd:11' bound to instance 'mul_8s_8s_13_1_1_U148' of component 'myproject_mul_8s_8s_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:1368]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8s_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_13_1_1.vhd:11' bound to instance 'mul_8s_8s_13_1_1_U149' of component 'myproject_mul_8s_8s_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:1380]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8s_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_13_1_1.vhd:11' bound to instance 'mul_8s_8s_13_1_1_U150' of component 'myproject_mul_8s_8s_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:1392]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8s_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_13_1_1.vhd:11' bound to instance 'mul_8s_8s_13_1_1_U151' of component 'myproject_mul_8s_8s_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:1404]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8s_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_13_1_1.vhd:11' bound to instance 'mul_8s_8s_13_1_1_U152' of component 'myproject_mul_8s_8s_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:1416]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8s_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_13_1_1.vhd:11' bound to instance 'mul_8s_8s_13_1_1_U153' of component 'myproject_mul_8s_8s_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:1428]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8s_13_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8s_13_1_1.vhd:11' bound to instance 'mul_8s_8s_13_1_1_U154' of component 'myproject_mul_8s_8s_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:1440]\n",
      "INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 12 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_8s_4s_12_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_4s_12_1_1.vhd:24]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 12 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8s_4s_12_1_1' (25#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_4s_12_1_1.vhd:24]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s' (26#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.vhd:111]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s' (27#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s.vhd:36]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_s' (28#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_s.vhd:37]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_relu_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_relu_config8_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_relu_config8_s.vhd:37]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_relu_config8_s.vhd:99]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_relu_config8_s.vhd:102]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_relu_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_relu_config8_s' (29#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_relu_config8_s.vhd:37]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s.vhd:37]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s.vhd:87]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s.vhd:90]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA.vhd:72]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 9 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA.vhd:30]\n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 9 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core' (30#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA.vhd:30]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA' (31#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA.vhd:72]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s' (32#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s.vhd:37]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_s.vhd:37]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_s.vhd:88]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_s.vhd:91]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_s.vhd:95]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_s.vhd:123]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s.vhd:44]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s.vhd:63]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s.vhd:66]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s.vhd:217]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s.vhd:222]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s.vhd:226]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s.vhd:423]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s.vhd:433]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s.vhd:436]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak.vhd:72]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 2 - type: integer \n",
      "\tParameter DEPTH bound to: 4 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak.vhd:30]\n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 2 - type: integer \n",
      "\tParameter DEPTH bound to: 4 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core' (33#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak.vhd:30]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak' (34#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak.vhd:72]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s' (35#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s.vhd:423]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s.vhd:199]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s.vhd:483]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s.vhd:486]\n",
      "\tParameter DataWidth bound to: 1020 - type: integer \n",
      "\tParameter AddressRange bound to: 36 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_w10_ROM_bGp' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_w10_ROM_bGp.vhd:28]\n",
      "\tParameter DataWidth bound to: 1020 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 36 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_w10_ROM_bGp' (36#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_w10_ROM_bGp.vhd:28]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din33_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din34_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din35_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din36_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din33_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din34_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din35_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din36_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din33_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din34_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din35_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din36_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din33_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din34_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din35_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din36_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 12 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s' (37#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s.vhd:199]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s' (38#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s.vhd:44]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_s' (39#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_s.vhd:37]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_s.vhd:37]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_s.vhd:148]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_s.vhd:151]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_s' (40#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_s.vhd:37]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s.vhd:37]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s.vhd:118]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s.vhd:121]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp.vhd:72]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp.vhd:30]\n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core' (41#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp.vhd:30]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp' (42#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp.vhd:72]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s' (43#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s.vhd:37]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_s.vhd:37]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_s.vhd:48]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_s.vhd:51]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_s' (44#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_s.vhd:37]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s.vhd:37]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s.vhd:133]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s.vhd:136]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s.vhd:140]\n",
      "\tParameter DataWidth bound to: 254 - type: integer \n",
      "\tParameter AddressRange bound to: 32 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s_w15_ROM_AUTOcdu' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s_w15_ROM_AUTOcdu.vhd:28]\n",
      "\tParameter DataWidth bound to: 254 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter AddressRange bound to: 32 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s_w15_ROM_AUTOcdu' (45#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s_w15_ROM_AUTOcdu.vhd:28]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 5 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 8 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mux_325_8_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mux_325_8_1_1.vhd:86]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 5 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 8 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mux_325_8_1_1' (46#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mux_325_8_1_1.vhd:86]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_8s_6s_13_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_6s_13_1_1.vhd:24]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8s_6s_13_1_1' (47#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_6s_13_1_1.vhd:24]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s' (48#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s.vhd:37]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_s.vhd:37]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_s.vhd:145]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_s.vhd:148]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_s.vhd:153]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_s' (49#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_s.vhd:37]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s.vhd:32]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s.vhd:119]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s.vhd:122]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s.vhd:125]\n",
      "\tParameter DataWidth bound to: 38 - type: integer \n",
      "\tParameter AddressRange bound to: 32 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s_w18_ROM_AUTO_1R' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s_w18_ROM_AUTO_1R.vhd:28]\n",
      "\tParameter DataWidth bound to: 38 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter AddressRange bound to: 32 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s_w18_ROM_AUTO_1R' (50#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s_w18_ROM_AUTO_1R.vhd:28]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 5 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "\tParameter DataWidth bound to: 40 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_regslice_both__parameterized1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_regslice_both.vhd:26]\n",
      "\tParameter DataWidth bound to: 40 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_regslice_both__parameterized1' (50#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_regslice_both.vhd:26]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s' (51#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s.vhd:32]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w64_d2116_A' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_fifo_w64_d2116_A.vhd:39]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 64 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 12 - type: integer \n",
      "\tParameter DEPTH bound to: 2115 - type: integer \n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 64 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 12 - type: integer \n",
      "\tParameter DEPTH bound to: 2115 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w64_d2116_A_ram' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_fifo_w64_d2116_A.vhd:246]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 64 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 12 - type: integer \n",
      "\tParameter DEPTH bound to: 2115 - type: integer \n",
      "INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = \"yes\" *) on RAM mem_reg \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w64_d2116_A_ram' (52#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_fifo_w64_d2116_A.vhd:246]\n",
      "INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = \"yes\" *) on RAM mem_reg \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w64_d2116_A' (53#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_fifo_w64_d2116_A.vhd:39]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w64_d121_A' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_fifo_w64_d121_A.vhd:39]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 64 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 7 - type: integer \n",
      "\tParameter DEPTH bound to: 120 - type: integer \n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 64 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 7 - type: integer \n",
      "\tParameter DEPTH bound to: 120 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w64_d121_A_ram' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_fifo_w64_d121_A.vhd:246]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 64 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 7 - type: integer \n",
      "\tParameter DEPTH bound to: 120 - type: integer \n",
      "INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = \"yes\" *) on RAM mem_reg \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w64_d121_A_ram' (54#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_fifo_w64_d121_A.vhd:246]\n",
      "INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = \"yes\" *) on RAM mem_reg \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w64_d121_A' (55#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_fifo_w64_d121_A.vhd:39]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w128_d81_A' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_fifo_w128_d81_A.vhd:39]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 128 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 7 - type: integer \n",
      "\tParameter DEPTH bound to: 80 - type: integer \n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 128 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 7 - type: integer \n",
      "\tParameter DEPTH bound to: 80 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w128_d81_A_ram' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_fifo_w128_d81_A.vhd:246]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 128 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 7 - type: integer \n",
      "\tParameter DEPTH bound to: 80 - type: integer \n",
      "INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = \"yes\" *) on RAM mem_reg \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w128_d81_A_ram' (56#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_fifo_w128_d81_A.vhd:246]\n",
      "INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = \"yes\" *) on RAM mem_reg \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w128_d81_A' (57#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_fifo_w128_d81_A.vhd:39]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w128_d16_A' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_fifo_w128_d16_A.vhd:39]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 128 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 15 - type: integer \n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 128 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w128_d16_A_ram' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_fifo_w128_d16_A.vhd:246]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 128 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = \"yes\" *) on RAM mem_reg \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w128_d16_A_ram' (58#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_fifo_w128_d16_A.vhd:246]\n",
      "INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = \"yes\" *) on RAM mem_reg \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w128_d16_A' (59#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_fifo_w128_d16_A.vhd:39]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w256_d4_S' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_fifo_w256_d4_S.vhd:38]\n",
      "\tParameter MEM_STYLE bound to: shiftReg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 256 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 2 - type: integer \n",
      "\tParameter DEPTH bound to: 4 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 256 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 2 - type: integer \n",
      "\tParameter DEPTH bound to: 4 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w256_d4_S_ShiftReg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_fifo_w256_d4_S.vhd:154]\n",
      "\tParameter DATA_WIDTH bound to: 256 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 2 - type: integer \n",
      "\tParameter DEPTH bound to: 4 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w256_d4_S_ShiftReg' (60#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_fifo_w256_d4_S.vhd:154]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w256_d4_S' (61#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_fifo_w256_d4_S.vhd:38]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w256_d1_S' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_fifo_w256_d1_S.vhd:38]\n",
      "\tParameter MEM_STYLE bound to: shiftReg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 256 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 256 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w256_d1_S_ShiftReg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_fifo_w256_d1_S.vhd:154]\n",
      "\tParameter DATA_WIDTH bound to: 256 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w256_d1_S_ShiftReg' (62#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_fifo_w256_d1_S.vhd:154]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w256_d1_S' (63#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_fifo_w256_d1_S.vhd:38]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_U0' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_U0.vhd:36]\n",
      "\tParameter MEM_STYLE bound to: shiftReg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_U0_ShiftReg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_U0.vhd:150]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_U0_ShiftReg' (64#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_U0.vhd:150]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_U0' (65#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_U0.vhd:36]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_U0' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_U0.vhd:36]\n",
      "\tParameter MEM_STYLE bound to: shiftReg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_U0_ShiftReg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_U0.vhd:150]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_U0_ShiftReg' (66#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_U0.vhd:150]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_U0' (67#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_U0.vhd:36]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0.vhd:36]\n",
      "\tParameter MEM_STYLE bound to: shiftReg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0_ShiftReg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0.vhd:150]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0_ShiftReg' (68#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0.vhd:150]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0' (69#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0.vhd:36]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_relu_config8_U0' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_relu_config8_U0.vhd:36]\n",
      "\tParameter MEM_STYLE bound to: shiftReg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_relu_config8_U0_ShiftReg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_relu_config8_U0.vhd:150]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_relu_config8_U0_ShiftReg' (70#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_relu_config8_U0.vhd:150]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_relu_config8_U0' (71#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_relu_config8_U0.vhd:36]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_configceu' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_configceu.vhd:36]\n",
      "\tParameter MEM_STYLE bound to: shiftReg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_configceu_ShiftReg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_configceu.vhd:150]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_configceu_ShiftReg' (72#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_configceu.vhd:150]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_configceu' (73#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_configceu.vhd:36]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10cfu' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10cfu.vhd:36]\n",
      "\tParameter MEM_STYLE bound to: shiftReg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10cfu_ShiftReg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10cfu.vhd:150]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10cfu_ShiftReg' (74#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10cfu.vhd:150]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10cfu' (75#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10cfu.vhd:36]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_U0' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_U0.vhd:36]\n",
      "\tParameter MEM_STYLE bound to: shiftReg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_U0_ShiftReg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_U0.vhd:150]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_U0_ShiftReg' (76#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_U0.vhd:150]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_U0' (77#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_U0.vhd:36]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_U0' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_U0.vhd:36]\n",
      "\tParameter MEM_STYLE bound to: shiftReg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_U0_ShiftReg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_U0.vhd:150]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_U0_ShiftReg' (78#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_U0.vhd:150]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_U0' (79#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_U0.vhd:36]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_U0' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_U0.vhd:36]\n",
      "\tParameter MEM_STYLE bound to: shiftReg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_U0_ShiftReg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_U0.vhd:150]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_U0_ShiftReg' (80#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_U0.vhd:150]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_U0' (81#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_U0.vhd:36]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0.vhd:36]\n",
      "\tParameter MEM_STYLE bound to: shiftReg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0_ShiftReg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0.vhd:150]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0_ShiftReg' (82#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0.vhd:150]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0' (83#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0.vhd:36]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_U0' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_U0.vhd:36]\n",
      "\tParameter MEM_STYLE bound to: shiftReg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_U0_ShiftReg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_U0.vhd:150]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_U0_ShiftReg' (84#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_U0.vhd:150]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_U0' (85#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_U0.vhd:36]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_U0' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_U0.vhd:36]\n",
      "\tParameter MEM_STYLE bound to: shiftReg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_U0_ShiftReg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_U0.vhd:150]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_U0_ShiftReg' (86#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_U0.vhd:150]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_U0' (87#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_U0.vhd:36]\n",
      "INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = \"yes\" *) on RAM mem_reg \n",
      "INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = \"yes\" *) on RAM mem_reg \n",
      "INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = \"yes\" *) on RAM mem_reg \n",
      "INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = \"yes\" *) on RAM mem_reg \n",
      "INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = \"yes\" *) on RAM mem_reg \n",
      "INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = \"yes\" *) on RAM mem_reg \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject' (88#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject.vhd:29]\n",
      "WARNING: [Synth 8-3331] design myproject_fifo_w256_d1_S_ShiftReg has unconnected port addr[0]\n",
      "WARNING: [Synth 8-3331] design myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s_w18_ROM_AUTO_1R has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s has unconnected port layer17_out_num_data_valid[1]\n",
      "WARNING: [Synth 8-3331] design myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s has unconnected port layer17_out_num_data_valid[0]\n",
      "WARNING: [Synth 8-3331] design myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s has unconnected port layer17_out_fifo_cap[1]\n",
      "WARNING: [Synth 8-3331] design myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s has unconnected port layer17_out_fifo_cap[0]\n",
      "WARNING: [Synth 8-3331] design myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_s has unconnected port layer15_out_num_data_valid[1]\n",
      "WARNING: [Synth 8-3331] design myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_s has unconnected port layer15_out_num_data_valid[0]\n",
      "WARNING: [Synth 8-3331] design myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_s has unconnected port layer15_out_fifo_cap[1]\n",
      "WARNING: [Synth 8-3331] design myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_s has unconnected port layer15_out_fifo_cap[0]\n",
      "WARNING: [Synth 8-3331] design myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_s has unconnected port layer17_out_num_data_valid[1]\n",
      "WARNING: [Synth 8-3331] design myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_s has unconnected port layer17_out_num_data_valid[0]\n",
      "WARNING: [Synth 8-3331] design myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_s has unconnected port layer17_out_fifo_cap[1]\n",
      "WARNING: [Synth 8-3331] design myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_s has unconnected port layer17_out_fifo_cap[0]\n",
      "WARNING: [Synth 8-3331] design myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s_w15_ROM_AUTOcdu has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s has unconnected port layer14_out_num_data_valid[1]\n",
      "WARNING: [Synth 8-3331] design myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s has unconnected port layer14_out_num_data_valid[0]\n",
      "WARNING: [Synth 8-3331] design myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s has unconnected port layer14_out_fifo_cap[1]\n",
      "WARNING: [Synth 8-3331] design myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s has unconnected port layer14_out_fifo_cap[0]\n",
      "WARNING: [Synth 8-3331] design myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s has unconnected port layer15_out_num_data_valid[1]\n",
      "WARNING: [Synth 8-3331] design myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s has unconnected port layer15_out_num_data_valid[0]\n",
      "WARNING: [Synth 8-3331] design myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s has unconnected port layer15_out_fifo_cap[1]\n",
      "WARNING: [Synth 8-3331] design myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s has unconnected port layer15_out_fifo_cap[0]\n",
      "WARNING: [Synth 8-3331] design myproject_global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_s has unconnected port layer13_out_num_data_valid[1]\n",
      "WARNING: [Synth 8-3331] design myproject_global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_s has unconnected port layer13_out_num_data_valid[0]\n",
      "WARNING: [Synth 8-3331] design myproject_global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_s has unconnected port layer13_out_fifo_cap[1]\n",
      "WARNING: [Synth 8-3331] design myproject_global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_s has unconnected port layer13_out_fifo_cap[0]\n",
      "WARNING: [Synth 8-3331] design myproject_global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_s has unconnected port layer14_out_num_data_valid[1]\n",
      "WARNING: [Synth 8-3331] design myproject_global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_s has unconnected port layer14_out_num_data_valid[0]\n",
      "WARNING: [Synth 8-3331] design myproject_global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_s has unconnected port layer14_out_fifo_cap[1]\n",
      "WARNING: [Synth 8-3331] design myproject_global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_s has unconnected port layer14_out_fifo_cap[0]\n",
      "WARNING: [Synth 8-3331] design myproject_flow_control_loop_pipe has unconnected port ap_done_int\n",
      "WARNING: [Synth 8-3331] design myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp has unconnected port ce0\n",
      "WARNING: [Synth 8-3331] design myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s has unconnected port layer12_out_num_data_valid[2]\n",
      "WARNING: [Synth 8-3331] design myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s has unconnected port layer12_out_num_data_valid[1]\n",
      "WARNING: [Synth 8-3331] design myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s has unconnected port layer12_out_num_data_valid[0]\n",
      "WARNING: [Synth 8-3331] design myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s has unconnected port layer12_out_fifo_cap[2]\n",
      "WARNING: [Synth 8-3331] design myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s has unconnected port layer12_out_fifo_cap[1]\n",
      "WARNING: [Synth 8-3331] design myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s has unconnected port layer12_out_fifo_cap[0]\n",
      "WARNING: [Synth 8-3331] design myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s has unconnected port layer13_out_num_data_valid[1]\n",
      "WARNING: [Synth 8-3331] design myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s has unconnected port layer13_out_num_data_valid[0]\n",
      "WARNING: [Synth 8-3331] design myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s has unconnected port layer13_out_fifo_cap[1]\n",
      "WARNING: [Synth 8-3331] design myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s has unconnected port layer13_out_fifo_cap[0]\n",
      "WARNING: [Synth 8-3331] design myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_s has unconnected port layer10_out_num_data_valid[2]\n",
      "WARNING: [Synth 8-3331] design myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_s has unconnected port layer10_out_num_data_valid[1]\n",
      "WARNING: [Synth 8-3331] design myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_s has unconnected port layer10_out_num_data_valid[0]\n",
      "WARNING: [Synth 8-3331] design myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_s has unconnected port layer10_out_fifo_cap[2]\n",
      "WARNING: [Synth 8-3331] design myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_s has unconnected port layer10_out_fifo_cap[1]\n",
      "WARNING: [Synth 8-3331] design myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_s has unconnected port layer10_out_fifo_cap[0]\n",
      "WARNING: [Synth 8-3331] design myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_s has unconnected port layer12_out_num_data_valid[2]\n",
      "WARNING: [Synth 8-3331] design myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_s has unconnected port layer12_out_num_data_valid[1]\n",
      "WARNING: [Synth 8-3331] design myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_s has unconnected port layer12_out_num_data_valid[0]\n",
      "WARNING: [Synth 8-3331] design myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_s has unconnected port layer12_out_fifo_cap[2]\n",
      "WARNING: [Synth 8-3331] design myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_s has unconnected port layer12_out_fifo_cap[1]\n",
      "WARNING: [Synth 8-3331] design myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_s has unconnected port layer12_out_fifo_cap[0]\n",
      "WARNING: [Synth 8-3331] design myproject_flow_control_loop_pipe_no_ap_cont has unconnected port ap_done_int\n",
      "WARNING: [Synth 8-3331] design myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_w10_ROM_bGp has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak has unconnected port ce0\n",
      "WARNING: [Synth 8-3331] design myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s has unconnected port layer10_out_num_data_valid[2]\n",
      "WARNING: [Synth 8-3331] design myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s has unconnected port layer10_out_num_data_valid[1]\n",
      "WARNING: [Synth 8-3331] design myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s has unconnected port layer10_out_num_data_valid[0]\n",
      "WARNING: [Synth 8-3331] design myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s has unconnected port layer10_out_fifo_cap[2]\n",
      "WARNING: [Synth 8-3331] design myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s has unconnected port layer10_out_fifo_cap[1]\n",
      "WARNING: [Synth 8-3331] design myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s has unconnected port layer10_out_fifo_cap[0]\n",
      "WARNING: [Synth 8-3331] design myproject_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_s has unconnected port layer9_out_num_data_valid[4]\n",
      "WARNING: [Synth 8-3331] design myproject_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_s has unconnected port layer9_out_num_data_valid[3]\n",
      "WARNING: [Synth 8-3331] design myproject_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_s has unconnected port layer9_out_num_data_valid[2]\n",
      "WARNING: [Synth 8-3331] design myproject_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_s has unconnected port layer9_out_num_data_valid[1]\n",
      "WARNING: [Synth 8-3331] design myproject_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_s has unconnected port layer9_out_num_data_valid[0]\n",
      "WARNING: [Synth 8-3331] design myproject_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_s has unconnected port layer9_out_fifo_cap[4]\n",
      "WARNING: [Synth 8-3331] design myproject_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_s has unconnected port layer9_out_fifo_cap[3]\n",
      "WARNING: [Synth 8-3331] design myproject_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_s has unconnected port layer9_out_fifo_cap[2]\n",
      "WARNING: [Synth 8-3331] design myproject_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_s has unconnected port layer9_out_fifo_cap[1]\n",
      "WARNING: [Synth 8-3331] design myproject_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_s has unconnected port layer9_out_fifo_cap[0]\n",
      "WARNING: [Synth 8-3331] design myproject_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_s has unconnected port layer10_out_num_data_valid[2]\n",
      "WARNING: [Synth 8-3331] design myproject_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_s has unconnected port layer10_out_num_data_valid[1]\n",
      "WARNING: [Synth 8-3331] design myproject_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_s has unconnected port layer10_out_num_data_valid[0]\n",
      "WARNING: [Synth 8-3331] design myproject_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_s has unconnected port layer10_out_fifo_cap[2]\n",
      "WARNING: [Synth 8-3331] design myproject_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_s has unconnected port layer10_out_fifo_cap[1]\n",
      "WARNING: [Synth 8-3331] design myproject_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_s has unconnected port layer10_out_fifo_cap[0]\n",
      "WARNING: [Synth 8-3331] design myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA has unconnected port ce0\n",
      "WARNING: [Synth 8-3331] design myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s has unconnected port layer8_out_num_data_valid[7]\n",
      "WARNING: [Synth 8-3331] design myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s has unconnected port layer8_out_num_data_valid[6]\n",
      "WARNING: [Synth 8-3331] design myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s has unconnected port layer8_out_num_data_valid[5]\n",
      "WARNING: [Synth 8-3331] design myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s has unconnected port layer8_out_num_data_valid[4]\n",
      "WARNING: [Synth 8-3331] design myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s has unconnected port layer8_out_num_data_valid[3]\n",
      "WARNING: [Synth 8-3331] design myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s has unconnected port layer8_out_num_data_valid[2]\n",
      "WARNING: [Synth 8-3331] design myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s has unconnected port layer8_out_num_data_valid[1]\n",
      "WARNING: [Synth 8-3331] design myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s has unconnected port layer8_out_num_data_valid[0]\n",
      "WARNING: [Synth 8-3331] design myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s has unconnected port layer8_out_fifo_cap[7]\n",
      "WARNING: [Synth 8-3331] design myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s has unconnected port layer8_out_fifo_cap[6]\n",
      "WARNING: [Synth 8-3331] design myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s has unconnected port layer8_out_fifo_cap[5]\n",
      "WARNING: [Synth 8-3331] design myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s has unconnected port layer8_out_fifo_cap[4]\n",
      "WARNING: [Synth 8-3331] design myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s has unconnected port layer8_out_fifo_cap[3]\n",
      "WARNING: [Synth 8-3331] design myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s has unconnected port layer8_out_fifo_cap[2]\n",
      "WARNING: [Synth 8-3331] design myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s has unconnected port layer8_out_fifo_cap[1]\n",
      "WARNING: [Synth 8-3331] design myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s has unconnected port layer8_out_fifo_cap[0]\n",
      "INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1696.902 ; gain = 322.414 ; free physical = 11607 ; free virtual = 31167\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1714.715 ; gain = 340.227 ; free physical = 11631 ; free virtual = 31191\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Loading Part and Timing Information\n",
      "---------------------------------------------------------------------------------\n",
      "Loading part: xcku035-fbva676-2-e\n",
      "INFO: [Synth 8-6742] Reading net delay rules and data\n",
      "INFO: [Device 21-403] Loading part xcku035-fbva676-2-e\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1728.656 ; gain = 354.168 ; free physical = 11628 ; free virtual = 31188\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '\"myproject_fifo_w64_d2116_A_ram:/mem_reg\"'.\n",
      "INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM \"myproject_fifo_w64_d2116_A_ram:/mem_reg\" is not power of 2. \n",
      "INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 36 for RAM \"myproject_fifo_w64_d2116_A_ram:/mem_reg\"\n",
      "INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM \"myproject_fifo_w64_d2116_A_ram:/mem_reg\"\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM \"myproject_fifo_w64_d2116_A_ram:/mem_reg\"\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM \"myproject_fifo_w64_d2116_A_ram:/mem_reg\"\n",
      "INFO: [Synth 8-6904] The RAM \"myproject_fifo_w64_d121_A_ram:/mem_reg\" of size (depth=120 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient \n",
      "INFO: [Synth 8-6904] The RAM \"myproject_fifo_w128_d81_A_ram:/mem_reg\" of size (depth=80 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient \n",
      "INFO: [Synth 8-6904] The RAM \"myproject_fifo_w128_d16_A_ram:/mem_reg\" of size (depth=15 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1795.344 ; gain = 420.855 ; free physical = 11422 ; free virtual = 30984\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+------+---------------+------------+----------+\n",
      "|      |RTL Partition  |Replication |Instances |\n",
      "+------+---------------+------------+----------+\n",
      "|1     |myproject__GB0 |           1|     32949|\n",
      "|2     |myproject__GB1 |           1|     19222|\n",
      "|3     |myproject__GB2 |           1|     16979|\n",
      "+------+---------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 16    \n",
      "\t   2 Input     13 Bit       Adders := 6     \n",
      "\t   2 Input     12 Bit       Adders := 7     \n",
      "\t   2 Input      8 Bit       Adders := 80    \n",
      "\t   3 Input      8 Bit       Adders := 16    \n",
      "\t   5 Input      8 Bit       Adders := 32    \n",
      "\t   2 Input      7 Bit       Adders := 9     \n",
      "\t   2 Input      6 Bit       Adders := 3     \n",
      "\t   2 Input      5 Bit       Adders := 6     \n",
      "\t   2 Input      4 Bit       Adders := 2     \n",
      "\t   2 Input      3 Bit       Adders := 6     \n",
      "\t   2 Input      2 Bit       Adders := 20    \n",
      "+---XORs : \n",
      "\t   2 Input      1 Bit         XORs := 264   \n",
      "+---Registers : \n",
      "\t              596 Bit    Registers := 1     \n",
      "\t              256 Bit    Registers := 4     \n",
      "\t              183 Bit    Registers := 1     \n",
      "\t              158 Bit    Registers := 1     \n",
      "\t              128 Bit    Registers := 3     \n",
      "\t               64 Bit    Registers := 3     \n",
      "\t               40 Bit    Registers := 2     \n",
      "\t               32 Bit    Registers := 7     \n",
      "\t               28 Bit    Registers := 1     \n",
      "\t               16 Bit    Registers := 1     \n",
      "\t               13 Bit    Registers := 4     \n",
      "\t               12 Bit    Registers := 7     \n",
      "\t                8 Bit    Registers := 1754  \n",
      "\t                7 Bit    Registers := 101   \n",
      "\t                6 Bit    Registers := 8     \n",
      "\t                5 Bit    Registers := 7     \n",
      "\t                4 Bit    Registers := 5     \n",
      "\t                3 Bit    Registers := 8     \n",
      "\t                2 Bit    Registers := 23    \n",
      "\t                1 Bit    Registers := 241   \n",
      "+---RAMs : \n",
      "\t             132K Bit         RAMs := 2     \n",
      "\t              10K Bit         RAMs := 2     \n",
      "\t               7K Bit         RAMs := 1     \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---ROMs : \n",
      "\t                              ROMs := 4     \n",
      "+---Muxes : \n",
      "\t   2 Input     40 Bit        Muxes := 1     \n",
      "\t   4 Input     32 Bit        Muxes := 3     \n",
      "\t   2 Input     32 Bit        Muxes := 4     \n",
      "\t   2 Input     13 Bit        Muxes := 8     \n",
      "\t   2 Input     12 Bit        Muxes := 10    \n",
      "\t   2 Input      8 Bit        Muxes := 1588  \n",
      "\t   2 Input      7 Bit        Muxes := 96    \n",
      "\t   2 Input      6 Bit        Muxes := 16    \n",
      "\t   2 Input      5 Bit        Muxes := 8     \n",
      "\t   2 Input      4 Bit        Muxes := 10    \n",
      "\t   5 Input      3 Bit        Muxes := 1     \n",
      "\t   7 Input      3 Bit        Muxes := 3     \n",
      "\t   2 Input      3 Bit        Muxes := 4     \n",
      "\t   3 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 32    \n",
      "\t   6 Input      2 Bit        Muxes := 1     \n",
      "\t   4 Input      2 Bit        Muxes := 3     \n",
      "\t   5 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 226   \n",
      "\t   3 Input      1 Bit        Muxes := 18    \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Hierarchical Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Hierarchical RTL Component report \n",
      "Module myproject_fifo_w128_d16_A_ram \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t              128 Bit    Registers := 1     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "Module myproject_fifo_w128_d16_A \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 3     \n",
      "\t   2 Input      4 Bit       Adders := 2     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 2     \n",
      "\t                4 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 3     \n",
      "+---Muxes : \n",
      "\t   2 Input      5 Bit        Muxes := 4     \n",
      "\t   2 Input      4 Bit        Muxes := 4     \n",
      "\t   2 Input      1 Bit        Muxes := 4     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module myproject_fifo_w128_d81_A_ram__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t              128 Bit    Registers := 1     \n",
      "+---RAMs : \n",
      "\t              10K Bit         RAMs := 1     \n",
      "Module myproject_fifo_w128_d81_A__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "\t   2 Input      7 Bit       Adders := 2     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 3     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      1 Bit        Muxes := 4     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module myproject_fifo_w128_d81_A_ram \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t              128 Bit    Registers := 1     \n",
      "+---RAMs : \n",
      "\t              10K Bit         RAMs := 1     \n",
      "Module myproject_fifo_w128_d81_A \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "\t   2 Input      7 Bit       Adders := 2     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 3     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      1 Bit        Muxes := 4     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core__11 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core__12 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core__13 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core__14 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core__15 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 48    \n",
      "Module myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_w6_ROM_AUThq \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t              158 Bit    Registers := 1     \n",
      "+---ROMs : \n",
      "\t                              ROMs := 1     \n",
      "Module myproject_mux_366_8_1_1__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 35    \n",
      "Module myproject_mux_366_8_1_1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 35    \n",
      "Module myproject_flow_control_loop_pipe_no_ap_cont__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   3 Input      8 Bit       Adders := 16    \n",
      "\t   2 Input      6 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 240   \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                6 Bit    Registers := 2     \n",
      "\t                4 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 14    \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 192   \n",
      "\t   2 Input      6 Bit        Muxes := 5     \n",
      "\t   2 Input      1 Bit        Muxes := 4     \n",
      "Module myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               32 Bit    Registers := 1     \n",
      "\t                8 Bit    Registers := 72    \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 3     \n",
      "+---Muxes : \n",
      "\t   4 Input     32 Bit        Muxes := 1     \n",
      "\t   5 Input      3 Bit        Muxes := 1     \n",
      "\t   3 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module myproject_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 8     \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 3     \n",
      "+---Muxes : \n",
      "\t   7 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 5     \n",
      "Module myproject_flow_control_loop_pipe__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module myproject_relu_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_relu_config8_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 17    \n",
      "\t                1 Bit    Registers := 6     \n",
      "+---Muxes : \n",
      "\t   2 Input      7 Bit        Muxes := 17    \n",
      "\t   2 Input      1 Bit        Muxes := 6     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core__11 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core__12 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core__13 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core__14 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core__15 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_flow_control_loop_pipe__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 2     \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "+---XORs : \n",
      "\t   2 Input      1 Bit         XORs := 48    \n",
      "+---Registers : \n",
      "\t               32 Bit    Registers := 1     \n",
      "\t                8 Bit    Registers := 64    \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 14    \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 48    \n",
      "\t   2 Input      7 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 8     \n",
      "Module myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 96    \n",
      "Module myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_w10_ROM_bGp \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t              596 Bit    Registers := 1     \n",
      "+---ROMs : \n",
      "\t                              ROMs := 1     \n",
      "Module myproject_mux_366_8_1_1__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 35    \n",
      "Module myproject_mux_366_8_1_1__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 35    \n",
      "Module myproject_mux_366_8_1_1__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 35    \n",
      "Module myproject_mux_366_8_1_1__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 35    \n",
      "Module myproject_flow_control_loop_pipe_no_ap_cont__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   5 Input      8 Bit       Adders := 32    \n",
      "\t   2 Input      6 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 610   \n",
      "\t                7 Bit    Registers := 1     \n",
      "\t                6 Bit    Registers := 2     \n",
      "\t                4 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 13    \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 384   \n",
      "\t   2 Input      6 Bit        Muxes := 5     \n",
      "\t   2 Input      1 Bit        Muxes := 4     \n",
      "Module myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               32 Bit    Registers := 1     \n",
      "\t                8 Bit    Registers := 176   \n",
      "\t                1 Bit    Registers := 3     \n",
      "+---Muxes : \n",
      "\t   4 Input     32 Bit        Muxes := 1     \n",
      "\t   2 Input      4 Bit        Muxes := 3     \n",
      "\t   2 Input      2 Bit        Muxes := 3     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module myproject_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 16    \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 3     \n",
      "+---Muxes : \n",
      "\t   7 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 5     \n",
      "Module myproject_flow_control_loop_pipe__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 32    \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 6     \n",
      "+---Muxes : \n",
      "\t   2 Input      7 Bit        Muxes := 32    \n",
      "\t   2 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 6     \n",
      "Module myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__11 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__12 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__13 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__14 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__15 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__16 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__17 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__18 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__19 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__20 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__21 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__22 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__23 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__24 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__25 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__26 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__27 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__28 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__29 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__30 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__31 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_flow_control_loop_pipe__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 2     \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---XORs : \n",
      "\t   2 Input      1 Bit         XORs := 96    \n",
      "+---Registers : \n",
      "\t               32 Bit    Registers := 1     \n",
      "\t                8 Bit    Registers := 128   \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 14    \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 96    \n",
      "\t   2 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 8     \n",
      "Module myproject_global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_s \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 3     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s_w15_ROM_AUTOcdu \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t              183 Bit    Registers := 1     \n",
      "+---ROMs : \n",
      "\t                              ROMs := 1     \n",
      "Module myproject_mux_325_8_1_1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 31    \n",
      "Module myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 64    \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 128   \n",
      "\t                6 Bit    Registers := 1     \n",
      "\t                5 Bit    Registers := 2     \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 9     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 64    \n",
      "\t   2 Input      5 Bit        Muxes := 2     \n",
      "\t   6 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 8     \n",
      "Module myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_s \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                7 Bit    Registers := 32    \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      7 Bit        Muxes := 32    \n",
      "\t   4 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s_w18_ROM_AUTO_1R \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               28 Bit    Registers := 1     \n",
      "Module myproject_mux_325_8_1_1__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 31    \n",
      "Module myproject_regslice_both__parameterized1 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               40 Bit    Registers := 2     \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input     40 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   4 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 5     \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 52    \n",
      "\t                6 Bit    Registers := 1     \n",
      "\t                5 Bit    Registers := 2     \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 10    \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 74    \n",
      "\t   2 Input      5 Bit        Muxes := 2     \n",
      "\t   5 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 6     \n",
      "Module myproject_fifo_w256_d1_S_ShiftReg__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t              256 Bit    Registers := 1     \n",
      "Module myproject_fifo_w256_d1_S__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 2     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 1     \n",
      "Module myproject_fifo_w256_d4_S__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      3 Bit       Adders := 2     \n",
      "+---Registers : \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 1     \n",
      "Module myproject_fifo_w256_d4_S \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      3 Bit       Adders := 2     \n",
      "+---Registers : \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 1     \n",
      "Module myproject_fifo_w256_d1_S_ShiftReg__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t              256 Bit    Registers := 1     \n",
      "Module myproject_fifo_w256_d1_S__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 2     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 1     \n",
      "Module myproject_fifo_w256_d1_S_ShiftReg__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t              256 Bit    Registers := 1     \n",
      "Module myproject_fifo_w256_d1_S__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 2     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 1     \n",
      "Module myproject_fifo_w256_d1_S_ShiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t              256 Bit    Registers := 1     \n",
      "Module myproject_fifo_w256_d1_S \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 2     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 1     \n",
      "Module myproject_fifo_w64_d121_A_ram \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               64 Bit    Registers := 1     \n",
      "+---RAMs : \n",
      "\t               7K Bit         RAMs := 1     \n",
      "Module myproject_fifo_w64_d121_A \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 3     \n",
      "\t   2 Input      7 Bit       Adders := 2     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 3     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 4     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      1 Bit        Muxes := 4     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module myproject_fifo_w64_d2116_A_ram__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               64 Bit    Registers := 1     \n",
      "+---RAMs : \n",
      "\t             132K Bit         RAMs := 1     \n",
      "Module myproject_fifo_w64_d2116_A__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     13 Bit       Adders := 3     \n",
      "\t   2 Input     12 Bit       Adders := 2     \n",
      "+---Registers : \n",
      "\t               13 Bit    Registers := 2     \n",
      "\t               12 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 3     \n",
      "+---Muxes : \n",
      "\t   2 Input     13 Bit        Muxes := 4     \n",
      "\t   2 Input     12 Bit        Muxes := 4     \n",
      "\t   2 Input      1 Bit        Muxes := 4     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module myproject_fifo_w64_d2116_A_ram \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               64 Bit    Registers := 1     \n",
      "+---RAMs : \n",
      "\t             132K Bit         RAMs := 1     \n",
      "Module myproject_fifo_w64_d2116_A \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     13 Bit       Adders := 3     \n",
      "\t   2 Input     12 Bit       Adders := 2     \n",
      "+---Registers : \n",
      "\t               13 Bit    Registers := 2     \n",
      "\t               12 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 3     \n",
      "+---Muxes : \n",
      "\t   2 Input     13 Bit        Muxes := 4     \n",
      "\t   2 Input     12 Bit        Muxes := 4     \n",
      "\t   2 Input      1 Bit        Muxes := 4     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__11 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__12 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__13 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__14 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__15 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__16 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__17 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__18 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__19 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__20 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__21 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__22 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__23 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_flow_control_loop_pipe \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 2     \n",
      "\t   2 Input     12 Bit       Adders := 1     \n",
      "+---XORs : \n",
      "\t   2 Input      1 Bit         XORs := 120   \n",
      "+---Registers : \n",
      "\t               32 Bit    Registers := 1     \n",
      "\t               12 Bit    Registers := 1     \n",
      "\t                8 Bit    Registers := 144   \n",
      "\t                1 Bit    Registers := 18    \n",
      "+---Muxes : \n",
      "\t   2 Input     12 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 120   \n",
      "\t   2 Input      1 Bit        Muxes := 5     \n",
      "Module myproject_flow_control_loop_pipe__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module myproject_relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     12 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t               12 Bit    Registers := 1     \n",
      "\t                7 Bit    Registers := 8     \n",
      "\t                1 Bit    Registers := 6     \n",
      "+---Muxes : \n",
      "\t   2 Input     12 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 8     \n",
      "\t   2 Input      1 Bit        Muxes := 5     \n",
      "Module myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb_core__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb_core \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "Module myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 6     \n",
      "Module myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_ROdEe \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "Module myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_ROM_AUeOg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "+---ROMs : \n",
      "\t                              ROMs := 1     \n",
      "Module myproject_mux_94_8_1_1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 8     \n",
      "Module myproject_mux_42_8_1_1__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_8_1_1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 3     \n",
      "Module myproject_flow_control_loop_pipe_no_ap_cont \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 1     \n",
      "\t   2 Input      8 Bit       Adders := 2     \n",
      "\t   2 Input      6 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t               32 Bit    Registers := 1     \n",
      "\t                8 Bit    Registers := 26    \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                6 Bit    Registers := 2     \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 11    \n",
      "+---Muxes : \n",
      "\t   2 Input     32 Bit        Muxes := 4     \n",
      "\t   2 Input      8 Bit        Muxes := 71    \n",
      "\t   2 Input      6 Bit        Muxes := 6     \n",
      "\t   2 Input      1 Bit        Muxes := 19    \n",
      "Module myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               32 Bit    Registers := 1     \n",
      "\t                8 Bit    Registers := 17    \n",
      "\t                4 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 3     \n",
      "+---Muxes : \n",
      "\t   4 Input     32 Bit        Muxes := 1     \n",
      "\t   2 Input      4 Bit        Muxes := 3     \n",
      "\t   2 Input      2 Bit        Muxes := 3     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module myproject_regslice_both \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   4 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_8u_config2_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     12 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t               12 Bit    Registers := 1     \n",
      "\t                8 Bit    Registers := 1     \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 3     \n",
      "+---Muxes : \n",
      "\t   7 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 4     \n",
      "Module myproject_start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_U0_ShiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module myproject_start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 4     \n",
      "Module myproject_start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_U0_ShiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module myproject_start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 4     \n",
      "Module myproject_start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0_ShiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module myproject_start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 4     \n",
      "Module myproject_start_for_relu_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_relu_config8_U0_ShiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module myproject_start_for_relu_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_relu_config8_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 4     \n",
      "Module myproject_start_for_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_configceu_ShiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module myproject_start_for_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_configceu \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 4     \n",
      "Module myproject_start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10cfu_ShiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module myproject_start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10cfu \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 4     \n",
      "Module myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_U0_ShiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 4     \n",
      "Module myproject_start_for_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_U0_ShiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module myproject_start_for_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 4     \n",
      "Module myproject_start_for_global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_U0_ShiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module myproject_start_for_global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 4     \n",
      "Module myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0_ShiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 4     \n",
      "Module myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_U0_ShiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 4     \n",
      "Module myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_U0_ShiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 4     \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Hierarchical Component Statistics\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "Part Resources:\n",
      "DSPs: 1700 (col length:120)\n",
      "BRAMs: 1080 (col length: RAMB18 120 RAMB36 60)\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Cross Boundary and Area Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "Warning: Parallel synthesis criteria is not met \n",
      "INFO: [Synth 8-6904] The RAM \"layer9_out_U/U_myproject_fifo_w128_d16_A_ram/mem_reg\" of size (depth=15 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient \n",
      "INFO: [Synth 8-6904] The RAM \"layer8_out_U/U_myproject_fifo_w128_d81_A_ram/mem_reg\" of size (depth=80 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient \n",
      "INFO: [Synth 8-6904] The RAM \"layer6_out_U/U_myproject_fifo_w128_d81_A_ram/mem_reg\" of size (depth=80 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient \n",
      "INFO: [Synth 8-6904] The RAM \"layer5_out_U/U_myproject_fifo_w64_d121_A_ram/mem_reg\" of size (depth=120 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient \n",
      "INFO: [Synth 8-4471] merging register 'grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s_fu_84/call_ln286_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s_fu_93/ap_CS_fsm_reg[0:0]' into 'grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s_fu_84/grp_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_fu_121/ap_CS_fsm_reg[0:0]' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s.vhd:127]\n",
      "INFO: [Synth 8-6904] The RAM \"layer9_out_U/U_myproject_fifo_w128_d16_A_ram/mem_reg\" of size (depth=15 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient \n",
      "INFO: [Synth 8-6904] The RAM \"layer8_out_U/U_myproject_fifo_w128_d81_A_ram/mem_reg\" of size (depth=80 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient \n",
      "INFO: [Synth 8-6904] The RAM \"layer6_out_U/U_myproject_fifo_w128_d81_A_ram/mem_reg\" of size (depth=80 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient \n",
      "INFO: [Synth 8-6904] The RAM \"myproject/layer5_out_U/U_myproject_fifo_w64_d121_A_ram/mem_reg\" of size (depth=120 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient \n",
      "INFO: [Synth 8-5784] Optimized 8 bits of RAM \"layer4_out_U/U_myproject_fifo_w64_d2116_A_ram/mem_reg\" due to constant propagation. Old ram width 64 bits, new ram width 56 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '\"myproject/layer4_out_U/U_myproject_fifo_w64_d2116_A_ram/mem_reg\"'.\n",
      "INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM \"myproject/layer4_out_U/U_myproject_fifo_w64_d2116_A_ram/mem_reg\" is not power of 2. \n",
      "INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 36 for RAM \"myproject/layer4_out_U/U_myproject_fifo_w64_d2116_A_ram/mem_reg\"\n",
      "INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM \"myproject/layer4_out_U/U_myproject_fifo_w64_d2116_A_ram/mem_reg\"\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM \"myproject/layer4_out_U/U_myproject_fifo_w64_d2116_A_ram/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '\"myproject/layer2_out_U/U_myproject_fifo_w64_d2116_A_ram/mem_reg\"'.\n",
      "INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM \"myproject/layer2_out_U/U_myproject_fifo_w64_d2116_A_ram/mem_reg\" is not power of 2. \n",
      "INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 36 for RAM \"myproject/layer2_out_U/U_myproject_fifo_w64_d2116_A_ram/mem_reg\"\n",
      "INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM \"myproject/layer2_out_U/U_myproject_fifo_w64_d2116_A_ram/mem_reg\"\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM \"myproject/layer2_out_U/U_myproject_fifo_w64_d2116_A_ram/mem_reg\"\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM \"myproject/layer2_out_U/U_myproject_fifo_w64_d2116_A_ram/mem_reg\"\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/\\grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/call_ln286_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_fu_301/ap_CS_fsm_reg[0] )\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_30_reg_4673_reg[7]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_30_reg_4673_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_30_reg_4673_reg[6]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_30_reg_4673_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_30_reg_4673_reg[5]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_30_reg_4673_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_30_reg_4673_reg[4]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_30_reg_4673_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_29_reg_4668_reg[7]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_29_reg_4668_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_29_reg_4668_reg[4]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_29_reg_4668_reg[5]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_29_reg_4668_reg[6]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_29_reg_4668_reg[5]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_28_reg_4663_reg[7]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_28_reg_4663_reg[5]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_28_reg_4663_reg[6]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_28_reg_4663_reg[5]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_27_reg_4658_reg[7]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_27_reg_4658_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_26_reg_4653_reg[7]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_26_reg_4653_reg[5]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_27_reg_4658_reg[6]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_27_reg_4658_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_26_reg_4653_reg[6]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_26_reg_4653_reg[5]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_27_reg_4658_reg[5]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_27_reg_4658_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_25_reg_4648_reg[7]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_25_reg_4648_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_24_reg_4643_reg[7]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_24_reg_4643_reg[6]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_25_reg_4648_reg[6]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_25_reg_4648_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_25_reg_4648_reg[5]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_25_reg_4648_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_23_reg_4638_reg[7]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_23_reg_4638_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_22_reg_4633_reg[7]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_22_reg_4633_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_23_reg_4638_reg[6]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_23_reg_4638_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_22_reg_4633_reg[6]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_22_reg_4633_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_23_reg_4638_reg[5]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_23_reg_4638_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_23_reg_4638_reg[4]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_23_reg_4638_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_22_reg_4633_reg[5]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_22_reg_4633_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_22_reg_4633_reg[4]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_22_reg_4633_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_21_reg_4628_reg[7]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_21_reg_4628_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_20_reg_4623_reg[7]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_20_reg_4623_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_21_reg_4628_reg[6]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_21_reg_4628_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_20_reg_4623_reg[6]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_20_reg_4623_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_21_reg_4628_reg[5]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_21_reg_4628_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_20_reg_4623_reg[5]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_20_reg_4623_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_19_reg_4618_reg[7]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_19_reg_4618_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_18_reg_4613_reg[7]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_18_reg_4613_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_19_reg_4618_reg[6]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_19_reg_4618_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_18_reg_4613_reg[6]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_18_reg_4613_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_19_reg_4618_reg[5]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_19_reg_4618_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_18_reg_4613_reg[5]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_18_reg_4613_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_17_reg_4608_reg[7]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_17_reg_4608_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_16_reg_4603_reg[7]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_16_reg_4603_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_17_reg_4608_reg[6]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_17_reg_4608_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_16_reg_4603_reg[6]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_16_reg_4603_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_17_reg_4608_reg[5]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_17_reg_4608_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_17_reg_4608_reg[4]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_17_reg_4608_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_16_reg_4603_reg[5]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_16_reg_4603_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_16_reg_4603_reg[4]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_16_reg_4603_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_15_reg_4598_reg[7]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_15_reg_4598_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_15_reg_4598_reg[4]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_15_reg_4598_reg[5]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_15_reg_4598_reg[6]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_15_reg_4598_reg[5]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_14_reg_4593_reg[7]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_14_reg_4593_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_14_reg_4593_reg[4]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_14_reg_4593_reg[5]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_14_reg_4593_reg[6]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_14_reg_4593_reg[5]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_13_reg_4588_reg[7]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_13_reg_4588_reg[6]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_12_reg_4583_reg[7]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_12_reg_4583_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_12_reg_4583_reg[6]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_12_reg_4583_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_11_reg_4578_reg[7]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_11_reg_4578_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_10_reg_4573_reg[7]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_10_reg_4573_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_11_reg_4578_reg[6]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_11_reg_4578_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_10_reg_4573_reg[6]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_10_reg_4573_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_11_reg_4578_reg[5]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_11_reg_4578_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_10_reg_4573_reg[5]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_10_reg_4573_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_9_reg_4568_reg[7]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_9_reg_4568_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_8_reg_4563_reg[7]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_8_reg_4563_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_9_reg_4568_reg[6]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_9_reg_4568_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_8_reg_4563_reg[6]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_8_reg_4563_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_9_reg_4568_reg[5]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_9_reg_4568_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_8_reg_4563_reg[5]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_8_reg_4563_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_7_reg_4558_reg[7]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_7_reg_4558_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_6_reg_4553_reg[7]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_6_reg_4553_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_7_reg_4558_reg[6]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_7_reg_4558_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_6_reg_4553_reg[6]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_6_reg_4553_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_7_reg_4558_reg[5]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_7_reg_4558_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_6_reg_4553_reg[5]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_6_reg_4553_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_6_reg_4553_reg[4]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_6_reg_4553_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_5_reg_4548_reg[7]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_5_reg_4548_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_4_reg_4543_reg[7]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_4_reg_4543_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_5_reg_4548_reg[6]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_5_reg_4548_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_4_reg_4543_reg[6]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_4_reg_4543_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_5_reg_4548_reg[5]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_5_reg_4548_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_4_reg_4543_reg[5]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_4_reg_4543_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_3_reg_4538_reg[7]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_3_reg_4538_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_2_reg_4533_reg[7]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_2_reg_4533_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_3_reg_4538_reg[6]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_3_reg_4538_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_2_reg_4533_reg[6]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_2_reg_4533_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_3_reg_4538_reg[5]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_3_reg_4538_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_2_reg_4533_reg[5]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_2_reg_4533_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_1_reg_4528_reg[7]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_1_reg_4528_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_1_reg_4528_reg[3]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_1_reg_4528_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_1_reg_4528_reg[4]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_1_reg_4528_reg[5]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_1_reg_4528_reg[6]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w_V_1_reg_4528_reg[5]'\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/\\grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/call_ln286_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_fu_541/ap_CS_fsm_reg[0] )\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/\\grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929 /\\ap_CS_fsm_reg[0] )\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/w_V_33_reg_11340_reg[7]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/w_V_33_reg_11340_reg[6]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/w_V_31_reg_11319_reg[7]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/w_V_31_reg_11319_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/w_V_31_reg_11319_reg[4]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/w_V_31_reg_11319_reg[5]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/w_V_31_reg_11319_reg[6]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/w_V_31_reg_11319_reg[5]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/w_V_32_reg_11329_reg[7]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/w_V_32_reg_11329_reg[6]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/w_V_37_reg_11360_reg[7]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/w_V_37_reg_11360_reg[6]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/w_V_37_reg_11360_reg[3]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/w_V_37_reg_11360_reg[6]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/w_V_37_reg_11360_reg[4]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/w_V_37_reg_11360_reg[6]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/w_V_37_reg_11360_reg[6]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/w_V_37_reg_11360_reg[5]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/w_V_35_reg_11350_reg[7]' (FDE) to 'i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/w_V_35_reg_11350_reg[6]'\n",
      "INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_U0/\\ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[0] )\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/\\grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497 /\\ap_CS_fsm_reg[0] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/\\grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929 /ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/\\grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497 /ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_U0/\\ap_CS_fsm_reg[0] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_relu_config8_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (relu_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_relu_config8_U0/\\ap_CS_fsm_reg[0] )\n",
      "WARNING: [Synth 8-3332] Sequential element (trunc_ln818_156_reg_12600_reg__6) is unused and will be removed from module myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (trunc_ln818_156_reg_12600_reg__7) is unused and will be removed from module myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (trunc_ln818_156_reg_12600_reg__8) is unused and will be removed from module myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (trunc_ln818_156_reg_12600_reg__9) is unused and will be removed from module myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (trunc_ln818_156_reg_12600_reg__10) is unused and will be removed from module myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s.\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\layer17_out_U/U_myproject_fifo_w256_d1_S_ShiftReg/SRL_SIG_reg[0][7] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_U0/\\ap_phi_reg_pp0_iter1_storemerge_reg_453_reg[0] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_U0/ap_done_reg_reg )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_U0/ap_done_reg_reg )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_U0/ap_done_reg_reg )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_U0/\\ap_CS_fsm_reg[0] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_U0/ap_done_reg_reg )\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (\\relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_U0/ap_CS_fsm_reg[0] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_U0/\\ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[31] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_U0/\\pool_window_V_17_reg_4204_reg[7] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_8u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s_fu_84/grp_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_fu_121/ap_done_reg_reg )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_U0/ap_done_reg_reg )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_8u_config2_U0/ap_done_reg_reg )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (\\relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_U0/ap_CS_fsm_reg[0] )\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_U0/\\ap_CS_fsm_reg[0] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_U0/\\p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_68_reg[7] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_U0/\\p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_78_reg[7] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_U0/\\p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_88_reg[7] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_U0/\\p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_97_reg[7] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_U0/\\select_ln65_120_reg_3826_reg[7] )\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:01:50 . Memory (MB): peak = 2342.547 ; gain = 968.059 ; free physical = 9468 ; free virtual = 29080\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "ROM:\n",
      "+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------+\n",
      "|Module Name                                                                                | RTL Object                                                                                                                                                                | Depth x Width | Implemented As | \n",
      "+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------+\n",
      "|myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_ROdEe | p_0_out                                                                                                                                                                   | 64x2          | LUT            | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s_w18_ROM_AUTO_1R  | p_0_out                                                                                                                                                                   | 32x28         | LUT            | \n",
      "|myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s              | w6_U/q0_reg                                                                                                                                                               | 64x158        | Block RAM      | \n",
      "|myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s             | w10_U/q0_reg                                                                                                                                                              | 64x596        | Block RAM      | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s                 | w15_U/q0_reg                                                                                                                                                              | 32x183        | Block RAM      | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s                  | p_0_out                                                                                                                                                                   | 32x28         | LUT            | \n",
      "|myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_8u_config2_s               | p_0_out                                                                                                                                                                   | 64x2          | LUT            | \n",
      "|myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_8u_config2_s               | grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s_fu_84/grp_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_fu_121/w2_U/q0_reg | 64x16         | Block RAM      | \n",
      "|myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s              | w6_U/q0_reg                                                                                                                                                               | 64x158        | Block RAM      | \n",
      "|myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s             | w10_U/q0_reg                                                                                                                                                              | 64x596        | Block RAM      | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s                 | w15_U/q0_reg                                                                                                                                                              | 32x183        | Block RAM      | \n",
      "|myproject                                                                                  | grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s_fu_84/grp_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_fu_121/w2_U/q0_reg | 64x16         | Block RAM      | \n",
      "+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------+\n",
      "\n",
      "\n",
      "Block RAM: Preliminary Mapping  Report (see note below)\n",
      "+--------------------------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+\n",
      "|Module Name                     | RTL Object                                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | \n",
      "+--------------------------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+\n",
      "|myproject                       | layer4_out_U/U_myproject_fifo_w64_d2116_A_ram/mem_reg | 4 K x 64(READ_FIRST)   | W |   | 4 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 3,2,1           | \n",
      "|myproject_fifo_w64_d2116_A_ram: | mem_reg                                               | 4 K x 64(READ_FIRST)   | W |   | 4 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | \n",
      "+--------------------------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+\n",
      "\n",
      "Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. \n",
      "\n",
      "Distributed RAM: Preliminary Mapping  Report (see note below)\n",
      "+-------------+------------------------------------------------------+-----------+----------------------+------------------------------+\n",
      "|Module Name  | RTL Object                                           | Inference | Size (Depth x Width) | Primitives                   | \n",
      "+-------------+------------------------------------------------------+-----------+----------------------+------------------------------+\n",
      "|layer9_out_U | U_myproject_fifo_w128_d16_A_ram/mem_reg              | Implied   | 16 x 128             | RAM32M16 x 10                | \n",
      "|layer8_out_U | U_myproject_fifo_w128_d81_A_ram/mem_reg              | Implied   | 128 x 128            | RAM64X1D x 4  RAM64M8 x 36   | \n",
      "|layer6_out_U | U_myproject_fifo_w128_d81_A_ram/mem_reg              | Implied   | 128 x 128            | RAM64X1D x 4  RAM64M8 x 36   | \n",
      "|myproject    | layer5_out_U/U_myproject_fifo_w64_d121_A_ram/mem_reg | Implied   | 128 x 64             | RAM64X1D x 2  RAM64M8 x 18   | \n",
      "+-------------+------------------------------------------------------+-----------+----------------------+------------------------------+\n",
      "\n",
      "Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.\n",
      "---------------------------------------------------------------------------------\n",
      "Finished ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/i_7_12/w6_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/i_7_12/w6_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/i_7_12/w6_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/i_7_12/w6_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/i_7_12/w6_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/i_7_12/w6_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/i_7_12/w6_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/i_7_12/w6_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/i_7_12/w6_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/i_7_11/w10_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/i_7_11/w10_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/i_7_11/w10_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/i_7_11/w10_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/i_7_11/w10_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/i_7_11/w10_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/i_7_11/w10_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/i_7_11/w10_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/i_7_11/w10_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/i_7_11/w10_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/i_7_11/w10_U/q0_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/i_7_11/w10_U/q0_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/i_7_11/w10_U/q0_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/i_7_11/w10_U/q0_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/i_7_11/w10_U/q0_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/i_7_11/w10_U/q0_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/i_7_11/w10_U/q0_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/i_7_11/w10_U/q0_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/i_7_11/w10_U/q0_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/i_7_11/w10_U/q0_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/i_7_11/w10_U/q0_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/i_7_11/w10_U/q0_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/i_7_11/w10_U/q0_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/i_7_11/w10_U/q0_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/i_7_11/w10_U/q0_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/i_7_11/w10_U/q0_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/i_7_11/w10_U/q0_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/i_7_11/w10_U/q0_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/i_7_11/w10_U/q0_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/i_7_11/w10_U/q0_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/i_7_11/w10_U/q0_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/i_7_11/w10_U/q0_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/i_7_11/w10_U/q0_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/i_7_11/w10_U/q0_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_1/dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0/i_7_49/w15_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_1/dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0/i_7_49/w15_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_1/dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0/i_7_49/w15_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_1/dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0/i_7_49/w15_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_1/dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0/i_7_49/w15_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_1/dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0/i_7_49/w15_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_1/dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0/i_7_49/w15_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_1/dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0/i_7_49/w15_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_1/dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0/i_7_49/w15_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_1/dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0/i_7_49/w15_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_1/dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0/i_7_49/w15_U/q0_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_2/U_myproject_fifo_w64_d2116_A_rami_7_2/layer4_out_U/U_myproject_fifo_w64_d2116_A_ram/mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_2/U_myproject_fifo_w64_d2116_A_rami_7_16/layer2_out_U/U_myproject_fifo_w64_d2116_A_ram/mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_2/U_myproject_fifo_w64_d2116_A_rami_7_16/layer2_out_U/U_myproject_fifo_w64_d2116_A_ram/mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance i_7_2/i_7_75/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s_fu_84/grp_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_fu_121/w2_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "\n",
      "Report RTL Partitions: \n",
      "+------+---------------+------------+----------+\n",
      "|      |RTL Partition  |Replication |Instances |\n",
      "+------+---------------+------------+----------+\n",
      "|1     |myproject__GB0 |           1|     63248|\n",
      "|2     |myproject__GB1 |           1|     25123|\n",
      "|3     |myproject__GB2 |           1|     14744|\n",
      "+------+---------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Timing Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Timing Optimization : Time (s): cpu = 00:01:50 ; elapsed = 00:01:53 . Memory (MB): peak = 2342.547 ; gain = 968.059 ; free physical = 9585 ; free virtual = 29197\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Block RAM: Final Mapping  Report\n",
      "+--------------------------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+\n",
      "|Module Name                     | RTL Object                                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | \n",
      "+--------------------------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+\n",
      "|myproject                       | layer4_out_U/U_myproject_fifo_w64_d2116_A_ram/mem_reg | 4 K x 64(READ_FIRST)   | W |   | 4 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 3,2,1           | \n",
      "|myproject_fifo_w64_d2116_A_ram: | mem_reg                                               | 4 K x 64(READ_FIRST)   | W |   | 4 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | \n",
      "+--------------------------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+\n",
      "\n",
      "\n",
      "Distributed RAM: Final Mapping  Report\n",
      "+-------------+------------------------------------------------------+-----------+----------------------+------------------------------+\n",
      "|Module Name  | RTL Object                                           | Inference | Size (Depth x Width) | Primitives                   | \n",
      "+-------------+------------------------------------------------------+-----------+----------------------+------------------------------+\n",
      "|layer9_out_U | U_myproject_fifo_w128_d16_A_ram/mem_reg              | Implied   | 16 x 128             | RAM32M16 x 10                | \n",
      "|layer8_out_U | U_myproject_fifo_w128_d81_A_ram/mem_reg              | Implied   | 128 x 128            | RAM64X1D x 4  RAM64M8 x 36   | \n",
      "|layer6_out_U | U_myproject_fifo_w128_d81_A_ram/mem_reg              | Implied   | 128 x 128            | RAM64X1D x 4  RAM64M8 x 36   | \n",
      "|myproject    | layer5_out_U/U_myproject_fifo_w64_d121_A_ram/mem_reg | Implied   | 128 x 64             | RAM64X1D x 2  RAM64M8 x 18   | \n",
      "+-------------+------------------------------------------------------+-----------+----------------------+------------------------------+\n",
      "\n",
      "---------------------------------------------------------------------------------\n",
      "Finished ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+------+---------------+------------+----------+\n",
      "|      |RTL Partition  |Replication |Instances |\n",
      "+------+---------------+------------+----------+\n",
      "|1     |myproject__GB0 |           1|     63248|\n",
      "|2     |myproject__GB1 |           1|     25123|\n",
      "|3     |myproject__GB2 |           1|     14744|\n",
      "+------+---------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Technology Mapping\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-6837] The timing for the instance layer4_out_U/U_myproject_fifo_w64_d2116_A_ram/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance layer4_out_U/U_myproject_fifo_w64_d2116_A_ram/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance layer4_out_U/U_myproject_fifo_w64_d2116_A_ram/mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance layer2_out_U/U_myproject_fifo_w64_d2116_A_ram/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance layer2_out_U/U_myproject_fifo_w64_d2116_A_ram/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance layer2_out_U/U_myproject_fifo_w64_d2116_A_ram/mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance layer2_out_U/U_myproject_fifo_w64_d2116_A_ram/mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-6837] The timing for the instance grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s_fu_84/grp_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_fu_121/w2_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Technology Mapping : Time (s): cpu = 00:02:05 ; elapsed = 00:02:10 . Memory (MB): peak = 2342.547 ; gain = 968.059 ; free physical = 9630 ; free virtual = 29242\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished IO Insertion : Time (s): cpu = 00:02:12 ; elapsed = 00:02:16 . Memory (MB): peak = 2342.547 ; gain = 968.059 ; free physical = 9623 ; free virtual = 29235\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report Check Netlist: \n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|      |Item              |Errors |Warnings |Status |Description       |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Instances\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Instances : Time (s): cpu = 00:02:12 ; elapsed = 00:02:16 . Memory (MB): peak = 2342.547 ; gain = 968.059 ; free physical = 9622 ; free virtual = 29234\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Rebuilding User Hierarchy\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:16 ; elapsed = 00:02:20 . Memory (MB): peak = 2342.547 ; gain = 968.059 ; free physical = 9620 ; free virtual = 29231\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Ports\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Ports : Time (s): cpu = 00:02:16 ; elapsed = 00:02:20 . Memory (MB): peak = 2342.547 ; gain = 968.059 ; free physical = 9615 ; free virtual = 29227\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Handling Custom Attributes\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Handling Custom Attributes : Time (s): cpu = 00:02:17 ; elapsed = 00:02:21 . Memory (MB): peak = 2342.547 ; gain = 968.059 ; free physical = 9615 ; free virtual = 29227\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Nets\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Nets : Time (s): cpu = 00:02:17 ; elapsed = 00:02:22 . Memory (MB): peak = 2342.547 ; gain = 968.059 ; free physical = 9614 ; free virtual = 29226\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Static Shift Register Report:\n",
      "+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+\n",
      "|Module Name | RTL Name                                                                                                                                                                                                                                                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | \n",
      "+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+\n",
      "|myproject   | conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/ap_loop_init_pp0_iter3_reg_reg           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | \n",
      "|myproject   | conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/ap_loop_exit_ready_pp0_iter3_reg_reg     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | \n",
      "|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/ap_loop_init_pp0_iter3_reg_reg       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | \n",
      "|myproject   | conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/ap_loop_exit_ready_pp0_iter3_reg_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | \n",
      "+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+\n",
      "\n",
      "\n",
      "Dynamic Shift Register Report:\n",
      "+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+\n",
      "|Module Name | RTL Name            | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | \n",
      "+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+\n",
      "|dsrl        | ShiftRegMem_reg[47] | 8      | 8          | 0      | 16      | 8      | 0      | 0      | \n",
      "|dsrl__1     | ShiftRegMem_reg[45] | 8      | 8          | 0      | 16      | 8      | 0      | 0      | \n",
      "|dsrl__2     | ShiftRegMem_reg[10] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | \n",
      "|dsrl__3     | ShiftRegMem_reg[8]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | \n",
      "|dsrl__4     | ShiftRegMem_reg[3]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | \n",
      "|dsrl__5     | SRL_SIG_reg[3]      | 256    | 256        | 256    | 0       | 0      | 0      | 0      | \n",
      "+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+\n",
      "\n",
      "---------------------------------------------------------------------------------\n",
      "Finished ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Writing Synthesis Report\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report BlackBoxes: \n",
      "+-+--------------+----------+\n",
      "| |BlackBox name |Instances |\n",
      "+-+--------------+----------+\n",
      "+-+--------------+----------+\n",
      "\n",
      "Report Cell Usage: \n",
      "+------+---------+------+\n",
      "|      |Cell     |Count |\n",
      "+------+---------+------+\n",
      "|1     |BUFG     |     1|\n",
      "|2     |CARRY8   |  1823|\n",
      "|3     |LUT1     |    61|\n",
      "|4     |LUT2     |  4076|\n",
      "|5     |LUT3     |  7320|\n",
      "|6     |LUT4     |  7039|\n",
      "|7     |LUT5     |  3653|\n",
      "|8     |LUT6     |  5789|\n",
      "|9     |MUXF7    |   728|\n",
      "|10    |MUXF8    |   260|\n",
      "|11    |RAM32M16 |    10|\n",
      "|12    |RAM64M8  |    90|\n",
      "|13    |RAM64X1D |    10|\n",
      "|14    |RAMB18E2 |    31|\n",
      "|15    |RAMB36E2 |    11|\n",
      "|16    |SRL16E   |   996|\n",
      "|17    |SRLC32E  |   416|\n",
      "|18    |FDRE     | 15627|\n",
      "|19    |FDSE     |   480|\n",
      "|20    |IBUF     |    13|\n",
      "|21    |OBUF     |    45|\n",
      "+------+---------+------+\n",
      "\n",
      "Report Instance Areas: \n",
      "+------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------+\n",
      "|      |Instance                                                                                                    |Module                                                                                              |Cells |\n",
      "+------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------+\n",
      "|1     |top                                                                                                         |                                                                                                    | 48479|\n",
      "|2     |  conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0                                    |myproject_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_s                     | 19980|\n",
      "|3     |    grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470                       |myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s                    | 19829|\n",
      "|4     |      call_ln286_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_fu_541                           |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s                                 |   257|\n",
      "|5     |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_16_U              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak          |     8|\n",
      "|6     |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core__20 |     8|\n",
      "|7     |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_17_U              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_304      |     8|\n",
      "|8     |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core__18 |     8|\n",
      "|9     |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_18_U              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_305      |     8|\n",
      "|10    |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core__16 |     8|\n",
      "|11    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_19_U              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_306      |     8|\n",
      "|12    |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core__14 |     8|\n",
      "|13    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_20_U              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_307      |     8|\n",
      "|14    |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core__12 |     8|\n",
      "|15    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_21_U              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_308      |     8|\n",
      "|16    |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core__10 |     8|\n",
      "|17    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_22_U              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_309      |     8|\n",
      "|18    |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core__8  |     8|\n",
      "|19    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_23_U              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_310      |     8|\n",
      "|20    |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core__6  |     8|\n",
      "|21    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_24_U              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_311      |     9|\n",
      "|22    |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core     |     8|\n",
      "|23    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_25_U              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_312      |     8|\n",
      "|24    |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core__30 |     8|\n",
      "|25    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_26_U              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_313      |     8|\n",
      "|26    |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core__28 |     8|\n",
      "|27    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_27_U              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_314      |     8|\n",
      "|28    |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core__26 |     8|\n",
      "|29    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_28_U              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_315      |     8|\n",
      "|30    |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core__24 |     8|\n",
      "|31    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_29_U              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_316      |     8|\n",
      "|32    |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core__22 |     8|\n",
      "|33    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_30_U              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_317      |     8|\n",
      "|34    |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core__4  |     8|\n",
      "|35    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_31_U              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_318      |     8|\n",
      "|36    |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core__2  |     8|\n",
      "|37    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_32_U              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_319      |     8|\n",
      "|38    |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core__19 |     8|\n",
      "|39    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_33_U              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_320      |     8|\n",
      "|40    |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core__17 |     8|\n",
      "|41    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_34_U              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_321      |     8|\n",
      "|42    |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core__15 |     8|\n",
      "|43    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_35_U              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_322      |     8|\n",
      "|44    |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core__13 |     8|\n",
      "|45    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_36_U              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_323      |     8|\n",
      "|46    |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core__11 |     8|\n",
      "|47    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_37_U              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_324      |     8|\n",
      "|48    |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core__9  |     8|\n",
      "|49    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_38_U              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_325      |     8|\n",
      "|50    |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core__7  |     8|\n",
      "|51    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_39_U              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_326      |     8|\n",
      "|52    |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core__5  |     8|\n",
      "|53    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_40_U              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_327      |     8|\n",
      "|54    |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core__31 |     8|\n",
      "|55    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_41_U              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_328      |     8|\n",
      "|56    |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core__29 |     8|\n",
      "|57    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_42_U              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_329      |     8|\n",
      "|58    |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core__27 |     8|\n",
      "|59    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_43_U              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_330      |     8|\n",
      "|60    |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core__25 |     8|\n",
      "|61    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_44_U              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_331      |     8|\n",
      "|62    |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core__23 |     8|\n",
      "|63    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_45_U              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_332      |     8|\n",
      "|64    |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core__21 |     8|\n",
      "|65    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_46_U              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_333      |     8|\n",
      "|66    |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core__3  |     8|\n",
      "|67    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_47_U              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_334      |     8|\n",
      "|68    |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak_core__1  |     8|\n",
      "|69    |      grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929                       |myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s                      | 17850|\n",
      "|70    |        mul_8s_8s_13_1_1_U413                                                                               |myproject_mul_8s_8s_13_1_1_173                                                                      |     9|\n",
      "|71    |        mul_8s_8s_13_1_1_U417                                                                               |myproject_mul_8s_8s_13_1_1_177                                                                      |    25|\n",
      "|72    |        mul_8s_8s_13_1_1_U421                                                                               |myproject_mul_8s_8s_13_1_1_181                                                                      |    25|\n",
      "|73    |        mul_8s_8s_13_1_1_U425                                                                               |myproject_mul_8s_8s_13_1_1_185                                                                      |    25|\n",
      "|74    |        mul_8s_8s_13_1_1_U429                                                                               |myproject_mul_8s_8s_13_1_1_189                                                                      |    25|\n",
      "|75    |        mul_8s_8s_13_1_1_U433                                                                               |myproject_mul_8s_8s_13_1_1_193                                                                      |    25|\n",
      "|76    |        mul_8s_8s_13_1_1_U437                                                                               |myproject_mul_8s_8s_13_1_1_197                                                                      |    25|\n",
      "|77    |        mul_8s_8s_13_1_1_U441                                                                               |myproject_mul_8s_8s_13_1_1_201                                                                      |    25|\n",
      "|78    |        mul_8s_8s_13_1_1_U445                                                                               |myproject_mul_8s_8s_13_1_1_205                                                                      |    25|\n",
      "|79    |        mul_8s_8s_13_1_1_U449                                                                               |myproject_mul_8s_8s_13_1_1_209                                                                      |    25|\n",
      "|80    |        mul_8s_8s_13_1_1_U453                                                                               |myproject_mul_8s_8s_13_1_1_213                                                                      |    25|\n",
      "|81    |        mul_8s_8s_13_1_1_U457                                                                               |myproject_mul_8s_8s_13_1_1_217                                                                      |    25|\n",
      "|82    |        mul_8s_8s_13_1_1_U461                                                                               |myproject_mul_8s_8s_13_1_1_221                                                                      |    25|\n",
      "|83    |        mul_8s_8s_13_1_1_U465                                                                               |myproject_mul_8s_8s_13_1_1_225                                                                      |    25|\n",
      "|84    |        mul_8s_8s_13_1_1_U469                                                                               |myproject_mul_8s_8s_13_1_1_229                                                                      |    25|\n",
      "|85    |        mul_8s_8s_13_1_1_U473                                                                               |myproject_mul_8s_8s_13_1_1_233                                                                      |    25|\n",
      "|86    |        mul_8s_8s_13_1_1_U477                                                                               |myproject_mul_8s_8s_13_1_1_237                                                                      |    25|\n",
      "|87    |        mul_8s_8s_13_1_1_U481                                                                               |myproject_mul_8s_8s_13_1_1_241                                                                      |    25|\n",
      "|88    |        mul_8s_8s_13_1_1_U485                                                                               |myproject_mul_8s_8s_13_1_1_245                                                                      |    25|\n",
      "|89    |        mul_8s_8s_13_1_1_U489                                                                               |myproject_mul_8s_8s_13_1_1_249                                                                      |    25|\n",
      "|90    |        mul_8s_8s_13_1_1_U493                                                                               |myproject_mul_8s_8s_13_1_1_253                                                                      |    25|\n",
      "|91    |        mul_8s_8s_13_1_1_U497                                                                               |myproject_mul_8s_8s_13_1_1_257                                                                      |    25|\n",
      "|92    |        mul_8s_8s_13_1_1_U501                                                                               |myproject_mul_8s_8s_13_1_1_261                                                                      |    25|\n",
      "|93    |        mul_8s_8s_13_1_1_U505                                                                               |myproject_mul_8s_8s_13_1_1_265                                                                      |    25|\n",
      "|94    |        mul_8s_8s_13_1_1_U509                                                                               |myproject_mul_8s_8s_13_1_1_269                                                                      |    25|\n",
      "|95    |        mul_8s_8s_13_1_1_U513                                                                               |myproject_mul_8s_8s_13_1_1_273                                                                      |    25|\n",
      "|96    |        mul_8s_8s_13_1_1_U517                                                                               |myproject_mul_8s_8s_13_1_1_277                                                                      |    25|\n",
      "|97    |        mul_8s_8s_13_1_1_U521                                                                               |myproject_mul_8s_8s_13_1_1_281                                                                      |    25|\n",
      "|98    |        mul_8s_8s_13_1_1_U525                                                                               |myproject_mul_8s_8s_13_1_1_285                                                                      |    25|\n",
      "|99    |        mul_8s_8s_13_1_1_U529                                                                               |myproject_mul_8s_8s_13_1_1_289                                                                      |    25|\n",
      "|100   |        mul_8s_8s_13_1_1_U533                                                                               |myproject_mul_8s_8s_13_1_1_293                                                                      |    25|\n",
      "|101   |        mul_8s_8s_13_1_1_U537                                                                               |myproject_mul_8s_8s_13_1_1_297                                                                      |    25|\n",
      "|102   |        flow_control_loop_pipe_no_ap_cont_U                                                                 |myproject_flow_control_loop_pipe_no_ap_cont_171                                                     |    37|\n",
      "|103   |        mul_8s_4s_12_1_1_U540                                                                               |myproject_mul_8s_4s_12_1_1_172                                                                      |    16|\n",
      "|104   |        mul_8s_8s_13_1_1_U414                                                                               |myproject_mul_8s_8s_13_1_1_174                                                                      |    25|\n",
      "|105   |        mul_8s_8s_13_1_1_U415                                                                               |myproject_mul_8s_8s_13_1_1_175                                                                      |    25|\n",
      "|106   |        mul_8s_8s_13_1_1_U416                                                                               |myproject_mul_8s_8s_13_1_1_176                                                                      |    25|\n",
      "|107   |        mul_8s_8s_13_1_1_U418                                                                               |myproject_mul_8s_8s_13_1_1_178                                                                      |    25|\n",
      "|108   |        mul_8s_8s_13_1_1_U419                                                                               |myproject_mul_8s_8s_13_1_1_179                                                                      |    25|\n",
      "|109   |        mul_8s_8s_13_1_1_U420                                                                               |myproject_mul_8s_8s_13_1_1_180                                                                      |    25|\n",
      "|110   |        mul_8s_8s_13_1_1_U422                                                                               |myproject_mul_8s_8s_13_1_1_182                                                                      |    25|\n",
      "|111   |        mul_8s_8s_13_1_1_U423                                                                               |myproject_mul_8s_8s_13_1_1_183                                                                      |    25|\n",
      "|112   |        mul_8s_8s_13_1_1_U424                                                                               |myproject_mul_8s_8s_13_1_1_184                                                                      |    25|\n",
      "|113   |        mul_8s_8s_13_1_1_U426                                                                               |myproject_mul_8s_8s_13_1_1_186                                                                      |    25|\n",
      "|114   |        mul_8s_8s_13_1_1_U427                                                                               |myproject_mul_8s_8s_13_1_1_187                                                                      |    25|\n",
      "|115   |        mul_8s_8s_13_1_1_U428                                                                               |myproject_mul_8s_8s_13_1_1_188                                                                      |    25|\n",
      "|116   |        mul_8s_8s_13_1_1_U430                                                                               |myproject_mul_8s_8s_13_1_1_190                                                                      |    25|\n",
      "|117   |        mul_8s_8s_13_1_1_U431                                                                               |myproject_mul_8s_8s_13_1_1_191                                                                      |    25|\n",
      "|118   |        mul_8s_8s_13_1_1_U432                                                                               |myproject_mul_8s_8s_13_1_1_192                                                                      |    25|\n",
      "|119   |        mul_8s_8s_13_1_1_U434                                                                               |myproject_mul_8s_8s_13_1_1_194                                                                      |    25|\n",
      "|120   |        mul_8s_8s_13_1_1_U435                                                                               |myproject_mul_8s_8s_13_1_1_195                                                                      |    25|\n",
      "|121   |        mul_8s_8s_13_1_1_U436                                                                               |myproject_mul_8s_8s_13_1_1_196                                                                      |    25|\n",
      "|122   |        mul_8s_8s_13_1_1_U438                                                                               |myproject_mul_8s_8s_13_1_1_198                                                                      |    25|\n",
      "|123   |        mul_8s_8s_13_1_1_U439                                                                               |myproject_mul_8s_8s_13_1_1_199                                                                      |    25|\n",
      "|124   |        mul_8s_8s_13_1_1_U440                                                                               |myproject_mul_8s_8s_13_1_1_200                                                                      |    25|\n",
      "|125   |        mul_8s_8s_13_1_1_U442                                                                               |myproject_mul_8s_8s_13_1_1_202                                                                      |    25|\n",
      "|126   |        mul_8s_8s_13_1_1_U443                                                                               |myproject_mul_8s_8s_13_1_1_203                                                                      |    25|\n",
      "|127   |        mul_8s_8s_13_1_1_U444                                                                               |myproject_mul_8s_8s_13_1_1_204                                                                      |    25|\n",
      "|128   |        mul_8s_8s_13_1_1_U446                                                                               |myproject_mul_8s_8s_13_1_1_206                                                                      |    25|\n",
      "|129   |        mul_8s_8s_13_1_1_U447                                                                               |myproject_mul_8s_8s_13_1_1_207                                                                      |    25|\n",
      "|130   |        mul_8s_8s_13_1_1_U448                                                                               |myproject_mul_8s_8s_13_1_1_208                                                                      |    25|\n",
      "|131   |        mul_8s_8s_13_1_1_U450                                                                               |myproject_mul_8s_8s_13_1_1_210                                                                      |    25|\n",
      "|132   |        mul_8s_8s_13_1_1_U451                                                                               |myproject_mul_8s_8s_13_1_1_211                                                                      |    25|\n",
      "|133   |        mul_8s_8s_13_1_1_U452                                                                               |myproject_mul_8s_8s_13_1_1_212                                                                      |    25|\n",
      "|134   |        mul_8s_8s_13_1_1_U454                                                                               |myproject_mul_8s_8s_13_1_1_214                                                                      |    25|\n",
      "|135   |        mul_8s_8s_13_1_1_U455                                                                               |myproject_mul_8s_8s_13_1_1_215                                                                      |    25|\n",
      "|136   |        mul_8s_8s_13_1_1_U456                                                                               |myproject_mul_8s_8s_13_1_1_216                                                                      |    25|\n",
      "|137   |        mul_8s_8s_13_1_1_U458                                                                               |myproject_mul_8s_8s_13_1_1_218                                                                      |    25|\n",
      "|138   |        mul_8s_8s_13_1_1_U459                                                                               |myproject_mul_8s_8s_13_1_1_219                                                                      |    25|\n",
      "|139   |        mul_8s_8s_13_1_1_U460                                                                               |myproject_mul_8s_8s_13_1_1_220                                                                      |    25|\n",
      "|140   |        mul_8s_8s_13_1_1_U462                                                                               |myproject_mul_8s_8s_13_1_1_222                                                                      |    25|\n",
      "|141   |        mul_8s_8s_13_1_1_U463                                                                               |myproject_mul_8s_8s_13_1_1_223                                                                      |    25|\n",
      "|142   |        mul_8s_8s_13_1_1_U464                                                                               |myproject_mul_8s_8s_13_1_1_224                                                                      |    25|\n",
      "|143   |        mul_8s_8s_13_1_1_U466                                                                               |myproject_mul_8s_8s_13_1_1_226                                                                      |    25|\n",
      "|144   |        mul_8s_8s_13_1_1_U467                                                                               |myproject_mul_8s_8s_13_1_1_227                                                                      |    25|\n",
      "|145   |        mul_8s_8s_13_1_1_U468                                                                               |myproject_mul_8s_8s_13_1_1_228                                                                      |    25|\n",
      "|146   |        mul_8s_8s_13_1_1_U470                                                                               |myproject_mul_8s_8s_13_1_1_230                                                                      |    25|\n",
      "|147   |        mul_8s_8s_13_1_1_U471                                                                               |myproject_mul_8s_8s_13_1_1_231                                                                      |    25|\n",
      "|148   |        mul_8s_8s_13_1_1_U472                                                                               |myproject_mul_8s_8s_13_1_1_232                                                                      |    25|\n",
      "|149   |        mul_8s_8s_13_1_1_U474                                                                               |myproject_mul_8s_8s_13_1_1_234                                                                      |    25|\n",
      "|150   |        mul_8s_8s_13_1_1_U475                                                                               |myproject_mul_8s_8s_13_1_1_235                                                                      |    25|\n",
      "|151   |        mul_8s_8s_13_1_1_U476                                                                               |myproject_mul_8s_8s_13_1_1_236                                                                      |    25|\n",
      "|152   |        mul_8s_8s_13_1_1_U478                                                                               |myproject_mul_8s_8s_13_1_1_238                                                                      |    25|\n",
      "|153   |        mul_8s_8s_13_1_1_U479                                                                               |myproject_mul_8s_8s_13_1_1_239                                                                      |    25|\n",
      "|154   |        mul_8s_8s_13_1_1_U480                                                                               |myproject_mul_8s_8s_13_1_1_240                                                                      |    25|\n",
      "|155   |        mul_8s_8s_13_1_1_U482                                                                               |myproject_mul_8s_8s_13_1_1_242                                                                      |    25|\n",
      "|156   |        mul_8s_8s_13_1_1_U483                                                                               |myproject_mul_8s_8s_13_1_1_243                                                                      |    25|\n",
      "|157   |        mul_8s_8s_13_1_1_U484                                                                               |myproject_mul_8s_8s_13_1_1_244                                                                      |    25|\n",
      "|158   |        mul_8s_8s_13_1_1_U486                                                                               |myproject_mul_8s_8s_13_1_1_246                                                                      |    25|\n",
      "|159   |        mul_8s_8s_13_1_1_U487                                                                               |myproject_mul_8s_8s_13_1_1_247                                                                      |    25|\n",
      "|160   |        mul_8s_8s_13_1_1_U488                                                                               |myproject_mul_8s_8s_13_1_1_248                                                                      |    25|\n",
      "|161   |        mul_8s_8s_13_1_1_U490                                                                               |myproject_mul_8s_8s_13_1_1_250                                                                      |    25|\n",
      "|162   |        mul_8s_8s_13_1_1_U491                                                                               |myproject_mul_8s_8s_13_1_1_251                                                                      |    25|\n",
      "|163   |        mul_8s_8s_13_1_1_U492                                                                               |myproject_mul_8s_8s_13_1_1_252                                                                      |    25|\n",
      "|164   |        mul_8s_8s_13_1_1_U494                                                                               |myproject_mul_8s_8s_13_1_1_254                                                                      |    25|\n",
      "|165   |        mul_8s_8s_13_1_1_U495                                                                               |myproject_mul_8s_8s_13_1_1_255                                                                      |    25|\n",
      "|166   |        mul_8s_8s_13_1_1_U496                                                                               |myproject_mul_8s_8s_13_1_1_256                                                                      |    25|\n",
      "|167   |        mul_8s_8s_13_1_1_U498                                                                               |myproject_mul_8s_8s_13_1_1_258                                                                      |    25|\n",
      "|168   |        mul_8s_8s_13_1_1_U499                                                                               |myproject_mul_8s_8s_13_1_1_259                                                                      |    25|\n",
      "|169   |        mul_8s_8s_13_1_1_U500                                                                               |myproject_mul_8s_8s_13_1_1_260                                                                      |    25|\n",
      "|170   |        mul_8s_8s_13_1_1_U502                                                                               |myproject_mul_8s_8s_13_1_1_262                                                                      |    25|\n",
      "|171   |        mul_8s_8s_13_1_1_U503                                                                               |myproject_mul_8s_8s_13_1_1_263                                                                      |    25|\n",
      "|172   |        mul_8s_8s_13_1_1_U504                                                                               |myproject_mul_8s_8s_13_1_1_264                                                                      |    25|\n",
      "|173   |        mul_8s_8s_13_1_1_U506                                                                               |myproject_mul_8s_8s_13_1_1_266                                                                      |    25|\n",
      "|174   |        mul_8s_8s_13_1_1_U507                                                                               |myproject_mul_8s_8s_13_1_1_267                                                                      |    25|\n",
      "|175   |        mul_8s_8s_13_1_1_U508                                                                               |myproject_mul_8s_8s_13_1_1_268                                                                      |    25|\n",
      "|176   |        mul_8s_8s_13_1_1_U510                                                                               |myproject_mul_8s_8s_13_1_1_270                                                                      |    25|\n",
      "|177   |        mul_8s_8s_13_1_1_U511                                                                               |myproject_mul_8s_8s_13_1_1_271                                                                      |    25|\n",
      "|178   |        mul_8s_8s_13_1_1_U512                                                                               |myproject_mul_8s_8s_13_1_1_272                                                                      |    25|\n",
      "|179   |        mul_8s_8s_13_1_1_U514                                                                               |myproject_mul_8s_8s_13_1_1_274                                                                      |    25|\n",
      "|180   |        mul_8s_8s_13_1_1_U515                                                                               |myproject_mul_8s_8s_13_1_1_275                                                                      |    25|\n",
      "|181   |        mul_8s_8s_13_1_1_U516                                                                               |myproject_mul_8s_8s_13_1_1_276                                                                      |    25|\n",
      "|182   |        mul_8s_8s_13_1_1_U518                                                                               |myproject_mul_8s_8s_13_1_1_278                                                                      |    25|\n",
      "|183   |        mul_8s_8s_13_1_1_U519                                                                               |myproject_mul_8s_8s_13_1_1_279                                                                      |    25|\n",
      "|184   |        mul_8s_8s_13_1_1_U520                                                                               |myproject_mul_8s_8s_13_1_1_280                                                                      |    25|\n",
      "|185   |        mul_8s_8s_13_1_1_U522                                                                               |myproject_mul_8s_8s_13_1_1_282                                                                      |    25|\n",
      "|186   |        mul_8s_8s_13_1_1_U523                                                                               |myproject_mul_8s_8s_13_1_1_283                                                                      |    25|\n",
      "|187   |        mul_8s_8s_13_1_1_U524                                                                               |myproject_mul_8s_8s_13_1_1_284                                                                      |    25|\n",
      "|188   |        mul_8s_8s_13_1_1_U526                                                                               |myproject_mul_8s_8s_13_1_1_286                                                                      |    25|\n",
      "|189   |        mul_8s_8s_13_1_1_U527                                                                               |myproject_mul_8s_8s_13_1_1_287                                                                      |    25|\n",
      "|190   |        mul_8s_8s_13_1_1_U528                                                                               |myproject_mul_8s_8s_13_1_1_288                                                                      |    25|\n",
      "|191   |        mul_8s_8s_13_1_1_U530                                                                               |myproject_mul_8s_8s_13_1_1_290                                                                      |    25|\n",
      "|192   |        mul_8s_8s_13_1_1_U531                                                                               |myproject_mul_8s_8s_13_1_1_291                                                                      |    25|\n",
      "|193   |        mul_8s_8s_13_1_1_U532                                                                               |myproject_mul_8s_8s_13_1_1_292                                                                      |    25|\n",
      "|194   |        mul_8s_8s_13_1_1_U534                                                                               |myproject_mul_8s_8s_13_1_1_294                                                                      |    25|\n",
      "|195   |        mul_8s_8s_13_1_1_U535                                                                               |myproject_mul_8s_8s_13_1_1_295                                                                      |    25|\n",
      "|196   |        mul_8s_8s_13_1_1_U536                                                                               |myproject_mul_8s_8s_13_1_1_296                                                                      |    25|\n",
      "|197   |        mul_8s_8s_13_1_1_U538                                                                               |myproject_mul_8s_8s_13_1_1_298                                                                      |    25|\n",
      "|198   |        mul_8s_8s_13_1_1_U539                                                                               |myproject_mul_8s_8s_13_1_1_299                                                                      |    25|\n",
      "|199   |        mux_366_8_1_1_U409                                                                                  |myproject_mux_366_8_1_1_300                                                                         |   278|\n",
      "|200   |        mux_366_8_1_1_U410                                                                                  |myproject_mux_366_8_1_1_301                                                                         |   278|\n",
      "|201   |        mux_366_8_1_1_U411                                                                                  |myproject_mux_366_8_1_1_302                                                                         |   278|\n",
      "|202   |        mux_366_8_1_1_U412                                                                                  |myproject_mux_366_8_1_1_303                                                                         |   278|\n",
      "|203   |        w10_U                                                                                               |myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_w10_ROM_bGp          |  6545|\n",
      "|204   |  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_8u_config2_U0                                       |myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_8u_config2_s                        |  1599|\n",
      "|205   |    grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s_fu_84                          |myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s                      |  1525|\n",
      "|206   |      call_ln286_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s_fu_93                              |myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s                                   |    65|\n",
      "|207   |        void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1_U                       |myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb          |    32|\n",
      "|208   |          myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb_core_U |myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb_core__1  |    32|\n",
      "|209   |        void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_U                         |myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb_170      |    33|\n",
      "|210   |          myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb_core_U |myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb_core     |    32|\n",
      "|211   |      grp_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_fu_121                        |myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s                       |  1007|\n",
      "|212   |        flow_control_loop_pipe_no_ap_cont_U                                                                 |myproject_flow_control_loop_pipe_no_ap_cont_168                                                     |   282|\n",
      "|213   |        mul_8s_8s_16_1_1_U13                                                                                |myproject_mul_8s_8s_16_1_1                                                                          |    95|\n",
      "|214   |        mul_8s_8s_16_1_1_U14                                                                                |myproject_mul_8s_8s_16_1_1_169                                                                      |    95|\n",
      "|215   |        outidx_U                                                                                            |myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_ROdEe          |     3|\n",
      "|216   |    regslice_both_q_conv2d_batchnorm_5_input_U                                                              |myproject_regslice_both                                                                             |    39|\n",
      "|217   |  conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0                                      |myproject_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_s                       |  7083|\n",
      "|218   |    grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262                        |myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s                     |  6988|\n",
      "|219   |      call_ln286_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_fu_301                             |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s                                   |   257|\n",
      "|220   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_10_U              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ          |    16|\n",
      "|221   |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core__11 |    16|\n",
      "|222   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_11_U              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_153      |    16|\n",
      "|223   |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core__9  |    16|\n",
      "|224   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_12_U              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_154      |    16|\n",
      "|225   |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core__7  |    16|\n",
      "|226   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_13_U              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_155      |    16|\n",
      "|227   |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core__5  |    16|\n",
      "|228   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_14_U              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_156      |    16|\n",
      "|229   |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core__3  |    16|\n",
      "|230   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_15_U              |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_157      |    16|\n",
      "|231   |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core__1  |    16|\n",
      "|232   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_1_U               |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_158      |    16|\n",
      "|233   |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core__14 |    16|\n",
      "|234   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_2_U               |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_159      |    16|\n",
      "|235   |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core__12 |    16|\n",
      "|236   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_3_U               |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_160      |    16|\n",
      "|237   |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core__10 |    16|\n",
      "|238   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_4_U               |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_161      |    16|\n",
      "|239   |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core__8  |    16|\n",
      "|240   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_5_U               |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_162      |    16|\n",
      "|241   |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core__6  |    16|\n",
      "|242   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_6_U               |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_163      |    16|\n",
      "|243   |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core__4  |    16|\n",
      "|244   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_7_U               |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_164      |    16|\n",
      "|245   |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core__2  |    16|\n",
      "|246   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_8_U               |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_165      |    17|\n",
      "|247   |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core__15 |    16|\n",
      "|248   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_9_U               |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_166      |    16|\n",
      "|249   |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core__13 |    16|\n",
      "|250   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_U                 |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_167      |    16|\n",
      "|251   |          myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core_U |myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ_core     |    16|\n",
      "|252   |      grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497                        |myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s                       |  5857|\n",
      "|253   |        flow_control_loop_pipe_no_ap_cont_U                                                                 |myproject_flow_control_loop_pipe_no_ap_cont                                                         |    49|\n",
      "|254   |        mul_8s_4s_12_1_1_U155                                                                               |myproject_mul_8s_4s_12_1_1                                                                          |    16|\n",
      "|255   |        mul_8s_8s_13_1_1_U124                                                                               |myproject_mul_8s_8s_13_1_1_121                                                                      |    16|\n",
      "|256   |        mul_8s_8s_13_1_1_U125                                                                               |myproject_mul_8s_8s_13_1_1_122                                                                      |    25|\n",
      "|257   |        mul_8s_8s_13_1_1_U126                                                                               |myproject_mul_8s_8s_13_1_1_123                                                                      |    25|\n",
      "|258   |        mul_8s_8s_13_1_1_U127                                                                               |myproject_mul_8s_8s_13_1_1_124                                                                      |    25|\n",
      "|259   |        mul_8s_8s_13_1_1_U128                                                                               |myproject_mul_8s_8s_13_1_1_125                                                                      |    25|\n",
      "|260   |        mul_8s_8s_13_1_1_U129                                                                               |myproject_mul_8s_8s_13_1_1_126                                                                      |    25|\n",
      "|261   |        mul_8s_8s_13_1_1_U130                                                                               |myproject_mul_8s_8s_13_1_1_127                                                                      |    25|\n",
      "|262   |        mul_8s_8s_13_1_1_U131                                                                               |myproject_mul_8s_8s_13_1_1_128                                                                      |    25|\n",
      "|263   |        mul_8s_8s_13_1_1_U132                                                                               |myproject_mul_8s_8s_13_1_1_129                                                                      |    25|\n",
      "|264   |        mul_8s_8s_13_1_1_U133                                                                               |myproject_mul_8s_8s_13_1_1_130                                                                      |    25|\n",
      "|265   |        mul_8s_8s_13_1_1_U134                                                                               |myproject_mul_8s_8s_13_1_1_131                                                                      |    25|\n",
      "|266   |        mul_8s_8s_13_1_1_U135                                                                               |myproject_mul_8s_8s_13_1_1_132                                                                      |    25|\n",
      "|267   |        mul_8s_8s_13_1_1_U136                                                                               |myproject_mul_8s_8s_13_1_1_133                                                                      |    25|\n",
      "|268   |        mul_8s_8s_13_1_1_U137                                                                               |myproject_mul_8s_8s_13_1_1_134                                                                      |    25|\n",
      "|269   |        mul_8s_8s_13_1_1_U138                                                                               |myproject_mul_8s_8s_13_1_1_135                                                                      |    25|\n",
      "|270   |        mul_8s_8s_13_1_1_U139                                                                               |myproject_mul_8s_8s_13_1_1_136                                                                      |    25|\n",
      "|271   |        mul_8s_8s_13_1_1_U140                                                                               |myproject_mul_8s_8s_13_1_1_137                                                                      |    25|\n",
      "|272   |        mul_8s_8s_13_1_1_U141                                                                               |myproject_mul_8s_8s_13_1_1_138                                                                      |    25|\n",
      "|273   |        mul_8s_8s_13_1_1_U142                                                                               |myproject_mul_8s_8s_13_1_1_139                                                                      |    25|\n",
      "|274   |        mul_8s_8s_13_1_1_U143                                                                               |myproject_mul_8s_8s_13_1_1_140                                                                      |    25|\n",
      "|275   |        mul_8s_8s_13_1_1_U144                                                                               |myproject_mul_8s_8s_13_1_1_141                                                                      |    25|\n",
      "|276   |        mul_8s_8s_13_1_1_U145                                                                               |myproject_mul_8s_8s_13_1_1_142                                                                      |    25|\n",
      "|277   |        mul_8s_8s_13_1_1_U146                                                                               |myproject_mul_8s_8s_13_1_1_143                                                                      |    25|\n",
      "|278   |        mul_8s_8s_13_1_1_U147                                                                               |myproject_mul_8s_8s_13_1_1_144                                                                      |    25|\n",
      "|279   |        mul_8s_8s_13_1_1_U148                                                                               |myproject_mul_8s_8s_13_1_1_145                                                                      |    25|\n",
      "|280   |        mul_8s_8s_13_1_1_U149                                                                               |myproject_mul_8s_8s_13_1_1_146                                                                      |    25|\n",
      "|281   |        mul_8s_8s_13_1_1_U150                                                                               |myproject_mul_8s_8s_13_1_1_147                                                                      |    25|\n",
      "|282   |        mul_8s_8s_13_1_1_U151                                                                               |myproject_mul_8s_8s_13_1_1_148                                                                      |    25|\n",
      "|283   |        mul_8s_8s_13_1_1_U152                                                                               |myproject_mul_8s_8s_13_1_1_149                                                                      |    25|\n",
      "|284   |        mul_8s_8s_13_1_1_U153                                                                               |myproject_mul_8s_8s_13_1_1_150                                                                      |    25|\n",
      "|285   |        mul_8s_8s_13_1_1_U154                                                                               |myproject_mul_8s_8s_13_1_1_151                                                                      |    25|\n",
      "|286   |        mux_366_8_1_1_U122                                                                                  |myproject_mux_366_8_1_1                                                                             |   262|\n",
      "|287   |        mux_366_8_1_1_U123                                                                                  |myproject_mux_366_8_1_1_152                                                                         |   262|\n",
      "|288   |        w6_U                                                                                                |myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_w6_ROM_AUThq          |  1637|\n",
      "|289   |  dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0                                         |myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s                          |  4234|\n",
      "|290   |    mul_8s_6s_13_1_1_U744                                                                                   |myproject_mul_8s_6s_13_1_1_89                                                                       |    19|\n",
      "|291   |    mul_8s_8s_13_1_1_U713                                                                                   |myproject_mul_8s_8s_13_1_1_90                                                                       |    19|\n",
      "|292   |    mul_8s_8s_13_1_1_U714                                                                                   |myproject_mul_8s_8s_13_1_1_91                                                                       |    25|\n",
      "|293   |    mul_8s_8s_13_1_1_U715                                                                                   |myproject_mul_8s_8s_13_1_1_92                                                                       |    25|\n",
      "|294   |    mul_8s_8s_13_1_1_U716                                                                                   |myproject_mul_8s_8s_13_1_1_93                                                                       |    25|\n",
      "|295   |    mul_8s_8s_13_1_1_U717                                                                                   |myproject_mul_8s_8s_13_1_1_94                                                                       |    25|\n",
      "|296   |    mul_8s_8s_13_1_1_U718                                                                                   |myproject_mul_8s_8s_13_1_1_95                                                                       |    25|\n",
      "|297   |    mul_8s_8s_13_1_1_U719                                                                                   |myproject_mul_8s_8s_13_1_1_96                                                                       |    25|\n",
      "|298   |    mul_8s_8s_13_1_1_U720                                                                                   |myproject_mul_8s_8s_13_1_1_97                                                                       |    25|\n",
      "|299   |    mul_8s_8s_13_1_1_U721                                                                                   |myproject_mul_8s_8s_13_1_1_98                                                                       |    25|\n",
      "|300   |    mul_8s_8s_13_1_1_U722                                                                                   |myproject_mul_8s_8s_13_1_1_99                                                                       |    25|\n",
      "|301   |    mul_8s_8s_13_1_1_U723                                                                                   |myproject_mul_8s_8s_13_1_1_100                                                                      |    25|\n",
      "|302   |    mul_8s_8s_13_1_1_U724                                                                                   |myproject_mul_8s_8s_13_1_1_101                                                                      |    25|\n",
      "|303   |    mul_8s_8s_13_1_1_U725                                                                                   |myproject_mul_8s_8s_13_1_1_102                                                                      |    25|\n",
      "|304   |    mul_8s_8s_13_1_1_U726                                                                                   |myproject_mul_8s_8s_13_1_1_103                                                                      |    25|\n",
      "|305   |    mul_8s_8s_13_1_1_U727                                                                                   |myproject_mul_8s_8s_13_1_1_104                                                                      |    25|\n",
      "|306   |    mul_8s_8s_13_1_1_U728                                                                                   |myproject_mul_8s_8s_13_1_1_105                                                                      |    25|\n",
      "|307   |    mul_8s_8s_13_1_1_U729                                                                                   |myproject_mul_8s_8s_13_1_1_106                                                                      |    25|\n",
      "|308   |    mul_8s_8s_13_1_1_U730                                                                                   |myproject_mul_8s_8s_13_1_1_107                                                                      |    25|\n",
      "|309   |    mul_8s_8s_13_1_1_U731                                                                                   |myproject_mul_8s_8s_13_1_1_108                                                                      |    25|\n",
      "|310   |    mul_8s_8s_13_1_1_U732                                                                                   |myproject_mul_8s_8s_13_1_1_109                                                                      |    25|\n",
      "|311   |    mul_8s_8s_13_1_1_U733                                                                                   |myproject_mul_8s_8s_13_1_1_110                                                                      |    25|\n",
      "|312   |    mul_8s_8s_13_1_1_U734                                                                                   |myproject_mul_8s_8s_13_1_1_111                                                                      |    25|\n",
      "|313   |    mul_8s_8s_13_1_1_U735                                                                                   |myproject_mul_8s_8s_13_1_1_112                                                                      |    25|\n",
      "|314   |    mul_8s_8s_13_1_1_U736                                                                                   |myproject_mul_8s_8s_13_1_1_113                                                                      |    25|\n",
      "|315   |    mul_8s_8s_13_1_1_U737                                                                                   |myproject_mul_8s_8s_13_1_1_114                                                                      |    25|\n",
      "|316   |    mul_8s_8s_13_1_1_U738                                                                                   |myproject_mul_8s_8s_13_1_1_115                                                                      |    25|\n",
      "|317   |    mul_8s_8s_13_1_1_U739                                                                                   |myproject_mul_8s_8s_13_1_1_116                                                                      |    25|\n",
      "|318   |    mul_8s_8s_13_1_1_U740                                                                                   |myproject_mul_8s_8s_13_1_1_117                                                                      |    25|\n",
      "|319   |    mul_8s_8s_13_1_1_U741                                                                                   |myproject_mul_8s_8s_13_1_1_118                                                                      |    25|\n",
      "|320   |    mul_8s_8s_13_1_1_U742                                                                                   |myproject_mul_8s_8s_13_1_1_119                                                                      |    25|\n",
      "|321   |    mul_8s_8s_13_1_1_U743                                                                                   |myproject_mul_8s_8s_13_1_1_120                                                                      |    25|\n",
      "|322   |    w15_U                                                                                                   |myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s_w15_ROM_AUTOcdu          |  1741|\n",
      "|323   |  dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_U0                                          |myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s                           |  1488|\n",
      "|324   |    mul_8s_6s_13_1_1_U757                                                                                   |myproject_mul_8s_6s_13_1_1                                                                          |    64|\n",
      "|325   |    mul_8s_8s_13_1_1_U753                                                                                   |myproject_mul_8s_8s_13_1_1                                                                          |    64|\n",
      "|326   |    mul_8s_8s_13_1_1_U754                                                                                   |myproject_mul_8s_8s_13_1_1_86                                                                       |    76|\n",
      "|327   |    mul_8s_8s_13_1_1_U755                                                                                   |myproject_mul_8s_8s_13_1_1_87                                                                       |    73|\n",
      "|328   |    mul_8s_8s_13_1_1_U756                                                                                   |myproject_mul_8s_8s_13_1_1_88                                                                       |    73|\n",
      "|329   |    regslice_both_layer18_out_U                                                                             |myproject_regslice_both__parameterized1                                                             |   243|\n",
      "|330   |    w18_U                                                                                                   |myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s_w18_ROM_AUTO_1R           |    61|\n",
      "|331   |  global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_U0                                        |myproject_global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_s                         |     1|\n",
      "|332   |  layer10_out_U                                                                                             |myproject_fifo_w256_d4_S                                                                            |   302|\n",
      "|333   |    U_myproject_fifo_w256_d4_S_ShiftReg                                                                     |myproject_fifo_w256_d4_S_ShiftReg_85                                                                |   292|\n",
      "|334   |  layer12_out_U                                                                                             |myproject_fifo_w256_d4_S_0                                                                          |   718|\n",
      "|335   |    U_myproject_fifo_w256_d4_S_ShiftReg                                                                     |myproject_fifo_w256_d4_S_ShiftReg                                                                   |   708|\n",
      "|336   |  layer13_out_U                                                                                             |myproject_fifo_w256_d1_S                                                                            |   264|\n",
      "|337   |    U_myproject_fifo_w256_d1_S_ShiftReg                                                                     |myproject_fifo_w256_d1_S_ShiftReg_84                                                                |   256|\n",
      "|338   |  layer14_out_U                                                                                             |myproject_fifo_w256_d1_S_1                                                                          |   265|\n",
      "|339   |    U_myproject_fifo_w256_d1_S_ShiftReg                                                                     |myproject_fifo_w256_d1_S_ShiftReg_83                                                                |   256|\n",
      "|340   |  layer15_out_U                                                                                             |myproject_fifo_w256_d1_S_2                                                                          |   296|\n",
      "|341   |    U_myproject_fifo_w256_d1_S_ShiftReg                                                                     |myproject_fifo_w256_d1_S_ShiftReg_82                                                                |   288|\n",
      "|342   |  layer17_out_U                                                                                             |myproject_fifo_w256_d1_S_3                                                                          |   233|\n",
      "|343   |    U_myproject_fifo_w256_d1_S_ShiftReg                                                                     |myproject_fifo_w256_d1_S_ShiftReg                                                                   |   224|\n",
      "|344   |  layer2_out_U                                                                                              |myproject_fifo_w64_d2116_A                                                                          |   161|\n",
      "|345   |    U_myproject_fifo_w64_d2116_A_ram                                                                        |myproject_fifo_w64_d2116_A_ram_81                                                                   |    63|\n",
      "|346   |  layer4_out_U                                                                                              |myproject_fifo_w64_d2116_A_4                                                                        |   153|\n",
      "|347   |    U_myproject_fifo_w64_d2116_A_ram                                                                        |myproject_fifo_w64_d2116_A_ram                                                                      |    55|\n",
      "|348   |  layer5_out_U                                                                                              |myproject_fifo_w64_d121_A                                                                           |   230|\n",
      "|349   |    U_myproject_fifo_w64_d121_A_ram                                                                         |myproject_fifo_w64_d121_A_ram                                                                       |   176|\n",
      "|350   |  layer6_out_U                                                                                              |myproject_fifo_w128_d81_A                                                                           |   387|\n",
      "|351   |    U_myproject_fifo_w128_d81_A_ram                                                                         |myproject_fifo_w128_d81_A_ram_80                                                                    |   337|\n",
      "|352   |  layer8_out_U                                                                                              |myproject_fifo_w128_d81_A_5                                                                         |   651|\n",
      "|353   |    U_myproject_fifo_w128_d81_A_ram                                                                         |myproject_fifo_w128_d81_A_ram                                                                       |   600|\n",
      "|354   |  layer9_out_U                                                                                              |myproject_fifo_w128_d16_A                                                                           |   180|\n",
      "|355   |    U_myproject_fifo_w128_d16_A_ram                                                                         |myproject_fifo_w128_d16_A_ram                                                                       |   147|\n",
      "|356   |  pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_U0                                   |myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s                    |  1689|\n",
      "|357   |    flow_control_loop_pipe_U                                                                                |myproject_flow_control_loop_pipe_64                                                                 |    24|\n",
      "|358   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_46_U                  |myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA          |    34|\n",
      "|359   |      myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core_U     |myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core     |    16|\n",
      "|360   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_47_U                  |myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_65       |    33|\n",
      "|361   |      myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core_U     |myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core__15 |    16|\n",
      "|362   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_48_U                  |myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_66       |    33|\n",
      "|363   |      myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core_U     |myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core__14 |    16|\n",
      "|364   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_49_U                  |myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_67       |    33|\n",
      "|365   |      myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core_U     |myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core__13 |    16|\n",
      "|366   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_50_U                  |myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_68       |    33|\n",
      "|367   |      myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core_U     |myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core__12 |    16|\n",
      "|368   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_51_U                  |myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_69       |    33|\n",
      "|369   |      myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core_U     |myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core__11 |    16|\n",
      "|370   |    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_U                                    |myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_70       |    33|\n",
      "|371   |      myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core_U     |myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core__9  |    16|\n",
      "|372   |    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_U                                    |myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_71       |    33|\n",
      "|373   |      myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core_U     |myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core__8  |    16|\n",
      "|374   |    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_U                                    |myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_72       |    33|\n",
      "|375   |      myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core_U     |myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core__7  |    16|\n",
      "|376   |    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_U                                    |myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_73       |    33|\n",
      "|377   |      myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core_U     |myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core__6  |    16|\n",
      "|378   |    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_U                                    |myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_74       |    33|\n",
      "|379   |      myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core_U     |myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core__5  |    16|\n",
      "|380   |    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_U                                    |myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_75       |    33|\n",
      "|381   |      myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core_U     |myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core__4  |    16|\n",
      "|382   |    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_U                                    |myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_76       |    33|\n",
      "|383   |      myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core_U     |myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core__3  |    16|\n",
      "|384   |    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_U                                    |myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_77       |    33|\n",
      "|385   |      myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core_U     |myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core__2  |    16|\n",
      "|386   |    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_U                                    |myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_78       |    33|\n",
      "|387   |      myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core_U     |myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core__1  |    16|\n",
      "|388   |    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_U                                      |myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_79       |    33|\n",
      "|389   |      myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core_U     |myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA_core__10 |    16|\n",
      "|390   |  pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_U0                                     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s                      |  4414|\n",
      "|391   |    flow_control_loop_pipe_U                                                                                |myproject_flow_control_loop_pipe_40                                                                 |    35|\n",
      "|392   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_10_U                  |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi          |    32|\n",
      "|393   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__17 |    32|\n",
      "|394   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_11_U                  |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_41       |    32|\n",
      "|395   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__14 |    32|\n",
      "|396   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_12_U                  |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_42       |    32|\n",
      "|397   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__11 |    32|\n",
      "|398   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_13_U                  |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_43       |    32|\n",
      "|399   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__8  |    32|\n",
      "|400   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_14_U                  |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_44       |    32|\n",
      "|401   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__5  |    32|\n",
      "|402   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_15_U                  |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_45       |    32|\n",
      "|403   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__2  |    32|\n",
      "|404   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_16_U                  |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_46       |    32|\n",
      "|405   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__22 |    32|\n",
      "|406   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_17_U                  |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_47       |    32|\n",
      "|407   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__19 |    32|\n",
      "|408   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_18_U                  |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_48       |    32|\n",
      "|409   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__16 |    32|\n",
      "|410   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_19_U                  |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_49       |    32|\n",
      "|411   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__13 |    32|\n",
      "|412   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_1_U                   |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_50       |    32|\n",
      "|413   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__21 |    32|\n",
      "|414   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_20_U                  |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_51       |    32|\n",
      "|415   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__10 |    32|\n",
      "|416   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_21_U                  |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_52       |    32|\n",
      "|417   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__7  |    32|\n",
      "|418   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_22_U                  |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_53       |    32|\n",
      "|419   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__4  |    32|\n",
      "|420   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_23_U                  |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_54       |    32|\n",
      "|421   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__1  |    32|\n",
      "|422   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_2_U                   |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_55       |    32|\n",
      "|423   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__18 |    32|\n",
      "|424   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_3_U                   |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_56       |    32|\n",
      "|425   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__15 |    32|\n",
      "|426   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_4_U                   |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_57       |    32|\n",
      "|427   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__12 |    32|\n",
      "|428   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_5_U                   |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_58       |    32|\n",
      "|429   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__9  |    32|\n",
      "|430   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_6_U                   |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_59       |    32|\n",
      "|431   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__6  |    32|\n",
      "|432   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_7_U                   |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_60       |    32|\n",
      "|433   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__3  |    32|\n",
      "|434   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_8_U                   |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_61       |    32|\n",
      "|435   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__23 |    32|\n",
      "|436   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_9_U                   |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_62       |    32|\n",
      "|437   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core__20 |    32|\n",
      "|438   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_U                     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_63       |    33|\n",
      "|439   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi_core     |    32|\n",
      "|440   |  pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_U0                                               |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s                                |  3222|\n",
      "|441   |    flow_control_loop_pipe_U                                                                                |myproject_flow_control_loop_pipe_8                                                                  |    17|\n",
      "|442   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_24_U                  |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp          |    41|\n",
      "|443   |      myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core     |    24|\n",
      "|444   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_25_U                  |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_9        |    42|\n",
      "|445   |      myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__31 |    24|\n",
      "|446   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_26_U                  |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_10       |    41|\n",
      "|447   |      myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__30 |    24|\n",
      "|448   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_27_U                  |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_11       |    41|\n",
      "|449   |      myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__29 |    24|\n",
      "|450   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_28_U                  |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_12       |    41|\n",
      "|451   |      myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__28 |    24|\n",
      "|452   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_29_U                  |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_13       |    41|\n",
      "|453   |      myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__27 |    24|\n",
      "|454   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_30_U                  |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_14       |    41|\n",
      "|455   |      myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__26 |    24|\n",
      "|456   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_31_U                  |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_15       |    41|\n",
      "|457   |      myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__25 |    24|\n",
      "|458   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_32_U                  |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_16       |    41|\n",
      "|459   |      myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__24 |    24|\n",
      "|460   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_33_U                  |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_17       |    41|\n",
      "|461   |      myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__23 |    24|\n",
      "|462   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_34_U                  |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_18       |    41|\n",
      "|463   |      myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__22 |    24|\n",
      "|464   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_35_U                  |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_19       |    41|\n",
      "|465   |      myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__21 |    24|\n",
      "|466   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_36_U                  |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_20       |    41|\n",
      "|467   |      myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__20 |    24|\n",
      "|468   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_37_U                  |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_21       |    41|\n",
      "|469   |      myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__19 |    24|\n",
      "|470   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_38_U                  |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_22       |    41|\n",
      "|471   |      myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__18 |    24|\n",
      "|472   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_39_U                  |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_23       |    41|\n",
      "|473   |      myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__17 |    24|\n",
      "|474   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_40_U                  |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_24       |    41|\n",
      "|475   |      myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__16 |    24|\n",
      "|476   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_41_U                  |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_25       |    41|\n",
      "|477   |      myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__15 |    24|\n",
      "|478   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_42_U                  |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_26       |    41|\n",
      "|479   |      myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__14 |    24|\n",
      "|480   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_43_U                  |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_27       |    41|\n",
      "|481   |      myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__13 |    24|\n",
      "|482   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_44_U                  |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_28       |    41|\n",
      "|483   |      myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__12 |    24|\n",
      "|484   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi_45_U                  |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_29       |    41|\n",
      "|485   |      myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__11 |    24|\n",
      "|486   |    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_U                                    |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_30       |    41|\n",
      "|487   |      myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__9  |    24|\n",
      "|488   |    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_U                                    |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_31       |    41|\n",
      "|489   |      myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__8  |    24|\n",
      "|490   |    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_U                                    |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_32       |    41|\n",
      "|491   |      myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__7  |    24|\n",
      "|492   |    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_U                                    |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_33       |    41|\n",
      "|493   |      myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__6  |    24|\n",
      "|494   |    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_U                                    |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_34       |    41|\n",
      "|495   |      myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__5  |    24|\n",
      "|496   |    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_U                                    |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_35       |    41|\n",
      "|497   |      myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__4  |    24|\n",
      "|498   |    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_U                                    |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_36       |    41|\n",
      "|499   |      myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__3  |    24|\n",
      "|500   |    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_U                                    |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_37       |    41|\n",
      "|501   |      myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__2  |    24|\n",
      "|502   |    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9_U                                    |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_38       |    41|\n",
      "|503   |      myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__1  |    24|\n",
      "|504   |    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_U                                      |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_39       |    41|\n",
      "|505   |      myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp_core__10 |    24|\n",
      "|506   |  relu_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_relu_config8_U0                                      |myproject_relu_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_relu_config8_s                       |   147|\n",
      "|507   |    flow_control_loop_pipe_U                                                                                |myproject_flow_control_loop_pipe_7                                                                  |    19|\n",
      "|508   |  relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_U0                                     |myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_s                      |   250|\n",
      "|509   |    flow_control_loop_pipe_U                                                                                |myproject_flow_control_loop_pipe_6                                                                  |    11|\n",
      "|510   |  relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_U0                                     |myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_s                      |   235|\n",
      "|511   |  relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_U0                                        |myproject_relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_s                         |   110|\n",
      "|512   |    flow_control_loop_pipe_U                                                                                |myproject_flow_control_loop_pipe                                                                    |    28|\n",
      "|513   |  start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10cfu_U                        |myproject_start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10cfu          |    10|\n",
      "|514   |  start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0_U                          |myproject_start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0            |    10|\n",
      "|515   |  start_for_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0_U                             |myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0               |    12|\n",
      "|516   |  start_for_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_U0_U                              |myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_U0                |    10|\n",
      "|517   |  start_for_global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_U0_U                            |myproject_start_for_global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_U0              |    12|\n",
      "|518   |  start_for_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_configceu_U                        |myproject_start_for_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_configceu          |    11|\n",
      "|519   |  start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_U0_U                         |myproject_start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_U0           |     9|\n",
      "|520   |  start_for_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_U0_U                                   |myproject_start_for_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_U0                     |    11|\n",
      "|521   |  start_for_relu_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_relu_config8_U0_U                          |myproject_start_for_relu_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_relu_config8_U0            |    10|\n",
      "|522   |  start_for_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_U0_U                         |myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_U0           |    11|\n",
      "|523   |  start_for_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_U0_U                         |myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_U0           |    11|\n",
      "|524   |  start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_U0_U                            |myproject_start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_U0              |    10|\n",
      "+------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------+\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Writing Synthesis Report : Time (s): cpu = 00:02:17 ; elapsed = 00:02:22 . Memory (MB): peak = 2342.547 ; gain = 968.059 ; free physical = 9614 ; free virtual = 29226\n",
      "---------------------------------------------------------------------------------\n",
      "Synthesis finished with 0 errors, 0 critical warnings and 350 warnings.\n",
      "Synthesis Optimization Runtime : Time (s): cpu = 00:02:17 ; elapsed = 00:02:22 . Memory (MB): peak = 2342.547 ; gain = 968.059 ; free physical = 9614 ; free virtual = 29226\n",
      "Synthesis Optimization Complete : Time (s): cpu = 00:02:17 ; elapsed = 00:02:22 . Memory (MB): peak = 2342.555 ; gain = 968.059 ; free physical = 9614 ; free virtual = 29226\n",
      "INFO: [Project 1-571] Translating synthesized netlist\n",
      "INFO: [Netlist 29-17] Analyzing 2935 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_10 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_11 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_12 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_13 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_14 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_15 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_16 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_8 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_9 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w6_U/q0_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w6_U/q0_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w6_U/q0_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w6_U/q0_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_497/w6_U/q0_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0/w15_U/q0_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0/w15_U/q0_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0/w15_U/q0_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0/w15_U/q0_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0/w15_U/q0_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0/w15_U/q0_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2398.574 ; gain = 0.000 ; free physical = 9563 ; free virtual = 29175\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "  A total of 124 instances were transformed.\n",
      "  BUFG => BUFGCE: 1 instances\n",
      "  IBUF => IBUF (IBUFCTRL, INBUF): 13 instances\n",
      "  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 10 instances\n",
      "  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 90 instances\n",
      "  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 10 instances\n",
      "\n",
      "INFO: [Common 17-83] Releasing license: Synthesis\n",
      "637 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "synth_design completed successfully\n",
      "synth_design: Time (s): cpu = 00:02:29 ; elapsed = 00:02:32 . Memory (MB): peak = 2398.574 ; gain = 1026.145 ; free physical = 9674 ; free virtual = 29287\n",
      "# report_utilization -file vivado_synth.rpt\n",
      "INFO: [Common 17-206] Exiting Vivado at Fri Jun  6 10:21:40 2025...\n",
      "***** VIVADO SYNTHESIS COMPLETED IN 0h2m46s *****\n",
      "INFO: [HLS 200-112] Total CPU user time: 301.77 seconds. Total CPU system time: 22.36 seconds. Total elapsed time: 324.37 seconds; peak allocated memory: 1.186 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Fri Jun  6 10:21:40 2025...\n",
      "Cosim report not found.\n",
      "Timing report not found.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "{'CSynthesisReport': {'TargetClockPeriod': '5.00',\n",
       "  'EstimatedClockPeriod': '3.650',\n",
       "  'BestLatency': '99054',\n",
       "  'WorstLatency': '99090',\n",
       "  'IntervalMin': '9218',\n",
       "  'IntervalMax': '99074',\n",
       "  'BRAM_18K': '102',\n",
       "  'DSP': '0',\n",
       "  'FF': '16906',\n",
       "  'LUT': '35923',\n",
       "  'URAM': '0',\n",
       "  'AvailableBRAM_18K': '1080',\n",
       "  'AvailableDSP': '1700',\n",
       "  'AvailableFF': '406256',\n",
       "  'AvailableLUT': '203128',\n",
       "  'AvailableURAM': '0'},\n",
       " 'VivadoSynthReport': {'LUT': '21418',\n",
       "  'FF': '16107',\n",
       "  'BRAM_18K': '26.5',\n",
       "  'DSP48E': '0'}}"
      ]
     },
     "execution_count": 23,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hls_model.build(csim=False, synth=True, vsynth=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Found 1 solution(s) in rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj.\n",
      "Reports for solution \"solution1\":\n",
      "\n",
      "C simulation report not found.\n",
      "SYNTHESIS REPORT:\n",
      "================================================================\n",
      "== Vitis HLS Report for 'myproject'\n",
      "================================================================\n",
      "* Date:           Fri Jun  6 10:18:43 2025\n",
      "\n",
      "* Version:        2019.1 (Build 3670227 on Oct 13 2022)\n",
      "* Project:        myproject_prj\n",
      "* Solution:       solution1 (Vivado IP Flow Target)\n",
      "* Product family: kintexu\n",
      "* Target device:  xcku035-fbva676-2-e\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Performance Estimates\n",
      "================================================================\n",
      "+ Timing: \n",
      "    * Summary: \n",
      "    +--------+---------+----------+------------+\n",
      "    |  Clock |  Target | Estimated| Uncertainty|\n",
      "    +--------+---------+----------+------------+\n",
      "    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|\n",
      "    +--------+---------+----------+------------+\n",
      "\n",
      "+ Latency: \n",
      "    * Summary: \n",
      "    +---------+---------+----------+----------+------+-------+----------+\n",
      "    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline |\n",
      "    |   min   |   max   |    min   |    max   |  min |  max  |   Type   |\n",
      "    +---------+---------+----------+----------+------+-------+----------+\n",
      "    |    99054|    99090|  0.495 ms|  0.495 ms|  9218|  99074|  dataflow|\n",
      "    +---------+---------+----------+----------+------+-------+----------+\n",
      "\n",
      "    + Detail: \n",
      "        * Instance: \n",
      "        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+------+-------+------------------------------------------+\n",
      "        |                                                                         |                                                                        |  Latency (cycles) |   Latency (absolute)  |   Interval   |                 Pipeline                 |\n",
      "        |                                 Instance                                |                                 Module                                 |   min   |   max   |    min    |    max    |  min |  max  |                   Type                   |\n",
      "        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+------+-------+------------------------------------------+\n",
      "        |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_8u_config2_U0      |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_8u_config2_s      |     9217|    99073|  46.085 us|   0.495 ms|  9217|  99073|                                        no|\n",
      "        |relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_U0       |relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_s       |     2119|     2119|  10.595 us|  10.595 us|  2119|   2119|                                        no|\n",
      "        |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_U0    |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s    |     2120|     2120|  10.600 us|  10.600 us|  2120|   2120|                                        no|\n",
      "        |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0     |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_s     |      485|     5204|   2.425 us|  26.020 us|   485|   5204|                                        no|\n",
      "        |relu_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_relu_config8_U0     |relu_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_relu_config8_s     |       84|       84|   0.420 us|   0.420 us|    84|     84|                                        no|\n",
      "        |pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_U0  |pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s  |       84|       84|   0.420 us|   0.420 us|    84|     84|                                        no|\n",
      "        |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0   |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_s   |       65|      705|   0.325 us|   3.525 us|    65|    705|                                        no|\n",
      "        |relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_U0    |relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_s    |        7|        7|  35.000 ns|  35.000 ns|     7|      7|                                        no|\n",
      "        |pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_U0              |pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s              |        7|        7|  35.000 ns|  35.000 ns|     7|      7|                                        no|\n",
      "        |global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_U0       |global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_s       |        0|        0|       0 ns|       0 ns|     0|      0|                                        no|\n",
      "        |dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0        |dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s        |       34|       35|   0.170 us|   0.175 us|    32|     32|  loop rewind stp(delay=0 clock cycles(s))|\n",
      "        |relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_U0    |relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_s    |        1|        1|   5.000 ns|   5.000 ns|     1|      1|                                        no|\n",
      "        |dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_U0         |dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s         |       35|       36|   0.175 us|   0.180 us|    32|     32|  loop rewind stp(delay=0 clock cycles(s))|\n",
      "        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+------+-------+------------------------------------------+\n",
      "\n",
      "        * Loop: \n",
      "        N/A\n",
      "\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Utilization Estimates\n",
      "================================================================\n",
      "* Summary: \n",
      "+-----------------+---------+------+--------+--------+-----+\n",
      "|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|\n",
      "+-----------------+---------+------+--------+--------+-----+\n",
      "|DSP              |        -|     -|       -|       -|    -|\n",
      "|Expression       |        -|     -|       0|       2|    -|\n",
      "|FIFO             |       56|     -|    1549|     746|    -|\n",
      "|Instance         |       46|     0|   15357|   35175|    -|\n",
      "|Memory           |        -|     -|       -|       -|    -|\n",
      "|Multiplexer      |        -|     -|       -|       -|    -|\n",
      "|Register         |        -|     -|       -|       -|    -|\n",
      "+-----------------+---------+------+--------+--------+-----+\n",
      "|Total            |      102|     0|   16906|   35923|    0|\n",
      "+-----------------+---------+------+--------+--------+-----+\n",
      "|Available        |     1080|  1700|  406256|  203128|    0|\n",
      "+-----------------+---------+------+--------+--------+-----+\n",
      "|Utilization (%)  |        9|     0|       4|      17|    0|\n",
      "+-----------------+---------+------+--------+--------+-----+\n",
      "\n",
      "+ Detail: \n",
      "    * Instance: \n",
      "    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+-------+-----+\n",
      "    |                                 Instance                                |                                 Module                                 | BRAM_18K| DSP|  FF  |  LUT  | URAM|\n",
      "    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+-------+-----+\n",
      "    |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0   |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_s   |       29|   0|  6599|  14186|    0|\n",
      "    |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_8u_config2_U0      |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_8u_config2_s      |        0|   0|   627|   1630|    0|\n",
      "    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0     |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_s     |        7|   0|  2744|   5632|    0|\n",
      "    |dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0        |dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s        |        8|   0|  1049|   3228|    0|\n",
      "    |dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_U0         |dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s         |        2|   0|   441|   1567|    0|\n",
      "    |global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_U0       |global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_s       |        0|   0|     3|     38|    0|\n",
      "    |pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_U0  |pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s  |        0|   0|   693|   1476|    0|\n",
      "    |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_U0    |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s    |        0|   0|  1340|   3006|    0|\n",
      "    |pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_U0              |pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s              |        0|   0|  1201|   2495|    0|\n",
      "    |relu_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_relu_config8_U0     |relu_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_relu_config8_s     |        0|   0|   125|    381|    0|\n",
      "    |relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_U0    |relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_s    |        0|   0|   233|    664|    0|\n",
      "    |relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_U0    |relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_s    |        0|   0|   228|    628|    0|\n",
      "    |relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_U0       |relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_s       |        0|   0|    74|    244|    0|\n",
      "    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+-------+-----+\n",
      "    |Total                                                                    |                                                                        |       46|   0| 15357|  35175|    0|\n",
      "    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+-------+-----+\n",
      "\n",
      "    * DSP: \n",
      "    N/A\n",
      "\n",
      "    * Memory: \n",
      "    N/A\n",
      "\n",
      "    * FIFO: \n",
      "    +---------------+---------+-----+----+-----+------+-----+---------+\n",
      "    |      Name     | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|\n",
      "    +---------------+---------+-----+----+-----+------+-----+---------+\n",
      "    |layer10_out_U  |        0|   99|   0|    -|     4|  256|     1024|\n",
      "    |layer12_out_U  |        0|   99|   0|    -|     4|  256|     1024|\n",
      "    |layer13_out_U  |        0|   99|   0|    -|     1|  256|      256|\n",
      "    |layer14_out_U  |        0|   99|   0|    -|     1|  256|      256|\n",
      "    |layer15_out_U  |        0|   99|   0|    -|     1|  256|      256|\n",
      "    |layer17_out_U  |        0|   99|   0|    -|     1|  256|      256|\n",
      "    |layer2_out_U   |       14|  163|   0|    -|  2116|   64|   135424|\n",
      "    |layer4_out_U   |       14|  163|   0|    -|  2116|   64|   135424|\n",
      "    |layer5_out_U   |        4|  158|   0|    -|   121|   64|     7744|\n",
      "    |layer6_out_U   |        8|  160|   0|    -|    81|  128|    10368|\n",
      "    |layer8_out_U   |        8|  160|   0|    -|    81|  128|    10368|\n",
      "    |layer9_out_U   |        8|  151|   0|    -|    16|  128|     2048|\n",
      "    +---------------+---------+-----+----+-----+------+-----+---------+\n",
      "    |Total          |       56| 1549|   0|    0|  4543| 2112|   304448|\n",
      "    +---------------+---------+-----+----+-----+------+-----+---------+\n",
      "\n",
      "    * Expression: \n",
      "    +--------------+----------+----+---+----+------------+------------+\n",
      "    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|\n",
      "    +--------------+----------+----+---+----+------------+------------+\n",
      "    |ap_idle       |       and|   0|  0|   2|           1|           1|\n",
      "    +--------------+----------+----+---+----+------------+------------+\n",
      "    |Total         |          |   0|  0|   2|           1|           1|\n",
      "    +--------------+----------+----+---+----+------------+------------+\n",
      "\n",
      "    * Multiplexer: \n",
      "    N/A\n",
      "\n",
      "    * Register: \n",
      "    N/A\n",
      "\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Interface\n",
      "================================================================\n",
      "* Summary: \n",
      "+-----------------------------------+-----+-----+------------+----------------------------+--------------+\n",
      "|             RTL Ports             | Dir | Bits|  Protocol  |        Source Object       |    C Type    |\n",
      "+-----------------------------------+-----+-----+------------+----------------------------+--------------+\n",
      "|q_conv2d_batchnorm_5_input_TDATA   |   in|    8|        axis|  q_conv2d_batchnorm_5_input|       pointer|\n",
      "|q_conv2d_batchnorm_5_input_TVALID  |   in|    1|        axis|  q_conv2d_batchnorm_5_input|       pointer|\n",
      "|q_conv2d_batchnorm_5_input_TREADY  |  out|    1|        axis|  q_conv2d_batchnorm_5_input|       pointer|\n",
      "|layer18_out_TDATA                  |  out|   40|        axis|                 layer18_out|       pointer|\n",
      "|layer18_out_TVALID                 |  out|    1|        axis|                 layer18_out|       pointer|\n",
      "|layer18_out_TREADY                 |   in|    1|        axis|                 layer18_out|       pointer|\n",
      "|ap_clk                             |   in|    1|  ap_ctrl_hs|                   myproject|  return value|\n",
      "|ap_rst_n                           |   in|    1|  ap_ctrl_hs|                   myproject|  return value|\n",
      "|ap_start                           |   in|    1|  ap_ctrl_hs|                   myproject|  return value|\n",
      "|ap_done                            |  out|    1|  ap_ctrl_hs|                   myproject|  return value|\n",
      "|ap_ready                           |  out|    1|  ap_ctrl_hs|                   myproject|  return value|\n",
      "|ap_idle                            |  out|    1|  ap_ctrl_hs|                   myproject|  return value|\n",
      "+-----------------------------------+-----+-----+------------+----------------------------+--------------+\n",
      "\n",
      "Co-simulation report not found.\n"
     ]
    }
   ],
   "source": [
    "hls4ml.report.read_vivado_report(hls_model.config.config['OutputDir'])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'rtl_models/vivado_2022.2/yuhao_model_manual_precision'"
      ]
     },
     "execution_count": 25,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hls_model.config.config['OutputDir']"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# IMPORTANT NOTE:\n",
    "\n",
    "(I suspect this is only on Linux)\n",
    "\n",
    "You must go into the verilog directory and find where the \".dat\" ROM imports are, e.g. \"CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2019.1/yuhao_model/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_8_0_5_3_0_ap_fixed_22_9_5_3_0_config15_s_w15_V.v\" has an import \"./dense_wrapper_ap_fixed_8_0_5_3_0_ap_fixed_22_9_5_3_0_config15_s_w15_V_rom.dat\". You must go and manually change all of these relative paths into ABSOLUTE paths. Otherwise, vivado doesn't know where to find them. "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Command line commands to test in ModelSim (on the Windows side of this PC)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_mul_8s_7s_15_1_1.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_flow_control_loop_pipe_no_ap_cont.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_32u_config10_s.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_mux_727_8_1_1.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_0_5_3_0_8u_config2_s.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_mul_8s_5ns_13_1_0.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_32u_config13_s.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_mul_8s_6ns_13_1_0.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_8u_config6_s.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_fifo_w128_d16_A.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_dense_array_ap_fixed_32u_array_ap_fixed_22_11_5_3_0_32u_config15_s_outidx_ROMcbu.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_fifo_w128_d81_A.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_fifo_w64_d121_A.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_start_for_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_32u_config10_U0.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_fifo_w256_d1_S.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_dense_array_ap_fixed_32u_array_ap_fixed_22_11_5_3_0_32u_config15_s.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_2_4_0_0_32u_relu_config12chv.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_mul_8s_7ns_13_1_0.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_ufixed_8_2_4_0_0_8u_config5_s.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_relu_array_ap_fixed_32u_array_ap_ufixed_8_2_4_0_0_32u_relu_config12_s.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_mac_muladd_8s_8ns_16s_17_1_1.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_dense_resource_ap_ufixed_ap_fixed_25_14_5_3_0_config10_mult_s_outidx_1_ROM_AUbEo.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_dense_resource_ap_ufixed_ap_fixed_25_14_5_3_0_config10_mult_s_w10_ROM_AUTO_1R.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_start_for_dense_array_ap_ufixed_32u_array_ap_fixed_22_11_5_3_0_5u_config18_U0.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_fifo_w64_d2116_A.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_dense_array_ap_fixed_32u_array_ap_fixed_22_11_5_3_0_32u_config15_s_w15_ROM_AUccu.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_linear_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_linear_config3_s.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_mul_8s_8ns_16_1_1.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_conv_2d_cl_array_ap_ufixed_8u_array_ap_fixed_24_13_5_3_0_16u_config6_s.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_0_5_3_0_config2_mult_s.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_start_for_conv_2d_cl_array_ap_ufixed_8u_array_ap_fixed_24_13_5_3_0_16u_configcgu.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_mux_42_25_1_1.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config10_s_p_ZZN4nnet26conv_28jQ.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_mul_8s_8s_13_1_0.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_fifo_w256_d4_S.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_dense_resource_ap_ufixed_ap_fixed_24_13_5_3_0_config6_mult_s.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_dense_resource_ap_ufixed_ap_fixed_24_13_5_3_0_config6_mult_s_w6_ROM_AUTO_1R.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_compute_output_buffer_2d_array_array_ap_fixed_24_13_5_3_0_16u_config6_s.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_mux_1448_8_1_1.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_fifo_w384_d81_A.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_fifo_w800_d4_A.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_0_5_3_0_8u_config2_s.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_fifo_w110_d1_S.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_mul_8s_8s_16_1_1.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_U0.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_mul_8s_6s_13_1_0.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_dense_array_ap_ufixed_32u_array_ap_fixed_22_11_5_3_0_5u_config18_s.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_start_for_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_32u_config13_U0.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_start_for_linear_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_linear_config1cjv.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_start_for_relu_array_ap_fixed_32u_array_ap_ufixed_8_2_4_0_0_32u_relu_config17civ.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_dense_resource_ap_ufixed_ap_fixed_24_13_5_3_0_config6_mult_s_outidx_2_ROM_AUTRg6.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_22_11_5_3_0_32u_config15_U0.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_flow_control_loop_pipe.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_32u_config13_s_void_pooling2d_clbFp.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_mux_325_8_1_1.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_s_void_pooling2d_cl_Shg.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_fifo_w704_d1_S.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_relu_array_ap_fixed_8u_array_ap_ufixed_8_2_4_0_0_8u_relu_config4_s.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_linear_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_linear_config19_s.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_mul_8s_8ns_13_1_0.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_relu_array_ap_fixed_32u_array_ap_ufixed_8_2_4_0_0_32u_relu_config17_s.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_start_for_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config9_U0.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_mul_8s_7s_13_1_0.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_s.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_8u_config6_s_p_ZZN4nnet26conv_2d_Bew.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_mux_164_8_1_1.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_32u_config10_s.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_start_for_linear_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_linear_config3ceu.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_dense_resource_ap_ufixed_ap_fixed_25_14_5_3_0_config10_mult_s.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_regslice_both.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_mul_8ns_6s_14_1_1.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_mux_42_22_1_1.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_dense_array_ap_ufixed_32u_array_ap_fixed_22_11_5_3_0_5u_config18_s_w18_ROM_AUcdu.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_start_for_relu_array_ap_fixed_8u_array_ap_ufixed_8_2_4_0_0_8u_relu_config4_U0.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_start_for_global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_U0.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_ufixed_8_2_4_0_0_8u_config5_s_p_ZZN4dEe.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_ufixed_8_2_4_0_0_8u_configcfu.v\"\n",
      "vlog \"./rtl_models/vivado_2022.2/yuhao_model/myproject_mac_muladd_8ns_6s_16s_17_1_1.v\"\n"
     ]
    }
   ],
   "source": [
    "verilog_dir = os.path.join(hls_model.config.config['OutputDir'], \"myproject_prj\", \"solution1\", \"syn\", \"verilog\")\n",
    "\n",
    "if BACKEND==\"Vivado\":\n",
    "    vlog_suffix = 'vlog \"./rtl_models/vivado_2019.1/yuhao_model'\n",
    "elif BACKEND==\"Vitis\":\n",
    "    vlog_suffix = 'vlog \"./rtl_models/vivado_2022.2/yuhao_model'\n",
    "\n",
    "for f in os.listdir(verilog_dir):\n",
    "    if f.endswith(\".dat\"): continue\n",
    "    print(f'{vlog_suffix}/{f}\"')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "cp -r rtl_models/vivado_2022.2/yuhao_model_manual_precision/myproject_prj/solution1/syn/verilog /mnt/c/Users/abdel/OneDrive/Documents/RHEED/crop_verilog/testbench_crop_plus_gaussian/rtl_models/vivado_2022.2/yuhao_model\n"
     ]
    }
   ],
   "source": [
    "copy_command = \"cp -r\"\n",
    "\n",
    "copy_command += f\" {verilog_dir}\"\n",
    "\n",
    "if BACKEND==\"Vivado\":\n",
    "    dest_dir = \"/mnt/c/Users/abdel/OneDrive/Documents/RHEED/crop_verilog/testbench_crop_plus_gaussian/rtl_models/vivado_2019.1/yuhao_model\"\n",
    "elif BACKEND==\"Vitis\":\n",
    "    dest_dir = \"/mnt/c/Users/abdel/OneDrive/Documents/RHEED/crop_verilog/testbench_crop_plus_gaussian/rtl_models/vivado_2022.2/yuhao_model\"\n",
    "else: raise NotImplementedError\n",
    "\n",
    "copy_command += f\" {dest_dir}\"\n",
    "print(copy_command)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "rheed_hls4ml_dev",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.15"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
