{"vcs1":{"timestamp_begin":1738055656.829077516, "rt":0.24, "ut":0.10, "st":0.09}}
{"vcselab":{"timestamp_begin":1738055657.152288756, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1738055657.472258244, "rt":0.14, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1738055656.597720653}
{"VCS_COMP_START_TIME": 1738055656.597720653}
{"VCS_COMP_END_TIME": 1738055657.686182234}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265412}}
{"vcselab": {"peak_mem": 150356}}
