<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2022.1 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xczu7_0" gui_info="dashboard1=hw_ila_1[xczu7_0/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xczu7_0/hw_ila_1/Status=ILA_STATUS_1;xczu7_0/hw_ila_1/Waveform=ILA_WAVE_1;xczu7_0/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;xczu7_0/hw_ila_1/Settings=ILA_SETTINGS_1;],dashboard2=hw_vios[xczu7_0/hw_vio_1=VIO_PROBES_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xczu7_0" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/design_1_wrapper.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="design_1_i/ila_0" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="design_1_i/hdc302x_i2c_master_0_ack_error" gui_info="hw_vios/hw_vio_1=6"/>
    <Object name="design_1_i/hdc302x_i2c_master_0_busy" gui_info="hw_vios/hw_vio_1=5"/>
    <Object name="design_1_i/hdc302x_i2c_master_0_done" gui_info="hw_vios/hw_vio_1=4"/>
    <Object name="design_1_i/hdc302x_i2c_master_0_humidity_raw[15:0]" gui_info="hw_vios/hw_vio_1=3"/>
    <Object name="design_1_i/hdc302x_i2c_master_0_state_debug[4:0]" gui_info="hw_vios/hw_vio_1=2"/>
    <Object name="design_1_i/hdc302x_i2c_master_0_temperature_raw[15:0]" gui_info="hw_vios/hw_vio_1=7"/>
    <Object name="design_1_i/lmp92018_spi_master_0_ENABLE_VDD_PIX" gui_info="hw_vios/hw_vio_1=0"/>
    <Object name="design_1_i/lmp92018_spi_master_0_SEN_PL_ENABLE" gui_info="hw_vios/hw_vio_1=1"/>
    <Object name="design_1_i/lmp92018_spi_master_0_SEN_PL_ENABLE_VDD_1V8" gui_info="hw_vios/hw_vio_1=2"/>
    <Object name="design_1_i/lmp92018_spi_master_0_SEN_PL_ENABLE_VDD_3V3" gui_info="hw_vios/hw_vio_1=3"/>
    <Object name="design_1_i/lmp92018_spi_master_0_busy" gui_info="hw_vios/hw_vio_1=4"/>
    <Object name="design_1_i/lmp92018_spi_master_0_debug_pwr_state[2:0]" gui_info="hw_vios/hw_vio_1=5"/>
    <Object name="design_1_i/lmp92018_spi_master_0_debug_rx_data[23:0]" gui_info="hw_vios/hw_vio_1=6"/>
    <Object name="design_1_i/lmp92018_spi_master_0_debug_spi_state[3:0]" gui_info="hw_vios/hw_vio_1=7"/>
    <Object name="design_1_i/lmp92018_spi_master_0_done" gui_info="hw_vios/hw_vio_1=8"/>
    <Object name="design_1_i/lmp92018_spi_master_0_spi_csb" gui_info="hw_vios/hw_vio_1=9"/>
    <Object name="design_1_i/lmp92018_spi_master_0_vendor_id[15:0]" gui_info="hw_vios/hw_vio_1=10"/>
    <Object name="design_1_i/vio_0_probe_out0" gui_info="hw_vios/hw_vio_1=0"/>
    <Object name="design_1_i/vio_0_probe_out1" gui_info="hw_vios/hw_vio_1=1"/>
    <Object name="design_1_i/vio_0_probe_out1_1" gui_info="Trigger Setup=0"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/hdc302x_i2c_master_0_ack_error_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/hdc302x_i2c_master_0_busy_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq5&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq5&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[4:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq5&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/hdc302x_i2c_master_0_state_debug_1[4]"/>
        <net name="design_1_i/hdc302x_i2c_master_0_state_debug_1[3]"/>
        <net name="design_1_i/hdc302x_i2c_master_0_state_debug_1[2]"/>
        <net name="design_1_i/hdc302x_i2c_master_0_state_debug_1[1]"/>
        <net name="design_1_i/hdc302x_i2c_master_0_state_debug_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[2:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/lmp92018_spi_master_0_debug_pwr_state_1[2]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_pwr_state_1[1]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_pwr_state_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq24&apos;hXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq24&apos;hXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[23:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq24&apos;hXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data_1[23]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data_1[22]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data_1[21]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data_1[20]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data_1[19]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data_1[18]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data_1[17]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data_1[16]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data_1[15]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data_1[14]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data_1[13]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data_1[12]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data_1[11]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data_1[10]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data_1[9]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data_1[8]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data_1[7]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data_1[6]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data_1[5]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data_1[4]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data_1[3]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data_1[2]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data_1[1]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[3:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/lmp92018_spi_master_0_debug_spi_state_1[3]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_spi_state_1[2]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_spi_state_1[1]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_spi_state_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/lmp92018_spi_master_0_spi_csb_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/lmp92018_spi_master_0_spi_mosi"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/lmp92018_spi_master_0_spi_sclk"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/spi_miso_0_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/vio_0_probe_out0_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;b1"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;b1"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/vio_0_probe_out1_1"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/hdc302x_i2c_master_0_ack_error"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/hdc302x_i2c_master_0_busy"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/hdc302x_i2c_master_0_done"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/hdc302x_i2c_master_0_humidity_raw[15]"/>
        <net name="design_1_i/hdc302x_i2c_master_0_humidity_raw[14]"/>
        <net name="design_1_i/hdc302x_i2c_master_0_humidity_raw[13]"/>
        <net name="design_1_i/hdc302x_i2c_master_0_humidity_raw[12]"/>
        <net name="design_1_i/hdc302x_i2c_master_0_humidity_raw[11]"/>
        <net name="design_1_i/hdc302x_i2c_master_0_humidity_raw[10]"/>
        <net name="design_1_i/hdc302x_i2c_master_0_humidity_raw[9]"/>
        <net name="design_1_i/hdc302x_i2c_master_0_humidity_raw[8]"/>
        <net name="design_1_i/hdc302x_i2c_master_0_humidity_raw[7]"/>
        <net name="design_1_i/hdc302x_i2c_master_0_humidity_raw[6]"/>
        <net name="design_1_i/hdc302x_i2c_master_0_humidity_raw[5]"/>
        <net name="design_1_i/hdc302x_i2c_master_0_humidity_raw[4]"/>
        <net name="design_1_i/hdc302x_i2c_master_0_humidity_raw[3]"/>
        <net name="design_1_i/hdc302x_i2c_master_0_humidity_raw[2]"/>
        <net name="design_1_i/hdc302x_i2c_master_0_humidity_raw[1]"/>
        <net name="design_1_i/hdc302x_i2c_master_0_humidity_raw[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/hdc302x_i2c_master_0_state_debug[4]"/>
        <net name="design_1_i/hdc302x_i2c_master_0_state_debug[3]"/>
        <net name="design_1_i/hdc302x_i2c_master_0_state_debug[2]"/>
        <net name="design_1_i/hdc302x_i2c_master_0_state_debug[1]"/>
        <net name="design_1_i/hdc302x_i2c_master_0_state_debug[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/hdc302x_i2c_master_0_temperature_raw[15]"/>
        <net name="design_1_i/hdc302x_i2c_master_0_temperature_raw[14]"/>
        <net name="design_1_i/hdc302x_i2c_master_0_temperature_raw[13]"/>
        <net name="design_1_i/hdc302x_i2c_master_0_temperature_raw[12]"/>
        <net name="design_1_i/hdc302x_i2c_master_0_temperature_raw[11]"/>
        <net name="design_1_i/hdc302x_i2c_master_0_temperature_raw[10]"/>
        <net name="design_1_i/hdc302x_i2c_master_0_temperature_raw[9]"/>
        <net name="design_1_i/hdc302x_i2c_master_0_temperature_raw[8]"/>
        <net name="design_1_i/hdc302x_i2c_master_0_temperature_raw[7]"/>
        <net name="design_1_i/hdc302x_i2c_master_0_temperature_raw[6]"/>
        <net name="design_1_i/hdc302x_i2c_master_0_temperature_raw[5]"/>
        <net name="design_1_i/hdc302x_i2c_master_0_temperature_raw[4]"/>
        <net name="design_1_i/hdc302x_i2c_master_0_temperature_raw[3]"/>
        <net name="design_1_i/hdc302x_i2c_master_0_temperature_raw[2]"/>
        <net name="design_1_i/hdc302x_i2c_master_0_temperature_raw[1]"/>
        <net name="design_1_i/hdc302x_i2c_master_0_temperature_raw[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/lmp92018_spi_master_0_ENABLE_VDD_PIX"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/lmp92018_spi_master_0_SEN_PL_ENABLE"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/lmp92018_spi_master_0_SEN_PL_ENABLE_VDD_1V8"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/lmp92018_spi_master_0_SEN_PL_ENABLE_VDD_3V3"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/lmp92018_spi_master_0_busy"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/lmp92018_spi_master_0_debug_pwr_state[2]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_pwr_state[1]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_pwr_state[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data[23]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data[22]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data[21]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data[20]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data[19]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data[18]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data[17]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data[16]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data[15]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data[14]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data[13]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data[12]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data[11]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data[10]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data[9]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data[8]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data[7]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data[6]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data[5]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data[4]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data[3]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data[2]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data[1]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_rx_data[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/lmp92018_spi_master_0_debug_spi_state[3]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_spi_state[2]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_spi_state[1]"/>
        <net name="design_1_i/lmp92018_spi_master_0_debug_spi_state[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/lmp92018_spi_master_0_done"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/lmp92018_spi_master_0_spi_csb"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/lmp92018_spi_master_0_vendor_id[15]"/>
        <net name="design_1_i/lmp92018_spi_master_0_vendor_id[14]"/>
        <net name="design_1_i/lmp92018_spi_master_0_vendor_id[13]"/>
        <net name="design_1_i/lmp92018_spi_master_0_vendor_id[12]"/>
        <net name="design_1_i/lmp92018_spi_master_0_vendor_id[11]"/>
        <net name="design_1_i/lmp92018_spi_master_0_vendor_id[10]"/>
        <net name="design_1_i/lmp92018_spi_master_0_vendor_id[9]"/>
        <net name="design_1_i/lmp92018_spi_master_0_vendor_id[8]"/>
        <net name="design_1_i/lmp92018_spi_master_0_vendor_id[7]"/>
        <net name="design_1_i/lmp92018_spi_master_0_vendor_id[6]"/>
        <net name="design_1_i/lmp92018_spi_master_0_vendor_id[5]"/>
        <net name="design_1_i/lmp92018_spi_master_0_vendor_id[4]"/>
        <net name="design_1_i/lmp92018_spi_master_0_vendor_id[3]"/>
        <net name="design_1_i/lmp92018_spi_master_0_vendor_id[2]"/>
        <net name="design_1_i/lmp92018_spi_master_0_vendor_id[1]"/>
        <net name="design_1_i/lmp92018_spi_master_0_vendor_id[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="1"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/vio_0_probe_out0"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="1"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/vio_0_probe_out1"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
