![image](https://github.com/user-attachments/assets/efcf8fbb-b116-4a66-8510-5b91da7726e3) RISC-V è£¸æœº LeNet-5 æ¨ç†ç³»ç»Ÿ
Bare-metal LeNet-5 Inference System on RISC-V
æœ¬é¡¹ç›®å®ç°äº† LeNet-5 å·ç§¯ç¥ç»ç½‘ç»œåœ¨è£¸æœº RISC-V SystemC æ¨¡æ‹Ÿå™¨ä¸­çš„æ¨ç†è¿è¡Œï¼Œæ”¯æŒåŒæ¶æ„ RV32IMAC ä¸ RV64IMACï¼Œé€‚ç”¨äºç³»ç»Ÿçº§å»ºæ¨¡ã€æŒ‡ä»¤é›†å¯¹æ¯”ã€AI æ¨ç†æ€§èƒ½åˆ†æç­‰ç ”ç©¶ä»»åŠ¡ã€‚
This project implements the forward inference of the LeNet-5 CNN on a bare-metal RISC-V SystemC simulator, supporting both RV32IMAC and RV64IMAC architectures. It is suitable for research on system-level modeling, ISA comparison, and AI inference performance evaluation.

ä¸»è¦æ–‡ä»¶ç»“æ„ | Project Structure

â”œâ”€â”€ main.cpp               // æ¨ç†ä¸»æ§ç¨‹åº | Main entry and inference loop
â”œâ”€â”€ lenet_layer.cpp        // LeNet å„å±‚å®ç° | Layer functions (conv, pool, FC)
â”œâ”€â”€ trace_io.cpp/.h        // è£¸æœºè¾“å‡ºæ”¯æŒ | Bare-metal trace output library
â”œâ”€â”€ timer.h                // æ—¶é—´ç»Ÿè®¡æ¨¡å— | Cycle-based timing utilities
â”œâ”€â”€ *_weight.h, *_bias.h   // è®­ç»ƒæƒé‡å¤´æ–‡ä»¶ | Trained weights and biases
â”œâ”€â”€ train_images.h         // æµ‹è¯•æ ·æœ¬ï¼ˆå¤´æ–‡ä»¶å½¢å¼ï¼‰| Embedded test image samples
â”œâ”€â”€ link.ld.txt            // è‡ªå®šä¹‰é“¾æ¥è„šæœ¬ | Custom linker script
â”œâ”€â”€ Makefile.txt           // æ”¯æŒæ¶æ„åˆ‡æ¢çš„æ„å»ºè„šæœ¬ | Makefile for build and hex generation
â””â”€â”€ _start.S               // ç¨‹åºå…¥å£æ±‡ç¼–æ–‡ä»¶ | Bare-metal program entry (startup code)
âš™ï¸ æ„å»ºæ–¹æ³• | Build Instructions
ç¯å¢ƒè¦æ±‚ | Requirements
RISC-V GNU Toolchain: riscv64-unknown-elf-g++  ï¼ˆæ„å»ºæ—¶å¯ç”¨äº¤å‰ç¼–è¯‘çš„é€‰é¡¹ï¼‰

SystemC 2.3.3+

æ”¯æŒ .hex åŠ è½½çš„ SystemC-TLM æ¨¡æ‹Ÿå™¨ï¼ˆå¦‚ mariusmm/RISC-V-TLMï¼‰

ç¼–è¯‘æ­¥éª¤ | Build Steps

# æ„å»º RV64IMAC /RV32IMAC ç‰ˆæœ¬

make clean && make TARGET_ARCH=rv64imac / TARGET_ARCH=rv32imac
æŒ‰ç…§makefileè¿è¡Œå¹¶è¾“å‡ºhexæ–‡ä»¶ç”¨äºæ¨¡æ‹Ÿ
Output file: main.hex, ready to be loaded into the simulator.

è¿è¡Œè¯´æ˜ | How to Run
æœ¬é¡¹ç›®ï¼ˆ åœ¨mariusmm/RISC-V-TLMæ¨¡æ‹Ÿå™¨ä¸­ï¼‰è¿è¡Œæ—¶éœ€æŒ‡å®šå¯ç”¨xtermæ¥è¯»å–æ•°æ®ï¼Œæ‰€ä»¥è¿è¡Œä»£ç ä¸ºï¼š
To run this project using the mariusmm/RISC-V-TLM simulator, you must explicitly enable xterm to read output data from the simulator. The command to execute is:

xterm -hold  -e your/simulator/address/RISCV_TLM -R 64  your/hex/file/address/main.hex

Attention: "-R 64 " å¯èƒ½æ˜¯ç‰¹å®šå¯¹äºmariusmm/RISC-V-TLMæ¨¡æ‹Ÿå™¨ï¼Œå…¶ä½œç”¨æ˜¯æŒ‡å®šæ¨¡æ‹Ÿå™¨ç”Ÿæˆ64/32ä½æ¨¡æ‹Ÿå™¨ï¼ŒæŒ‰éœ€ä¿®æ”¹ã€‚
Attentionï¼š"-R 64 " may specificly for mariusmm/RISC-V-TLM simulator to generate 64/32-bit simulators ï¼Œ modify them as needed.

æ•°æ®é›†ï¼šMNIST æ‰‹å†™æ•°å­—é›†ï¼ˆå‰100å¼ ï¼‰
Dataset: MNIST handwritten digits (first 100 samples)

æƒé‡æ¥æºï¼šPyTorch è®­ç»ƒæ¨¡å‹è½¬ä¸º .h æ•°ç»„
Weights: Extracted from PyTorch-trained model and exported as C++ headers

ä½œè€…ä¿¡æ¯ | Author
å­¦ç”Ÿå§“å | Nameï¼šç©†æ³°å®‡ (Taiyu Mu)

æŒ‡å¯¼æ•™å¸ˆ | Supervisorï¼šåˆ˜å±¹ç§‹ (YiQiu Liu)

å­¦æ ¡ | Schoolï¼šåå—ç†å·¥å¤§å­¦ å¾®ç”µå­å­¦é™¢ (SCUT School of Microelectronics)

æ¯•ä¸šè®¾è®¡æ–¹å‘ | Thesis Topicï¼šåŸºäº SystemC çš„ RISC-V æ¶æ„å»ºæ¨¡ä¸æ¨ç†æ€§èƒ½åˆ†æ
System-level modeling of RISC-V processors and performance benchmarking with CNN tasks

ğŸ“„ è®¸å¯åè®® | License
æœ¬é¡¹ç›®ä»…ç”¨äºæ•™å­¦å’Œç ”ç©¶ç”¨é€”ï¼Œæœªç»è®¸å¯è¯·å‹¿å•†ä¸šä½¿ç”¨ã€‚
For academic and educational use only. Commercial use without permission is prohibited.
