module sipo(SI,Clk,Po)
input SI,Clk;
output [0:7]Po;
reg[0:7]temp;
always@(pasedge Clk)
beign
temp=temp{[0:6],SI};
end
assign Po=temp;
endmodule