$date
	Sun Oct 23 02:14:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#362241
b1 !
1"
#362242
b1 &
b1 %
1$
#362243
0"
#362246
1#
#362250
b0 &
b0 %
0#
0$
#1391030
b11100 &
b11100 %
1$
b11100 !
1"
#1391031
0"
#1391034
b1110 &
b1110 %
#1391038
b111 &
b111 %
#1391042
b10110 &
b10110 %
#1391046
b1011 &
b1011 %
#1391050
b100010 &
b100010 %
#1391054
b10001 &
b10001 %
#1391058
b110100 &
b110100 %
#1391062
b11010 &
b11010 %
#1391066
b1101 &
b1101 %
#1391070
b101000 &
b101000 %
#1391074
b10100 &
b10100 %
#1391078
b1010 &
b1010 %
#1391082
b101 &
b101 %
#1391086
b10000 &
b10000 %
#1391090
b1000 &
b1000 %
#1391094
b100 &
b100 %
#1391098
b10 &
b10 %
#1391102
b1 &
1#
b1 %
#1391106
b0 &
b0 %
0#
0$
#2407211
b1 !
1"
#2407214
b1 &
b1 %
1$
#2407215
0"
#2407218
1#
#2407222
b0 &
0#
b0 %
0$
#4500012
