
STM32F031F6P6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000049dc  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000010c0  08004a9c  08004a9c  00005a9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005b5c  08005b5c  0000706c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005b5c  08005b5c  0000706c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005b5c  08005b5c  0000706c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005b5c  08005b5c  00006b5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005b60  08005b60  00006b60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08005b64  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000310  2000006c  08005bd0  0000706c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000037c  08005bd0  0000737c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000706c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e055  00000000  00000000  00007094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022fe  00000000  00000000  000150e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d10  00000000  00000000  000173e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00012292  00000000  00000000  000180f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00010b5e  00000000  00000000  0002a38a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000691ab  00000000  00000000  0003aee8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  000a4093  2**0
                  CONTENTS, READONLY
 19 .debug_rnglists 00000a23  00000000  00000000  000a40d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000035fc  00000000  00000000  000a4afc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  000a80f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000006c 	.word	0x2000006c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004a84 	.word	0x08004a84

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000070 	.word	0x20000070
 8000104:	08004a84 	.word	0x08004a84

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			@ (mov r8, r8)

08000234 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int fd, char *ptr, int len) {
 8000234:	b5b0      	push	{r4, r5, r7, lr}
 8000236:	b086      	sub	sp, #24
 8000238:	af00      	add	r7, sp, #0
 800023a:	60f8      	str	r0, [r7, #12]
 800023c:	60b9      	str	r1, [r7, #8]
 800023e:	607a      	str	r2, [r7, #4]
    HAL_StatusTypeDef hstatus;

    if (fd == 1 || fd == 2) {
 8000240:	68fb      	ldr	r3, [r7, #12]
 8000242:	2b01      	cmp	r3, #1
 8000244:	d002      	beq.n	800024c <_write+0x18>
 8000246:	68fb      	ldr	r3, [r7, #12]
 8000248:	2b02      	cmp	r3, #2
 800024a:	d114      	bne.n	8000276 <_write+0x42>
        hstatus = HAL_UART_Transmit(&huart1, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 800024c:	687b      	ldr	r3, [r7, #4]
 800024e:	b29a      	uxth	r2, r3
 8000250:	2517      	movs	r5, #23
 8000252:	197c      	adds	r4, r7, r5
 8000254:	2301      	movs	r3, #1
 8000256:	425b      	negs	r3, r3
 8000258:	68b9      	ldr	r1, [r7, #8]
 800025a:	480a      	ldr	r0, [pc, #40]	@ (8000284 <_write+0x50>)
 800025c:	f003 f848 	bl	80032f0 <HAL_UART_Transmit>
 8000260:	0003      	movs	r3, r0
 8000262:	7023      	strb	r3, [r4, #0]
        if (hstatus == HAL_OK)
 8000264:	197b      	adds	r3, r7, r5
 8000266:	781b      	ldrb	r3, [r3, #0]
 8000268:	2b00      	cmp	r3, #0
 800026a:	d101      	bne.n	8000270 <_write+0x3c>
            return len;
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	e004      	b.n	800027a <_write+0x46>
        else
            return -1;
 8000270:	2301      	movs	r3, #1
 8000272:	425b      	negs	r3, r3
 8000274:	e001      	b.n	800027a <_write+0x46>
    }
    return -1;
 8000276:	2301      	movs	r3, #1
 8000278:	425b      	negs	r3, r3
}
 800027a:	0018      	movs	r0, r3
 800027c:	46bd      	mov	sp, r7
 800027e:	b006      	add	sp, #24
 8000280:	bdb0      	pop	{r4, r5, r7, pc}
 8000282:	46c0      	nop			@ (mov r8, r8)
 8000284:	20000114 	.word	0x20000114

08000288 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:

// Done sending first half of the DMA buffer - this can now safely be updated
void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim) {
 8000288:	b580      	push	{r7, lr}
 800028a:	b082      	sub	sp, #8
 800028c:	af00      	add	r7, sp, #0
 800028e:	6078      	str	r0, [r7, #4]

    if (htim->Instance == TIM3) {
 8000290:	687b      	ldr	r3, [r7, #4]
 8000292:	681b      	ldr	r3, [r3, #0]
 8000294:	4a06      	ldr	r2, [pc, #24]	@ (80002b0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x28>)
 8000296:	4293      	cmp	r3, r2
 8000298:	d105      	bne.n	80002a6 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x1e>
        ws2812_update_buffer(&ws2812, &ws2812.dma_buffer[0]);
 800029a:	4a06      	ldr	r2, [pc, #24]	@ (80002b4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x2c>)
 800029c:	4b06      	ldr	r3, [pc, #24]	@ (80002b8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x30>)
 800029e:	0011      	movs	r1, r2
 80002a0:	0018      	movs	r0, r3
 80002a2:	f000 fbc3 	bl	8000a2c <ws2812_update_buffer>
    }

}
 80002a6:	46c0      	nop			@ (mov r8, r8)
 80002a8:	46bd      	mov	sp, r7
 80002aa:	b002      	add	sp, #8
 80002ac:	bd80      	pop	{r7, pc}
 80002ae:	46c0      	nop			@ (mov r8, r8)
 80002b0:	40000400 	.word	0x40000400
 80002b4:	200001a4 	.word	0x200001a4
 80002b8:	2000019c 	.word	0x2000019c

080002bc <HAL_TIM_PWM_PulseFinishedCallback>:

// Done sending the second half of the DMA buffer - this can now be safely updated
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 80002bc:	b580      	push	{r7, lr}
 80002be:	b082      	sub	sp, #8
 80002c0:	af00      	add	r7, sp, #0
 80002c2:	6078      	str	r0, [r7, #4]

    if (htim->Instance == TIM3) {
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	4a06      	ldr	r2, [pc, #24]	@ (80002e4 <HAL_TIM_PWM_PulseFinishedCallback+0x28>)
 80002ca:	4293      	cmp	r3, r2
 80002cc:	d105      	bne.n	80002da <HAL_TIM_PWM_PulseFinishedCallback+0x1e>
        ws2812_update_buffer(&ws2812, &ws2812.dma_buffer[BUFFER_SIZE]);
 80002ce:	4a06      	ldr	r2, [pc, #24]	@ (80002e8 <HAL_TIM_PWM_PulseFinishedCallback+0x2c>)
 80002d0:	4b06      	ldr	r3, [pc, #24]	@ (80002ec <HAL_TIM_PWM_PulseFinishedCallback+0x30>)
 80002d2:	0011      	movs	r1, r2
 80002d4:	0018      	movs	r0, r3
 80002d6:	f000 fba9 	bl	8000a2c <ws2812_update_buffer>
    }

}
 80002da:	46c0      	nop			@ (mov r8, r8)
 80002dc:	46bd      	mov	sp, r7
 80002de:	b002      	add	sp, #8
 80002e0:	bd80      	pop	{r7, pc}
 80002e2:	46c0      	nop			@ (mov r8, r8)
 80002e4:	40000400 	.word	0x40000400
 80002e8:	200001d4 	.word	0x200001d4
 80002ec:	2000019c 	.word	0x2000019c

080002f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002f0:	b590      	push	{r4, r7, lr}
 80002f2:	b087      	sub	sp, #28
 80002f4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002f6:	f000 fdbf 	bl	8000e78 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002fa:	f000 f86f 	bl	80003dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002fe:	f000 f99b 	bl	8000638 <MX_GPIO_Init>
  MX_DMA_Init();
 8000302:	f000 f97b 	bl	80005fc <MX_DMA_Init>
  MX_TIM3_Init();
 8000306:	f000 f8cb 	bl	80004a0 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 800030a:	f000 f947 	bl	800059c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  printf("WS2812 Demo\n");
 800030e:	4b2e      	ldr	r3, [pc, #184]	@ (80003c8 <main+0xd8>)
 8000310:	0018      	movs	r0, r3
 8000312:	f003 fdcb 	bl	8003eac <puts>

  ws2812_init(&ws2812, &htim3, TIM_CHANNEL_1, 8);
 8000316:	492d      	ldr	r1, [pc, #180]	@ (80003cc <main+0xdc>)
 8000318:	482d      	ldr	r0, [pc, #180]	@ (80003d0 <main+0xe0>)
 800031a:	2308      	movs	r3, #8
 800031c:	2200      	movs	r2, #0
 800031e:	f000 fca5 	bl	8000c6c <ws2812_init>
  zeroLedValues(&ws2812);
 8000322:	4b2b      	ldr	r3, [pc, #172]	@ (80003d0 <main+0xe0>)
 8000324:	0018      	movs	r0, r3
 8000326:	f000 fc33 	bl	8000b90 <zeroLedValues>

  ws2812_demos_set(&ws2812, 1);
 800032a:	4b29      	ldr	r3, [pc, #164]	@ (80003d0 <main+0xe0>)
 800032c:	2101      	movs	r1, #1
 800032e:	0018      	movs	r0, r3
 8000330:	f000 fcf0 	bl	8000d14 <ws2812_demos_set>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t now = 0, next_blink = 500, next_tick = 1000, loop_count = 0;
 8000334:	2300      	movs	r3, #0
 8000336:	603b      	str	r3, [r7, #0]
 8000338:	23fa      	movs	r3, #250	@ 0xfa
 800033a:	005b      	lsls	r3, r3, #1
 800033c:	60fb      	str	r3, [r7, #12]
 800033e:	23fa      	movs	r3, #250	@ 0xfa
 8000340:	009b      	lsls	r3, r3, #2
 8000342:	60bb      	str	r3, [r7, #8]
 8000344:	2300      	movs	r3, #0
 8000346:	607b      	str	r3, [r7, #4]

  while (1)
  {

      now = uwTick;
 8000348:	4b22      	ldr	r3, [pc, #136]	@ (80003d4 <main+0xe4>)
 800034a:	681b      	ldr	r3, [r3, #0]
 800034c:	603b      	str	r3, [r7, #0]

      if (!(now % 10)) { // Just call every 10th loop
 800034e:	683b      	ldr	r3, [r7, #0]
 8000350:	210a      	movs	r1, #10
 8000352:	0018      	movs	r0, r3
 8000354:	f7ff ff68 	bl	8000228 <__aeabi_uidivmod>
 8000358:	1e0b      	subs	r3, r1, #0
 800035a:	d103      	bne.n	8000364 <main+0x74>
          ws2812_demos_tick(&ws2812);
 800035c:	4b1c      	ldr	r3, [pc, #112]	@ (80003d0 <main+0xe0>)
 800035e:	0018      	movs	r0, r3
 8000360:	f000 fcea 	bl	8000d38 <ws2812_demos_tick>
      }

      if (now >= next_blink) { // Every 500 ms
 8000364:	683a      	ldr	r2, [r7, #0]
 8000366:	68fb      	ldr	r3, [r7, #12]
 8000368:	429a      	cmp	r2, r3
 800036a:	d309      	bcc.n	8000380 <main+0x90>
          HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_4);
 800036c:	2390      	movs	r3, #144	@ 0x90
 800036e:	05db      	lsls	r3, r3, #23
 8000370:	2110      	movs	r1, #16
 8000372:	0018      	movs	r0, r3
 8000374:	f001 f9df 	bl	8001736 <HAL_GPIO_TogglePin>
          next_blink = now + 500;
 8000378:	683b      	ldr	r3, [r7, #0]
 800037a:	33f5      	adds	r3, #245	@ 0xf5
 800037c:	33ff      	adds	r3, #255	@ 0xff
 800037e:	60fb      	str	r3, [r7, #12]
      }

      if (now >= next_tick) {
 8000380:	683a      	ldr	r2, [r7, #0]
 8000382:	68bb      	ldr	r3, [r7, #8]
 8000384:	429a      	cmp	r2, r3
 8000386:	d31a      	bcc.n	80003be <main+0xce>
          printf("Tick %lu (count = %lu dma = %lu dat = %lu)\n", now / 1000, loop_count, ws2812.dma_cbs, ws2812.dat_cbs);
 8000388:	683b      	ldr	r3, [r7, #0]
 800038a:	22fa      	movs	r2, #250	@ 0xfa
 800038c:	0091      	lsls	r1, r2, #2
 800038e:	0018      	movs	r0, r3
 8000390:	f7ff fec4 	bl	800011c <__udivsi3>
 8000394:	0003      	movs	r3, r0
 8000396:	001c      	movs	r4, r3
 8000398:	4b0d      	ldr	r3, [pc, #52]	@ (80003d0 <main+0xe0>)
 800039a:	6f99      	ldr	r1, [r3, #120]	@ 0x78
 800039c:	4b0c      	ldr	r3, [pc, #48]	@ (80003d0 <main+0xe0>)
 800039e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80003a0:	687a      	ldr	r2, [r7, #4]
 80003a2:	480d      	ldr	r0, [pc, #52]	@ (80003d8 <main+0xe8>)
 80003a4:	9300      	str	r3, [sp, #0]
 80003a6:	000b      	movs	r3, r1
 80003a8:	0021      	movs	r1, r4
 80003aa:	f003 fd19 	bl	8003de0 <iprintf>
          loop_count = 0;
 80003ae:	2300      	movs	r3, #0
 80003b0:	607b      	str	r3, [r7, #4]
          next_tick = now + 1000;
 80003b2:	683b      	ldr	r3, [r7, #0]
 80003b4:	22fa      	movs	r2, #250	@ 0xfa
 80003b6:	0092      	lsls	r2, r2, #2
 80003b8:	4694      	mov	ip, r2
 80003ba:	4463      	add	r3, ip
 80003bc:	60bb      	str	r3, [r7, #8]
      }

      ++loop_count;
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	3301      	adds	r3, #1
 80003c2:	607b      	str	r3, [r7, #4]
      now = uwTick;
 80003c4:	e7c0      	b.n	8000348 <main+0x58>
 80003c6:	46c0      	nop			@ (mov r8, r8)
 80003c8:	08004a9c 	.word	0x08004a9c
 80003cc:	20000088 	.word	0x20000088
 80003d0:	2000019c 	.word	0x2000019c
 80003d4:	2000022c 	.word	0x2000022c
 80003d8:	08004aa8 	.word	0x08004aa8

080003dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003dc:	b590      	push	{r4, r7, lr}
 80003de:	b095      	sub	sp, #84	@ 0x54
 80003e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003e2:	2420      	movs	r4, #32
 80003e4:	193b      	adds	r3, r7, r4
 80003e6:	0018      	movs	r0, r3
 80003e8:	2330      	movs	r3, #48	@ 0x30
 80003ea:	001a      	movs	r2, r3
 80003ec:	2100      	movs	r1, #0
 80003ee:	f003 fe53 	bl	8004098 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003f2:	2310      	movs	r3, #16
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	0018      	movs	r0, r3
 80003f8:	2310      	movs	r3, #16
 80003fa:	001a      	movs	r2, r3
 80003fc:	2100      	movs	r1, #0
 80003fe:	f003 fe4b 	bl	8004098 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000402:	003b      	movs	r3, r7
 8000404:	0018      	movs	r0, r3
 8000406:	2310      	movs	r3, #16
 8000408:	001a      	movs	r2, r3
 800040a:	2100      	movs	r1, #0
 800040c:	f003 fe44 	bl	8004098 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000410:	0021      	movs	r1, r4
 8000412:	187b      	adds	r3, r7, r1
 8000414:	2202      	movs	r2, #2
 8000416:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000418:	187b      	adds	r3, r7, r1
 800041a:	2201      	movs	r2, #1
 800041c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800041e:	187b      	adds	r3, r7, r1
 8000420:	2210      	movs	r2, #16
 8000422:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000424:	187b      	adds	r3, r7, r1
 8000426:	2202      	movs	r2, #2
 8000428:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800042a:	187b      	adds	r3, r7, r1
 800042c:	2200      	movs	r2, #0
 800042e:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000430:	187b      	adds	r3, r7, r1
 8000432:	22a0      	movs	r2, #160	@ 0xa0
 8000434:	0392      	lsls	r2, r2, #14
 8000436:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000438:	187b      	adds	r3, r7, r1
 800043a:	2200      	movs	r2, #0
 800043c:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800043e:	187b      	adds	r3, r7, r1
 8000440:	0018      	movs	r0, r3
 8000442:	f001 f993 	bl	800176c <HAL_RCC_OscConfig>
 8000446:	1e03      	subs	r3, r0, #0
 8000448:	d001      	beq.n	800044e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800044a:	f000 f93d 	bl	80006c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800044e:	2110      	movs	r1, #16
 8000450:	187b      	adds	r3, r7, r1
 8000452:	2207      	movs	r2, #7
 8000454:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000456:	187b      	adds	r3, r7, r1
 8000458:	2202      	movs	r2, #2
 800045a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800045c:	187b      	adds	r3, r7, r1
 800045e:	2200      	movs	r2, #0
 8000460:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000462:	187b      	adds	r3, r7, r1
 8000464:	2200      	movs	r2, #0
 8000466:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000468:	187b      	adds	r3, r7, r1
 800046a:	2101      	movs	r1, #1
 800046c:	0018      	movs	r0, r3
 800046e:	f001 fc97 	bl	8001da0 <HAL_RCC_ClockConfig>
 8000472:	1e03      	subs	r3, r0, #0
 8000474:	d001      	beq.n	800047a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000476:	f000 f927 	bl	80006c8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800047a:	003b      	movs	r3, r7
 800047c:	2201      	movs	r2, #1
 800047e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000480:	003b      	movs	r3, r7
 8000482:	2200      	movs	r2, #0
 8000484:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000486:	003b      	movs	r3, r7
 8000488:	0018      	movs	r0, r3
 800048a:	f001 fdcd 	bl	8002028 <HAL_RCCEx_PeriphCLKConfig>
 800048e:	1e03      	subs	r3, r0, #0
 8000490:	d001      	beq.n	8000496 <SystemClock_Config+0xba>
  {
    Error_Handler();
 8000492:	f000 f919 	bl	80006c8 <Error_Handler>
  }
}
 8000496:	46c0      	nop			@ (mov r8, r8)
 8000498:	46bd      	mov	sp, r7
 800049a:	b015      	add	sp, #84	@ 0x54
 800049c:	bd90      	pop	{r4, r7, pc}
	...

080004a0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b08e      	sub	sp, #56	@ 0x38
 80004a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80004a6:	2328      	movs	r3, #40	@ 0x28
 80004a8:	18fb      	adds	r3, r7, r3
 80004aa:	0018      	movs	r0, r3
 80004ac:	2310      	movs	r3, #16
 80004ae:	001a      	movs	r2, r3
 80004b0:	2100      	movs	r1, #0
 80004b2:	f003 fdf1 	bl	8004098 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80004b6:	2320      	movs	r3, #32
 80004b8:	18fb      	adds	r3, r7, r3
 80004ba:	0018      	movs	r0, r3
 80004bc:	2308      	movs	r3, #8
 80004be:	001a      	movs	r2, r3
 80004c0:	2100      	movs	r1, #0
 80004c2:	f003 fde9 	bl	8004098 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80004c6:	1d3b      	adds	r3, r7, #4
 80004c8:	0018      	movs	r0, r3
 80004ca:	231c      	movs	r3, #28
 80004cc:	001a      	movs	r2, r3
 80004ce:	2100      	movs	r1, #0
 80004d0:	f003 fde2 	bl	8004098 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80004d4:	4b2f      	ldr	r3, [pc, #188]	@ (8000594 <MX_TIM3_Init+0xf4>)
 80004d6:	4a30      	ldr	r2, [pc, #192]	@ (8000598 <MX_TIM3_Init+0xf8>)
 80004d8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80004da:	4b2e      	ldr	r3, [pc, #184]	@ (8000594 <MX_TIM3_Init+0xf4>)
 80004dc:	2200      	movs	r2, #0
 80004de:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004e0:	4b2c      	ldr	r3, [pc, #176]	@ (8000594 <MX_TIM3_Init+0xf4>)
 80004e2:	2200      	movs	r2, #0
 80004e4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = LED_CNT;
 80004e6:	4b2b      	ldr	r3, [pc, #172]	@ (8000594 <MX_TIM3_Init+0xf4>)
 80004e8:	223b      	movs	r2, #59	@ 0x3b
 80004ea:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004ec:	4b29      	ldr	r3, [pc, #164]	@ (8000594 <MX_TIM3_Init+0xf4>)
 80004ee:	2200      	movs	r2, #0
 80004f0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80004f2:	4b28      	ldr	r3, [pc, #160]	@ (8000594 <MX_TIM3_Init+0xf4>)
 80004f4:	2200      	movs	r2, #0
 80004f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80004f8:	4b26      	ldr	r3, [pc, #152]	@ (8000594 <MX_TIM3_Init+0xf4>)
 80004fa:	0018      	movs	r0, r3
 80004fc:	f001 fe62 	bl	80021c4 <HAL_TIM_Base_Init>
 8000500:	1e03      	subs	r3, r0, #0
 8000502:	d001      	beq.n	8000508 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000504:	f000 f8e0 	bl	80006c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000508:	2128      	movs	r1, #40	@ 0x28
 800050a:	187b      	adds	r3, r7, r1
 800050c:	2280      	movs	r2, #128	@ 0x80
 800050e:	0152      	lsls	r2, r2, #5
 8000510:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000512:	187a      	adds	r2, r7, r1
 8000514:	4b1f      	ldr	r3, [pc, #124]	@ (8000594 <MX_TIM3_Init+0xf4>)
 8000516:	0011      	movs	r1, r2
 8000518:	0018      	movs	r0, r3
 800051a:	f002 f96b 	bl	80027f4 <HAL_TIM_ConfigClockSource>
 800051e:	1e03      	subs	r3, r0, #0
 8000520:	d001      	beq.n	8000526 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 8000522:	f000 f8d1 	bl	80006c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000526:	4b1b      	ldr	r3, [pc, #108]	@ (8000594 <MX_TIM3_Init+0xf4>)
 8000528:	0018      	movs	r0, r3
 800052a:	f001 fe9b 	bl	8002264 <HAL_TIM_PWM_Init>
 800052e:	1e03      	subs	r3, r0, #0
 8000530:	d001      	beq.n	8000536 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8000532:	f000 f8c9 	bl	80006c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000536:	2120      	movs	r1, #32
 8000538:	187b      	adds	r3, r7, r1
 800053a:	2220      	movs	r2, #32
 800053c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800053e:	187b      	adds	r3, r7, r1
 8000540:	2200      	movs	r2, #0
 8000542:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000544:	187a      	adds	r2, r7, r1
 8000546:	4b13      	ldr	r3, [pc, #76]	@ (8000594 <MX_TIM3_Init+0xf4>)
 8000548:	0011      	movs	r1, r2
 800054a:	0018      	movs	r0, r3
 800054c:	f002 fe24 	bl	8003198 <HAL_TIMEx_MasterConfigSynchronization>
 8000550:	1e03      	subs	r3, r0, #0
 8000552:	d001      	beq.n	8000558 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 8000554:	f000 f8b8 	bl	80006c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000558:	1d3b      	adds	r3, r7, #4
 800055a:	2260      	movs	r2, #96	@ 0x60
 800055c:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800055e:	1d3b      	adds	r3, r7, #4
 8000560:	2200      	movs	r2, #0
 8000562:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000564:	1d3b      	adds	r3, r7, #4
 8000566:	2200      	movs	r2, #0
 8000568:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800056a:	1d3b      	adds	r3, r7, #4
 800056c:	2200      	movs	r2, #0
 800056e:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000570:	1d39      	adds	r1, r7, #4
 8000572:	4b08      	ldr	r3, [pc, #32]	@ (8000594 <MX_TIM3_Init+0xf4>)
 8000574:	2200      	movs	r2, #0
 8000576:	0018      	movs	r0, r3
 8000578:	f002 f876 	bl	8002668 <HAL_TIM_PWM_ConfigChannel>
 800057c:	1e03      	subs	r3, r0, #0
 800057e:	d001      	beq.n	8000584 <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 8000580:	f000 f8a2 	bl	80006c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000584:	4b03      	ldr	r3, [pc, #12]	@ (8000594 <MX_TIM3_Init+0xf4>)
 8000586:	0018      	movs	r0, r3
 8000588:	f000 f918 	bl	80007bc <HAL_TIM_MspPostInit>

}
 800058c:	46c0      	nop			@ (mov r8, r8)
 800058e:	46bd      	mov	sp, r7
 8000590:	b00e      	add	sp, #56	@ 0x38
 8000592:	bd80      	pop	{r7, pc}
 8000594:	20000088 	.word	0x20000088
 8000598:	40000400 	.word	0x40000400

0800059c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80005a0:	4b14      	ldr	r3, [pc, #80]	@ (80005f4 <MX_USART1_UART_Init+0x58>)
 80005a2:	4a15      	ldr	r2, [pc, #84]	@ (80005f8 <MX_USART1_UART_Init+0x5c>)
 80005a4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80005a6:	4b13      	ldr	r3, [pc, #76]	@ (80005f4 <MX_USART1_UART_Init+0x58>)
 80005a8:	2296      	movs	r2, #150	@ 0x96
 80005aa:	0192      	lsls	r2, r2, #6
 80005ac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80005ae:	4b11      	ldr	r3, [pc, #68]	@ (80005f4 <MX_USART1_UART_Init+0x58>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80005b4:	4b0f      	ldr	r3, [pc, #60]	@ (80005f4 <MX_USART1_UART_Init+0x58>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80005ba:	4b0e      	ldr	r3, [pc, #56]	@ (80005f4 <MX_USART1_UART_Init+0x58>)
 80005bc:	2200      	movs	r2, #0
 80005be:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80005c0:	4b0c      	ldr	r3, [pc, #48]	@ (80005f4 <MX_USART1_UART_Init+0x58>)
 80005c2:	220c      	movs	r2, #12
 80005c4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005c6:	4b0b      	ldr	r3, [pc, #44]	@ (80005f4 <MX_USART1_UART_Init+0x58>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80005cc:	4b09      	ldr	r3, [pc, #36]	@ (80005f4 <MX_USART1_UART_Init+0x58>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80005d2:	4b08      	ldr	r3, [pc, #32]	@ (80005f4 <MX_USART1_UART_Init+0x58>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80005d8:	4b06      	ldr	r3, [pc, #24]	@ (80005f4 <MX_USART1_UART_Init+0x58>)
 80005da:	2200      	movs	r2, #0
 80005dc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80005de:	4b05      	ldr	r3, [pc, #20]	@ (80005f4 <MX_USART1_UART_Init+0x58>)
 80005e0:	0018      	movs	r0, r3
 80005e2:	f002 fe31 	bl	8003248 <HAL_UART_Init>
 80005e6:	1e03      	subs	r3, r0, #0
 80005e8:	d001      	beq.n	80005ee <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80005ea:	f000 f86d 	bl	80006c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80005ee:	46c0      	nop			@ (mov r8, r8)
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	20000114 	.word	0x20000114
 80005f8:	40013800 	.word	0x40013800

080005fc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b082      	sub	sp, #8
 8000600:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000602:	4b0c      	ldr	r3, [pc, #48]	@ (8000634 <MX_DMA_Init+0x38>)
 8000604:	695a      	ldr	r2, [r3, #20]
 8000606:	4b0b      	ldr	r3, [pc, #44]	@ (8000634 <MX_DMA_Init+0x38>)
 8000608:	2101      	movs	r1, #1
 800060a:	430a      	orrs	r2, r1
 800060c:	615a      	str	r2, [r3, #20]
 800060e:	4b09      	ldr	r3, [pc, #36]	@ (8000634 <MX_DMA_Init+0x38>)
 8000610:	695b      	ldr	r3, [r3, #20]
 8000612:	2201      	movs	r2, #1
 8000614:	4013      	ands	r3, r2
 8000616:	607b      	str	r3, [r7, #4]
 8000618:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 800061a:	2200      	movs	r2, #0
 800061c:	2100      	movs	r1, #0
 800061e:	200b      	movs	r0, #11
 8000620:	f000 fd3a 	bl	8001098 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8000624:	200b      	movs	r0, #11
 8000626:	f000 fd4c 	bl	80010c2 <HAL_NVIC_EnableIRQ>

}
 800062a:	46c0      	nop			@ (mov r8, r8)
 800062c:	46bd      	mov	sp, r7
 800062e:	b002      	add	sp, #8
 8000630:	bd80      	pop	{r7, pc}
 8000632:	46c0      	nop			@ (mov r8, r8)
 8000634:	40021000 	.word	0x40021000

08000638 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000638:	b590      	push	{r4, r7, lr}
 800063a:	b089      	sub	sp, #36	@ 0x24
 800063c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800063e:	240c      	movs	r4, #12
 8000640:	193b      	adds	r3, r7, r4
 8000642:	0018      	movs	r0, r3
 8000644:	2314      	movs	r3, #20
 8000646:	001a      	movs	r2, r3
 8000648:	2100      	movs	r1, #0
 800064a:	f003 fd25 	bl	8004098 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800064e:	4b1d      	ldr	r3, [pc, #116]	@ (80006c4 <MX_GPIO_Init+0x8c>)
 8000650:	695a      	ldr	r2, [r3, #20]
 8000652:	4b1c      	ldr	r3, [pc, #112]	@ (80006c4 <MX_GPIO_Init+0x8c>)
 8000654:	2180      	movs	r1, #128	@ 0x80
 8000656:	03c9      	lsls	r1, r1, #15
 8000658:	430a      	orrs	r2, r1
 800065a:	615a      	str	r2, [r3, #20]
 800065c:	4b19      	ldr	r3, [pc, #100]	@ (80006c4 <MX_GPIO_Init+0x8c>)
 800065e:	695a      	ldr	r2, [r3, #20]
 8000660:	2380      	movs	r3, #128	@ 0x80
 8000662:	03db      	lsls	r3, r3, #15
 8000664:	4013      	ands	r3, r2
 8000666:	60bb      	str	r3, [r7, #8]
 8000668:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800066a:	4b16      	ldr	r3, [pc, #88]	@ (80006c4 <MX_GPIO_Init+0x8c>)
 800066c:	695a      	ldr	r2, [r3, #20]
 800066e:	4b15      	ldr	r3, [pc, #84]	@ (80006c4 <MX_GPIO_Init+0x8c>)
 8000670:	2180      	movs	r1, #128	@ 0x80
 8000672:	0289      	lsls	r1, r1, #10
 8000674:	430a      	orrs	r2, r1
 8000676:	615a      	str	r2, [r3, #20]
 8000678:	4b12      	ldr	r3, [pc, #72]	@ (80006c4 <MX_GPIO_Init+0x8c>)
 800067a:	695a      	ldr	r2, [r3, #20]
 800067c:	2380      	movs	r3, #128	@ 0x80
 800067e:	029b      	lsls	r3, r3, #10
 8000680:	4013      	ands	r3, r2
 8000682:	607b      	str	r3, [r7, #4]
 8000684:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000686:	2390      	movs	r3, #144	@ 0x90
 8000688:	05db      	lsls	r3, r3, #23
 800068a:	2200      	movs	r2, #0
 800068c:	2110      	movs	r1, #16
 800068e:	0018      	movs	r0, r3
 8000690:	f001 f834 	bl	80016fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000694:	0021      	movs	r1, r4
 8000696:	187b      	adds	r3, r7, r1
 8000698:	2210      	movs	r2, #16
 800069a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800069c:	187b      	adds	r3, r7, r1
 800069e:	2211      	movs	r2, #17
 80006a0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a2:	187b      	adds	r3, r7, r1
 80006a4:	2200      	movs	r2, #0
 80006a6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006a8:	187b      	adds	r3, r7, r1
 80006aa:	2200      	movs	r2, #0
 80006ac:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ae:	187a      	adds	r2, r7, r1
 80006b0:	2390      	movs	r3, #144	@ 0x90
 80006b2:	05db      	lsls	r3, r3, #23
 80006b4:	0011      	movs	r1, r2
 80006b6:	0018      	movs	r0, r3
 80006b8:	f000 feb8 	bl	800142c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80006bc:	46c0      	nop			@ (mov r8, r8)
 80006be:	46bd      	mov	sp, r7
 80006c0:	b009      	add	sp, #36	@ 0x24
 80006c2:	bd90      	pop	{r4, r7, pc}
 80006c4:	40021000 	.word	0x40021000

080006c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006cc:	b672      	cpsid	i
}
 80006ce:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006d0:	46c0      	nop			@ (mov r8, r8)
 80006d2:	e7fd      	b.n	80006d0 <Error_Handler+0x8>

080006d4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006da:	4b0f      	ldr	r3, [pc, #60]	@ (8000718 <HAL_MspInit+0x44>)
 80006dc:	699a      	ldr	r2, [r3, #24]
 80006de:	4b0e      	ldr	r3, [pc, #56]	@ (8000718 <HAL_MspInit+0x44>)
 80006e0:	2101      	movs	r1, #1
 80006e2:	430a      	orrs	r2, r1
 80006e4:	619a      	str	r2, [r3, #24]
 80006e6:	4b0c      	ldr	r3, [pc, #48]	@ (8000718 <HAL_MspInit+0x44>)
 80006e8:	699b      	ldr	r3, [r3, #24]
 80006ea:	2201      	movs	r2, #1
 80006ec:	4013      	ands	r3, r2
 80006ee:	607b      	str	r3, [r7, #4]
 80006f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006f2:	4b09      	ldr	r3, [pc, #36]	@ (8000718 <HAL_MspInit+0x44>)
 80006f4:	69da      	ldr	r2, [r3, #28]
 80006f6:	4b08      	ldr	r3, [pc, #32]	@ (8000718 <HAL_MspInit+0x44>)
 80006f8:	2180      	movs	r1, #128	@ 0x80
 80006fa:	0549      	lsls	r1, r1, #21
 80006fc:	430a      	orrs	r2, r1
 80006fe:	61da      	str	r2, [r3, #28]
 8000700:	4b05      	ldr	r3, [pc, #20]	@ (8000718 <HAL_MspInit+0x44>)
 8000702:	69da      	ldr	r2, [r3, #28]
 8000704:	2380      	movs	r3, #128	@ 0x80
 8000706:	055b      	lsls	r3, r3, #21
 8000708:	4013      	ands	r3, r2
 800070a:	603b      	str	r3, [r7, #0]
 800070c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800070e:	46c0      	nop			@ (mov r8, r8)
 8000710:	46bd      	mov	sp, r7
 8000712:	b002      	add	sp, #8
 8000714:	bd80      	pop	{r7, pc}
 8000716:	46c0      	nop			@ (mov r8, r8)
 8000718:	40021000 	.word	0x40021000

0800071c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b084      	sub	sp, #16
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	4a20      	ldr	r2, [pc, #128]	@ (80007ac <HAL_TIM_Base_MspInit+0x90>)
 800072a:	4293      	cmp	r3, r2
 800072c:	d139      	bne.n	80007a2 <HAL_TIM_Base_MspInit+0x86>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800072e:	4b20      	ldr	r3, [pc, #128]	@ (80007b0 <HAL_TIM_Base_MspInit+0x94>)
 8000730:	69da      	ldr	r2, [r3, #28]
 8000732:	4b1f      	ldr	r3, [pc, #124]	@ (80007b0 <HAL_TIM_Base_MspInit+0x94>)
 8000734:	2102      	movs	r1, #2
 8000736:	430a      	orrs	r2, r1
 8000738:	61da      	str	r2, [r3, #28]
 800073a:	4b1d      	ldr	r3, [pc, #116]	@ (80007b0 <HAL_TIM_Base_MspInit+0x94>)
 800073c:	69db      	ldr	r3, [r3, #28]
 800073e:	2202      	movs	r2, #2
 8000740:	4013      	ands	r3, r2
 8000742:	60fb      	str	r3, [r7, #12]
 8000744:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 DMA Init */
    /* TIM3_CH1_TRIG Init */
    hdma_tim3_ch1_trig.Instance = DMA1_Channel4;
 8000746:	4b1b      	ldr	r3, [pc, #108]	@ (80007b4 <HAL_TIM_Base_MspInit+0x98>)
 8000748:	4a1b      	ldr	r2, [pc, #108]	@ (80007b8 <HAL_TIM_Base_MspInit+0x9c>)
 800074a:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800074c:	4b19      	ldr	r3, [pc, #100]	@ (80007b4 <HAL_TIM_Base_MspInit+0x98>)
 800074e:	2210      	movs	r2, #16
 8000750:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 8000752:	4b18      	ldr	r3, [pc, #96]	@ (80007b4 <HAL_TIM_Base_MspInit+0x98>)
 8000754:	2200      	movs	r2, #0
 8000756:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 8000758:	4b16      	ldr	r3, [pc, #88]	@ (80007b4 <HAL_TIM_Base_MspInit+0x98>)
 800075a:	2280      	movs	r2, #128	@ 0x80
 800075c:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800075e:	4b15      	ldr	r3, [pc, #84]	@ (80007b4 <HAL_TIM_Base_MspInit+0x98>)
 8000760:	2280      	movs	r2, #128	@ 0x80
 8000762:	0052      	lsls	r2, r2, #1
 8000764:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000766:	4b13      	ldr	r3, [pc, #76]	@ (80007b4 <HAL_TIM_Base_MspInit+0x98>)
 8000768:	2280      	movs	r2, #128	@ 0x80
 800076a:	00d2      	lsls	r2, r2, #3
 800076c:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1_trig.Init.Mode = DMA_CIRCULAR;
 800076e:	4b11      	ldr	r3, [pc, #68]	@ (80007b4 <HAL_TIM_Base_MspInit+0x98>)
 8000770:	2220      	movs	r2, #32
 8000772:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_LOW;
 8000774:	4b0f      	ldr	r3, [pc, #60]	@ (80007b4 <HAL_TIM_Base_MspInit+0x98>)
 8000776:	2200      	movs	r2, #0
 8000778:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 800077a:	4b0e      	ldr	r3, [pc, #56]	@ (80007b4 <HAL_TIM_Base_MspInit+0x98>)
 800077c:	0018      	movs	r0, r3
 800077e:	f000 fcbd 	bl	80010fc <HAL_DMA_Init>
 8000782:	1e03      	subs	r3, r0, #0
 8000784:	d001      	beq.n	800078a <HAL_TIM_Base_MspInit+0x6e>
    {
      Error_Handler();
 8000786:	f7ff ff9f 	bl	80006c8 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	4a09      	ldr	r2, [pc, #36]	@ (80007b4 <HAL_TIM_Base_MspInit+0x98>)
 800078e:	625a      	str	r2, [r3, #36]	@ 0x24
 8000790:	4b08      	ldr	r3, [pc, #32]	@ (80007b4 <HAL_TIM_Base_MspInit+0x98>)
 8000792:	687a      	ldr	r2, [r7, #4]
 8000794:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	4a06      	ldr	r2, [pc, #24]	@ (80007b4 <HAL_TIM_Base_MspInit+0x98>)
 800079a:	639a      	str	r2, [r3, #56]	@ 0x38
 800079c:	4b05      	ldr	r3, [pc, #20]	@ (80007b4 <HAL_TIM_Base_MspInit+0x98>)
 800079e:	687a      	ldr	r2, [r7, #4]
 80007a0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 80007a2:	46c0      	nop			@ (mov r8, r8)
 80007a4:	46bd      	mov	sp, r7
 80007a6:	b004      	add	sp, #16
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	46c0      	nop			@ (mov r8, r8)
 80007ac:	40000400 	.word	0x40000400
 80007b0:	40021000 	.word	0x40021000
 80007b4:	200000d0 	.word	0x200000d0
 80007b8:	40020044 	.word	0x40020044

080007bc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80007bc:	b590      	push	{r4, r7, lr}
 80007be:	b089      	sub	sp, #36	@ 0x24
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007c4:	240c      	movs	r4, #12
 80007c6:	193b      	adds	r3, r7, r4
 80007c8:	0018      	movs	r0, r3
 80007ca:	2314      	movs	r3, #20
 80007cc:	001a      	movs	r2, r3
 80007ce:	2100      	movs	r1, #0
 80007d0:	f003 fc62 	bl	8004098 <memset>
  if(htim->Instance==TIM3)
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	4a15      	ldr	r2, [pc, #84]	@ (8000830 <HAL_TIM_MspPostInit+0x74>)
 80007da:	4293      	cmp	r3, r2
 80007dc:	d124      	bne.n	8000828 <HAL_TIM_MspPostInit+0x6c>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007de:	4b15      	ldr	r3, [pc, #84]	@ (8000834 <HAL_TIM_MspPostInit+0x78>)
 80007e0:	695a      	ldr	r2, [r3, #20]
 80007e2:	4b14      	ldr	r3, [pc, #80]	@ (8000834 <HAL_TIM_MspPostInit+0x78>)
 80007e4:	2180      	movs	r1, #128	@ 0x80
 80007e6:	0289      	lsls	r1, r1, #10
 80007e8:	430a      	orrs	r2, r1
 80007ea:	615a      	str	r2, [r3, #20]
 80007ec:	4b11      	ldr	r3, [pc, #68]	@ (8000834 <HAL_TIM_MspPostInit+0x78>)
 80007ee:	695a      	ldr	r2, [r3, #20]
 80007f0:	2380      	movs	r3, #128	@ 0x80
 80007f2:	029b      	lsls	r3, r3, #10
 80007f4:	4013      	ands	r3, r2
 80007f6:	60bb      	str	r3, [r7, #8]
 80007f8:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = RGB_LED_Pin;
 80007fa:	0021      	movs	r1, r4
 80007fc:	187b      	adds	r3, r7, r1
 80007fe:	2240      	movs	r2, #64	@ 0x40
 8000800:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000802:	187b      	adds	r3, r7, r1
 8000804:	2202      	movs	r2, #2
 8000806:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000808:	187b      	adds	r3, r7, r1
 800080a:	2200      	movs	r2, #0
 800080c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800080e:	187b      	adds	r3, r7, r1
 8000810:	2200      	movs	r2, #0
 8000812:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8000814:	187b      	adds	r3, r7, r1
 8000816:	2201      	movs	r2, #1
 8000818:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(RGB_LED_GPIO_Port, &GPIO_InitStruct);
 800081a:	187a      	adds	r2, r7, r1
 800081c:	2390      	movs	r3, #144	@ 0x90
 800081e:	05db      	lsls	r3, r3, #23
 8000820:	0011      	movs	r1, r2
 8000822:	0018      	movs	r0, r3
 8000824:	f000 fe02 	bl	800142c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000828:	46c0      	nop			@ (mov r8, r8)
 800082a:	46bd      	mov	sp, r7
 800082c:	b009      	add	sp, #36	@ 0x24
 800082e:	bd90      	pop	{r4, r7, pc}
 8000830:	40000400 	.word	0x40000400
 8000834:	40021000 	.word	0x40021000

08000838 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000838:	b590      	push	{r4, r7, lr}
 800083a:	b08b      	sub	sp, #44	@ 0x2c
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000840:	2414      	movs	r4, #20
 8000842:	193b      	adds	r3, r7, r4
 8000844:	0018      	movs	r0, r3
 8000846:	2314      	movs	r3, #20
 8000848:	001a      	movs	r2, r3
 800084a:	2100      	movs	r1, #0
 800084c:	f003 fc24 	bl	8004098 <memset>
  if(huart->Instance==USART1)
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	4a1d      	ldr	r2, [pc, #116]	@ (80008cc <HAL_UART_MspInit+0x94>)
 8000856:	4293      	cmp	r3, r2
 8000858:	d133      	bne.n	80008c2 <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800085a:	4b1d      	ldr	r3, [pc, #116]	@ (80008d0 <HAL_UART_MspInit+0x98>)
 800085c:	699a      	ldr	r2, [r3, #24]
 800085e:	4b1c      	ldr	r3, [pc, #112]	@ (80008d0 <HAL_UART_MspInit+0x98>)
 8000860:	2180      	movs	r1, #128	@ 0x80
 8000862:	01c9      	lsls	r1, r1, #7
 8000864:	430a      	orrs	r2, r1
 8000866:	619a      	str	r2, [r3, #24]
 8000868:	4b19      	ldr	r3, [pc, #100]	@ (80008d0 <HAL_UART_MspInit+0x98>)
 800086a:	699a      	ldr	r2, [r3, #24]
 800086c:	2380      	movs	r3, #128	@ 0x80
 800086e:	01db      	lsls	r3, r3, #7
 8000870:	4013      	ands	r3, r2
 8000872:	613b      	str	r3, [r7, #16]
 8000874:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000876:	4b16      	ldr	r3, [pc, #88]	@ (80008d0 <HAL_UART_MspInit+0x98>)
 8000878:	695a      	ldr	r2, [r3, #20]
 800087a:	4b15      	ldr	r3, [pc, #84]	@ (80008d0 <HAL_UART_MspInit+0x98>)
 800087c:	2180      	movs	r1, #128	@ 0x80
 800087e:	0289      	lsls	r1, r1, #10
 8000880:	430a      	orrs	r2, r1
 8000882:	615a      	str	r2, [r3, #20]
 8000884:	4b12      	ldr	r3, [pc, #72]	@ (80008d0 <HAL_UART_MspInit+0x98>)
 8000886:	695a      	ldr	r2, [r3, #20]
 8000888:	2380      	movs	r3, #128	@ 0x80
 800088a:	029b      	lsls	r3, r3, #10
 800088c:	4013      	ands	r3, r2
 800088e:	60fb      	str	r3, [r7, #12]
 8000890:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000892:	193b      	adds	r3, r7, r4
 8000894:	22c0      	movs	r2, #192	@ 0xc0
 8000896:	00d2      	lsls	r2, r2, #3
 8000898:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800089a:	0021      	movs	r1, r4
 800089c:	187b      	adds	r3, r7, r1
 800089e:	2202      	movs	r2, #2
 80008a0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a2:	187b      	adds	r3, r7, r1
 80008a4:	2200      	movs	r2, #0
 80008a6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008a8:	187b      	adds	r3, r7, r1
 80008aa:	2203      	movs	r2, #3
 80008ac:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80008ae:	187b      	adds	r3, r7, r1
 80008b0:	2201      	movs	r2, #1
 80008b2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008b4:	187a      	adds	r2, r7, r1
 80008b6:	2390      	movs	r3, #144	@ 0x90
 80008b8:	05db      	lsls	r3, r3, #23
 80008ba:	0011      	movs	r1, r2
 80008bc:	0018      	movs	r0, r3
 80008be:	f000 fdb5 	bl	800142c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80008c2:	46c0      	nop			@ (mov r8, r8)
 80008c4:	46bd      	mov	sp, r7
 80008c6:	b00b      	add	sp, #44	@ 0x2c
 80008c8:	bd90      	pop	{r4, r7, pc}
 80008ca:	46c0      	nop			@ (mov r8, r8)
 80008cc:	40013800 	.word	0x40013800
 80008d0:	40021000 	.word	0x40021000

080008d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008d8:	46c0      	nop			@ (mov r8, r8)
 80008da:	e7fd      	b.n	80008d8 <NMI_Handler+0x4>

080008dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008e0:	46c0      	nop			@ (mov r8, r8)
 80008e2:	e7fd      	b.n	80008e0 <HardFault_Handler+0x4>

080008e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80008e8:	46c0      	nop			@ (mov r8, r8)
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}

080008ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008ee:	b580      	push	{r7, lr}
 80008f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008f2:	46c0      	nop			@ (mov r8, r8)
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bd80      	pop	{r7, pc}

080008f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008fc:	f000 fb04 	bl	8000f08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000900:	46c0      	nop			@ (mov r8, r8)
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
	...

08000908 <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 800090c:	4b03      	ldr	r3, [pc, #12]	@ (800091c <DMA1_Channel4_5_IRQHandler+0x14>)
 800090e:	0018      	movs	r0, r3
 8000910:	f000 fca2 	bl	8001258 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 8000914:	46c0      	nop			@ (mov r8, r8)
 8000916:	46bd      	mov	sp, r7
 8000918:	bd80      	pop	{r7, pc}
 800091a:	46c0      	nop			@ (mov r8, r8)
 800091c:	200000d0 	.word	0x200000d0

08000920 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b086      	sub	sp, #24
 8000924:	af00      	add	r7, sp, #0
 8000926:	60f8      	str	r0, [r7, #12]
 8000928:	60b9      	str	r1, [r7, #8]
 800092a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800092c:	2300      	movs	r3, #0
 800092e:	617b      	str	r3, [r7, #20]
 8000930:	e00a      	b.n	8000948 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000932:	e000      	b.n	8000936 <_read+0x16>
 8000934:	bf00      	nop
 8000936:	0001      	movs	r1, r0
 8000938:	68bb      	ldr	r3, [r7, #8]
 800093a:	1c5a      	adds	r2, r3, #1
 800093c:	60ba      	str	r2, [r7, #8]
 800093e:	b2ca      	uxtb	r2, r1
 8000940:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000942:	697b      	ldr	r3, [r7, #20]
 8000944:	3301      	adds	r3, #1
 8000946:	617b      	str	r3, [r7, #20]
 8000948:	697a      	ldr	r2, [r7, #20]
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	429a      	cmp	r2, r3
 800094e:	dbf0      	blt.n	8000932 <_read+0x12>
  }

  return len;
 8000950:	687b      	ldr	r3, [r7, #4]
}
 8000952:	0018      	movs	r0, r3
 8000954:	46bd      	mov	sp, r7
 8000956:	b006      	add	sp, #24
 8000958:	bd80      	pop	{r7, pc}

0800095a <_close>:
  }
  return len;
}

int _close(int file)
{
 800095a:	b580      	push	{r7, lr}
 800095c:	b082      	sub	sp, #8
 800095e:	af00      	add	r7, sp, #0
 8000960:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000962:	2301      	movs	r3, #1
 8000964:	425b      	negs	r3, r3
}
 8000966:	0018      	movs	r0, r3
 8000968:	46bd      	mov	sp, r7
 800096a:	b002      	add	sp, #8
 800096c:	bd80      	pop	{r7, pc}

0800096e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800096e:	b580      	push	{r7, lr}
 8000970:	b082      	sub	sp, #8
 8000972:	af00      	add	r7, sp, #0
 8000974:	6078      	str	r0, [r7, #4]
 8000976:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000978:	683b      	ldr	r3, [r7, #0]
 800097a:	2280      	movs	r2, #128	@ 0x80
 800097c:	0192      	lsls	r2, r2, #6
 800097e:	605a      	str	r2, [r3, #4]
  return 0;
 8000980:	2300      	movs	r3, #0
}
 8000982:	0018      	movs	r0, r3
 8000984:	46bd      	mov	sp, r7
 8000986:	b002      	add	sp, #8
 8000988:	bd80      	pop	{r7, pc}

0800098a <_isatty>:

int _isatty(int file)
{
 800098a:	b580      	push	{r7, lr}
 800098c:	b082      	sub	sp, #8
 800098e:	af00      	add	r7, sp, #0
 8000990:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000992:	2301      	movs	r3, #1
}
 8000994:	0018      	movs	r0, r3
 8000996:	46bd      	mov	sp, r7
 8000998:	b002      	add	sp, #8
 800099a:	bd80      	pop	{r7, pc}

0800099c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b084      	sub	sp, #16
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	60f8      	str	r0, [r7, #12]
 80009a4:	60b9      	str	r1, [r7, #8]
 80009a6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80009a8:	2300      	movs	r3, #0
}
 80009aa:	0018      	movs	r0, r3
 80009ac:	46bd      	mov	sp, r7
 80009ae:	b004      	add	sp, #16
 80009b0:	bd80      	pop	{r7, pc}
	...

080009b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b086      	sub	sp, #24
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009bc:	4a14      	ldr	r2, [pc, #80]	@ (8000a10 <_sbrk+0x5c>)
 80009be:	4b15      	ldr	r3, [pc, #84]	@ (8000a14 <_sbrk+0x60>)
 80009c0:	1ad3      	subs	r3, r2, r3
 80009c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009c4:	697b      	ldr	r3, [r7, #20]
 80009c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009c8:	4b13      	ldr	r3, [pc, #76]	@ (8000a18 <_sbrk+0x64>)
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d102      	bne.n	80009d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009d0:	4b11      	ldr	r3, [pc, #68]	@ (8000a18 <_sbrk+0x64>)
 80009d2:	4a12      	ldr	r2, [pc, #72]	@ (8000a1c <_sbrk+0x68>)
 80009d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009d6:	4b10      	ldr	r3, [pc, #64]	@ (8000a18 <_sbrk+0x64>)
 80009d8:	681a      	ldr	r2, [r3, #0]
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	18d3      	adds	r3, r2, r3
 80009de:	693a      	ldr	r2, [r7, #16]
 80009e0:	429a      	cmp	r2, r3
 80009e2:	d207      	bcs.n	80009f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009e4:	f003 fbc0 	bl	8004168 <__errno>
 80009e8:	0003      	movs	r3, r0
 80009ea:	220c      	movs	r2, #12
 80009ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009ee:	2301      	movs	r3, #1
 80009f0:	425b      	negs	r3, r3
 80009f2:	e009      	b.n	8000a08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009f4:	4b08      	ldr	r3, [pc, #32]	@ (8000a18 <_sbrk+0x64>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009fa:	4b07      	ldr	r3, [pc, #28]	@ (8000a18 <_sbrk+0x64>)
 80009fc:	681a      	ldr	r2, [r3, #0]
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	18d2      	adds	r2, r2, r3
 8000a02:	4b05      	ldr	r3, [pc, #20]	@ (8000a18 <_sbrk+0x64>)
 8000a04:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000a06:	68fb      	ldr	r3, [r7, #12]
}
 8000a08:	0018      	movs	r0, r3
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	b006      	add	sp, #24
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	20001000 	.word	0x20001000
 8000a14:	00000400 	.word	0x00000400
 8000a18:	2000021c 	.word	0x2000021c
 8000a1c:	20000380 	.word	0x20000380

08000a20 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000a24:	46c0      	nop			@ (mov r8, r8)
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}
	...

08000a2c <ws2812_update_buffer>:
/*
 * Update next 24 bits in the dma buffer - assume dma_buffer_pointer is pointing
 * to the buffer that is safe to update.  The dma_buffer_pointer and the call to
 * this function is handled by the dma callbacks.
 */
inline void ws2812_update_buffer(ws2812_handleTypeDef *ws2812, uint16_t *dma_buffer_pointer) {
 8000a2c:	b590      	push	{r4, r7, lr}
 8000a2e:	b085      	sub	sp, #20
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
 8000a34:	6039      	str	r1, [r7, #0]

    // A simple state machine - we're either resetting (two buffers worth of zeros),
    // idle (just winging out zero buffers) or
    // we are transmitting data for the "current" led.

    ++ws2812->dma_cbs;
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8000a3a:	1c5a      	adds	r2, r3, #1
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	679a      	str	r2, [r3, #120]	@ 0x78

    if (ws2812->led_state == LED_RES) { // Latch state - 10 or more full buffers of zeros
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	2270      	movs	r2, #112	@ 0x70
 8000a44:	5c9b      	ldrb	r3, [r3, r2]
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d137      	bne.n	8000aba <ws2812_update_buffer+0x8e>

        // This one is simple - we got a bunch of zeros of the right size - just throw
        // that into the buffer.  Twice will do (two half buffers).
        if (ws2812->zero_halves < 2) {
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	2274      	movs	r2, #116	@ 0x74
 8000a4e:	5c9b      	ldrb	r3, [r3, r2]
 8000a50:	2b01      	cmp	r3, #1
 8000a52:	d80d      	bhi.n	8000a70 <ws2812_update_buffer+0x44>
            memset(dma_buffer_pointer, 0, 2 * BUFFER_SIZE); // Fill the buffer with zeros
 8000a54:	683b      	ldr	r3, [r7, #0]
 8000a56:	2230      	movs	r2, #48	@ 0x30
 8000a58:	2100      	movs	r1, #0
 8000a5a:	0018      	movs	r0, r3
 8000a5c:	f003 fb1c 	bl	8004098 <memset>
            ws2812->zero_halves++; // We only need to update two half buffers
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	2274      	movs	r2, #116	@ 0x74
 8000a64:	5c9b      	ldrb	r3, [r3, r2]
 8000a66:	3301      	adds	r3, #1
 8000a68:	b2d9      	uxtb	r1, r3
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	2274      	movs	r2, #116	@ 0x74
 8000a6e:	5499      	strb	r1, [r3, r2]
        }

        ws2812->res_cnt++;
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	2272      	movs	r2, #114	@ 0x72
 8000a74:	5c9b      	ldrb	r3, [r3, r2]
 8000a76:	3301      	adds	r3, #1
 8000a78:	b2d9      	uxtb	r1, r3
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	2272      	movs	r2, #114	@ 0x72
 8000a7e:	5499      	strb	r1, [r3, r2]

        if (ws2812->res_cnt >= LED_RESET_CYCLES) { // done enough reset cycles - move to next state
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	2272      	movs	r2, #114	@ 0x72
 8000a84:	5c9b      	ldrb	r3, [r3, r2]
 8000a86:	2b09      	cmp	r3, #9
 8000a88:	d800      	bhi.n	8000a8c <ws2812_update_buffer+0x60>
 8000a8a:	e07a      	b.n	8000b82 <ws2812_update_buffer+0x156>
            ws2812->led_cnt = 0;	// prepare to send data
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	2271      	movs	r2, #113	@ 0x71
 8000a90:	2100      	movs	r1, #0
 8000a92:	5499      	strb	r1, [r3, r2]
            if (ws2812->is_dirty) {
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	2273      	movs	r2, #115	@ 0x73
 8000a98:	5c9b      	ldrb	r3, [r3, r2]
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d008      	beq.n	8000ab0 <ws2812_update_buffer+0x84>
                ws2812->is_dirty = false;
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	2273      	movs	r2, #115	@ 0x73
 8000aa2:	2100      	movs	r1, #0
 8000aa4:	5499      	strb	r1, [r3, r2]
                ws2812->led_state = LED_DAT;
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	2270      	movs	r2, #112	@ 0x70
 8000aaa:	2102      	movs	r1, #2
 8000aac:	5499      	strb	r1, [r3, r2]

#ifdef BUFF_GPIO_Port
	HAL_GPIO_WritePin(BUFF_GPIO_Port, BUFF_Pin, GPIO_PIN_RESET);
#endif

}
 8000aae:	e068      	b.n	8000b82 <ws2812_update_buffer+0x156>
                ws2812->led_state = LED_IDL;
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	2270      	movs	r2, #112	@ 0x70
 8000ab4:	2101      	movs	r1, #1
 8000ab6:	5499      	strb	r1, [r3, r2]
}
 8000ab8:	e063      	b.n	8000b82 <ws2812_update_buffer+0x156>
    } else if (ws2812->led_state == LED_IDL) { // idle state
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	2270      	movs	r2, #112	@ 0x70
 8000abe:	5c9b      	ldrb	r3, [r3, r2]
 8000ac0:	2b01      	cmp	r3, #1
 8000ac2:	d10d      	bne.n	8000ae0 <ws2812_update_buffer+0xb4>
        if (ws2812->is_dirty) { // we do nothing here except waiting for a dirty flag
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	2273      	movs	r2, #115	@ 0x73
 8000ac8:	5c9b      	ldrb	r3, [r3, r2]
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d059      	beq.n	8000b82 <ws2812_update_buffer+0x156>
            ws2812->is_dirty = false;
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	2273      	movs	r2, #115	@ 0x73
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	5499      	strb	r1, [r3, r2]
            ws2812->led_state = LED_DAT; // when dirty - start processing data
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	2270      	movs	r2, #112	@ 0x70
 8000ada:	2102      	movs	r1, #2
 8000adc:	5499      	strb	r1, [r3, r2]
}
 8000ade:	e050      	b.n	8000b82 <ws2812_update_buffer+0x156>
        ++ws2812->dat_cbs;
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8000ae4:	1c5a      	adds	r2, r3, #1
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	67da      	str	r2, [r3, #124]	@ 0x7c
        uint8_t *led = (uint8_t*) &ws2812->led[3 * ws2812->led_cnt];
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	2171      	movs	r1, #113	@ 0x71
 8000af2:	5c5b      	ldrb	r3, [r3, r1]
 8000af4:	0019      	movs	r1, r3
 8000af6:	000b      	movs	r3, r1
 8000af8:	005b      	lsls	r3, r3, #1
 8000afa:	185b      	adds	r3, r3, r1
 8000afc:	18d3      	adds	r3, r2, r3
 8000afe:	60bb      	str	r3, [r7, #8]
        for (uint8_t c = 0; c < 3; c++) { // Deal with the 3 color leds in one led package
 8000b00:	230f      	movs	r3, #15
 8000b02:	18fb      	adds	r3, r7, r3
 8000b04:	2200      	movs	r2, #0
 8000b06:	701a      	strb	r2, [r3, #0]
 8000b08:	e015      	b.n	8000b36 <ws2812_update_buffer+0x10a>
            memcpy(dma_buffer_pointer, color_value[led[c]], 16); // Lookup the actual buffer data
 8000b0a:	240f      	movs	r4, #15
 8000b0c:	193b      	adds	r3, r7, r4
 8000b0e:	781b      	ldrb	r3, [r3, #0]
 8000b10:	68ba      	ldr	r2, [r7, #8]
 8000b12:	18d3      	adds	r3, r2, r3
 8000b14:	781b      	ldrb	r3, [r3, #0]
 8000b16:	011a      	lsls	r2, r3, #4
 8000b18:	4b1c      	ldr	r3, [pc, #112]	@ (8000b8c <ws2812_update_buffer+0x160>)
 8000b1a:	18d1      	adds	r1, r2, r3
 8000b1c:	683b      	ldr	r3, [r7, #0]
 8000b1e:	2210      	movs	r2, #16
 8000b20:	0018      	movs	r0, r3
 8000b22:	f003 fb4e 	bl	80041c2 <memcpy>
            dma_buffer_pointer += 8; // next 8 bytes
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	3310      	adds	r3, #16
 8000b2a:	603b      	str	r3, [r7, #0]
        for (uint8_t c = 0; c < 3; c++) { // Deal with the 3 color leds in one led package
 8000b2c:	193b      	adds	r3, r7, r4
 8000b2e:	781a      	ldrb	r2, [r3, #0]
 8000b30:	193b      	adds	r3, r7, r4
 8000b32:	3201      	adds	r2, #1
 8000b34:	701a      	strb	r2, [r3, #0]
 8000b36:	230f      	movs	r3, #15
 8000b38:	18fb      	adds	r3, r7, r3
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	2b02      	cmp	r3, #2
 8000b3e:	d9e4      	bls.n	8000b0a <ws2812_update_buffer+0xde>
        ws2812->led_cnt++; // Next led
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	2271      	movs	r2, #113	@ 0x71
 8000b44:	5c9b      	ldrb	r3, [r3, r2]
 8000b46:	3301      	adds	r3, #1
 8000b48:	b2d9      	uxtb	r1, r3
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	2271      	movs	r2, #113	@ 0x71
 8000b4e:	5499      	strb	r1, [r3, r2]
        if (ws2812->led_cnt >= ws2812->leds) { // reached top
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	2271      	movs	r2, #113	@ 0x71
 8000b54:	5c9b      	ldrb	r3, [r3, r2]
 8000b56:	0019      	movs	r1, r3
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	2268      	movs	r2, #104	@ 0x68
 8000b5c:	5a9b      	ldrh	r3, [r3, r2]
 8000b5e:	4299      	cmp	r1, r3
 8000b60:	d30f      	bcc.n	8000b82 <ws2812_update_buffer+0x156>
            ws2812->led_cnt = 0; // back to first
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	2271      	movs	r2, #113	@ 0x71
 8000b66:	2100      	movs	r1, #0
 8000b68:	5499      	strb	r1, [r3, r2]
            ws2812->zero_halves = 0;
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	2274      	movs	r2, #116	@ 0x74
 8000b6e:	2100      	movs	r1, #0
 8000b70:	5499      	strb	r1, [r3, r2]
            ws2812->res_cnt = 0;
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	2272      	movs	r2, #114	@ 0x72
 8000b76:	2100      	movs	r1, #0
 8000b78:	5499      	strb	r1, [r3, r2]
            ws2812->led_state = LED_RES;
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	2270      	movs	r2, #112	@ 0x70
 8000b7e:	2100      	movs	r1, #0
 8000b80:	5499      	strb	r1, [r3, r2]
}
 8000b82:	46c0      	nop			@ (mov r8, r8)
 8000b84:	46bd      	mov	sp, r7
 8000b86:	b005      	add	sp, #20
 8000b88:	bd90      	pop	{r4, r7, pc}
 8000b8a:	46c0      	nop			@ (mov r8, r8)
 8000b8c:	08004ad4 	.word	0x08004ad4

08000b90 <zeroLedValues>:

ws2812_resultTypeDef zeroLedValues(ws2812_handleTypeDef *ws2812) {
 8000b90:	b590      	push	{r4, r7, lr}
 8000b92:	b085      	sub	sp, #20
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
    ws2812_resultTypeDef res = WS2812_Ok;
 8000b98:	240f      	movs	r4, #15
 8000b9a:	193b      	adds	r3, r7, r4
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	701a      	strb	r2, [r3, #0]
    memset(ws2812->led, 0, ws2812->leds * 3); // Zero it all
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	2268      	movs	r2, #104	@ 0x68
 8000ba8:	5a9b      	ldrh	r3, [r3, r2]
 8000baa:	001a      	movs	r2, r3
 8000bac:	0013      	movs	r3, r2
 8000bae:	005b      	lsls	r3, r3, #1
 8000bb0:	189b      	adds	r3, r3, r2
 8000bb2:	001a      	movs	r2, r3
 8000bb4:	2100      	movs	r1, #0
 8000bb6:	f003 fa6f 	bl	8004098 <memset>
    ws2812->is_dirty = true; // Mark buffer dirty
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	2273      	movs	r2, #115	@ 0x73
 8000bbe:	2101      	movs	r1, #1
 8000bc0:	5499      	strb	r1, [r3, r2]
    return res;
 8000bc2:	193b      	adds	r3, r7, r4
 8000bc4:	781b      	ldrb	r3, [r3, #0]
}
 8000bc6:	0018      	movs	r0, r3
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	b005      	add	sp, #20
 8000bcc:	bd90      	pop	{r4, r7, pc}

08000bce <setLedValues>:
    return res;
}

// Just throw values into led_value array - the dma interrupt will
// handle updating the dma buffer when needed
ws2812_resultTypeDef setLedValues(ws2812_handleTypeDef *ws2812, uint16_t led, uint8_t r, uint8_t g, uint8_t b) {
 8000bce:	b590      	push	{r4, r7, lr}
 8000bd0:	b085      	sub	sp, #20
 8000bd2:	af00      	add	r7, sp, #0
 8000bd4:	6078      	str	r0, [r7, #4]
 8000bd6:	000c      	movs	r4, r1
 8000bd8:	0010      	movs	r0, r2
 8000bda:	0019      	movs	r1, r3
 8000bdc:	1cbb      	adds	r3, r7, #2
 8000bde:	1c22      	adds	r2, r4, #0
 8000be0:	801a      	strh	r2, [r3, #0]
 8000be2:	1c7b      	adds	r3, r7, #1
 8000be4:	1c02      	adds	r2, r0, #0
 8000be6:	701a      	strb	r2, [r3, #0]
 8000be8:	003b      	movs	r3, r7
 8000bea:	1c0a      	adds	r2, r1, #0
 8000bec:	701a      	strb	r2, [r3, #0]
    ws2812_resultTypeDef res = WS2812_Ok;
 8000bee:	230f      	movs	r3, #15
 8000bf0:	18fb      	adds	r3, r7, r3
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	701a      	strb	r2, [r3, #0]
    if (led < ws2812->leds) {
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	2268      	movs	r2, #104	@ 0x68
 8000bfa:	5a9b      	ldrh	r3, [r3, r2]
 8000bfc:	1cba      	adds	r2, r7, #2
 8000bfe:	8812      	ldrh	r2, [r2, #0]
 8000c00:	429a      	cmp	r2, r3
 8000c02:	d228      	bcs.n	8000c56 <setLedValues+0x88>
        ws2812->led[3 * led + RL] = r;
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8000c08:	1cbb      	adds	r3, r7, #2
 8000c0a:	881a      	ldrh	r2, [r3, #0]
 8000c0c:	0013      	movs	r3, r2
 8000c0e:	005b      	lsls	r3, r3, #1
 8000c10:	189b      	adds	r3, r3, r2
 8000c12:	3301      	adds	r3, #1
 8000c14:	18cb      	adds	r3, r1, r3
 8000c16:	1c7a      	adds	r2, r7, #1
 8000c18:	7812      	ldrb	r2, [r2, #0]
 8000c1a:	701a      	strb	r2, [r3, #0]
        ws2812->led[3 * led + GL] = g;
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8000c20:	1cbb      	adds	r3, r7, #2
 8000c22:	881a      	ldrh	r2, [r3, #0]
 8000c24:	0013      	movs	r3, r2
 8000c26:	005b      	lsls	r3, r3, #1
 8000c28:	189b      	adds	r3, r3, r2
 8000c2a:	18cb      	adds	r3, r1, r3
 8000c2c:	003a      	movs	r2, r7
 8000c2e:	7812      	ldrb	r2, [r2, #0]
 8000c30:	701a      	strb	r2, [r3, #0]
        ws2812->led[3 * led + BL] = b;
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8000c36:	1cbb      	adds	r3, r7, #2
 8000c38:	881a      	ldrh	r2, [r3, #0]
 8000c3a:	0013      	movs	r3, r2
 8000c3c:	005b      	lsls	r3, r3, #1
 8000c3e:	189b      	adds	r3, r3, r2
 8000c40:	3302      	adds	r3, #2
 8000c42:	18ca      	adds	r2, r1, r3
 8000c44:	2320      	movs	r3, #32
 8000c46:	18fb      	adds	r3, r7, r3
 8000c48:	781b      	ldrb	r3, [r3, #0]
 8000c4a:	7013      	strb	r3, [r2, #0]
        ws2812->is_dirty = true; // Mark buffer dirty
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	2273      	movs	r2, #115	@ 0x73
 8000c50:	2101      	movs	r1, #1
 8000c52:	5499      	strb	r1, [r3, r2]
 8000c54:	e003      	b.n	8000c5e <setLedValues+0x90>
    } else {
        res = WS2812_Err;
 8000c56:	230f      	movs	r3, #15
 8000c58:	18fb      	adds	r3, r7, r3
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	701a      	strb	r2, [r3, #0]
    }
    return res;
 8000c5e:	230f      	movs	r3, #15
 8000c60:	18fb      	adds	r3, r7, r3
 8000c62:	781b      	ldrb	r3, [r3, #0]
}
 8000c64:	0018      	movs	r0, r3
 8000c66:	46bd      	mov	sp, r7
 8000c68:	b005      	add	sp, #20
 8000c6a:	bd90      	pop	{r4, r7, pc}

08000c6c <ws2812_init>:

ws2812_resultTypeDef ws2812_init(ws2812_handleTypeDef *ws2812, TIM_HandleTypeDef *timer, uint32_t channel, uint16_t leds) {
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b086      	sub	sp, #24
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	60f8      	str	r0, [r7, #12]
 8000c74:	60b9      	str	r1, [r7, #8]
 8000c76:	607a      	str	r2, [r7, #4]
 8000c78:	001a      	movs	r2, r3
 8000c7a:	1cbb      	adds	r3, r7, #2
 8000c7c:	801a      	strh	r2, [r3, #0]

    ws2812_resultTypeDef res = WS2812_Ok;
 8000c7e:	2317      	movs	r3, #23
 8000c80:	18fb      	adds	r3, r7, r3
 8000c82:	2200      	movs	r2, #0
 8000c84:	701a      	strb	r2, [r3, #0]

    // Store timer handle for later
    ws2812->timer = timer;
 8000c86:	68fb      	ldr	r3, [r7, #12]
 8000c88:	68ba      	ldr	r2, [r7, #8]
 8000c8a:	601a      	str	r2, [r3, #0]

    // Store channel
    ws2812->channel = channel;
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	687a      	ldr	r2, [r7, #4]
 8000c90:	605a      	str	r2, [r3, #4]

    ws2812->leds = leds;
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	1cba      	adds	r2, r7, #2
 8000c96:	2168      	movs	r1, #104	@ 0x68
 8000c98:	8812      	ldrh	r2, [r2, #0]
 8000c9a:	525a      	strh	r2, [r3, r1]

    ws2812->led_state = LED_RES;
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	2270      	movs	r2, #112	@ 0x70
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	5499      	strb	r1, [r3, r2]
    ws2812->is_dirty = 0;
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	2273      	movs	r2, #115	@ 0x73
 8000ca8:	2100      	movs	r1, #0
 8000caa:	5499      	strb	r1, [r3, r2]
    ws2812->zero_halves = 2;
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	2274      	movs	r2, #116	@ 0x74
 8000cb0:	2102      	movs	r1, #2
 8000cb2:	5499      	strb	r1, [r3, r2]

    ws2812->led = malloc(leds * 3);
 8000cb4:	1cbb      	adds	r3, r7, #2
 8000cb6:	881a      	ldrh	r2, [r3, #0]
 8000cb8:	0013      	movs	r3, r2
 8000cba:	005b      	lsls	r3, r3, #1
 8000cbc:	189b      	adds	r3, r3, r2
 8000cbe:	0018      	movs	r0, r3
 8000cc0:	f002 ff0e 	bl	8003ae0 <malloc>
 8000cc4:	0003      	movs	r3, r0
 8000cc6:	001a      	movs	r2, r3
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (ws2812->led != NULL) { // Memory for led values
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d013      	beq.n	8000cfc <ws2812_init+0x90>

        memset(ws2812->led, 0, leds * 3); // Zero it all
 8000cd4:	68fb      	ldr	r3, [r7, #12]
 8000cd6:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8000cd8:	1cbb      	adds	r3, r7, #2
 8000cda:	881a      	ldrh	r2, [r3, #0]
 8000cdc:	0013      	movs	r3, r2
 8000cde:	005b      	lsls	r3, r3, #1
 8000ce0:	189b      	adds	r3, r3, r2
 8000ce2:	001a      	movs	r2, r3
 8000ce4:	2100      	movs	r1, #0
 8000ce6:	f003 f9d7 	bl	8004098 <memset>
        // Start DMA to feed the PWM with values
        // At this point the buffer should be empty - all zeros
#ifdef STM32H562xx
        HAL_TIM_PWM_Start_DMA(timer, channel, (uint32_t*) ws2812->dma_buffer, BUFFER_SIZE * 4); // I do NOT understand why 4 - but if 2 it won't work
#else
        HAL_TIM_PWM_Start_DMA(timer, channel, (uint32_t*) ws2812->dma_buffer, BUFFER_SIZE * 2);
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	3308      	adds	r3, #8
 8000cee:	001a      	movs	r2, r3
 8000cf0:	6879      	ldr	r1, [r7, #4]
 8000cf2:	68b8      	ldr	r0, [r7, #8]
 8000cf4:	2330      	movs	r3, #48	@ 0x30
 8000cf6:	f001 fb0d 	bl	8002314 <HAL_TIM_PWM_Start_DMA>
 8000cfa:	e003      	b.n	8000d04 <ws2812_init+0x98>
#endif

    } else {
        res = WS2812_Mem;
 8000cfc:	2317      	movs	r3, #23
 8000cfe:	18fb      	adds	r3, r7, r3
 8000d00:	2202      	movs	r2, #2
 8000d02:	701a      	strb	r2, [r3, #0]
    }

    return res;
 8000d04:	2317      	movs	r3, #23
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	781b      	ldrb	r3, [r3, #0]

}
 8000d0a:	0018      	movs	r0, r3
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	b006      	add	sp, #24
 8000d10:	bd80      	pop	{r7, pc}
	...

08000d14 <ws2812_demos_set>:
        { 0, 10, 10 },
        { 10, 0, 10 },
        { 10, 10, 10 }
};

void ws2812_demos_set(ws2812_handleTypeDef *ws2812, uint8_t demo) {
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
 8000d1c:	000a      	movs	r2, r1
 8000d1e:	1cfb      	adds	r3, r7, #3
 8000d20:	701a      	strb	r2, [r3, #0]
    active_demo = demo;
 8000d22:	4b04      	ldr	r3, [pc, #16]	@ (8000d34 <ws2812_demos_set+0x20>)
 8000d24:	1cfa      	adds	r2, r7, #3
 8000d26:	7812      	ldrb	r2, [r2, #0]
 8000d28:	701a      	strb	r2, [r3, #0]
}
 8000d2a:	46c0      	nop			@ (mov r8, r8)
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	b002      	add	sp, #8
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	46c0      	nop			@ (mov r8, r8)
 8000d34:	20000220 	.word	0x20000220

08000d38 <ws2812_demos_tick>:

void ws2812_demos_tick(ws2812_handleTypeDef *ws2812) {
 8000d38:	b5b0      	push	{r4, r5, r7, lr}
 8000d3a:	b086      	sub	sp, #24
 8000d3c:	af02      	add	r7, sp, #8
 8000d3e:	6078      	str	r0, [r7, #4]
    static uint16_t line_led = 0;
    static uint32_t line_count = 0;
    static uint8_t line_color = 0;
    static uint32_t next_led = led_interval;

    uint32_t now = uwTick;
 8000d40:	4b30      	ldr	r3, [pc, #192]	@ (8000e04 <ws2812_demos_tick+0xcc>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	60fb      	str	r3, [r7, #12]

    switch (active_demo) {
 8000d46:	4b30      	ldr	r3, [pc, #192]	@ (8000e08 <ws2812_demos_tick+0xd0>)
 8000d48:	781b      	ldrb	r3, [r3, #0]
 8000d4a:	2b01      	cmp	r3, #1
 8000d4c:	d156      	bne.n	8000dfc <ws2812_demos_tick+0xc4>
    case WS2812_DEMO_LINE:
        if (now >= next_led) {
 8000d4e:	4b2f      	ldr	r3, [pc, #188]	@ (8000e0c <ws2812_demos_tick+0xd4>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	68fa      	ldr	r2, [r7, #12]
 8000d54:	429a      	cmp	r2, r3
 8000d56:	d350      	bcc.n	8000dfa <ws2812_demos_tick+0xc2>
            //zeroLedValues(ws2812);
            setLedValues(ws2812, line_led, led_line_colors[line_color][0], led_line_colors[line_color][1], led_line_colors[line_color][2]);
 8000d58:	4b2d      	ldr	r3, [pc, #180]	@ (8000e10 <ws2812_demos_tick+0xd8>)
 8000d5a:	8819      	ldrh	r1, [r3, #0]
 8000d5c:	4b2d      	ldr	r3, [pc, #180]	@ (8000e14 <ws2812_demos_tick+0xdc>)
 8000d5e:	781b      	ldrb	r3, [r3, #0]
 8000d60:	0018      	movs	r0, r3
 8000d62:	4a2d      	ldr	r2, [pc, #180]	@ (8000e18 <ws2812_demos_tick+0xe0>)
 8000d64:	0003      	movs	r3, r0
 8000d66:	005b      	lsls	r3, r3, #1
 8000d68:	181b      	adds	r3, r3, r0
 8000d6a:	5c9c      	ldrb	r4, [r3, r2]
 8000d6c:	4b29      	ldr	r3, [pc, #164]	@ (8000e14 <ws2812_demos_tick+0xdc>)
 8000d6e:	781b      	ldrb	r3, [r3, #0]
 8000d70:	0018      	movs	r0, r3
 8000d72:	4a29      	ldr	r2, [pc, #164]	@ (8000e18 <ws2812_demos_tick+0xe0>)
 8000d74:	0003      	movs	r3, r0
 8000d76:	005b      	lsls	r3, r3, #1
 8000d78:	181b      	adds	r3, r3, r0
 8000d7a:	18d3      	adds	r3, r2, r3
 8000d7c:	3301      	adds	r3, #1
 8000d7e:	781d      	ldrb	r5, [r3, #0]
 8000d80:	4b24      	ldr	r3, [pc, #144]	@ (8000e14 <ws2812_demos_tick+0xdc>)
 8000d82:	781b      	ldrb	r3, [r3, #0]
 8000d84:	0018      	movs	r0, r3
 8000d86:	4a24      	ldr	r2, [pc, #144]	@ (8000e18 <ws2812_demos_tick+0xe0>)
 8000d88:	0003      	movs	r3, r0
 8000d8a:	005b      	lsls	r3, r3, #1
 8000d8c:	181b      	adds	r3, r3, r0
 8000d8e:	18d3      	adds	r3, r2, r3
 8000d90:	3302      	adds	r3, #2
 8000d92:	781b      	ldrb	r3, [r3, #0]
 8000d94:	6878      	ldr	r0, [r7, #4]
 8000d96:	9300      	str	r3, [sp, #0]
 8000d98:	002b      	movs	r3, r5
 8000d9a:	0022      	movs	r2, r4
 8000d9c:	f7ff ff17 	bl	8000bce <setLedValues>
            ++line_led;
 8000da0:	4b1b      	ldr	r3, [pc, #108]	@ (8000e10 <ws2812_demos_tick+0xd8>)
 8000da2:	881b      	ldrh	r3, [r3, #0]
 8000da4:	3301      	adds	r3, #1
 8000da6:	b29a      	uxth	r2, r3
 8000da8:	4b19      	ldr	r3, [pc, #100]	@ (8000e10 <ws2812_demos_tick+0xd8>)
 8000daa:	801a      	strh	r2, [r3, #0]
            ++line_count;
 8000dac:	4b1b      	ldr	r3, [pc, #108]	@ (8000e1c <ws2812_demos_tick+0xe4>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	1c5a      	adds	r2, r3, #1
 8000db2:	4b1a      	ldr	r3, [pc, #104]	@ (8000e1c <ws2812_demos_tick+0xe4>)
 8000db4:	601a      	str	r2, [r3, #0]
            if (line_count % 64 == 0)
 8000db6:	4b19      	ldr	r3, [pc, #100]	@ (8000e1c <ws2812_demos_tick+0xe4>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	223f      	movs	r2, #63	@ 0x3f
 8000dbc:	4013      	ands	r3, r2
 8000dbe:	d105      	bne.n	8000dcc <ws2812_demos_tick+0x94>
                ++line_color;
 8000dc0:	4b14      	ldr	r3, [pc, #80]	@ (8000e14 <ws2812_demos_tick+0xdc>)
 8000dc2:	781b      	ldrb	r3, [r3, #0]
 8000dc4:	3301      	adds	r3, #1
 8000dc6:	b2da      	uxtb	r2, r3
 8000dc8:	4b12      	ldr	r3, [pc, #72]	@ (8000e14 <ws2812_demos_tick+0xdc>)
 8000dca:	701a      	strb	r2, [r3, #0]
            if (line_color >= sizeof(led_line_colors) / sizeof(led_line_colors[0]))
 8000dcc:	4b11      	ldr	r3, [pc, #68]	@ (8000e14 <ws2812_demos_tick+0xdc>)
 8000dce:	781b      	ldrb	r3, [r3, #0]
 8000dd0:	2b06      	cmp	r3, #6
 8000dd2:	d902      	bls.n	8000dda <ws2812_demos_tick+0xa2>
                line_color = 0;
 8000dd4:	4b0f      	ldr	r3, [pc, #60]	@ (8000e14 <ws2812_demos_tick+0xdc>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	701a      	strb	r2, [r3, #0]
            if (line_led >= ws2812->leds)
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	2268      	movs	r2, #104	@ 0x68
 8000dde:	5a9a      	ldrh	r2, [r3, r2]
 8000de0:	4b0b      	ldr	r3, [pc, #44]	@ (8000e10 <ws2812_demos_tick+0xd8>)
 8000de2:	881b      	ldrh	r3, [r3, #0]
 8000de4:	429a      	cmp	r2, r3
 8000de6:	d802      	bhi.n	8000dee <ws2812_demos_tick+0xb6>
                line_led = 0;
 8000de8:	4b09      	ldr	r3, [pc, #36]	@ (8000e10 <ws2812_demos_tick+0xd8>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	801a      	strh	r2, [r3, #0]

            next_led = now + led_interval;
 8000dee:	4b0c      	ldr	r3, [pc, #48]	@ (8000e20 <ws2812_demos_tick+0xe8>)
 8000df0:	681a      	ldr	r2, [r3, #0]
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	18d2      	adds	r2, r2, r3
 8000df6:	4b05      	ldr	r3, [pc, #20]	@ (8000e0c <ws2812_demos_tick+0xd4>)
 8000df8:	601a      	str	r2, [r3, #0]
        }
        break;
 8000dfa:	46c0      	nop			@ (mov r8, r8)
    default:
        // De nothing really
    }
}
 8000dfc:	46c0      	nop			@ (mov r8, r8)
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	b004      	add	sp, #16
 8000e02:	bdb0      	pop	{r4, r5, r7, pc}
 8000e04:	2000022c 	.word	0x2000022c
 8000e08:	20000220 	.word	0x20000220
 8000e0c:	20000004 	.word	0x20000004
 8000e10:	20000222 	.word	0x20000222
 8000e14:	20000224 	.word	0x20000224
 8000e18:	08005aec 	.word	0x08005aec
 8000e1c:	20000228 	.word	0x20000228
 8000e20:	08005b04 	.word	0x08005b04

08000e24 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e24:	480d      	ldr	r0, [pc, #52]	@ (8000e5c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e26:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e28:	f7ff fdfa 	bl	8000a20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e2c:	480c      	ldr	r0, [pc, #48]	@ (8000e60 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e2e:	490d      	ldr	r1, [pc, #52]	@ (8000e64 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e30:	4a0d      	ldr	r2, [pc, #52]	@ (8000e68 <LoopForever+0xe>)
  movs r3, #0
 8000e32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e34:	e002      	b.n	8000e3c <LoopCopyDataInit>

08000e36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e3a:	3304      	adds	r3, #4

08000e3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e40:	d3f9      	bcc.n	8000e36 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e42:	4a0a      	ldr	r2, [pc, #40]	@ (8000e6c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e44:	4c0a      	ldr	r4, [pc, #40]	@ (8000e70 <LoopForever+0x16>)
  movs r3, #0
 8000e46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e48:	e001      	b.n	8000e4e <LoopFillZerobss>

08000e4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e4c:	3204      	adds	r2, #4

08000e4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e50:	d3fb      	bcc.n	8000e4a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000e52:	f003 f98f 	bl	8004174 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e56:	f7ff fa4b 	bl	80002f0 <main>

08000e5a <LoopForever>:

LoopForever:
    b LoopForever
 8000e5a:	e7fe      	b.n	8000e5a <LoopForever>
  ldr   r0, =_estack
 8000e5c:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8000e60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e64:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000e68:	08005b64 	.word	0x08005b64
  ldr r2, =_sbss
 8000e6c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000e70:	2000037c 	.word	0x2000037c

08000e74 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e74:	e7fe      	b.n	8000e74 <ADC1_IRQHandler>
	...

08000e78 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e7c:	4b07      	ldr	r3, [pc, #28]	@ (8000e9c <HAL_Init+0x24>)
 8000e7e:	681a      	ldr	r2, [r3, #0]
 8000e80:	4b06      	ldr	r3, [pc, #24]	@ (8000e9c <HAL_Init+0x24>)
 8000e82:	2110      	movs	r1, #16
 8000e84:	430a      	orrs	r2, r1
 8000e86:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000e88:	2003      	movs	r0, #3
 8000e8a:	f000 f809 	bl	8000ea0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e8e:	f7ff fc21 	bl	80006d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e92:	2300      	movs	r3, #0
}
 8000e94:	0018      	movs	r0, r3
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	46c0      	nop			@ (mov r8, r8)
 8000e9c:	40022000 	.word	0x40022000

08000ea0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ea0:	b590      	push	{r4, r7, lr}
 8000ea2:	b083      	sub	sp, #12
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ea8:	4b14      	ldr	r3, [pc, #80]	@ (8000efc <HAL_InitTick+0x5c>)
 8000eaa:	681c      	ldr	r4, [r3, #0]
 8000eac:	4b14      	ldr	r3, [pc, #80]	@ (8000f00 <HAL_InitTick+0x60>)
 8000eae:	781b      	ldrb	r3, [r3, #0]
 8000eb0:	0019      	movs	r1, r3
 8000eb2:	23fa      	movs	r3, #250	@ 0xfa
 8000eb4:	0098      	lsls	r0, r3, #2
 8000eb6:	f7ff f931 	bl	800011c <__udivsi3>
 8000eba:	0003      	movs	r3, r0
 8000ebc:	0019      	movs	r1, r3
 8000ebe:	0020      	movs	r0, r4
 8000ec0:	f7ff f92c 	bl	800011c <__udivsi3>
 8000ec4:	0003      	movs	r3, r0
 8000ec6:	0018      	movs	r0, r3
 8000ec8:	f000 f90b 	bl	80010e2 <HAL_SYSTICK_Config>
 8000ecc:	1e03      	subs	r3, r0, #0
 8000ece:	d001      	beq.n	8000ed4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	e00f      	b.n	8000ef4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	2b03      	cmp	r3, #3
 8000ed8:	d80b      	bhi.n	8000ef2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000eda:	6879      	ldr	r1, [r7, #4]
 8000edc:	2301      	movs	r3, #1
 8000ede:	425b      	negs	r3, r3
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	0018      	movs	r0, r3
 8000ee4:	f000 f8d8 	bl	8001098 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ee8:	4b06      	ldr	r3, [pc, #24]	@ (8000f04 <HAL_InitTick+0x64>)
 8000eea:	687a      	ldr	r2, [r7, #4]
 8000eec:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	e000      	b.n	8000ef4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000ef2:	2301      	movs	r3, #1
}
 8000ef4:	0018      	movs	r0, r3
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	b003      	add	sp, #12
 8000efa:	bd90      	pop	{r4, r7, pc}
 8000efc:	20000000 	.word	0x20000000
 8000f00:	2000000c 	.word	0x2000000c
 8000f04:	20000008 	.word	0x20000008

08000f08 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f0c:	4b05      	ldr	r3, [pc, #20]	@ (8000f24 <HAL_IncTick+0x1c>)
 8000f0e:	781b      	ldrb	r3, [r3, #0]
 8000f10:	001a      	movs	r2, r3
 8000f12:	4b05      	ldr	r3, [pc, #20]	@ (8000f28 <HAL_IncTick+0x20>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	18d2      	adds	r2, r2, r3
 8000f18:	4b03      	ldr	r3, [pc, #12]	@ (8000f28 <HAL_IncTick+0x20>)
 8000f1a:	601a      	str	r2, [r3, #0]
}
 8000f1c:	46c0      	nop			@ (mov r8, r8)
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	46c0      	nop			@ (mov r8, r8)
 8000f24:	2000000c 	.word	0x2000000c
 8000f28:	2000022c 	.word	0x2000022c

08000f2c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
  return uwTick;
 8000f30:	4b02      	ldr	r3, [pc, #8]	@ (8000f3c <HAL_GetTick+0x10>)
 8000f32:	681b      	ldr	r3, [r3, #0]
}
 8000f34:	0018      	movs	r0, r3
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	46c0      	nop			@ (mov r8, r8)
 8000f3c:	2000022c 	.word	0x2000022c

08000f40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	0002      	movs	r2, r0
 8000f48:	1dfb      	adds	r3, r7, #7
 8000f4a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f4c:	1dfb      	adds	r3, r7, #7
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	2b7f      	cmp	r3, #127	@ 0x7f
 8000f52:	d809      	bhi.n	8000f68 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f54:	1dfb      	adds	r3, r7, #7
 8000f56:	781b      	ldrb	r3, [r3, #0]
 8000f58:	001a      	movs	r2, r3
 8000f5a:	231f      	movs	r3, #31
 8000f5c:	401a      	ands	r2, r3
 8000f5e:	4b04      	ldr	r3, [pc, #16]	@ (8000f70 <__NVIC_EnableIRQ+0x30>)
 8000f60:	2101      	movs	r1, #1
 8000f62:	4091      	lsls	r1, r2
 8000f64:	000a      	movs	r2, r1
 8000f66:	601a      	str	r2, [r3, #0]
  }
}
 8000f68:	46c0      	nop			@ (mov r8, r8)
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	b002      	add	sp, #8
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	e000e100 	.word	0xe000e100

08000f74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f74:	b590      	push	{r4, r7, lr}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	0002      	movs	r2, r0
 8000f7c:	6039      	str	r1, [r7, #0]
 8000f7e:	1dfb      	adds	r3, r7, #7
 8000f80:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f82:	1dfb      	adds	r3, r7, #7
 8000f84:	781b      	ldrb	r3, [r3, #0]
 8000f86:	2b7f      	cmp	r3, #127	@ 0x7f
 8000f88:	d828      	bhi.n	8000fdc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f8a:	4a2f      	ldr	r2, [pc, #188]	@ (8001048 <__NVIC_SetPriority+0xd4>)
 8000f8c:	1dfb      	adds	r3, r7, #7
 8000f8e:	781b      	ldrb	r3, [r3, #0]
 8000f90:	b25b      	sxtb	r3, r3
 8000f92:	089b      	lsrs	r3, r3, #2
 8000f94:	33c0      	adds	r3, #192	@ 0xc0
 8000f96:	009b      	lsls	r3, r3, #2
 8000f98:	589b      	ldr	r3, [r3, r2]
 8000f9a:	1dfa      	adds	r2, r7, #7
 8000f9c:	7812      	ldrb	r2, [r2, #0]
 8000f9e:	0011      	movs	r1, r2
 8000fa0:	2203      	movs	r2, #3
 8000fa2:	400a      	ands	r2, r1
 8000fa4:	00d2      	lsls	r2, r2, #3
 8000fa6:	21ff      	movs	r1, #255	@ 0xff
 8000fa8:	4091      	lsls	r1, r2
 8000faa:	000a      	movs	r2, r1
 8000fac:	43d2      	mvns	r2, r2
 8000fae:	401a      	ands	r2, r3
 8000fb0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	019b      	lsls	r3, r3, #6
 8000fb6:	22ff      	movs	r2, #255	@ 0xff
 8000fb8:	401a      	ands	r2, r3
 8000fba:	1dfb      	adds	r3, r7, #7
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	0018      	movs	r0, r3
 8000fc0:	2303      	movs	r3, #3
 8000fc2:	4003      	ands	r3, r0
 8000fc4:	00db      	lsls	r3, r3, #3
 8000fc6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fc8:	481f      	ldr	r0, [pc, #124]	@ (8001048 <__NVIC_SetPriority+0xd4>)
 8000fca:	1dfb      	adds	r3, r7, #7
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	b25b      	sxtb	r3, r3
 8000fd0:	089b      	lsrs	r3, r3, #2
 8000fd2:	430a      	orrs	r2, r1
 8000fd4:	33c0      	adds	r3, #192	@ 0xc0
 8000fd6:	009b      	lsls	r3, r3, #2
 8000fd8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000fda:	e031      	b.n	8001040 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fdc:	4a1b      	ldr	r2, [pc, #108]	@ (800104c <__NVIC_SetPriority+0xd8>)
 8000fde:	1dfb      	adds	r3, r7, #7
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	0019      	movs	r1, r3
 8000fe4:	230f      	movs	r3, #15
 8000fe6:	400b      	ands	r3, r1
 8000fe8:	3b08      	subs	r3, #8
 8000fea:	089b      	lsrs	r3, r3, #2
 8000fec:	3306      	adds	r3, #6
 8000fee:	009b      	lsls	r3, r3, #2
 8000ff0:	18d3      	adds	r3, r2, r3
 8000ff2:	3304      	adds	r3, #4
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	1dfa      	adds	r2, r7, #7
 8000ff8:	7812      	ldrb	r2, [r2, #0]
 8000ffa:	0011      	movs	r1, r2
 8000ffc:	2203      	movs	r2, #3
 8000ffe:	400a      	ands	r2, r1
 8001000:	00d2      	lsls	r2, r2, #3
 8001002:	21ff      	movs	r1, #255	@ 0xff
 8001004:	4091      	lsls	r1, r2
 8001006:	000a      	movs	r2, r1
 8001008:	43d2      	mvns	r2, r2
 800100a:	401a      	ands	r2, r3
 800100c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	019b      	lsls	r3, r3, #6
 8001012:	22ff      	movs	r2, #255	@ 0xff
 8001014:	401a      	ands	r2, r3
 8001016:	1dfb      	adds	r3, r7, #7
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	0018      	movs	r0, r3
 800101c:	2303      	movs	r3, #3
 800101e:	4003      	ands	r3, r0
 8001020:	00db      	lsls	r3, r3, #3
 8001022:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001024:	4809      	ldr	r0, [pc, #36]	@ (800104c <__NVIC_SetPriority+0xd8>)
 8001026:	1dfb      	adds	r3, r7, #7
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	001c      	movs	r4, r3
 800102c:	230f      	movs	r3, #15
 800102e:	4023      	ands	r3, r4
 8001030:	3b08      	subs	r3, #8
 8001032:	089b      	lsrs	r3, r3, #2
 8001034:	430a      	orrs	r2, r1
 8001036:	3306      	adds	r3, #6
 8001038:	009b      	lsls	r3, r3, #2
 800103a:	18c3      	adds	r3, r0, r3
 800103c:	3304      	adds	r3, #4
 800103e:	601a      	str	r2, [r3, #0]
}
 8001040:	46c0      	nop			@ (mov r8, r8)
 8001042:	46bd      	mov	sp, r7
 8001044:	b003      	add	sp, #12
 8001046:	bd90      	pop	{r4, r7, pc}
 8001048:	e000e100 	.word	0xe000e100
 800104c:	e000ed00 	.word	0xe000ed00

08001050 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	1e5a      	subs	r2, r3, #1
 800105c:	2380      	movs	r3, #128	@ 0x80
 800105e:	045b      	lsls	r3, r3, #17
 8001060:	429a      	cmp	r2, r3
 8001062:	d301      	bcc.n	8001068 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001064:	2301      	movs	r3, #1
 8001066:	e010      	b.n	800108a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001068:	4b0a      	ldr	r3, [pc, #40]	@ (8001094 <SysTick_Config+0x44>)
 800106a:	687a      	ldr	r2, [r7, #4]
 800106c:	3a01      	subs	r2, #1
 800106e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001070:	2301      	movs	r3, #1
 8001072:	425b      	negs	r3, r3
 8001074:	2103      	movs	r1, #3
 8001076:	0018      	movs	r0, r3
 8001078:	f7ff ff7c 	bl	8000f74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800107c:	4b05      	ldr	r3, [pc, #20]	@ (8001094 <SysTick_Config+0x44>)
 800107e:	2200      	movs	r2, #0
 8001080:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001082:	4b04      	ldr	r3, [pc, #16]	@ (8001094 <SysTick_Config+0x44>)
 8001084:	2207      	movs	r2, #7
 8001086:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001088:	2300      	movs	r3, #0
}
 800108a:	0018      	movs	r0, r3
 800108c:	46bd      	mov	sp, r7
 800108e:	b002      	add	sp, #8
 8001090:	bd80      	pop	{r7, pc}
 8001092:	46c0      	nop			@ (mov r8, r8)
 8001094:	e000e010 	.word	0xe000e010

08001098 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af00      	add	r7, sp, #0
 800109e:	60b9      	str	r1, [r7, #8]
 80010a0:	607a      	str	r2, [r7, #4]
 80010a2:	210f      	movs	r1, #15
 80010a4:	187b      	adds	r3, r7, r1
 80010a6:	1c02      	adds	r2, r0, #0
 80010a8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80010aa:	68ba      	ldr	r2, [r7, #8]
 80010ac:	187b      	adds	r3, r7, r1
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	b25b      	sxtb	r3, r3
 80010b2:	0011      	movs	r1, r2
 80010b4:	0018      	movs	r0, r3
 80010b6:	f7ff ff5d 	bl	8000f74 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 80010ba:	46c0      	nop			@ (mov r8, r8)
 80010bc:	46bd      	mov	sp, r7
 80010be:	b004      	add	sp, #16
 80010c0:	bd80      	pop	{r7, pc}

080010c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010c2:	b580      	push	{r7, lr}
 80010c4:	b082      	sub	sp, #8
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	0002      	movs	r2, r0
 80010ca:	1dfb      	adds	r3, r7, #7
 80010cc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010ce:	1dfb      	adds	r3, r7, #7
 80010d0:	781b      	ldrb	r3, [r3, #0]
 80010d2:	b25b      	sxtb	r3, r3
 80010d4:	0018      	movs	r0, r3
 80010d6:	f7ff ff33 	bl	8000f40 <__NVIC_EnableIRQ>
}
 80010da:	46c0      	nop			@ (mov r8, r8)
 80010dc:	46bd      	mov	sp, r7
 80010de:	b002      	add	sp, #8
 80010e0:	bd80      	pop	{r7, pc}

080010e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010e2:	b580      	push	{r7, lr}
 80010e4:	b082      	sub	sp, #8
 80010e6:	af00      	add	r7, sp, #0
 80010e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	0018      	movs	r0, r3
 80010ee:	f7ff ffaf 	bl	8001050 <SysTick_Config>
 80010f2:	0003      	movs	r3, r0
}
 80010f4:	0018      	movs	r0, r3
 80010f6:	46bd      	mov	sp, r7
 80010f8:	b002      	add	sp, #8
 80010fa:	bd80      	pop	{r7, pc}

080010fc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b084      	sub	sp, #16
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001104:	2300      	movs	r3, #0
 8001106:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d101      	bne.n	8001112 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800110e:	2301      	movs	r3, #1
 8001110:	e036      	b.n	8001180 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	2221      	movs	r2, #33	@ 0x21
 8001116:	2102      	movs	r1, #2
 8001118:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	4a18      	ldr	r2, [pc, #96]	@ (8001188 <HAL_DMA_Init+0x8c>)
 8001126:	4013      	ands	r3, r2
 8001128:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001132:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	68db      	ldr	r3, [r3, #12]
 8001138:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800113e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	695b      	ldr	r3, [r3, #20]
 8001144:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800114a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	69db      	ldr	r3, [r3, #28]
 8001150:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001152:	68fa      	ldr	r2, [r7, #12]
 8001154:	4313      	orrs	r3, r2
 8001156:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	68fa      	ldr	r2, [r7, #12]
 800115e:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	0018      	movs	r0, r3
 8001164:	f000 f946 	bl	80013f4 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	2200      	movs	r2, #0
 800116c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	2221      	movs	r2, #33	@ 0x21
 8001172:	2101      	movs	r1, #1
 8001174:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2220      	movs	r2, #32
 800117a:	2100      	movs	r1, #0
 800117c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800117e:	2300      	movs	r3, #0
}
 8001180:	0018      	movs	r0, r3
 8001182:	46bd      	mov	sp, r7
 8001184:	b004      	add	sp, #16
 8001186:	bd80      	pop	{r7, pc}
 8001188:	ffffc00f 	.word	0xffffc00f

0800118c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b086      	sub	sp, #24
 8001190:	af00      	add	r7, sp, #0
 8001192:	60f8      	str	r0, [r7, #12]
 8001194:	60b9      	str	r1, [r7, #8]
 8001196:	607a      	str	r2, [r7, #4]
 8001198:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800119a:	2317      	movs	r3, #23
 800119c:	18fb      	adds	r3, r7, r3
 800119e:	2200      	movs	r2, #0
 80011a0:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	2220      	movs	r2, #32
 80011a6:	5c9b      	ldrb	r3, [r3, r2]
 80011a8:	2b01      	cmp	r3, #1
 80011aa:	d101      	bne.n	80011b0 <HAL_DMA_Start_IT+0x24>
 80011ac:	2302      	movs	r3, #2
 80011ae:	e04f      	b.n	8001250 <HAL_DMA_Start_IT+0xc4>
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	2220      	movs	r2, #32
 80011b4:	2101      	movs	r1, #1
 80011b6:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	2221      	movs	r2, #33	@ 0x21
 80011bc:	5c9b      	ldrb	r3, [r3, r2]
 80011be:	b2db      	uxtb	r3, r3
 80011c0:	2b01      	cmp	r3, #1
 80011c2:	d13a      	bne.n	800123a <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	2221      	movs	r2, #33	@ 0x21
 80011c8:	2102      	movs	r1, #2
 80011ca:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	2200      	movs	r2, #0
 80011d0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	2101      	movs	r1, #1
 80011de:	438a      	bics	r2, r1
 80011e0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	687a      	ldr	r2, [r7, #4]
 80011e6:	68b9      	ldr	r1, [r7, #8]
 80011e8:	68f8      	ldr	r0, [r7, #12]
 80011ea:	f000 f8d7 	bl	800139c <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d008      	beq.n	8001208 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	681a      	ldr	r2, [r3, #0]
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	210e      	movs	r1, #14
 8001202:	430a      	orrs	r2, r1
 8001204:	601a      	str	r2, [r3, #0]
 8001206:	e00f      	b.n	8001228 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	681a      	ldr	r2, [r3, #0]
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	210a      	movs	r1, #10
 8001214:	430a      	orrs	r2, r1
 8001216:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	2104      	movs	r1, #4
 8001224:	438a      	bics	r2, r1
 8001226:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	681a      	ldr	r2, [r3, #0]
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	2101      	movs	r1, #1
 8001234:	430a      	orrs	r2, r1
 8001236:	601a      	str	r2, [r3, #0]
 8001238:	e007      	b.n	800124a <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	2220      	movs	r2, #32
 800123e:	2100      	movs	r1, #0
 8001240:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001242:	2317      	movs	r3, #23
 8001244:	18fb      	adds	r3, r7, r3
 8001246:	2202      	movs	r2, #2
 8001248:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800124a:	2317      	movs	r3, #23
 800124c:	18fb      	adds	r3, r7, r3
 800124e:	781b      	ldrb	r3, [r3, #0]
}
 8001250:	0018      	movs	r0, r3
 8001252:	46bd      	mov	sp, r7
 8001254:	b006      	add	sp, #24
 8001256:	bd80      	pop	{r7, pc}

08001258 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b084      	sub	sp, #16
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001274:	2204      	movs	r2, #4
 8001276:	409a      	lsls	r2, r3
 8001278:	0013      	movs	r3, r2
 800127a:	68fa      	ldr	r2, [r7, #12]
 800127c:	4013      	ands	r3, r2
 800127e:	d024      	beq.n	80012ca <HAL_DMA_IRQHandler+0x72>
 8001280:	68bb      	ldr	r3, [r7, #8]
 8001282:	2204      	movs	r2, #4
 8001284:	4013      	ands	r3, r2
 8001286:	d020      	beq.n	80012ca <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	2220      	movs	r2, #32
 8001290:	4013      	ands	r3, r2
 8001292:	d107      	bne.n	80012a4 <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	681a      	ldr	r2, [r3, #0]
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	2104      	movs	r1, #4
 80012a0:	438a      	bics	r2, r1
 80012a2:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80012ac:	2104      	movs	r1, #4
 80012ae:	4091      	lsls	r1, r2
 80012b0:	000a      	movs	r2, r1
 80012b2:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d100      	bne.n	80012be <HAL_DMA_IRQHandler+0x66>
 80012bc:	e06a      	b.n	8001394 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012c2:	687a      	ldr	r2, [r7, #4]
 80012c4:	0010      	movs	r0, r2
 80012c6:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80012c8:	e064      	b.n	8001394 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012ce:	2202      	movs	r2, #2
 80012d0:	409a      	lsls	r2, r3
 80012d2:	0013      	movs	r3, r2
 80012d4:	68fa      	ldr	r2, [r7, #12]
 80012d6:	4013      	ands	r3, r2
 80012d8:	d02b      	beq.n	8001332 <HAL_DMA_IRQHandler+0xda>
 80012da:	68bb      	ldr	r3, [r7, #8]
 80012dc:	2202      	movs	r2, #2
 80012de:	4013      	ands	r3, r2
 80012e0:	d027      	beq.n	8001332 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	2220      	movs	r2, #32
 80012ea:	4013      	ands	r3, r2
 80012ec:	d10b      	bne.n	8001306 <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	681a      	ldr	r2, [r3, #0]
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	210a      	movs	r1, #10
 80012fa:	438a      	bics	r2, r1
 80012fc:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	2221      	movs	r2, #33	@ 0x21
 8001302:	2101      	movs	r1, #1
 8001304:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800130e:	2102      	movs	r1, #2
 8001310:	4091      	lsls	r1, r2
 8001312:	000a      	movs	r2, r1
 8001314:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	2220      	movs	r2, #32
 800131a:	2100      	movs	r1, #0
 800131c:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001322:	2b00      	cmp	r3, #0
 8001324:	d036      	beq.n	8001394 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800132a:	687a      	ldr	r2, [r7, #4]
 800132c:	0010      	movs	r0, r2
 800132e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001330:	e030      	b.n	8001394 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001336:	2208      	movs	r2, #8
 8001338:	409a      	lsls	r2, r3
 800133a:	0013      	movs	r3, r2
 800133c:	68fa      	ldr	r2, [r7, #12]
 800133e:	4013      	ands	r3, r2
 8001340:	d028      	beq.n	8001394 <HAL_DMA_IRQHandler+0x13c>
 8001342:	68bb      	ldr	r3, [r7, #8]
 8001344:	2208      	movs	r2, #8
 8001346:	4013      	ands	r3, r2
 8001348:	d024      	beq.n	8001394 <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	681a      	ldr	r2, [r3, #0]
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	210e      	movs	r1, #14
 8001356:	438a      	bics	r2, r1
 8001358:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001362:	2101      	movs	r1, #1
 8001364:	4091      	lsls	r1, r2
 8001366:	000a      	movs	r2, r1
 8001368:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	2201      	movs	r2, #1
 800136e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	2221      	movs	r2, #33	@ 0x21
 8001374:	2101      	movs	r1, #1
 8001376:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	2220      	movs	r2, #32
 800137c:	2100      	movs	r1, #0
 800137e:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001384:	2b00      	cmp	r3, #0
 8001386:	d005      	beq.n	8001394 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800138c:	687a      	ldr	r2, [r7, #4]
 800138e:	0010      	movs	r0, r2
 8001390:	4798      	blx	r3
    }
  }
}
 8001392:	e7ff      	b.n	8001394 <HAL_DMA_IRQHandler+0x13c>
 8001394:	46c0      	nop			@ (mov r8, r8)
 8001396:	46bd      	mov	sp, r7
 8001398:	b004      	add	sp, #16
 800139a:	bd80      	pop	{r7, pc}

0800139c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b084      	sub	sp, #16
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	60f8      	str	r0, [r7, #12]
 80013a4:	60b9      	str	r1, [r7, #8]
 80013a6:	607a      	str	r2, [r7, #4]
 80013a8:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80013b2:	2101      	movs	r1, #1
 80013b4:	4091      	lsls	r1, r2
 80013b6:	000a      	movs	r2, r1
 80013b8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	683a      	ldr	r2, [r7, #0]
 80013c0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	2b10      	cmp	r3, #16
 80013c8:	d108      	bne.n	80013dc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	687a      	ldr	r2, [r7, #4]
 80013d0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	68ba      	ldr	r2, [r7, #8]
 80013d8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80013da:	e007      	b.n	80013ec <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	68ba      	ldr	r2, [r7, #8]
 80013e2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	687a      	ldr	r2, [r7, #4]
 80013ea:	60da      	str	r2, [r3, #12]
}
 80013ec:	46c0      	nop			@ (mov r8, r8)
 80013ee:	46bd      	mov	sp, r7
 80013f0:	b004      	add	sp, #16
 80013f2:	bd80      	pop	{r7, pc}

080013f4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4a08      	ldr	r2, [pc, #32]	@ (8001424 <DMA_CalcBaseAndBitshift+0x30>)
 8001402:	4694      	mov	ip, r2
 8001404:	4463      	add	r3, ip
 8001406:	2114      	movs	r1, #20
 8001408:	0018      	movs	r0, r3
 800140a:	f7fe fe87 	bl	800011c <__udivsi3>
 800140e:	0003      	movs	r3, r0
 8001410:	009a      	lsls	r2, r3, #2
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	4a03      	ldr	r2, [pc, #12]	@ (8001428 <DMA_CalcBaseAndBitshift+0x34>)
 800141a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 800141c:	46c0      	nop			@ (mov r8, r8)
 800141e:	46bd      	mov	sp, r7
 8001420:	b002      	add	sp, #8
 8001422:	bd80      	pop	{r7, pc}
 8001424:	bffdfff8 	.word	0xbffdfff8
 8001428:	40020000 	.word	0x40020000

0800142c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b086      	sub	sp, #24
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
 8001434:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001436:	2300      	movs	r3, #0
 8001438:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800143a:	e149      	b.n	80016d0 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	2101      	movs	r1, #1
 8001442:	697a      	ldr	r2, [r7, #20]
 8001444:	4091      	lsls	r1, r2
 8001446:	000a      	movs	r2, r1
 8001448:	4013      	ands	r3, r2
 800144a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d100      	bne.n	8001454 <HAL_GPIO_Init+0x28>
 8001452:	e13a      	b.n	80016ca <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	685b      	ldr	r3, [r3, #4]
 8001458:	2203      	movs	r2, #3
 800145a:	4013      	ands	r3, r2
 800145c:	2b01      	cmp	r3, #1
 800145e:	d005      	beq.n	800146c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	2203      	movs	r2, #3
 8001466:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001468:	2b02      	cmp	r3, #2
 800146a:	d130      	bne.n	80014ce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	689b      	ldr	r3, [r3, #8]
 8001470:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001472:	697b      	ldr	r3, [r7, #20]
 8001474:	005b      	lsls	r3, r3, #1
 8001476:	2203      	movs	r2, #3
 8001478:	409a      	lsls	r2, r3
 800147a:	0013      	movs	r3, r2
 800147c:	43da      	mvns	r2, r3
 800147e:	693b      	ldr	r3, [r7, #16]
 8001480:	4013      	ands	r3, r2
 8001482:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	68da      	ldr	r2, [r3, #12]
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	005b      	lsls	r3, r3, #1
 800148c:	409a      	lsls	r2, r3
 800148e:	0013      	movs	r3, r2
 8001490:	693a      	ldr	r2, [r7, #16]
 8001492:	4313      	orrs	r3, r2
 8001494:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	693a      	ldr	r2, [r7, #16]
 800149a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80014a2:	2201      	movs	r2, #1
 80014a4:	697b      	ldr	r3, [r7, #20]
 80014a6:	409a      	lsls	r2, r3
 80014a8:	0013      	movs	r3, r2
 80014aa:	43da      	mvns	r2, r3
 80014ac:	693b      	ldr	r3, [r7, #16]
 80014ae:	4013      	ands	r3, r2
 80014b0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	685b      	ldr	r3, [r3, #4]
 80014b6:	091b      	lsrs	r3, r3, #4
 80014b8:	2201      	movs	r2, #1
 80014ba:	401a      	ands	r2, r3
 80014bc:	697b      	ldr	r3, [r7, #20]
 80014be:	409a      	lsls	r2, r3
 80014c0:	0013      	movs	r3, r2
 80014c2:	693a      	ldr	r2, [r7, #16]
 80014c4:	4313      	orrs	r3, r2
 80014c6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	693a      	ldr	r2, [r7, #16]
 80014cc:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	2203      	movs	r2, #3
 80014d4:	4013      	ands	r3, r2
 80014d6:	2b03      	cmp	r3, #3
 80014d8:	d017      	beq.n	800150a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	68db      	ldr	r3, [r3, #12]
 80014de:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80014e0:	697b      	ldr	r3, [r7, #20]
 80014e2:	005b      	lsls	r3, r3, #1
 80014e4:	2203      	movs	r2, #3
 80014e6:	409a      	lsls	r2, r3
 80014e8:	0013      	movs	r3, r2
 80014ea:	43da      	mvns	r2, r3
 80014ec:	693b      	ldr	r3, [r7, #16]
 80014ee:	4013      	ands	r3, r2
 80014f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	689a      	ldr	r2, [r3, #8]
 80014f6:	697b      	ldr	r3, [r7, #20]
 80014f8:	005b      	lsls	r3, r3, #1
 80014fa:	409a      	lsls	r2, r3
 80014fc:	0013      	movs	r3, r2
 80014fe:	693a      	ldr	r2, [r7, #16]
 8001500:	4313      	orrs	r3, r2
 8001502:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	693a      	ldr	r2, [r7, #16]
 8001508:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	685b      	ldr	r3, [r3, #4]
 800150e:	2203      	movs	r2, #3
 8001510:	4013      	ands	r3, r2
 8001512:	2b02      	cmp	r3, #2
 8001514:	d123      	bne.n	800155e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	08da      	lsrs	r2, r3, #3
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	3208      	adds	r2, #8
 800151e:	0092      	lsls	r2, r2, #2
 8001520:	58d3      	ldr	r3, [r2, r3]
 8001522:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	2207      	movs	r2, #7
 8001528:	4013      	ands	r3, r2
 800152a:	009b      	lsls	r3, r3, #2
 800152c:	220f      	movs	r2, #15
 800152e:	409a      	lsls	r2, r3
 8001530:	0013      	movs	r3, r2
 8001532:	43da      	mvns	r2, r3
 8001534:	693b      	ldr	r3, [r7, #16]
 8001536:	4013      	ands	r3, r2
 8001538:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	691a      	ldr	r2, [r3, #16]
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	2107      	movs	r1, #7
 8001542:	400b      	ands	r3, r1
 8001544:	009b      	lsls	r3, r3, #2
 8001546:	409a      	lsls	r2, r3
 8001548:	0013      	movs	r3, r2
 800154a:	693a      	ldr	r2, [r7, #16]
 800154c:	4313      	orrs	r3, r2
 800154e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	08da      	lsrs	r2, r3, #3
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	3208      	adds	r2, #8
 8001558:	0092      	lsls	r2, r2, #2
 800155a:	6939      	ldr	r1, [r7, #16]
 800155c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001564:	697b      	ldr	r3, [r7, #20]
 8001566:	005b      	lsls	r3, r3, #1
 8001568:	2203      	movs	r2, #3
 800156a:	409a      	lsls	r2, r3
 800156c:	0013      	movs	r3, r2
 800156e:	43da      	mvns	r2, r3
 8001570:	693b      	ldr	r3, [r7, #16]
 8001572:	4013      	ands	r3, r2
 8001574:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	2203      	movs	r2, #3
 800157c:	401a      	ands	r2, r3
 800157e:	697b      	ldr	r3, [r7, #20]
 8001580:	005b      	lsls	r3, r3, #1
 8001582:	409a      	lsls	r2, r3
 8001584:	0013      	movs	r3, r2
 8001586:	693a      	ldr	r2, [r7, #16]
 8001588:	4313      	orrs	r3, r2
 800158a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	693a      	ldr	r2, [r7, #16]
 8001590:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	685a      	ldr	r2, [r3, #4]
 8001596:	23c0      	movs	r3, #192	@ 0xc0
 8001598:	029b      	lsls	r3, r3, #10
 800159a:	4013      	ands	r3, r2
 800159c:	d100      	bne.n	80015a0 <HAL_GPIO_Init+0x174>
 800159e:	e094      	b.n	80016ca <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015a0:	4b51      	ldr	r3, [pc, #324]	@ (80016e8 <HAL_GPIO_Init+0x2bc>)
 80015a2:	699a      	ldr	r2, [r3, #24]
 80015a4:	4b50      	ldr	r3, [pc, #320]	@ (80016e8 <HAL_GPIO_Init+0x2bc>)
 80015a6:	2101      	movs	r1, #1
 80015a8:	430a      	orrs	r2, r1
 80015aa:	619a      	str	r2, [r3, #24]
 80015ac:	4b4e      	ldr	r3, [pc, #312]	@ (80016e8 <HAL_GPIO_Init+0x2bc>)
 80015ae:	699b      	ldr	r3, [r3, #24]
 80015b0:	2201      	movs	r2, #1
 80015b2:	4013      	ands	r3, r2
 80015b4:	60bb      	str	r3, [r7, #8]
 80015b6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80015b8:	4a4c      	ldr	r2, [pc, #304]	@ (80016ec <HAL_GPIO_Init+0x2c0>)
 80015ba:	697b      	ldr	r3, [r7, #20]
 80015bc:	089b      	lsrs	r3, r3, #2
 80015be:	3302      	adds	r3, #2
 80015c0:	009b      	lsls	r3, r3, #2
 80015c2:	589b      	ldr	r3, [r3, r2]
 80015c4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80015c6:	697b      	ldr	r3, [r7, #20]
 80015c8:	2203      	movs	r2, #3
 80015ca:	4013      	ands	r3, r2
 80015cc:	009b      	lsls	r3, r3, #2
 80015ce:	220f      	movs	r2, #15
 80015d0:	409a      	lsls	r2, r3
 80015d2:	0013      	movs	r3, r2
 80015d4:	43da      	mvns	r2, r3
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	4013      	ands	r3, r2
 80015da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80015dc:	687a      	ldr	r2, [r7, #4]
 80015de:	2390      	movs	r3, #144	@ 0x90
 80015e0:	05db      	lsls	r3, r3, #23
 80015e2:	429a      	cmp	r2, r3
 80015e4:	d00d      	beq.n	8001602 <HAL_GPIO_Init+0x1d6>
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	4a41      	ldr	r2, [pc, #260]	@ (80016f0 <HAL_GPIO_Init+0x2c4>)
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d007      	beq.n	80015fe <HAL_GPIO_Init+0x1d2>
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	4a40      	ldr	r2, [pc, #256]	@ (80016f4 <HAL_GPIO_Init+0x2c8>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d101      	bne.n	80015fa <HAL_GPIO_Init+0x1ce>
 80015f6:	2302      	movs	r3, #2
 80015f8:	e004      	b.n	8001604 <HAL_GPIO_Init+0x1d8>
 80015fa:	2305      	movs	r3, #5
 80015fc:	e002      	b.n	8001604 <HAL_GPIO_Init+0x1d8>
 80015fe:	2301      	movs	r3, #1
 8001600:	e000      	b.n	8001604 <HAL_GPIO_Init+0x1d8>
 8001602:	2300      	movs	r3, #0
 8001604:	697a      	ldr	r2, [r7, #20]
 8001606:	2103      	movs	r1, #3
 8001608:	400a      	ands	r2, r1
 800160a:	0092      	lsls	r2, r2, #2
 800160c:	4093      	lsls	r3, r2
 800160e:	693a      	ldr	r2, [r7, #16]
 8001610:	4313      	orrs	r3, r2
 8001612:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001614:	4935      	ldr	r1, [pc, #212]	@ (80016ec <HAL_GPIO_Init+0x2c0>)
 8001616:	697b      	ldr	r3, [r7, #20]
 8001618:	089b      	lsrs	r3, r3, #2
 800161a:	3302      	adds	r3, #2
 800161c:	009b      	lsls	r3, r3, #2
 800161e:	693a      	ldr	r2, [r7, #16]
 8001620:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001622:	4b35      	ldr	r3, [pc, #212]	@ (80016f8 <HAL_GPIO_Init+0x2cc>)
 8001624:	689b      	ldr	r3, [r3, #8]
 8001626:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	43da      	mvns	r2, r3
 800162c:	693b      	ldr	r3, [r7, #16]
 800162e:	4013      	ands	r3, r2
 8001630:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	685a      	ldr	r2, [r3, #4]
 8001636:	2380      	movs	r3, #128	@ 0x80
 8001638:	035b      	lsls	r3, r3, #13
 800163a:	4013      	ands	r3, r2
 800163c:	d003      	beq.n	8001646 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 800163e:	693a      	ldr	r2, [r7, #16]
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	4313      	orrs	r3, r2
 8001644:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001646:	4b2c      	ldr	r3, [pc, #176]	@ (80016f8 <HAL_GPIO_Init+0x2cc>)
 8001648:	693a      	ldr	r2, [r7, #16]
 800164a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800164c:	4b2a      	ldr	r3, [pc, #168]	@ (80016f8 <HAL_GPIO_Init+0x2cc>)
 800164e:	68db      	ldr	r3, [r3, #12]
 8001650:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	43da      	mvns	r2, r3
 8001656:	693b      	ldr	r3, [r7, #16]
 8001658:	4013      	ands	r3, r2
 800165a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	685a      	ldr	r2, [r3, #4]
 8001660:	2380      	movs	r3, #128	@ 0x80
 8001662:	039b      	lsls	r3, r3, #14
 8001664:	4013      	ands	r3, r2
 8001666:	d003      	beq.n	8001670 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8001668:	693a      	ldr	r2, [r7, #16]
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	4313      	orrs	r3, r2
 800166e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001670:	4b21      	ldr	r3, [pc, #132]	@ (80016f8 <HAL_GPIO_Init+0x2cc>)
 8001672:	693a      	ldr	r2, [r7, #16]
 8001674:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8001676:	4b20      	ldr	r3, [pc, #128]	@ (80016f8 <HAL_GPIO_Init+0x2cc>)
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	43da      	mvns	r2, r3
 8001680:	693b      	ldr	r3, [r7, #16]
 8001682:	4013      	ands	r3, r2
 8001684:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	685a      	ldr	r2, [r3, #4]
 800168a:	2380      	movs	r3, #128	@ 0x80
 800168c:	029b      	lsls	r3, r3, #10
 800168e:	4013      	ands	r3, r2
 8001690:	d003      	beq.n	800169a <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8001692:	693a      	ldr	r2, [r7, #16]
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	4313      	orrs	r3, r2
 8001698:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800169a:	4b17      	ldr	r3, [pc, #92]	@ (80016f8 <HAL_GPIO_Init+0x2cc>)
 800169c:	693a      	ldr	r2, [r7, #16]
 800169e:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80016a0:	4b15      	ldr	r3, [pc, #84]	@ (80016f8 <HAL_GPIO_Init+0x2cc>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	43da      	mvns	r2, r3
 80016aa:	693b      	ldr	r3, [r7, #16]
 80016ac:	4013      	ands	r3, r2
 80016ae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	685a      	ldr	r2, [r3, #4]
 80016b4:	2380      	movs	r3, #128	@ 0x80
 80016b6:	025b      	lsls	r3, r3, #9
 80016b8:	4013      	ands	r3, r2
 80016ba:	d003      	beq.n	80016c4 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 80016bc:	693a      	ldr	r2, [r7, #16]
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	4313      	orrs	r3, r2
 80016c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80016c4:	4b0c      	ldr	r3, [pc, #48]	@ (80016f8 <HAL_GPIO_Init+0x2cc>)
 80016c6:	693a      	ldr	r2, [r7, #16]
 80016c8:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80016ca:	697b      	ldr	r3, [r7, #20]
 80016cc:	3301      	adds	r3, #1
 80016ce:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	697b      	ldr	r3, [r7, #20]
 80016d6:	40da      	lsrs	r2, r3
 80016d8:	1e13      	subs	r3, r2, #0
 80016da:	d000      	beq.n	80016de <HAL_GPIO_Init+0x2b2>
 80016dc:	e6ae      	b.n	800143c <HAL_GPIO_Init+0x10>
  } 
}
 80016de:	46c0      	nop			@ (mov r8, r8)
 80016e0:	46c0      	nop			@ (mov r8, r8)
 80016e2:	46bd      	mov	sp, r7
 80016e4:	b006      	add	sp, #24
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	40021000 	.word	0x40021000
 80016ec:	40010000 	.word	0x40010000
 80016f0:	48000400 	.word	0x48000400
 80016f4:	48000800 	.word	0x48000800
 80016f8:	40010400 	.word	0x40010400

080016fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
 8001704:	0008      	movs	r0, r1
 8001706:	0011      	movs	r1, r2
 8001708:	1cbb      	adds	r3, r7, #2
 800170a:	1c02      	adds	r2, r0, #0
 800170c:	801a      	strh	r2, [r3, #0]
 800170e:	1c7b      	adds	r3, r7, #1
 8001710:	1c0a      	adds	r2, r1, #0
 8001712:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001714:	1c7b      	adds	r3, r7, #1
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d004      	beq.n	8001726 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800171c:	1cbb      	adds	r3, r7, #2
 800171e:	881a      	ldrh	r2, [r3, #0]
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001724:	e003      	b.n	800172e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001726:	1cbb      	adds	r3, r7, #2
 8001728:	881a      	ldrh	r2, [r3, #0]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800172e:	46c0      	nop			@ (mov r8, r8)
 8001730:	46bd      	mov	sp, r7
 8001732:	b002      	add	sp, #8
 8001734:	bd80      	pop	{r7, pc}

08001736 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001736:	b580      	push	{r7, lr}
 8001738:	b084      	sub	sp, #16
 800173a:	af00      	add	r7, sp, #0
 800173c:	6078      	str	r0, [r7, #4]
 800173e:	000a      	movs	r2, r1
 8001740:	1cbb      	adds	r3, r7, #2
 8001742:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	695b      	ldr	r3, [r3, #20]
 8001748:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800174a:	1cbb      	adds	r3, r7, #2
 800174c:	881b      	ldrh	r3, [r3, #0]
 800174e:	68fa      	ldr	r2, [r7, #12]
 8001750:	4013      	ands	r3, r2
 8001752:	041a      	lsls	r2, r3, #16
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	43db      	mvns	r3, r3
 8001758:	1cb9      	adds	r1, r7, #2
 800175a:	8809      	ldrh	r1, [r1, #0]
 800175c:	400b      	ands	r3, r1
 800175e:	431a      	orrs	r2, r3
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	619a      	str	r2, [r3, #24]
}
 8001764:	46c0      	nop			@ (mov r8, r8)
 8001766:	46bd      	mov	sp, r7
 8001768:	b004      	add	sp, #16
 800176a:	bd80      	pop	{r7, pc}

0800176c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b088      	sub	sp, #32
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d101      	bne.n	800177e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800177a:	2301      	movs	r3, #1
 800177c:	e301      	b.n	8001d82 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	2201      	movs	r2, #1
 8001784:	4013      	ands	r3, r2
 8001786:	d100      	bne.n	800178a <HAL_RCC_OscConfig+0x1e>
 8001788:	e08d      	b.n	80018a6 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800178a:	4bc3      	ldr	r3, [pc, #780]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	220c      	movs	r2, #12
 8001790:	4013      	ands	r3, r2
 8001792:	2b04      	cmp	r3, #4
 8001794:	d00e      	beq.n	80017b4 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001796:	4bc0      	ldr	r3, [pc, #768]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	220c      	movs	r2, #12
 800179c:	4013      	ands	r3, r2
 800179e:	2b08      	cmp	r3, #8
 80017a0:	d116      	bne.n	80017d0 <HAL_RCC_OscConfig+0x64>
 80017a2:	4bbd      	ldr	r3, [pc, #756]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 80017a4:	685a      	ldr	r2, [r3, #4]
 80017a6:	2380      	movs	r3, #128	@ 0x80
 80017a8:	025b      	lsls	r3, r3, #9
 80017aa:	401a      	ands	r2, r3
 80017ac:	2380      	movs	r3, #128	@ 0x80
 80017ae:	025b      	lsls	r3, r3, #9
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d10d      	bne.n	80017d0 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017b4:	4bb8      	ldr	r3, [pc, #736]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 80017b6:	681a      	ldr	r2, [r3, #0]
 80017b8:	2380      	movs	r3, #128	@ 0x80
 80017ba:	029b      	lsls	r3, r3, #10
 80017bc:	4013      	ands	r3, r2
 80017be:	d100      	bne.n	80017c2 <HAL_RCC_OscConfig+0x56>
 80017c0:	e070      	b.n	80018a4 <HAL_RCC_OscConfig+0x138>
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d000      	beq.n	80017cc <HAL_RCC_OscConfig+0x60>
 80017ca:	e06b      	b.n	80018a4 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80017cc:	2301      	movs	r3, #1
 80017ce:	e2d8      	b.n	8001d82 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	2b01      	cmp	r3, #1
 80017d6:	d107      	bne.n	80017e8 <HAL_RCC_OscConfig+0x7c>
 80017d8:	4baf      	ldr	r3, [pc, #700]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	4bae      	ldr	r3, [pc, #696]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 80017de:	2180      	movs	r1, #128	@ 0x80
 80017e0:	0249      	lsls	r1, r1, #9
 80017e2:	430a      	orrs	r2, r1
 80017e4:	601a      	str	r2, [r3, #0]
 80017e6:	e02f      	b.n	8001848 <HAL_RCC_OscConfig+0xdc>
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d10c      	bne.n	800180a <HAL_RCC_OscConfig+0x9e>
 80017f0:	4ba9      	ldr	r3, [pc, #676]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 80017f2:	681a      	ldr	r2, [r3, #0]
 80017f4:	4ba8      	ldr	r3, [pc, #672]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 80017f6:	49a9      	ldr	r1, [pc, #676]	@ (8001a9c <HAL_RCC_OscConfig+0x330>)
 80017f8:	400a      	ands	r2, r1
 80017fa:	601a      	str	r2, [r3, #0]
 80017fc:	4ba6      	ldr	r3, [pc, #664]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 80017fe:	681a      	ldr	r2, [r3, #0]
 8001800:	4ba5      	ldr	r3, [pc, #660]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 8001802:	49a7      	ldr	r1, [pc, #668]	@ (8001aa0 <HAL_RCC_OscConfig+0x334>)
 8001804:	400a      	ands	r2, r1
 8001806:	601a      	str	r2, [r3, #0]
 8001808:	e01e      	b.n	8001848 <HAL_RCC_OscConfig+0xdc>
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	685b      	ldr	r3, [r3, #4]
 800180e:	2b05      	cmp	r3, #5
 8001810:	d10e      	bne.n	8001830 <HAL_RCC_OscConfig+0xc4>
 8001812:	4ba1      	ldr	r3, [pc, #644]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 8001814:	681a      	ldr	r2, [r3, #0]
 8001816:	4ba0      	ldr	r3, [pc, #640]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 8001818:	2180      	movs	r1, #128	@ 0x80
 800181a:	02c9      	lsls	r1, r1, #11
 800181c:	430a      	orrs	r2, r1
 800181e:	601a      	str	r2, [r3, #0]
 8001820:	4b9d      	ldr	r3, [pc, #628]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 8001822:	681a      	ldr	r2, [r3, #0]
 8001824:	4b9c      	ldr	r3, [pc, #624]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 8001826:	2180      	movs	r1, #128	@ 0x80
 8001828:	0249      	lsls	r1, r1, #9
 800182a:	430a      	orrs	r2, r1
 800182c:	601a      	str	r2, [r3, #0]
 800182e:	e00b      	b.n	8001848 <HAL_RCC_OscConfig+0xdc>
 8001830:	4b99      	ldr	r3, [pc, #612]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 8001832:	681a      	ldr	r2, [r3, #0]
 8001834:	4b98      	ldr	r3, [pc, #608]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 8001836:	4999      	ldr	r1, [pc, #612]	@ (8001a9c <HAL_RCC_OscConfig+0x330>)
 8001838:	400a      	ands	r2, r1
 800183a:	601a      	str	r2, [r3, #0]
 800183c:	4b96      	ldr	r3, [pc, #600]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 800183e:	681a      	ldr	r2, [r3, #0]
 8001840:	4b95      	ldr	r3, [pc, #596]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 8001842:	4997      	ldr	r1, [pc, #604]	@ (8001aa0 <HAL_RCC_OscConfig+0x334>)
 8001844:	400a      	ands	r2, r1
 8001846:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d014      	beq.n	800187a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001850:	f7ff fb6c 	bl	8000f2c <HAL_GetTick>
 8001854:	0003      	movs	r3, r0
 8001856:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001858:	e008      	b.n	800186c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800185a:	f7ff fb67 	bl	8000f2c <HAL_GetTick>
 800185e:	0002      	movs	r2, r0
 8001860:	69bb      	ldr	r3, [r7, #24]
 8001862:	1ad3      	subs	r3, r2, r3
 8001864:	2b64      	cmp	r3, #100	@ 0x64
 8001866:	d901      	bls.n	800186c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001868:	2303      	movs	r3, #3
 800186a:	e28a      	b.n	8001d82 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800186c:	4b8a      	ldr	r3, [pc, #552]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 800186e:	681a      	ldr	r2, [r3, #0]
 8001870:	2380      	movs	r3, #128	@ 0x80
 8001872:	029b      	lsls	r3, r3, #10
 8001874:	4013      	ands	r3, r2
 8001876:	d0f0      	beq.n	800185a <HAL_RCC_OscConfig+0xee>
 8001878:	e015      	b.n	80018a6 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800187a:	f7ff fb57 	bl	8000f2c <HAL_GetTick>
 800187e:	0003      	movs	r3, r0
 8001880:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001882:	e008      	b.n	8001896 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001884:	f7ff fb52 	bl	8000f2c <HAL_GetTick>
 8001888:	0002      	movs	r2, r0
 800188a:	69bb      	ldr	r3, [r7, #24]
 800188c:	1ad3      	subs	r3, r2, r3
 800188e:	2b64      	cmp	r3, #100	@ 0x64
 8001890:	d901      	bls.n	8001896 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001892:	2303      	movs	r3, #3
 8001894:	e275      	b.n	8001d82 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001896:	4b80      	ldr	r3, [pc, #512]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	2380      	movs	r3, #128	@ 0x80
 800189c:	029b      	lsls	r3, r3, #10
 800189e:	4013      	ands	r3, r2
 80018a0:	d1f0      	bne.n	8001884 <HAL_RCC_OscConfig+0x118>
 80018a2:	e000      	b.n	80018a6 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018a4:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	2202      	movs	r2, #2
 80018ac:	4013      	ands	r3, r2
 80018ae:	d100      	bne.n	80018b2 <HAL_RCC_OscConfig+0x146>
 80018b0:	e069      	b.n	8001986 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80018b2:	4b79      	ldr	r3, [pc, #484]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	220c      	movs	r2, #12
 80018b8:	4013      	ands	r3, r2
 80018ba:	d00b      	beq.n	80018d4 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80018bc:	4b76      	ldr	r3, [pc, #472]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	220c      	movs	r2, #12
 80018c2:	4013      	ands	r3, r2
 80018c4:	2b08      	cmp	r3, #8
 80018c6:	d11c      	bne.n	8001902 <HAL_RCC_OscConfig+0x196>
 80018c8:	4b73      	ldr	r3, [pc, #460]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 80018ca:	685a      	ldr	r2, [r3, #4]
 80018cc:	2380      	movs	r3, #128	@ 0x80
 80018ce:	025b      	lsls	r3, r3, #9
 80018d0:	4013      	ands	r3, r2
 80018d2:	d116      	bne.n	8001902 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018d4:	4b70      	ldr	r3, [pc, #448]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	2202      	movs	r2, #2
 80018da:	4013      	ands	r3, r2
 80018dc:	d005      	beq.n	80018ea <HAL_RCC_OscConfig+0x17e>
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	68db      	ldr	r3, [r3, #12]
 80018e2:	2b01      	cmp	r3, #1
 80018e4:	d001      	beq.n	80018ea <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80018e6:	2301      	movs	r3, #1
 80018e8:	e24b      	b.n	8001d82 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018ea:	4b6b      	ldr	r3, [pc, #428]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	22f8      	movs	r2, #248	@ 0xf8
 80018f0:	4393      	bics	r3, r2
 80018f2:	0019      	movs	r1, r3
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	691b      	ldr	r3, [r3, #16]
 80018f8:	00da      	lsls	r2, r3, #3
 80018fa:	4b67      	ldr	r3, [pc, #412]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 80018fc:	430a      	orrs	r2, r1
 80018fe:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001900:	e041      	b.n	8001986 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	68db      	ldr	r3, [r3, #12]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d024      	beq.n	8001954 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800190a:	4b63      	ldr	r3, [pc, #396]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 800190c:	681a      	ldr	r2, [r3, #0]
 800190e:	4b62      	ldr	r3, [pc, #392]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 8001910:	2101      	movs	r1, #1
 8001912:	430a      	orrs	r2, r1
 8001914:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001916:	f7ff fb09 	bl	8000f2c <HAL_GetTick>
 800191a:	0003      	movs	r3, r0
 800191c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800191e:	e008      	b.n	8001932 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001920:	f7ff fb04 	bl	8000f2c <HAL_GetTick>
 8001924:	0002      	movs	r2, r0
 8001926:	69bb      	ldr	r3, [r7, #24]
 8001928:	1ad3      	subs	r3, r2, r3
 800192a:	2b02      	cmp	r3, #2
 800192c:	d901      	bls.n	8001932 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 800192e:	2303      	movs	r3, #3
 8001930:	e227      	b.n	8001d82 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001932:	4b59      	ldr	r3, [pc, #356]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	2202      	movs	r2, #2
 8001938:	4013      	ands	r3, r2
 800193a:	d0f1      	beq.n	8001920 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800193c:	4b56      	ldr	r3, [pc, #344]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	22f8      	movs	r2, #248	@ 0xf8
 8001942:	4393      	bics	r3, r2
 8001944:	0019      	movs	r1, r3
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	691b      	ldr	r3, [r3, #16]
 800194a:	00da      	lsls	r2, r3, #3
 800194c:	4b52      	ldr	r3, [pc, #328]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 800194e:	430a      	orrs	r2, r1
 8001950:	601a      	str	r2, [r3, #0]
 8001952:	e018      	b.n	8001986 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001954:	4b50      	ldr	r3, [pc, #320]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 8001956:	681a      	ldr	r2, [r3, #0]
 8001958:	4b4f      	ldr	r3, [pc, #316]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 800195a:	2101      	movs	r1, #1
 800195c:	438a      	bics	r2, r1
 800195e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001960:	f7ff fae4 	bl	8000f2c <HAL_GetTick>
 8001964:	0003      	movs	r3, r0
 8001966:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001968:	e008      	b.n	800197c <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800196a:	f7ff fadf 	bl	8000f2c <HAL_GetTick>
 800196e:	0002      	movs	r2, r0
 8001970:	69bb      	ldr	r3, [r7, #24]
 8001972:	1ad3      	subs	r3, r2, r3
 8001974:	2b02      	cmp	r3, #2
 8001976:	d901      	bls.n	800197c <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001978:	2303      	movs	r3, #3
 800197a:	e202      	b.n	8001d82 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800197c:	4b46      	ldr	r3, [pc, #280]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	2202      	movs	r2, #2
 8001982:	4013      	ands	r3, r2
 8001984:	d1f1      	bne.n	800196a <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	2208      	movs	r2, #8
 800198c:	4013      	ands	r3, r2
 800198e:	d036      	beq.n	80019fe <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	69db      	ldr	r3, [r3, #28]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d019      	beq.n	80019cc <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001998:	4b3f      	ldr	r3, [pc, #252]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 800199a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800199c:	4b3e      	ldr	r3, [pc, #248]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 800199e:	2101      	movs	r1, #1
 80019a0:	430a      	orrs	r2, r1
 80019a2:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019a4:	f7ff fac2 	bl	8000f2c <HAL_GetTick>
 80019a8:	0003      	movs	r3, r0
 80019aa:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019ac:	e008      	b.n	80019c0 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80019ae:	f7ff fabd 	bl	8000f2c <HAL_GetTick>
 80019b2:	0002      	movs	r2, r0
 80019b4:	69bb      	ldr	r3, [r7, #24]
 80019b6:	1ad3      	subs	r3, r2, r3
 80019b8:	2b02      	cmp	r3, #2
 80019ba:	d901      	bls.n	80019c0 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 80019bc:	2303      	movs	r3, #3
 80019be:	e1e0      	b.n	8001d82 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019c0:	4b35      	ldr	r3, [pc, #212]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 80019c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019c4:	2202      	movs	r2, #2
 80019c6:	4013      	ands	r3, r2
 80019c8:	d0f1      	beq.n	80019ae <HAL_RCC_OscConfig+0x242>
 80019ca:	e018      	b.n	80019fe <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019cc:	4b32      	ldr	r3, [pc, #200]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 80019ce:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80019d0:	4b31      	ldr	r3, [pc, #196]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 80019d2:	2101      	movs	r1, #1
 80019d4:	438a      	bics	r2, r1
 80019d6:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019d8:	f7ff faa8 	bl	8000f2c <HAL_GetTick>
 80019dc:	0003      	movs	r3, r0
 80019de:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019e0:	e008      	b.n	80019f4 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80019e2:	f7ff faa3 	bl	8000f2c <HAL_GetTick>
 80019e6:	0002      	movs	r2, r0
 80019e8:	69bb      	ldr	r3, [r7, #24]
 80019ea:	1ad3      	subs	r3, r2, r3
 80019ec:	2b02      	cmp	r3, #2
 80019ee:	d901      	bls.n	80019f4 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80019f0:	2303      	movs	r3, #3
 80019f2:	e1c6      	b.n	8001d82 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019f4:	4b28      	ldr	r3, [pc, #160]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 80019f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019f8:	2202      	movs	r2, #2
 80019fa:	4013      	ands	r3, r2
 80019fc:	d1f1      	bne.n	80019e2 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	2204      	movs	r2, #4
 8001a04:	4013      	ands	r3, r2
 8001a06:	d100      	bne.n	8001a0a <HAL_RCC_OscConfig+0x29e>
 8001a08:	e0b4      	b.n	8001b74 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a0a:	201f      	movs	r0, #31
 8001a0c:	183b      	adds	r3, r7, r0
 8001a0e:	2200      	movs	r2, #0
 8001a10:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a12:	4b21      	ldr	r3, [pc, #132]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 8001a14:	69da      	ldr	r2, [r3, #28]
 8001a16:	2380      	movs	r3, #128	@ 0x80
 8001a18:	055b      	lsls	r3, r3, #21
 8001a1a:	4013      	ands	r3, r2
 8001a1c:	d110      	bne.n	8001a40 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a1e:	4b1e      	ldr	r3, [pc, #120]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 8001a20:	69da      	ldr	r2, [r3, #28]
 8001a22:	4b1d      	ldr	r3, [pc, #116]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 8001a24:	2180      	movs	r1, #128	@ 0x80
 8001a26:	0549      	lsls	r1, r1, #21
 8001a28:	430a      	orrs	r2, r1
 8001a2a:	61da      	str	r2, [r3, #28]
 8001a2c:	4b1a      	ldr	r3, [pc, #104]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 8001a2e:	69da      	ldr	r2, [r3, #28]
 8001a30:	2380      	movs	r3, #128	@ 0x80
 8001a32:	055b      	lsls	r3, r3, #21
 8001a34:	4013      	ands	r3, r2
 8001a36:	60fb      	str	r3, [r7, #12]
 8001a38:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001a3a:	183b      	adds	r3, r7, r0
 8001a3c:	2201      	movs	r2, #1
 8001a3e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a40:	4b18      	ldr	r3, [pc, #96]	@ (8001aa4 <HAL_RCC_OscConfig+0x338>)
 8001a42:	681a      	ldr	r2, [r3, #0]
 8001a44:	2380      	movs	r3, #128	@ 0x80
 8001a46:	005b      	lsls	r3, r3, #1
 8001a48:	4013      	ands	r3, r2
 8001a4a:	d11a      	bne.n	8001a82 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a4c:	4b15      	ldr	r3, [pc, #84]	@ (8001aa4 <HAL_RCC_OscConfig+0x338>)
 8001a4e:	681a      	ldr	r2, [r3, #0]
 8001a50:	4b14      	ldr	r3, [pc, #80]	@ (8001aa4 <HAL_RCC_OscConfig+0x338>)
 8001a52:	2180      	movs	r1, #128	@ 0x80
 8001a54:	0049      	lsls	r1, r1, #1
 8001a56:	430a      	orrs	r2, r1
 8001a58:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a5a:	f7ff fa67 	bl	8000f2c <HAL_GetTick>
 8001a5e:	0003      	movs	r3, r0
 8001a60:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a62:	e008      	b.n	8001a76 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a64:	f7ff fa62 	bl	8000f2c <HAL_GetTick>
 8001a68:	0002      	movs	r2, r0
 8001a6a:	69bb      	ldr	r3, [r7, #24]
 8001a6c:	1ad3      	subs	r3, r2, r3
 8001a6e:	2b64      	cmp	r3, #100	@ 0x64
 8001a70:	d901      	bls.n	8001a76 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001a72:	2303      	movs	r3, #3
 8001a74:	e185      	b.n	8001d82 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a76:	4b0b      	ldr	r3, [pc, #44]	@ (8001aa4 <HAL_RCC_OscConfig+0x338>)
 8001a78:	681a      	ldr	r2, [r3, #0]
 8001a7a:	2380      	movs	r3, #128	@ 0x80
 8001a7c:	005b      	lsls	r3, r3, #1
 8001a7e:	4013      	ands	r3, r2
 8001a80:	d0f0      	beq.n	8001a64 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	689b      	ldr	r3, [r3, #8]
 8001a86:	2b01      	cmp	r3, #1
 8001a88:	d10e      	bne.n	8001aa8 <HAL_RCC_OscConfig+0x33c>
 8001a8a:	4b03      	ldr	r3, [pc, #12]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 8001a8c:	6a1a      	ldr	r2, [r3, #32]
 8001a8e:	4b02      	ldr	r3, [pc, #8]	@ (8001a98 <HAL_RCC_OscConfig+0x32c>)
 8001a90:	2101      	movs	r1, #1
 8001a92:	430a      	orrs	r2, r1
 8001a94:	621a      	str	r2, [r3, #32]
 8001a96:	e035      	b.n	8001b04 <HAL_RCC_OscConfig+0x398>
 8001a98:	40021000 	.word	0x40021000
 8001a9c:	fffeffff 	.word	0xfffeffff
 8001aa0:	fffbffff 	.word	0xfffbffff
 8001aa4:	40007000 	.word	0x40007000
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	689b      	ldr	r3, [r3, #8]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d10c      	bne.n	8001aca <HAL_RCC_OscConfig+0x35e>
 8001ab0:	4bb6      	ldr	r3, [pc, #728]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001ab2:	6a1a      	ldr	r2, [r3, #32]
 8001ab4:	4bb5      	ldr	r3, [pc, #724]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001ab6:	2101      	movs	r1, #1
 8001ab8:	438a      	bics	r2, r1
 8001aba:	621a      	str	r2, [r3, #32]
 8001abc:	4bb3      	ldr	r3, [pc, #716]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001abe:	6a1a      	ldr	r2, [r3, #32]
 8001ac0:	4bb2      	ldr	r3, [pc, #712]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001ac2:	2104      	movs	r1, #4
 8001ac4:	438a      	bics	r2, r1
 8001ac6:	621a      	str	r2, [r3, #32]
 8001ac8:	e01c      	b.n	8001b04 <HAL_RCC_OscConfig+0x398>
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	689b      	ldr	r3, [r3, #8]
 8001ace:	2b05      	cmp	r3, #5
 8001ad0:	d10c      	bne.n	8001aec <HAL_RCC_OscConfig+0x380>
 8001ad2:	4bae      	ldr	r3, [pc, #696]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001ad4:	6a1a      	ldr	r2, [r3, #32]
 8001ad6:	4bad      	ldr	r3, [pc, #692]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001ad8:	2104      	movs	r1, #4
 8001ada:	430a      	orrs	r2, r1
 8001adc:	621a      	str	r2, [r3, #32]
 8001ade:	4bab      	ldr	r3, [pc, #684]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001ae0:	6a1a      	ldr	r2, [r3, #32]
 8001ae2:	4baa      	ldr	r3, [pc, #680]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001ae4:	2101      	movs	r1, #1
 8001ae6:	430a      	orrs	r2, r1
 8001ae8:	621a      	str	r2, [r3, #32]
 8001aea:	e00b      	b.n	8001b04 <HAL_RCC_OscConfig+0x398>
 8001aec:	4ba7      	ldr	r3, [pc, #668]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001aee:	6a1a      	ldr	r2, [r3, #32]
 8001af0:	4ba6      	ldr	r3, [pc, #664]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001af2:	2101      	movs	r1, #1
 8001af4:	438a      	bics	r2, r1
 8001af6:	621a      	str	r2, [r3, #32]
 8001af8:	4ba4      	ldr	r3, [pc, #656]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001afa:	6a1a      	ldr	r2, [r3, #32]
 8001afc:	4ba3      	ldr	r3, [pc, #652]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001afe:	2104      	movs	r1, #4
 8001b00:	438a      	bics	r2, r1
 8001b02:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	689b      	ldr	r3, [r3, #8]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d014      	beq.n	8001b36 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b0c:	f7ff fa0e 	bl	8000f2c <HAL_GetTick>
 8001b10:	0003      	movs	r3, r0
 8001b12:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b14:	e009      	b.n	8001b2a <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b16:	f7ff fa09 	bl	8000f2c <HAL_GetTick>
 8001b1a:	0002      	movs	r2, r0
 8001b1c:	69bb      	ldr	r3, [r7, #24]
 8001b1e:	1ad3      	subs	r3, r2, r3
 8001b20:	4a9b      	ldr	r2, [pc, #620]	@ (8001d90 <HAL_RCC_OscConfig+0x624>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d901      	bls.n	8001b2a <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001b26:	2303      	movs	r3, #3
 8001b28:	e12b      	b.n	8001d82 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b2a:	4b98      	ldr	r3, [pc, #608]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001b2c:	6a1b      	ldr	r3, [r3, #32]
 8001b2e:	2202      	movs	r2, #2
 8001b30:	4013      	ands	r3, r2
 8001b32:	d0f0      	beq.n	8001b16 <HAL_RCC_OscConfig+0x3aa>
 8001b34:	e013      	b.n	8001b5e <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b36:	f7ff f9f9 	bl	8000f2c <HAL_GetTick>
 8001b3a:	0003      	movs	r3, r0
 8001b3c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b3e:	e009      	b.n	8001b54 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b40:	f7ff f9f4 	bl	8000f2c <HAL_GetTick>
 8001b44:	0002      	movs	r2, r0
 8001b46:	69bb      	ldr	r3, [r7, #24]
 8001b48:	1ad3      	subs	r3, r2, r3
 8001b4a:	4a91      	ldr	r2, [pc, #580]	@ (8001d90 <HAL_RCC_OscConfig+0x624>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d901      	bls.n	8001b54 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001b50:	2303      	movs	r3, #3
 8001b52:	e116      	b.n	8001d82 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b54:	4b8d      	ldr	r3, [pc, #564]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001b56:	6a1b      	ldr	r3, [r3, #32]
 8001b58:	2202      	movs	r2, #2
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	d1f0      	bne.n	8001b40 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001b5e:	231f      	movs	r3, #31
 8001b60:	18fb      	adds	r3, r7, r3
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	2b01      	cmp	r3, #1
 8001b66:	d105      	bne.n	8001b74 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b68:	4b88      	ldr	r3, [pc, #544]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001b6a:	69da      	ldr	r2, [r3, #28]
 8001b6c:	4b87      	ldr	r3, [pc, #540]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001b6e:	4989      	ldr	r1, [pc, #548]	@ (8001d94 <HAL_RCC_OscConfig+0x628>)
 8001b70:	400a      	ands	r2, r1
 8001b72:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	2210      	movs	r2, #16
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	d063      	beq.n	8001c46 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	695b      	ldr	r3, [r3, #20]
 8001b82:	2b01      	cmp	r3, #1
 8001b84:	d12a      	bne.n	8001bdc <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001b86:	4b81      	ldr	r3, [pc, #516]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001b88:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001b8a:	4b80      	ldr	r3, [pc, #512]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001b8c:	2104      	movs	r1, #4
 8001b8e:	430a      	orrs	r2, r1
 8001b90:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001b92:	4b7e      	ldr	r3, [pc, #504]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001b94:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001b96:	4b7d      	ldr	r3, [pc, #500]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001b98:	2101      	movs	r1, #1
 8001b9a:	430a      	orrs	r2, r1
 8001b9c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b9e:	f7ff f9c5 	bl	8000f2c <HAL_GetTick>
 8001ba2:	0003      	movs	r3, r0
 8001ba4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001ba6:	e008      	b.n	8001bba <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001ba8:	f7ff f9c0 	bl	8000f2c <HAL_GetTick>
 8001bac:	0002      	movs	r2, r0
 8001bae:	69bb      	ldr	r3, [r7, #24]
 8001bb0:	1ad3      	subs	r3, r2, r3
 8001bb2:	2b02      	cmp	r3, #2
 8001bb4:	d901      	bls.n	8001bba <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	e0e3      	b.n	8001d82 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001bba:	4b74      	ldr	r3, [pc, #464]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001bbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bbe:	2202      	movs	r2, #2
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	d0f1      	beq.n	8001ba8 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001bc4:	4b71      	ldr	r3, [pc, #452]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001bc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bc8:	22f8      	movs	r2, #248	@ 0xf8
 8001bca:	4393      	bics	r3, r2
 8001bcc:	0019      	movs	r1, r3
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	699b      	ldr	r3, [r3, #24]
 8001bd2:	00da      	lsls	r2, r3, #3
 8001bd4:	4b6d      	ldr	r3, [pc, #436]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001bd6:	430a      	orrs	r2, r1
 8001bd8:	635a      	str	r2, [r3, #52]	@ 0x34
 8001bda:	e034      	b.n	8001c46 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	695b      	ldr	r3, [r3, #20]
 8001be0:	3305      	adds	r3, #5
 8001be2:	d111      	bne.n	8001c08 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001be4:	4b69      	ldr	r3, [pc, #420]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001be6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001be8:	4b68      	ldr	r3, [pc, #416]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001bea:	2104      	movs	r1, #4
 8001bec:	438a      	bics	r2, r1
 8001bee:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001bf0:	4b66      	ldr	r3, [pc, #408]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001bf2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bf4:	22f8      	movs	r2, #248	@ 0xf8
 8001bf6:	4393      	bics	r3, r2
 8001bf8:	0019      	movs	r1, r3
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	699b      	ldr	r3, [r3, #24]
 8001bfe:	00da      	lsls	r2, r3, #3
 8001c00:	4b62      	ldr	r3, [pc, #392]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001c02:	430a      	orrs	r2, r1
 8001c04:	635a      	str	r2, [r3, #52]	@ 0x34
 8001c06:	e01e      	b.n	8001c46 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001c08:	4b60      	ldr	r3, [pc, #384]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001c0a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001c0c:	4b5f      	ldr	r3, [pc, #380]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001c0e:	2104      	movs	r1, #4
 8001c10:	430a      	orrs	r2, r1
 8001c12:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001c14:	4b5d      	ldr	r3, [pc, #372]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001c16:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001c18:	4b5c      	ldr	r3, [pc, #368]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001c1a:	2101      	movs	r1, #1
 8001c1c:	438a      	bics	r2, r1
 8001c1e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c20:	f7ff f984 	bl	8000f2c <HAL_GetTick>
 8001c24:	0003      	movs	r3, r0
 8001c26:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001c28:	e008      	b.n	8001c3c <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001c2a:	f7ff f97f 	bl	8000f2c <HAL_GetTick>
 8001c2e:	0002      	movs	r2, r0
 8001c30:	69bb      	ldr	r3, [r7, #24]
 8001c32:	1ad3      	subs	r3, r2, r3
 8001c34:	2b02      	cmp	r3, #2
 8001c36:	d901      	bls.n	8001c3c <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001c38:	2303      	movs	r3, #3
 8001c3a:	e0a2      	b.n	8001d82 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001c3c:	4b53      	ldr	r3, [pc, #332]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001c3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c40:	2202      	movs	r2, #2
 8001c42:	4013      	ands	r3, r2
 8001c44:	d1f1      	bne.n	8001c2a <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6a1b      	ldr	r3, [r3, #32]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d100      	bne.n	8001c50 <HAL_RCC_OscConfig+0x4e4>
 8001c4e:	e097      	b.n	8001d80 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c50:	4b4e      	ldr	r3, [pc, #312]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	220c      	movs	r2, #12
 8001c56:	4013      	ands	r3, r2
 8001c58:	2b08      	cmp	r3, #8
 8001c5a:	d100      	bne.n	8001c5e <HAL_RCC_OscConfig+0x4f2>
 8001c5c:	e06b      	b.n	8001d36 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6a1b      	ldr	r3, [r3, #32]
 8001c62:	2b02      	cmp	r3, #2
 8001c64:	d14c      	bne.n	8001d00 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c66:	4b49      	ldr	r3, [pc, #292]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001c68:	681a      	ldr	r2, [r3, #0]
 8001c6a:	4b48      	ldr	r3, [pc, #288]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001c6c:	494a      	ldr	r1, [pc, #296]	@ (8001d98 <HAL_RCC_OscConfig+0x62c>)
 8001c6e:	400a      	ands	r2, r1
 8001c70:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c72:	f7ff f95b 	bl	8000f2c <HAL_GetTick>
 8001c76:	0003      	movs	r3, r0
 8001c78:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c7a:	e008      	b.n	8001c8e <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c7c:	f7ff f956 	bl	8000f2c <HAL_GetTick>
 8001c80:	0002      	movs	r2, r0
 8001c82:	69bb      	ldr	r3, [r7, #24]
 8001c84:	1ad3      	subs	r3, r2, r3
 8001c86:	2b02      	cmp	r3, #2
 8001c88:	d901      	bls.n	8001c8e <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8001c8a:	2303      	movs	r3, #3
 8001c8c:	e079      	b.n	8001d82 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c8e:	4b3f      	ldr	r3, [pc, #252]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001c90:	681a      	ldr	r2, [r3, #0]
 8001c92:	2380      	movs	r3, #128	@ 0x80
 8001c94:	049b      	lsls	r3, r3, #18
 8001c96:	4013      	ands	r3, r2
 8001c98:	d1f0      	bne.n	8001c7c <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c9a:	4b3c      	ldr	r3, [pc, #240]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001c9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c9e:	220f      	movs	r2, #15
 8001ca0:	4393      	bics	r3, r2
 8001ca2:	0019      	movs	r1, r3
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ca8:	4b38      	ldr	r3, [pc, #224]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001caa:	430a      	orrs	r2, r1
 8001cac:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001cae:	4b37      	ldr	r3, [pc, #220]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	4a3a      	ldr	r2, [pc, #232]	@ (8001d9c <HAL_RCC_OscConfig+0x630>)
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	0019      	movs	r1, r3
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cc0:	431a      	orrs	r2, r3
 8001cc2:	4b32      	ldr	r3, [pc, #200]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001cc4:	430a      	orrs	r2, r1
 8001cc6:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001cc8:	4b30      	ldr	r3, [pc, #192]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001cca:	681a      	ldr	r2, [r3, #0]
 8001ccc:	4b2f      	ldr	r3, [pc, #188]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001cce:	2180      	movs	r1, #128	@ 0x80
 8001cd0:	0449      	lsls	r1, r1, #17
 8001cd2:	430a      	orrs	r2, r1
 8001cd4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cd6:	f7ff f929 	bl	8000f2c <HAL_GetTick>
 8001cda:	0003      	movs	r3, r0
 8001cdc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cde:	e008      	b.n	8001cf2 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ce0:	f7ff f924 	bl	8000f2c <HAL_GetTick>
 8001ce4:	0002      	movs	r2, r0
 8001ce6:	69bb      	ldr	r3, [r7, #24]
 8001ce8:	1ad3      	subs	r3, r2, r3
 8001cea:	2b02      	cmp	r3, #2
 8001cec:	d901      	bls.n	8001cf2 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001cee:	2303      	movs	r3, #3
 8001cf0:	e047      	b.n	8001d82 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cf2:	4b26      	ldr	r3, [pc, #152]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	2380      	movs	r3, #128	@ 0x80
 8001cf8:	049b      	lsls	r3, r3, #18
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	d0f0      	beq.n	8001ce0 <HAL_RCC_OscConfig+0x574>
 8001cfe:	e03f      	b.n	8001d80 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d00:	4b22      	ldr	r3, [pc, #136]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	4b21      	ldr	r3, [pc, #132]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001d06:	4924      	ldr	r1, [pc, #144]	@ (8001d98 <HAL_RCC_OscConfig+0x62c>)
 8001d08:	400a      	ands	r2, r1
 8001d0a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d0c:	f7ff f90e 	bl	8000f2c <HAL_GetTick>
 8001d10:	0003      	movs	r3, r0
 8001d12:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d14:	e008      	b.n	8001d28 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d16:	f7ff f909 	bl	8000f2c <HAL_GetTick>
 8001d1a:	0002      	movs	r2, r0
 8001d1c:	69bb      	ldr	r3, [r7, #24]
 8001d1e:	1ad3      	subs	r3, r2, r3
 8001d20:	2b02      	cmp	r3, #2
 8001d22:	d901      	bls.n	8001d28 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001d24:	2303      	movs	r3, #3
 8001d26:	e02c      	b.n	8001d82 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d28:	4b18      	ldr	r3, [pc, #96]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	2380      	movs	r3, #128	@ 0x80
 8001d2e:	049b      	lsls	r3, r3, #18
 8001d30:	4013      	ands	r3, r2
 8001d32:	d1f0      	bne.n	8001d16 <HAL_RCC_OscConfig+0x5aa>
 8001d34:	e024      	b.n	8001d80 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6a1b      	ldr	r3, [r3, #32]
 8001d3a:	2b01      	cmp	r3, #1
 8001d3c:	d101      	bne.n	8001d42 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	e01f      	b.n	8001d82 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001d42:	4b12      	ldr	r3, [pc, #72]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001d48:	4b10      	ldr	r3, [pc, #64]	@ (8001d8c <HAL_RCC_OscConfig+0x620>)
 8001d4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d4c:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d4e:	697a      	ldr	r2, [r7, #20]
 8001d50:	2380      	movs	r3, #128	@ 0x80
 8001d52:	025b      	lsls	r3, r3, #9
 8001d54:	401a      	ands	r2, r3
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d5a:	429a      	cmp	r2, r3
 8001d5c:	d10e      	bne.n	8001d7c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001d5e:	693b      	ldr	r3, [r7, #16]
 8001d60:	220f      	movs	r2, #15
 8001d62:	401a      	ands	r2, r3
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	d107      	bne.n	8001d7c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001d6c:	697a      	ldr	r2, [r7, #20]
 8001d6e:	23f0      	movs	r3, #240	@ 0xf0
 8001d70:	039b      	lsls	r3, r3, #14
 8001d72:	401a      	ands	r2, r3
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001d78:	429a      	cmp	r2, r3
 8001d7a:	d001      	beq.n	8001d80 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	e000      	b.n	8001d82 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8001d80:	2300      	movs	r3, #0
}
 8001d82:	0018      	movs	r0, r3
 8001d84:	46bd      	mov	sp, r7
 8001d86:	b008      	add	sp, #32
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	46c0      	nop			@ (mov r8, r8)
 8001d8c:	40021000 	.word	0x40021000
 8001d90:	00001388 	.word	0x00001388
 8001d94:	efffffff 	.word	0xefffffff
 8001d98:	feffffff 	.word	0xfeffffff
 8001d9c:	ffc2ffff 	.word	0xffc2ffff

08001da0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b084      	sub	sp, #16
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
 8001da8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d101      	bne.n	8001db4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001db0:	2301      	movs	r3, #1
 8001db2:	e0b3      	b.n	8001f1c <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001db4:	4b5b      	ldr	r3, [pc, #364]	@ (8001f24 <HAL_RCC_ClockConfig+0x184>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	2201      	movs	r2, #1
 8001dba:	4013      	ands	r3, r2
 8001dbc:	683a      	ldr	r2, [r7, #0]
 8001dbe:	429a      	cmp	r2, r3
 8001dc0:	d911      	bls.n	8001de6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dc2:	4b58      	ldr	r3, [pc, #352]	@ (8001f24 <HAL_RCC_ClockConfig+0x184>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	4393      	bics	r3, r2
 8001dca:	0019      	movs	r1, r3
 8001dcc:	4b55      	ldr	r3, [pc, #340]	@ (8001f24 <HAL_RCC_ClockConfig+0x184>)
 8001dce:	683a      	ldr	r2, [r7, #0]
 8001dd0:	430a      	orrs	r2, r1
 8001dd2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dd4:	4b53      	ldr	r3, [pc, #332]	@ (8001f24 <HAL_RCC_ClockConfig+0x184>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	2201      	movs	r2, #1
 8001dda:	4013      	ands	r3, r2
 8001ddc:	683a      	ldr	r2, [r7, #0]
 8001dde:	429a      	cmp	r2, r3
 8001de0:	d001      	beq.n	8001de6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001de2:	2301      	movs	r3, #1
 8001de4:	e09a      	b.n	8001f1c <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	2202      	movs	r2, #2
 8001dec:	4013      	ands	r3, r2
 8001dee:	d015      	beq.n	8001e1c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	2204      	movs	r2, #4
 8001df6:	4013      	ands	r3, r2
 8001df8:	d006      	beq.n	8001e08 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001dfa:	4b4b      	ldr	r3, [pc, #300]	@ (8001f28 <HAL_RCC_ClockConfig+0x188>)
 8001dfc:	685a      	ldr	r2, [r3, #4]
 8001dfe:	4b4a      	ldr	r3, [pc, #296]	@ (8001f28 <HAL_RCC_ClockConfig+0x188>)
 8001e00:	21e0      	movs	r1, #224	@ 0xe0
 8001e02:	00c9      	lsls	r1, r1, #3
 8001e04:	430a      	orrs	r2, r1
 8001e06:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e08:	4b47      	ldr	r3, [pc, #284]	@ (8001f28 <HAL_RCC_ClockConfig+0x188>)
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	22f0      	movs	r2, #240	@ 0xf0
 8001e0e:	4393      	bics	r3, r2
 8001e10:	0019      	movs	r1, r3
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	689a      	ldr	r2, [r3, #8]
 8001e16:	4b44      	ldr	r3, [pc, #272]	@ (8001f28 <HAL_RCC_ClockConfig+0x188>)
 8001e18:	430a      	orrs	r2, r1
 8001e1a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	2201      	movs	r2, #1
 8001e22:	4013      	ands	r3, r2
 8001e24:	d040      	beq.n	8001ea8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	2b01      	cmp	r3, #1
 8001e2c:	d107      	bne.n	8001e3e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e2e:	4b3e      	ldr	r3, [pc, #248]	@ (8001f28 <HAL_RCC_ClockConfig+0x188>)
 8001e30:	681a      	ldr	r2, [r3, #0]
 8001e32:	2380      	movs	r3, #128	@ 0x80
 8001e34:	029b      	lsls	r3, r3, #10
 8001e36:	4013      	ands	r3, r2
 8001e38:	d114      	bne.n	8001e64 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e06e      	b.n	8001f1c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	2b02      	cmp	r3, #2
 8001e44:	d107      	bne.n	8001e56 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e46:	4b38      	ldr	r3, [pc, #224]	@ (8001f28 <HAL_RCC_ClockConfig+0x188>)
 8001e48:	681a      	ldr	r2, [r3, #0]
 8001e4a:	2380      	movs	r3, #128	@ 0x80
 8001e4c:	049b      	lsls	r3, r3, #18
 8001e4e:	4013      	ands	r3, r2
 8001e50:	d108      	bne.n	8001e64 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
 8001e54:	e062      	b.n	8001f1c <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e56:	4b34      	ldr	r3, [pc, #208]	@ (8001f28 <HAL_RCC_ClockConfig+0x188>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	2202      	movs	r2, #2
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	d101      	bne.n	8001e64 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001e60:	2301      	movs	r3, #1
 8001e62:	e05b      	b.n	8001f1c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e64:	4b30      	ldr	r3, [pc, #192]	@ (8001f28 <HAL_RCC_ClockConfig+0x188>)
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	2203      	movs	r2, #3
 8001e6a:	4393      	bics	r3, r2
 8001e6c:	0019      	movs	r1, r3
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	685a      	ldr	r2, [r3, #4]
 8001e72:	4b2d      	ldr	r3, [pc, #180]	@ (8001f28 <HAL_RCC_ClockConfig+0x188>)
 8001e74:	430a      	orrs	r2, r1
 8001e76:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e78:	f7ff f858 	bl	8000f2c <HAL_GetTick>
 8001e7c:	0003      	movs	r3, r0
 8001e7e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e80:	e009      	b.n	8001e96 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e82:	f7ff f853 	bl	8000f2c <HAL_GetTick>
 8001e86:	0002      	movs	r2, r0
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	1ad3      	subs	r3, r2, r3
 8001e8c:	4a27      	ldr	r2, [pc, #156]	@ (8001f2c <HAL_RCC_ClockConfig+0x18c>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d901      	bls.n	8001e96 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001e92:	2303      	movs	r3, #3
 8001e94:	e042      	b.n	8001f1c <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e96:	4b24      	ldr	r3, [pc, #144]	@ (8001f28 <HAL_RCC_ClockConfig+0x188>)
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	220c      	movs	r2, #12
 8001e9c:	401a      	ands	r2, r3
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	009b      	lsls	r3, r3, #2
 8001ea4:	429a      	cmp	r2, r3
 8001ea6:	d1ec      	bne.n	8001e82 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ea8:	4b1e      	ldr	r3, [pc, #120]	@ (8001f24 <HAL_RCC_ClockConfig+0x184>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	2201      	movs	r2, #1
 8001eae:	4013      	ands	r3, r2
 8001eb0:	683a      	ldr	r2, [r7, #0]
 8001eb2:	429a      	cmp	r2, r3
 8001eb4:	d211      	bcs.n	8001eda <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eb6:	4b1b      	ldr	r3, [pc, #108]	@ (8001f24 <HAL_RCC_ClockConfig+0x184>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	2201      	movs	r2, #1
 8001ebc:	4393      	bics	r3, r2
 8001ebe:	0019      	movs	r1, r3
 8001ec0:	4b18      	ldr	r3, [pc, #96]	@ (8001f24 <HAL_RCC_ClockConfig+0x184>)
 8001ec2:	683a      	ldr	r2, [r7, #0]
 8001ec4:	430a      	orrs	r2, r1
 8001ec6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ec8:	4b16      	ldr	r3, [pc, #88]	@ (8001f24 <HAL_RCC_ClockConfig+0x184>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	2201      	movs	r2, #1
 8001ece:	4013      	ands	r3, r2
 8001ed0:	683a      	ldr	r2, [r7, #0]
 8001ed2:	429a      	cmp	r2, r3
 8001ed4:	d001      	beq.n	8001eda <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	e020      	b.n	8001f1c <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	2204      	movs	r2, #4
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	d009      	beq.n	8001ef8 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001ee4:	4b10      	ldr	r3, [pc, #64]	@ (8001f28 <HAL_RCC_ClockConfig+0x188>)
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	4a11      	ldr	r2, [pc, #68]	@ (8001f30 <HAL_RCC_ClockConfig+0x190>)
 8001eea:	4013      	ands	r3, r2
 8001eec:	0019      	movs	r1, r3
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	68da      	ldr	r2, [r3, #12]
 8001ef2:	4b0d      	ldr	r3, [pc, #52]	@ (8001f28 <HAL_RCC_ClockConfig+0x188>)
 8001ef4:	430a      	orrs	r2, r1
 8001ef6:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001ef8:	f000 f820 	bl	8001f3c <HAL_RCC_GetSysClockFreq>
 8001efc:	0001      	movs	r1, r0
 8001efe:	4b0a      	ldr	r3, [pc, #40]	@ (8001f28 <HAL_RCC_ClockConfig+0x188>)
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	091b      	lsrs	r3, r3, #4
 8001f04:	220f      	movs	r2, #15
 8001f06:	4013      	ands	r3, r2
 8001f08:	4a0a      	ldr	r2, [pc, #40]	@ (8001f34 <HAL_RCC_ClockConfig+0x194>)
 8001f0a:	5cd3      	ldrb	r3, [r2, r3]
 8001f0c:	000a      	movs	r2, r1
 8001f0e:	40da      	lsrs	r2, r3
 8001f10:	4b09      	ldr	r3, [pc, #36]	@ (8001f38 <HAL_RCC_ClockConfig+0x198>)
 8001f12:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001f14:	2003      	movs	r0, #3
 8001f16:	f7fe ffc3 	bl	8000ea0 <HAL_InitTick>
  
  return HAL_OK;
 8001f1a:	2300      	movs	r3, #0
}
 8001f1c:	0018      	movs	r0, r3
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	b004      	add	sp, #16
 8001f22:	bd80      	pop	{r7, pc}
 8001f24:	40022000 	.word	0x40022000
 8001f28:	40021000 	.word	0x40021000
 8001f2c:	00001388 	.word	0x00001388
 8001f30:	fffff8ff 	.word	0xfffff8ff
 8001f34:	08005ad4 	.word	0x08005ad4
 8001f38:	20000000 	.word	0x20000000

08001f3c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b086      	sub	sp, #24
 8001f40:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001f42:	2300      	movs	r3, #0
 8001f44:	60fb      	str	r3, [r7, #12]
 8001f46:	2300      	movs	r3, #0
 8001f48:	60bb      	str	r3, [r7, #8]
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	617b      	str	r3, [r7, #20]
 8001f4e:	2300      	movs	r3, #0
 8001f50:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001f52:	2300      	movs	r3, #0
 8001f54:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001f56:	4b20      	ldr	r3, [pc, #128]	@ (8001fd8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	220c      	movs	r2, #12
 8001f60:	4013      	ands	r3, r2
 8001f62:	2b04      	cmp	r3, #4
 8001f64:	d002      	beq.n	8001f6c <HAL_RCC_GetSysClockFreq+0x30>
 8001f66:	2b08      	cmp	r3, #8
 8001f68:	d003      	beq.n	8001f72 <HAL_RCC_GetSysClockFreq+0x36>
 8001f6a:	e02c      	b.n	8001fc6 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f6c:	4b1b      	ldr	r3, [pc, #108]	@ (8001fdc <HAL_RCC_GetSysClockFreq+0xa0>)
 8001f6e:	613b      	str	r3, [r7, #16]
      break;
 8001f70:	e02c      	b.n	8001fcc <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	0c9b      	lsrs	r3, r3, #18
 8001f76:	220f      	movs	r2, #15
 8001f78:	4013      	ands	r3, r2
 8001f7a:	4a19      	ldr	r2, [pc, #100]	@ (8001fe0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001f7c:	5cd3      	ldrb	r3, [r2, r3]
 8001f7e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001f80:	4b15      	ldr	r3, [pc, #84]	@ (8001fd8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001f82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f84:	220f      	movs	r2, #15
 8001f86:	4013      	ands	r3, r2
 8001f88:	4a16      	ldr	r2, [pc, #88]	@ (8001fe4 <HAL_RCC_GetSysClockFreq+0xa8>)
 8001f8a:	5cd3      	ldrb	r3, [r2, r3]
 8001f8c:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001f8e:	68fa      	ldr	r2, [r7, #12]
 8001f90:	2380      	movs	r3, #128	@ 0x80
 8001f92:	025b      	lsls	r3, r3, #9
 8001f94:	4013      	ands	r3, r2
 8001f96:	d009      	beq.n	8001fac <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001f98:	68b9      	ldr	r1, [r7, #8]
 8001f9a:	4810      	ldr	r0, [pc, #64]	@ (8001fdc <HAL_RCC_GetSysClockFreq+0xa0>)
 8001f9c:	f7fe f8be 	bl	800011c <__udivsi3>
 8001fa0:	0003      	movs	r3, r0
 8001fa2:	001a      	movs	r2, r3
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	4353      	muls	r3, r2
 8001fa8:	617b      	str	r3, [r7, #20]
 8001faa:	e009      	b.n	8001fc0 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001fac:	6879      	ldr	r1, [r7, #4]
 8001fae:	000a      	movs	r2, r1
 8001fb0:	0152      	lsls	r2, r2, #5
 8001fb2:	1a52      	subs	r2, r2, r1
 8001fb4:	0193      	lsls	r3, r2, #6
 8001fb6:	1a9b      	subs	r3, r3, r2
 8001fb8:	00db      	lsls	r3, r3, #3
 8001fba:	185b      	adds	r3, r3, r1
 8001fbc:	021b      	lsls	r3, r3, #8
 8001fbe:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	613b      	str	r3, [r7, #16]
      break;
 8001fc4:	e002      	b.n	8001fcc <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001fc6:	4b05      	ldr	r3, [pc, #20]	@ (8001fdc <HAL_RCC_GetSysClockFreq+0xa0>)
 8001fc8:	613b      	str	r3, [r7, #16]
      break;
 8001fca:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001fcc:	693b      	ldr	r3, [r7, #16]
}
 8001fce:	0018      	movs	r0, r3
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	b006      	add	sp, #24
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	46c0      	nop			@ (mov r8, r8)
 8001fd8:	40021000 	.word	0x40021000
 8001fdc:	007a1200 	.word	0x007a1200
 8001fe0:	08005b08 	.word	0x08005b08
 8001fe4:	08005b18 	.word	0x08005b18

08001fe8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001fec:	4b02      	ldr	r3, [pc, #8]	@ (8001ff8 <HAL_RCC_GetHCLKFreq+0x10>)
 8001fee:	681b      	ldr	r3, [r3, #0]
}
 8001ff0:	0018      	movs	r0, r3
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	46c0      	nop			@ (mov r8, r8)
 8001ff8:	20000000 	.word	0x20000000

08001ffc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002000:	f7ff fff2 	bl	8001fe8 <HAL_RCC_GetHCLKFreq>
 8002004:	0001      	movs	r1, r0
 8002006:	4b06      	ldr	r3, [pc, #24]	@ (8002020 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	0a1b      	lsrs	r3, r3, #8
 800200c:	2207      	movs	r2, #7
 800200e:	4013      	ands	r3, r2
 8002010:	4a04      	ldr	r2, [pc, #16]	@ (8002024 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002012:	5cd3      	ldrb	r3, [r2, r3]
 8002014:	40d9      	lsrs	r1, r3
 8002016:	000b      	movs	r3, r1
}    
 8002018:	0018      	movs	r0, r3
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	46c0      	nop			@ (mov r8, r8)
 8002020:	40021000 	.word	0x40021000
 8002024:	08005ae4 	.word	0x08005ae4

08002028 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b086      	sub	sp, #24
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002030:	2300      	movs	r3, #0
 8002032:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002034:	2300      	movs	r3, #0
 8002036:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	2380      	movs	r3, #128	@ 0x80
 800203e:	025b      	lsls	r3, r3, #9
 8002040:	4013      	ands	r3, r2
 8002042:	d100      	bne.n	8002046 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002044:	e08e      	b.n	8002164 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002046:	2017      	movs	r0, #23
 8002048:	183b      	adds	r3, r7, r0
 800204a:	2200      	movs	r2, #0
 800204c:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800204e:	4b57      	ldr	r3, [pc, #348]	@ (80021ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002050:	69da      	ldr	r2, [r3, #28]
 8002052:	2380      	movs	r3, #128	@ 0x80
 8002054:	055b      	lsls	r3, r3, #21
 8002056:	4013      	ands	r3, r2
 8002058:	d110      	bne.n	800207c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800205a:	4b54      	ldr	r3, [pc, #336]	@ (80021ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800205c:	69da      	ldr	r2, [r3, #28]
 800205e:	4b53      	ldr	r3, [pc, #332]	@ (80021ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002060:	2180      	movs	r1, #128	@ 0x80
 8002062:	0549      	lsls	r1, r1, #21
 8002064:	430a      	orrs	r2, r1
 8002066:	61da      	str	r2, [r3, #28]
 8002068:	4b50      	ldr	r3, [pc, #320]	@ (80021ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800206a:	69da      	ldr	r2, [r3, #28]
 800206c:	2380      	movs	r3, #128	@ 0x80
 800206e:	055b      	lsls	r3, r3, #21
 8002070:	4013      	ands	r3, r2
 8002072:	60bb      	str	r3, [r7, #8]
 8002074:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002076:	183b      	adds	r3, r7, r0
 8002078:	2201      	movs	r2, #1
 800207a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800207c:	4b4c      	ldr	r3, [pc, #304]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800207e:	681a      	ldr	r2, [r3, #0]
 8002080:	2380      	movs	r3, #128	@ 0x80
 8002082:	005b      	lsls	r3, r3, #1
 8002084:	4013      	ands	r3, r2
 8002086:	d11a      	bne.n	80020be <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002088:	4b49      	ldr	r3, [pc, #292]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800208a:	681a      	ldr	r2, [r3, #0]
 800208c:	4b48      	ldr	r3, [pc, #288]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800208e:	2180      	movs	r1, #128	@ 0x80
 8002090:	0049      	lsls	r1, r1, #1
 8002092:	430a      	orrs	r2, r1
 8002094:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002096:	f7fe ff49 	bl	8000f2c <HAL_GetTick>
 800209a:	0003      	movs	r3, r0
 800209c:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800209e:	e008      	b.n	80020b2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020a0:	f7fe ff44 	bl	8000f2c <HAL_GetTick>
 80020a4:	0002      	movs	r2, r0
 80020a6:	693b      	ldr	r3, [r7, #16]
 80020a8:	1ad3      	subs	r3, r2, r3
 80020aa:	2b64      	cmp	r3, #100	@ 0x64
 80020ac:	d901      	bls.n	80020b2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 80020ae:	2303      	movs	r3, #3
 80020b0:	e077      	b.n	80021a2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020b2:	4b3f      	ldr	r3, [pc, #252]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80020b4:	681a      	ldr	r2, [r3, #0]
 80020b6:	2380      	movs	r3, #128	@ 0x80
 80020b8:	005b      	lsls	r3, r3, #1
 80020ba:	4013      	ands	r3, r2
 80020bc:	d0f0      	beq.n	80020a0 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80020be:	4b3b      	ldr	r3, [pc, #236]	@ (80021ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80020c0:	6a1a      	ldr	r2, [r3, #32]
 80020c2:	23c0      	movs	r3, #192	@ 0xc0
 80020c4:	009b      	lsls	r3, r3, #2
 80020c6:	4013      	ands	r3, r2
 80020c8:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d034      	beq.n	800213a <HAL_RCCEx_PeriphCLKConfig+0x112>
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	685a      	ldr	r2, [r3, #4]
 80020d4:	23c0      	movs	r3, #192	@ 0xc0
 80020d6:	009b      	lsls	r3, r3, #2
 80020d8:	4013      	ands	r3, r2
 80020da:	68fa      	ldr	r2, [r7, #12]
 80020dc:	429a      	cmp	r2, r3
 80020de:	d02c      	beq.n	800213a <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80020e0:	4b32      	ldr	r3, [pc, #200]	@ (80021ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80020e2:	6a1b      	ldr	r3, [r3, #32]
 80020e4:	4a33      	ldr	r2, [pc, #204]	@ (80021b4 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80020e6:	4013      	ands	r3, r2
 80020e8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80020ea:	4b30      	ldr	r3, [pc, #192]	@ (80021ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80020ec:	6a1a      	ldr	r2, [r3, #32]
 80020ee:	4b2f      	ldr	r3, [pc, #188]	@ (80021ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80020f0:	2180      	movs	r1, #128	@ 0x80
 80020f2:	0249      	lsls	r1, r1, #9
 80020f4:	430a      	orrs	r2, r1
 80020f6:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80020f8:	4b2c      	ldr	r3, [pc, #176]	@ (80021ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80020fa:	6a1a      	ldr	r2, [r3, #32]
 80020fc:	4b2b      	ldr	r3, [pc, #172]	@ (80021ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80020fe:	492e      	ldr	r1, [pc, #184]	@ (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8002100:	400a      	ands	r2, r1
 8002102:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002104:	4b29      	ldr	r3, [pc, #164]	@ (80021ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002106:	68fa      	ldr	r2, [r7, #12]
 8002108:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	2201      	movs	r2, #1
 800210e:	4013      	ands	r3, r2
 8002110:	d013      	beq.n	800213a <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002112:	f7fe ff0b 	bl	8000f2c <HAL_GetTick>
 8002116:	0003      	movs	r3, r0
 8002118:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800211a:	e009      	b.n	8002130 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800211c:	f7fe ff06 	bl	8000f2c <HAL_GetTick>
 8002120:	0002      	movs	r2, r0
 8002122:	693b      	ldr	r3, [r7, #16]
 8002124:	1ad3      	subs	r3, r2, r3
 8002126:	4a25      	ldr	r2, [pc, #148]	@ (80021bc <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d901      	bls.n	8002130 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 800212c:	2303      	movs	r3, #3
 800212e:	e038      	b.n	80021a2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002130:	4b1e      	ldr	r3, [pc, #120]	@ (80021ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002132:	6a1b      	ldr	r3, [r3, #32]
 8002134:	2202      	movs	r2, #2
 8002136:	4013      	ands	r3, r2
 8002138:	d0f0      	beq.n	800211c <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800213a:	4b1c      	ldr	r3, [pc, #112]	@ (80021ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800213c:	6a1b      	ldr	r3, [r3, #32]
 800213e:	4a1d      	ldr	r2, [pc, #116]	@ (80021b4 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002140:	4013      	ands	r3, r2
 8002142:	0019      	movs	r1, r3
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	685a      	ldr	r2, [r3, #4]
 8002148:	4b18      	ldr	r3, [pc, #96]	@ (80021ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800214a:	430a      	orrs	r2, r1
 800214c:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800214e:	2317      	movs	r3, #23
 8002150:	18fb      	adds	r3, r7, r3
 8002152:	781b      	ldrb	r3, [r3, #0]
 8002154:	2b01      	cmp	r3, #1
 8002156:	d105      	bne.n	8002164 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002158:	4b14      	ldr	r3, [pc, #80]	@ (80021ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800215a:	69da      	ldr	r2, [r3, #28]
 800215c:	4b13      	ldr	r3, [pc, #76]	@ (80021ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800215e:	4918      	ldr	r1, [pc, #96]	@ (80021c0 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8002160:	400a      	ands	r2, r1
 8002162:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	2201      	movs	r2, #1
 800216a:	4013      	ands	r3, r2
 800216c:	d009      	beq.n	8002182 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800216e:	4b0f      	ldr	r3, [pc, #60]	@ (80021ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002170:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002172:	2203      	movs	r2, #3
 8002174:	4393      	bics	r3, r2
 8002176:	0019      	movs	r1, r3
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	689a      	ldr	r2, [r3, #8]
 800217c:	4b0b      	ldr	r3, [pc, #44]	@ (80021ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800217e:	430a      	orrs	r2, r1
 8002180:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	2220      	movs	r2, #32
 8002188:	4013      	ands	r3, r2
 800218a:	d009      	beq.n	80021a0 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800218c:	4b07      	ldr	r3, [pc, #28]	@ (80021ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800218e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002190:	2210      	movs	r2, #16
 8002192:	4393      	bics	r3, r2
 8002194:	0019      	movs	r1, r3
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	68da      	ldr	r2, [r3, #12]
 800219a:	4b04      	ldr	r3, [pc, #16]	@ (80021ac <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800219c:	430a      	orrs	r2, r1
 800219e:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80021a0:	2300      	movs	r3, #0
}
 80021a2:	0018      	movs	r0, r3
 80021a4:	46bd      	mov	sp, r7
 80021a6:	b006      	add	sp, #24
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	46c0      	nop			@ (mov r8, r8)
 80021ac:	40021000 	.word	0x40021000
 80021b0:	40007000 	.word	0x40007000
 80021b4:	fffffcff 	.word	0xfffffcff
 80021b8:	fffeffff 	.word	0xfffeffff
 80021bc:	00001388 	.word	0x00001388
 80021c0:	efffffff 	.word	0xefffffff

080021c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b082      	sub	sp, #8
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d101      	bne.n	80021d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80021d2:	2301      	movs	r3, #1
 80021d4:	e042      	b.n	800225c <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	223d      	movs	r2, #61	@ 0x3d
 80021da:	5c9b      	ldrb	r3, [r3, r2]
 80021dc:	b2db      	uxtb	r3, r3
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d107      	bne.n	80021f2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	223c      	movs	r2, #60	@ 0x3c
 80021e6:	2100      	movs	r1, #0
 80021e8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	0018      	movs	r0, r3
 80021ee:	f7fe fa95 	bl	800071c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	223d      	movs	r2, #61	@ 0x3d
 80021f6:	2102      	movs	r1, #2
 80021f8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681a      	ldr	r2, [r3, #0]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	3304      	adds	r3, #4
 8002202:	0019      	movs	r1, r3
 8002204:	0010      	movs	r0, r2
 8002206:	f000 fca5 	bl	8002b54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2246      	movs	r2, #70	@ 0x46
 800220e:	2101      	movs	r1, #1
 8002210:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	223e      	movs	r2, #62	@ 0x3e
 8002216:	2101      	movs	r1, #1
 8002218:	5499      	strb	r1, [r3, r2]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	223f      	movs	r2, #63	@ 0x3f
 800221e:	2101      	movs	r1, #1
 8002220:	5499      	strb	r1, [r3, r2]
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2240      	movs	r2, #64	@ 0x40
 8002226:	2101      	movs	r1, #1
 8002228:	5499      	strb	r1, [r3, r2]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2241      	movs	r2, #65	@ 0x41
 800222e:	2101      	movs	r1, #1
 8002230:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2242      	movs	r2, #66	@ 0x42
 8002236:	2101      	movs	r1, #1
 8002238:	5499      	strb	r1, [r3, r2]
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2243      	movs	r2, #67	@ 0x43
 800223e:	2101      	movs	r1, #1
 8002240:	5499      	strb	r1, [r3, r2]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2244      	movs	r2, #68	@ 0x44
 8002246:	2101      	movs	r1, #1
 8002248:	5499      	strb	r1, [r3, r2]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2245      	movs	r2, #69	@ 0x45
 800224e:	2101      	movs	r1, #1
 8002250:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	223d      	movs	r2, #61	@ 0x3d
 8002256:	2101      	movs	r1, #1
 8002258:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800225a:	2300      	movs	r3, #0
}
 800225c:	0018      	movs	r0, r3
 800225e:	46bd      	mov	sp, r7
 8002260:	b002      	add	sp, #8
 8002262:	bd80      	pop	{r7, pc}

08002264 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b082      	sub	sp, #8
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d101      	bne.n	8002276 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002272:	2301      	movs	r3, #1
 8002274:	e042      	b.n	80022fc <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	223d      	movs	r2, #61	@ 0x3d
 800227a:	5c9b      	ldrb	r3, [r3, r2]
 800227c:	b2db      	uxtb	r3, r3
 800227e:	2b00      	cmp	r3, #0
 8002280:	d107      	bne.n	8002292 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	223c      	movs	r2, #60	@ 0x3c
 8002286:	2100      	movs	r1, #0
 8002288:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	0018      	movs	r0, r3
 800228e:	f000 f839 	bl	8002304 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	223d      	movs	r2, #61	@ 0x3d
 8002296:	2102      	movs	r1, #2
 8002298:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	3304      	adds	r3, #4
 80022a2:	0019      	movs	r1, r3
 80022a4:	0010      	movs	r0, r2
 80022a6:	f000 fc55 	bl	8002b54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2246      	movs	r2, #70	@ 0x46
 80022ae:	2101      	movs	r1, #1
 80022b0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	223e      	movs	r2, #62	@ 0x3e
 80022b6:	2101      	movs	r1, #1
 80022b8:	5499      	strb	r1, [r3, r2]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	223f      	movs	r2, #63	@ 0x3f
 80022be:	2101      	movs	r1, #1
 80022c0:	5499      	strb	r1, [r3, r2]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2240      	movs	r2, #64	@ 0x40
 80022c6:	2101      	movs	r1, #1
 80022c8:	5499      	strb	r1, [r3, r2]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2241      	movs	r2, #65	@ 0x41
 80022ce:	2101      	movs	r1, #1
 80022d0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2242      	movs	r2, #66	@ 0x42
 80022d6:	2101      	movs	r1, #1
 80022d8:	5499      	strb	r1, [r3, r2]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2243      	movs	r2, #67	@ 0x43
 80022de:	2101      	movs	r1, #1
 80022e0:	5499      	strb	r1, [r3, r2]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2244      	movs	r2, #68	@ 0x44
 80022e6:	2101      	movs	r1, #1
 80022e8:	5499      	strb	r1, [r3, r2]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2245      	movs	r2, #69	@ 0x45
 80022ee:	2101      	movs	r1, #1
 80022f0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	223d      	movs	r2, #61	@ 0x3d
 80022f6:	2101      	movs	r1, #1
 80022f8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80022fa:	2300      	movs	r3, #0
}
 80022fc:	0018      	movs	r0, r3
 80022fe:	46bd      	mov	sp, r7
 8002300:	b002      	add	sp, #8
 8002302:	bd80      	pop	{r7, pc}

08002304 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b082      	sub	sp, #8
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800230c:	46c0      	nop			@ (mov r8, r8)
 800230e:	46bd      	mov	sp, r7
 8002310:	b002      	add	sp, #8
 8002312:	bd80      	pop	{r7, pc}

08002314 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b086      	sub	sp, #24
 8002318:	af00      	add	r7, sp, #0
 800231a:	60f8      	str	r0, [r7, #12]
 800231c:	60b9      	str	r1, [r7, #8]
 800231e:	607a      	str	r2, [r7, #4]
 8002320:	001a      	movs	r2, r3
 8002322:	1cbb      	adds	r3, r7, #2
 8002324:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002326:	2317      	movs	r3, #23
 8002328:	18fb      	adds	r3, r7, r3
 800232a:	2200      	movs	r2, #0
 800232c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800232e:	68bb      	ldr	r3, [r7, #8]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d108      	bne.n	8002346 <HAL_TIM_PWM_Start_DMA+0x32>
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	223e      	movs	r2, #62	@ 0x3e
 8002338:	5c9b      	ldrb	r3, [r3, r2]
 800233a:	b2db      	uxtb	r3, r3
 800233c:	3b02      	subs	r3, #2
 800233e:	425a      	negs	r2, r3
 8002340:	4153      	adcs	r3, r2
 8002342:	b2db      	uxtb	r3, r3
 8002344:	e01f      	b.n	8002386 <HAL_TIM_PWM_Start_DMA+0x72>
 8002346:	68bb      	ldr	r3, [r7, #8]
 8002348:	2b04      	cmp	r3, #4
 800234a:	d108      	bne.n	800235e <HAL_TIM_PWM_Start_DMA+0x4a>
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	223f      	movs	r2, #63	@ 0x3f
 8002350:	5c9b      	ldrb	r3, [r3, r2]
 8002352:	b2db      	uxtb	r3, r3
 8002354:	3b02      	subs	r3, #2
 8002356:	425a      	negs	r2, r3
 8002358:	4153      	adcs	r3, r2
 800235a:	b2db      	uxtb	r3, r3
 800235c:	e013      	b.n	8002386 <HAL_TIM_PWM_Start_DMA+0x72>
 800235e:	68bb      	ldr	r3, [r7, #8]
 8002360:	2b08      	cmp	r3, #8
 8002362:	d108      	bne.n	8002376 <HAL_TIM_PWM_Start_DMA+0x62>
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	2240      	movs	r2, #64	@ 0x40
 8002368:	5c9b      	ldrb	r3, [r3, r2]
 800236a:	b2db      	uxtb	r3, r3
 800236c:	3b02      	subs	r3, #2
 800236e:	425a      	negs	r2, r3
 8002370:	4153      	adcs	r3, r2
 8002372:	b2db      	uxtb	r3, r3
 8002374:	e007      	b.n	8002386 <HAL_TIM_PWM_Start_DMA+0x72>
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	2241      	movs	r2, #65	@ 0x41
 800237a:	5c9b      	ldrb	r3, [r3, r2]
 800237c:	b2db      	uxtb	r3, r3
 800237e:	3b02      	subs	r3, #2
 8002380:	425a      	negs	r2, r3
 8002382:	4153      	adcs	r3, r2
 8002384:	b2db      	uxtb	r3, r3
 8002386:	2b00      	cmp	r3, #0
 8002388:	d001      	beq.n	800238e <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 800238a:	2302      	movs	r3, #2
 800238c:	e15a      	b.n	8002644 <HAL_TIM_PWM_Start_DMA+0x330>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d108      	bne.n	80023a6 <HAL_TIM_PWM_Start_DMA+0x92>
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	223e      	movs	r2, #62	@ 0x3e
 8002398:	5c9b      	ldrb	r3, [r3, r2]
 800239a:	b2db      	uxtb	r3, r3
 800239c:	3b01      	subs	r3, #1
 800239e:	425a      	negs	r2, r3
 80023a0:	4153      	adcs	r3, r2
 80023a2:	b2db      	uxtb	r3, r3
 80023a4:	e01f      	b.n	80023e6 <HAL_TIM_PWM_Start_DMA+0xd2>
 80023a6:	68bb      	ldr	r3, [r7, #8]
 80023a8:	2b04      	cmp	r3, #4
 80023aa:	d108      	bne.n	80023be <HAL_TIM_PWM_Start_DMA+0xaa>
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	223f      	movs	r2, #63	@ 0x3f
 80023b0:	5c9b      	ldrb	r3, [r3, r2]
 80023b2:	b2db      	uxtb	r3, r3
 80023b4:	3b01      	subs	r3, #1
 80023b6:	425a      	negs	r2, r3
 80023b8:	4153      	adcs	r3, r2
 80023ba:	b2db      	uxtb	r3, r3
 80023bc:	e013      	b.n	80023e6 <HAL_TIM_PWM_Start_DMA+0xd2>
 80023be:	68bb      	ldr	r3, [r7, #8]
 80023c0:	2b08      	cmp	r3, #8
 80023c2:	d108      	bne.n	80023d6 <HAL_TIM_PWM_Start_DMA+0xc2>
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	2240      	movs	r2, #64	@ 0x40
 80023c8:	5c9b      	ldrb	r3, [r3, r2]
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	3b01      	subs	r3, #1
 80023ce:	425a      	negs	r2, r3
 80023d0:	4153      	adcs	r3, r2
 80023d2:	b2db      	uxtb	r3, r3
 80023d4:	e007      	b.n	80023e6 <HAL_TIM_PWM_Start_DMA+0xd2>
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	2241      	movs	r2, #65	@ 0x41
 80023da:	5c9b      	ldrb	r3, [r3, r2]
 80023dc:	b2db      	uxtb	r3, r3
 80023de:	3b01      	subs	r3, #1
 80023e0:	425a      	negs	r2, r3
 80023e2:	4153      	adcs	r3, r2
 80023e4:	b2db      	uxtb	r3, r3
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d025      	beq.n	8002436 <HAL_TIM_PWM_Start_DMA+0x122>
  {
    if ((pData == NULL) || (Length == 0U))
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d003      	beq.n	80023f8 <HAL_TIM_PWM_Start_DMA+0xe4>
 80023f0:	1cbb      	adds	r3, r7, #2
 80023f2:	881b      	ldrh	r3, [r3, #0]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d101      	bne.n	80023fc <HAL_TIM_PWM_Start_DMA+0xe8>
    {
      return HAL_ERROR;
 80023f8:	2301      	movs	r3, #1
 80023fa:	e123      	b.n	8002644 <HAL_TIM_PWM_Start_DMA+0x330>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80023fc:	68bb      	ldr	r3, [r7, #8]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d104      	bne.n	800240c <HAL_TIM_PWM_Start_DMA+0xf8>
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	223e      	movs	r2, #62	@ 0x3e
 8002406:	2102      	movs	r1, #2
 8002408:	5499      	strb	r1, [r3, r2]
 800240a:	e016      	b.n	800243a <HAL_TIM_PWM_Start_DMA+0x126>
 800240c:	68bb      	ldr	r3, [r7, #8]
 800240e:	2b04      	cmp	r3, #4
 8002410:	d104      	bne.n	800241c <HAL_TIM_PWM_Start_DMA+0x108>
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	223f      	movs	r2, #63	@ 0x3f
 8002416:	2102      	movs	r1, #2
 8002418:	5499      	strb	r1, [r3, r2]
 800241a:	e00e      	b.n	800243a <HAL_TIM_PWM_Start_DMA+0x126>
 800241c:	68bb      	ldr	r3, [r7, #8]
 800241e:	2b08      	cmp	r3, #8
 8002420:	d104      	bne.n	800242c <HAL_TIM_PWM_Start_DMA+0x118>
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	2240      	movs	r2, #64	@ 0x40
 8002426:	2102      	movs	r1, #2
 8002428:	5499      	strb	r1, [r3, r2]
 800242a:	e006      	b.n	800243a <HAL_TIM_PWM_Start_DMA+0x126>
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	2241      	movs	r2, #65	@ 0x41
 8002430:	2102      	movs	r1, #2
 8002432:	5499      	strb	r1, [r3, r2]
 8002434:	e001      	b.n	800243a <HAL_TIM_PWM_Start_DMA+0x126>
    }
  }
  else
  {
    return HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	e104      	b.n	8002644 <HAL_TIM_PWM_Start_DMA+0x330>
  }

  switch (Channel)
 800243a:	68bb      	ldr	r3, [r7, #8]
 800243c:	2b0c      	cmp	r3, #12
 800243e:	d100      	bne.n	8002442 <HAL_TIM_PWM_Start_DMA+0x12e>
 8002440:	e080      	b.n	8002544 <HAL_TIM_PWM_Start_DMA+0x230>
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	2b0c      	cmp	r3, #12
 8002446:	d900      	bls.n	800244a <HAL_TIM_PWM_Start_DMA+0x136>
 8002448:	e0a1      	b.n	800258e <HAL_TIM_PWM_Start_DMA+0x27a>
 800244a:	68bb      	ldr	r3, [r7, #8]
 800244c:	2b08      	cmp	r3, #8
 800244e:	d054      	beq.n	80024fa <HAL_TIM_PWM_Start_DMA+0x1e6>
 8002450:	68bb      	ldr	r3, [r7, #8]
 8002452:	2b08      	cmp	r3, #8
 8002454:	d900      	bls.n	8002458 <HAL_TIM_PWM_Start_DMA+0x144>
 8002456:	e09a      	b.n	800258e <HAL_TIM_PWM_Start_DMA+0x27a>
 8002458:	68bb      	ldr	r3, [r7, #8]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d003      	beq.n	8002466 <HAL_TIM_PWM_Start_DMA+0x152>
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	2b04      	cmp	r3, #4
 8002462:	d025      	beq.n	80024b0 <HAL_TIM_PWM_Start_DMA+0x19c>
 8002464:	e093      	b.n	800258e <HAL_TIM_PWM_Start_DMA+0x27a>
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800246a:	4a78      	ldr	r2, [pc, #480]	@ (800264c <HAL_TIM_PWM_Start_DMA+0x338>)
 800246c:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002472:	4a77      	ldr	r2, [pc, #476]	@ (8002650 <HAL_TIM_PWM_Start_DMA+0x33c>)
 8002474:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800247a:	4a76      	ldr	r2, [pc, #472]	@ (8002654 <HAL_TIM_PWM_Start_DMA+0x340>)
 800247c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8002482:	6879      	ldr	r1, [r7, #4]
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	3334      	adds	r3, #52	@ 0x34
 800248a:	001a      	movs	r2, r3
 800248c:	1cbb      	adds	r3, r7, #2
 800248e:	881b      	ldrh	r3, [r3, #0]
 8002490:	f7fe fe7c 	bl	800118c <HAL_DMA_Start_IT>
 8002494:	1e03      	subs	r3, r0, #0
 8002496:	d001      	beq.n	800249c <HAL_TIM_PWM_Start_DMA+0x188>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002498:	2301      	movs	r3, #1
 800249a:	e0d3      	b.n	8002644 <HAL_TIM_PWM_Start_DMA+0x330>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	68da      	ldr	r2, [r3, #12]
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	2180      	movs	r1, #128	@ 0x80
 80024a8:	0089      	lsls	r1, r1, #2
 80024aa:	430a      	orrs	r2, r1
 80024ac:	60da      	str	r2, [r3, #12]
      break;
 80024ae:	e073      	b.n	8002598 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024b4:	4a65      	ldr	r2, [pc, #404]	@ (800264c <HAL_TIM_PWM_Start_DMA+0x338>)
 80024b6:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024bc:	4a64      	ldr	r2, [pc, #400]	@ (8002650 <HAL_TIM_PWM_Start_DMA+0x33c>)
 80024be:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024c4:	4a63      	ldr	r2, [pc, #396]	@ (8002654 <HAL_TIM_PWM_Start_DMA+0x340>)
 80024c6:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80024cc:	6879      	ldr	r1, [r7, #4]
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	3338      	adds	r3, #56	@ 0x38
 80024d4:	001a      	movs	r2, r3
 80024d6:	1cbb      	adds	r3, r7, #2
 80024d8:	881b      	ldrh	r3, [r3, #0]
 80024da:	f7fe fe57 	bl	800118c <HAL_DMA_Start_IT>
 80024de:	1e03      	subs	r3, r0, #0
 80024e0:	d001      	beq.n	80024e6 <HAL_TIM_PWM_Start_DMA+0x1d2>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	e0ae      	b.n	8002644 <HAL_TIM_PWM_Start_DMA+0x330>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	68da      	ldr	r2, [r3, #12]
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	2180      	movs	r1, #128	@ 0x80
 80024f2:	00c9      	lsls	r1, r1, #3
 80024f4:	430a      	orrs	r2, r1
 80024f6:	60da      	str	r2, [r3, #12]
      break;
 80024f8:	e04e      	b.n	8002598 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024fe:	4a53      	ldr	r2, [pc, #332]	@ (800264c <HAL_TIM_PWM_Start_DMA+0x338>)
 8002500:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002506:	4a52      	ldr	r2, [pc, #328]	@ (8002650 <HAL_TIM_PWM_Start_DMA+0x33c>)
 8002508:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800250e:	4a51      	ldr	r2, [pc, #324]	@ (8002654 <HAL_TIM_PWM_Start_DMA+0x340>)
 8002510:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8002516:	6879      	ldr	r1, [r7, #4]
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	333c      	adds	r3, #60	@ 0x3c
 800251e:	001a      	movs	r2, r3
 8002520:	1cbb      	adds	r3, r7, #2
 8002522:	881b      	ldrh	r3, [r3, #0]
 8002524:	f7fe fe32 	bl	800118c <HAL_DMA_Start_IT>
 8002528:	1e03      	subs	r3, r0, #0
 800252a:	d001      	beq.n	8002530 <HAL_TIM_PWM_Start_DMA+0x21c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800252c:	2301      	movs	r3, #1
 800252e:	e089      	b.n	8002644 <HAL_TIM_PWM_Start_DMA+0x330>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	68da      	ldr	r2, [r3, #12]
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	2180      	movs	r1, #128	@ 0x80
 800253c:	0109      	lsls	r1, r1, #4
 800253e:	430a      	orrs	r2, r1
 8002540:	60da      	str	r2, [r3, #12]
      break;
 8002542:	e029      	b.n	8002598 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002548:	4a40      	ldr	r2, [pc, #256]	@ (800264c <HAL_TIM_PWM_Start_DMA+0x338>)
 800254a:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002550:	4a3f      	ldr	r2, [pc, #252]	@ (8002650 <HAL_TIM_PWM_Start_DMA+0x33c>)
 8002552:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002558:	4a3e      	ldr	r2, [pc, #248]	@ (8002654 <HAL_TIM_PWM_Start_DMA+0x340>)
 800255a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8002560:	6879      	ldr	r1, [r7, #4]
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	3340      	adds	r3, #64	@ 0x40
 8002568:	001a      	movs	r2, r3
 800256a:	1cbb      	adds	r3, r7, #2
 800256c:	881b      	ldrh	r3, [r3, #0]
 800256e:	f7fe fe0d 	bl	800118c <HAL_DMA_Start_IT>
 8002572:	1e03      	subs	r3, r0, #0
 8002574:	d001      	beq.n	800257a <HAL_TIM_PWM_Start_DMA+0x266>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002576:	2301      	movs	r3, #1
 8002578:	e064      	b.n	8002644 <HAL_TIM_PWM_Start_DMA+0x330>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	68da      	ldr	r2, [r3, #12]
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	2180      	movs	r1, #128	@ 0x80
 8002586:	0149      	lsls	r1, r1, #5
 8002588:	430a      	orrs	r2, r1
 800258a:	60da      	str	r2, [r3, #12]
      break;
 800258c:	e004      	b.n	8002598 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    default:
      status = HAL_ERROR;
 800258e:	2317      	movs	r3, #23
 8002590:	18fb      	adds	r3, r7, r3
 8002592:	2201      	movs	r2, #1
 8002594:	701a      	strb	r2, [r3, #0]
      break;
 8002596:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 8002598:	2317      	movs	r3, #23
 800259a:	18fb      	adds	r3, r7, r3
 800259c:	781b      	ldrb	r3, [r3, #0]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d14d      	bne.n	800263e <HAL_TIM_PWM_Start_DMA+0x32a>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	68b9      	ldr	r1, [r7, #8]
 80025a8:	2201      	movs	r2, #1
 80025aa:	0018      	movs	r0, r3
 80025ac:	f000 fdd0 	bl	8003150 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a28      	ldr	r2, [pc, #160]	@ (8002658 <HAL_TIM_PWM_Start_DMA+0x344>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d009      	beq.n	80025ce <HAL_TIM_PWM_Start_DMA+0x2ba>
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4a27      	ldr	r2, [pc, #156]	@ (800265c <HAL_TIM_PWM_Start_DMA+0x348>)
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d004      	beq.n	80025ce <HAL_TIM_PWM_Start_DMA+0x2ba>
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a25      	ldr	r2, [pc, #148]	@ (8002660 <HAL_TIM_PWM_Start_DMA+0x34c>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d101      	bne.n	80025d2 <HAL_TIM_PWM_Start_DMA+0x2be>
 80025ce:	2301      	movs	r3, #1
 80025d0:	e000      	b.n	80025d4 <HAL_TIM_PWM_Start_DMA+0x2c0>
 80025d2:	2300      	movs	r3, #0
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d008      	beq.n	80025ea <HAL_TIM_PWM_Start_DMA+0x2d6>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	2180      	movs	r1, #128	@ 0x80
 80025e4:	0209      	lsls	r1, r1, #8
 80025e6:	430a      	orrs	r2, r1
 80025e8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a1a      	ldr	r2, [pc, #104]	@ (8002658 <HAL_TIM_PWM_Start_DMA+0x344>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d00a      	beq.n	800260a <HAL_TIM_PWM_Start_DMA+0x2f6>
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	2380      	movs	r3, #128	@ 0x80
 80025fa:	05db      	lsls	r3, r3, #23
 80025fc:	429a      	cmp	r2, r3
 80025fe:	d004      	beq.n	800260a <HAL_TIM_PWM_Start_DMA+0x2f6>
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4a17      	ldr	r2, [pc, #92]	@ (8002664 <HAL_TIM_PWM_Start_DMA+0x350>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d111      	bne.n	800262e <HAL_TIM_PWM_Start_DMA+0x31a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	689b      	ldr	r3, [r3, #8]
 8002610:	2207      	movs	r2, #7
 8002612:	4013      	ands	r3, r2
 8002614:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002616:	693b      	ldr	r3, [r7, #16]
 8002618:	2b06      	cmp	r3, #6
 800261a:	d010      	beq.n	800263e <HAL_TIM_PWM_Start_DMA+0x32a>
      {
        __HAL_TIM_ENABLE(htim);
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	2101      	movs	r1, #1
 8002628:	430a      	orrs	r2, r1
 800262a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800262c:	e007      	b.n	800263e <HAL_TIM_PWM_Start_DMA+0x32a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	681a      	ldr	r2, [r3, #0]
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	2101      	movs	r1, #1
 800263a:	430a      	orrs	r2, r1
 800263c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800263e:	2317      	movs	r3, #23
 8002640:	18fb      	adds	r3, r7, r3
 8002642:	781b      	ldrb	r3, [r3, #0]
}
 8002644:	0018      	movs	r0, r3
 8002646:	46bd      	mov	sp, r7
 8002648:	b006      	add	sp, #24
 800264a:	bd80      	pop	{r7, pc}
 800264c:	08002a41 	.word	0x08002a41
 8002650:	08002aeb 	.word	0x08002aeb
 8002654:	080029ad 	.word	0x080029ad
 8002658:	40012c00 	.word	0x40012c00
 800265c:	40014400 	.word	0x40014400
 8002660:	40014800 	.word	0x40014800
 8002664:	40000400 	.word	0x40000400

08002668 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b086      	sub	sp, #24
 800266c:	af00      	add	r7, sp, #0
 800266e:	60f8      	str	r0, [r7, #12]
 8002670:	60b9      	str	r1, [r7, #8]
 8002672:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002674:	2317      	movs	r3, #23
 8002676:	18fb      	adds	r3, r7, r3
 8002678:	2200      	movs	r2, #0
 800267a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	223c      	movs	r2, #60	@ 0x3c
 8002680:	5c9b      	ldrb	r3, [r3, r2]
 8002682:	2b01      	cmp	r3, #1
 8002684:	d101      	bne.n	800268a <HAL_TIM_PWM_ConfigChannel+0x22>
 8002686:	2302      	movs	r3, #2
 8002688:	e0ad      	b.n	80027e6 <HAL_TIM_PWM_ConfigChannel+0x17e>
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	223c      	movs	r2, #60	@ 0x3c
 800268e:	2101      	movs	r1, #1
 8002690:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2b0c      	cmp	r3, #12
 8002696:	d100      	bne.n	800269a <HAL_TIM_PWM_ConfigChannel+0x32>
 8002698:	e076      	b.n	8002788 <HAL_TIM_PWM_ConfigChannel+0x120>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2b0c      	cmp	r3, #12
 800269e:	d900      	bls.n	80026a2 <HAL_TIM_PWM_ConfigChannel+0x3a>
 80026a0:	e095      	b.n	80027ce <HAL_TIM_PWM_ConfigChannel+0x166>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2b08      	cmp	r3, #8
 80026a6:	d04e      	beq.n	8002746 <HAL_TIM_PWM_ConfigChannel+0xde>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2b08      	cmp	r3, #8
 80026ac:	d900      	bls.n	80026b0 <HAL_TIM_PWM_ConfigChannel+0x48>
 80026ae:	e08e      	b.n	80027ce <HAL_TIM_PWM_ConfigChannel+0x166>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d003      	beq.n	80026be <HAL_TIM_PWM_ConfigChannel+0x56>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2b04      	cmp	r3, #4
 80026ba:	d021      	beq.n	8002700 <HAL_TIM_PWM_ConfigChannel+0x98>
 80026bc:	e087      	b.n	80027ce <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	68ba      	ldr	r2, [r7, #8]
 80026c4:	0011      	movs	r1, r2
 80026c6:	0018      	movs	r0, r3
 80026c8:	f000 fac8 	bl	8002c5c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	699a      	ldr	r2, [r3, #24]
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	2108      	movs	r1, #8
 80026d8:	430a      	orrs	r2, r1
 80026da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	699a      	ldr	r2, [r3, #24]
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	2104      	movs	r1, #4
 80026e8:	438a      	bics	r2, r1
 80026ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	6999      	ldr	r1, [r3, #24]
 80026f2:	68bb      	ldr	r3, [r7, #8]
 80026f4:	691a      	ldr	r2, [r3, #16]
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	430a      	orrs	r2, r1
 80026fc:	619a      	str	r2, [r3, #24]
      break;
 80026fe:	e06b      	b.n	80027d8 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	68ba      	ldr	r2, [r7, #8]
 8002706:	0011      	movs	r1, r2
 8002708:	0018      	movs	r0, r3
 800270a:	f000 fb25 	bl	8002d58 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	699a      	ldr	r2, [r3, #24]
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	2180      	movs	r1, #128	@ 0x80
 800271a:	0109      	lsls	r1, r1, #4
 800271c:	430a      	orrs	r2, r1
 800271e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	699a      	ldr	r2, [r3, #24]
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4931      	ldr	r1, [pc, #196]	@ (80027f0 <HAL_TIM_PWM_ConfigChannel+0x188>)
 800272c:	400a      	ands	r2, r1
 800272e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	6999      	ldr	r1, [r3, #24]
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	691b      	ldr	r3, [r3, #16]
 800273a:	021a      	lsls	r2, r3, #8
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	430a      	orrs	r2, r1
 8002742:	619a      	str	r2, [r3, #24]
      break;
 8002744:	e048      	b.n	80027d8 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	68ba      	ldr	r2, [r7, #8]
 800274c:	0011      	movs	r1, r2
 800274e:	0018      	movs	r0, r3
 8002750:	f000 fb80 	bl	8002e54 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	69da      	ldr	r2, [r3, #28]
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	2108      	movs	r1, #8
 8002760:	430a      	orrs	r2, r1
 8002762:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	69da      	ldr	r2, [r3, #28]
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	2104      	movs	r1, #4
 8002770:	438a      	bics	r2, r1
 8002772:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	69d9      	ldr	r1, [r3, #28]
 800277a:	68bb      	ldr	r3, [r7, #8]
 800277c:	691a      	ldr	r2, [r3, #16]
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	430a      	orrs	r2, r1
 8002784:	61da      	str	r2, [r3, #28]
      break;
 8002786:	e027      	b.n	80027d8 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	68ba      	ldr	r2, [r7, #8]
 800278e:	0011      	movs	r1, r2
 8002790:	0018      	movs	r0, r3
 8002792:	f000 fbdf 	bl	8002f54 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	69da      	ldr	r2, [r3, #28]
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	2180      	movs	r1, #128	@ 0x80
 80027a2:	0109      	lsls	r1, r1, #4
 80027a4:	430a      	orrs	r2, r1
 80027a6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	69da      	ldr	r2, [r3, #28]
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	490f      	ldr	r1, [pc, #60]	@ (80027f0 <HAL_TIM_PWM_ConfigChannel+0x188>)
 80027b4:	400a      	ands	r2, r1
 80027b6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	69d9      	ldr	r1, [r3, #28]
 80027be:	68bb      	ldr	r3, [r7, #8]
 80027c0:	691b      	ldr	r3, [r3, #16]
 80027c2:	021a      	lsls	r2, r3, #8
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	430a      	orrs	r2, r1
 80027ca:	61da      	str	r2, [r3, #28]
      break;
 80027cc:	e004      	b.n	80027d8 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 80027ce:	2317      	movs	r3, #23
 80027d0:	18fb      	adds	r3, r7, r3
 80027d2:	2201      	movs	r2, #1
 80027d4:	701a      	strb	r2, [r3, #0]
      break;
 80027d6:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	223c      	movs	r2, #60	@ 0x3c
 80027dc:	2100      	movs	r1, #0
 80027de:	5499      	strb	r1, [r3, r2]

  return status;
 80027e0:	2317      	movs	r3, #23
 80027e2:	18fb      	adds	r3, r7, r3
 80027e4:	781b      	ldrb	r3, [r3, #0]
}
 80027e6:	0018      	movs	r0, r3
 80027e8:	46bd      	mov	sp, r7
 80027ea:	b006      	add	sp, #24
 80027ec:	bd80      	pop	{r7, pc}
 80027ee:	46c0      	nop			@ (mov r8, r8)
 80027f0:	fffffbff 	.word	0xfffffbff

080027f4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b084      	sub	sp, #16
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
 80027fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80027fe:	230f      	movs	r3, #15
 8002800:	18fb      	adds	r3, r7, r3
 8002802:	2200      	movs	r2, #0
 8002804:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	223c      	movs	r2, #60	@ 0x3c
 800280a:	5c9b      	ldrb	r3, [r3, r2]
 800280c:	2b01      	cmp	r3, #1
 800280e:	d101      	bne.n	8002814 <HAL_TIM_ConfigClockSource+0x20>
 8002810:	2302      	movs	r3, #2
 8002812:	e0bc      	b.n	800298e <HAL_TIM_ConfigClockSource+0x19a>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	223c      	movs	r2, #60	@ 0x3c
 8002818:	2101      	movs	r1, #1
 800281a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	223d      	movs	r2, #61	@ 0x3d
 8002820:	2102      	movs	r1, #2
 8002822:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	689b      	ldr	r3, [r3, #8]
 800282a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	2277      	movs	r2, #119	@ 0x77
 8002830:	4393      	bics	r3, r2
 8002832:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002834:	68bb      	ldr	r3, [r7, #8]
 8002836:	4a58      	ldr	r2, [pc, #352]	@ (8002998 <HAL_TIM_ConfigClockSource+0x1a4>)
 8002838:	4013      	ands	r3, r2
 800283a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	68ba      	ldr	r2, [r7, #8]
 8002842:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	2280      	movs	r2, #128	@ 0x80
 800284a:	0192      	lsls	r2, r2, #6
 800284c:	4293      	cmp	r3, r2
 800284e:	d040      	beq.n	80028d2 <HAL_TIM_ConfigClockSource+0xde>
 8002850:	2280      	movs	r2, #128	@ 0x80
 8002852:	0192      	lsls	r2, r2, #6
 8002854:	4293      	cmp	r3, r2
 8002856:	d900      	bls.n	800285a <HAL_TIM_ConfigClockSource+0x66>
 8002858:	e088      	b.n	800296c <HAL_TIM_ConfigClockSource+0x178>
 800285a:	2280      	movs	r2, #128	@ 0x80
 800285c:	0152      	lsls	r2, r2, #5
 800285e:	4293      	cmp	r3, r2
 8002860:	d100      	bne.n	8002864 <HAL_TIM_ConfigClockSource+0x70>
 8002862:	e088      	b.n	8002976 <HAL_TIM_ConfigClockSource+0x182>
 8002864:	2280      	movs	r2, #128	@ 0x80
 8002866:	0152      	lsls	r2, r2, #5
 8002868:	4293      	cmp	r3, r2
 800286a:	d900      	bls.n	800286e <HAL_TIM_ConfigClockSource+0x7a>
 800286c:	e07e      	b.n	800296c <HAL_TIM_ConfigClockSource+0x178>
 800286e:	2b70      	cmp	r3, #112	@ 0x70
 8002870:	d018      	beq.n	80028a4 <HAL_TIM_ConfigClockSource+0xb0>
 8002872:	d900      	bls.n	8002876 <HAL_TIM_ConfigClockSource+0x82>
 8002874:	e07a      	b.n	800296c <HAL_TIM_ConfigClockSource+0x178>
 8002876:	2b60      	cmp	r3, #96	@ 0x60
 8002878:	d04f      	beq.n	800291a <HAL_TIM_ConfigClockSource+0x126>
 800287a:	d900      	bls.n	800287e <HAL_TIM_ConfigClockSource+0x8a>
 800287c:	e076      	b.n	800296c <HAL_TIM_ConfigClockSource+0x178>
 800287e:	2b50      	cmp	r3, #80	@ 0x50
 8002880:	d03b      	beq.n	80028fa <HAL_TIM_ConfigClockSource+0x106>
 8002882:	d900      	bls.n	8002886 <HAL_TIM_ConfigClockSource+0x92>
 8002884:	e072      	b.n	800296c <HAL_TIM_ConfigClockSource+0x178>
 8002886:	2b40      	cmp	r3, #64	@ 0x40
 8002888:	d057      	beq.n	800293a <HAL_TIM_ConfigClockSource+0x146>
 800288a:	d900      	bls.n	800288e <HAL_TIM_ConfigClockSource+0x9a>
 800288c:	e06e      	b.n	800296c <HAL_TIM_ConfigClockSource+0x178>
 800288e:	2b30      	cmp	r3, #48	@ 0x30
 8002890:	d063      	beq.n	800295a <HAL_TIM_ConfigClockSource+0x166>
 8002892:	d86b      	bhi.n	800296c <HAL_TIM_ConfigClockSource+0x178>
 8002894:	2b20      	cmp	r3, #32
 8002896:	d060      	beq.n	800295a <HAL_TIM_ConfigClockSource+0x166>
 8002898:	d868      	bhi.n	800296c <HAL_TIM_ConfigClockSource+0x178>
 800289a:	2b00      	cmp	r3, #0
 800289c:	d05d      	beq.n	800295a <HAL_TIM_ConfigClockSource+0x166>
 800289e:	2b10      	cmp	r3, #16
 80028a0:	d05b      	beq.n	800295a <HAL_TIM_ConfigClockSource+0x166>
 80028a2:	e063      	b.n	800296c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80028b4:	f000 fc2c 	bl	8003110 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	689b      	ldr	r3, [r3, #8]
 80028be:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	2277      	movs	r2, #119	@ 0x77
 80028c4:	4313      	orrs	r3, r2
 80028c6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	68ba      	ldr	r2, [r7, #8]
 80028ce:	609a      	str	r2, [r3, #8]
      break;
 80028d0:	e052      	b.n	8002978 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80028e2:	f000 fc15 	bl	8003110 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	689a      	ldr	r2, [r3, #8]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	2180      	movs	r1, #128	@ 0x80
 80028f2:	01c9      	lsls	r1, r1, #7
 80028f4:	430a      	orrs	r2, r1
 80028f6:	609a      	str	r2, [r3, #8]
      break;
 80028f8:	e03e      	b.n	8002978 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002906:	001a      	movs	r2, r3
 8002908:	f000 fb88 	bl	800301c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	2150      	movs	r1, #80	@ 0x50
 8002912:	0018      	movs	r0, r3
 8002914:	f000 fbe2 	bl	80030dc <TIM_ITRx_SetConfig>
      break;
 8002918:	e02e      	b.n	8002978 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002926:	001a      	movs	r2, r3
 8002928:	f000 fba6 	bl	8003078 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	2160      	movs	r1, #96	@ 0x60
 8002932:	0018      	movs	r0, r3
 8002934:	f000 fbd2 	bl	80030dc <TIM_ITRx_SetConfig>
      break;
 8002938:	e01e      	b.n	8002978 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002946:	001a      	movs	r2, r3
 8002948:	f000 fb68 	bl	800301c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	2140      	movs	r1, #64	@ 0x40
 8002952:	0018      	movs	r0, r3
 8002954:	f000 fbc2 	bl	80030dc <TIM_ITRx_SetConfig>
      break;
 8002958:	e00e      	b.n	8002978 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	0019      	movs	r1, r3
 8002964:	0010      	movs	r0, r2
 8002966:	f000 fbb9 	bl	80030dc <TIM_ITRx_SetConfig>
      break;
 800296a:	e005      	b.n	8002978 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 800296c:	230f      	movs	r3, #15
 800296e:	18fb      	adds	r3, r7, r3
 8002970:	2201      	movs	r2, #1
 8002972:	701a      	strb	r2, [r3, #0]
      break;
 8002974:	e000      	b.n	8002978 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8002976:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	223d      	movs	r2, #61	@ 0x3d
 800297c:	2101      	movs	r1, #1
 800297e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	223c      	movs	r2, #60	@ 0x3c
 8002984:	2100      	movs	r1, #0
 8002986:	5499      	strb	r1, [r3, r2]

  return status;
 8002988:	230f      	movs	r3, #15
 800298a:	18fb      	adds	r3, r7, r3
 800298c:	781b      	ldrb	r3, [r3, #0]
}
 800298e:	0018      	movs	r0, r3
 8002990:	46bd      	mov	sp, r7
 8002992:	b004      	add	sp, #16
 8002994:	bd80      	pop	{r7, pc}
 8002996:	46c0      	nop			@ (mov r8, r8)
 8002998:	ffff00ff 	.word	0xffff00ff

0800299c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b082      	sub	sp, #8
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80029a4:	46c0      	nop			@ (mov r8, r8)
 80029a6:	46bd      	mov	sp, r7
 80029a8:	b002      	add	sp, #8
 80029aa:	bd80      	pop	{r7, pc}

080029ac <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b084      	sub	sp, #16
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029b8:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029be:	687a      	ldr	r2, [r7, #4]
 80029c0:	429a      	cmp	r2, r3
 80029c2:	d107      	bne.n	80029d4 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	2201      	movs	r2, #1
 80029c8:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	223e      	movs	r2, #62	@ 0x3e
 80029ce:	2101      	movs	r1, #1
 80029d0:	5499      	strb	r1, [r3, r2]
 80029d2:	e02a      	b.n	8002a2a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029d8:	687a      	ldr	r2, [r7, #4]
 80029da:	429a      	cmp	r2, r3
 80029dc:	d107      	bne.n	80029ee <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	2202      	movs	r2, #2
 80029e2:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	223f      	movs	r2, #63	@ 0x3f
 80029e8:	2101      	movs	r1, #1
 80029ea:	5499      	strb	r1, [r3, r2]
 80029ec:	e01d      	b.n	8002a2a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029f2:	687a      	ldr	r2, [r7, #4]
 80029f4:	429a      	cmp	r2, r3
 80029f6:	d107      	bne.n	8002a08 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2204      	movs	r2, #4
 80029fc:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	2240      	movs	r2, #64	@ 0x40
 8002a02:	2101      	movs	r1, #1
 8002a04:	5499      	strb	r1, [r3, r2]
 8002a06:	e010      	b.n	8002a2a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a0c:	687a      	ldr	r2, [r7, #4]
 8002a0e:	429a      	cmp	r2, r3
 8002a10:	d107      	bne.n	8002a22 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	2208      	movs	r2, #8
 8002a16:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	2241      	movs	r2, #65	@ 0x41
 8002a1c:	2101      	movs	r1, #1
 8002a1e:	5499      	strb	r1, [r3, r2]
 8002a20:	e003      	b.n	8002a2a <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	223d      	movs	r2, #61	@ 0x3d
 8002a26:	2101      	movs	r1, #1
 8002a28:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	0018      	movs	r0, r3
 8002a2e:	f7ff ffb5 	bl	800299c <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	2200      	movs	r2, #0
 8002a36:	771a      	strb	r2, [r3, #28]
}
 8002a38:	46c0      	nop			@ (mov r8, r8)
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	b004      	add	sp, #16
 8002a3e:	bd80      	pop	{r7, pc}

08002a40 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b084      	sub	sp, #16
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a4c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a52:	687a      	ldr	r2, [r7, #4]
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d10b      	bne.n	8002a70 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2201      	movs	r2, #1
 8002a5c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	699b      	ldr	r3, [r3, #24]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d136      	bne.n	8002ad4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	223e      	movs	r2, #62	@ 0x3e
 8002a6a:	2101      	movs	r1, #1
 8002a6c:	5499      	strb	r1, [r3, r2]
 8002a6e:	e031      	b.n	8002ad4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a74:	687a      	ldr	r2, [r7, #4]
 8002a76:	429a      	cmp	r2, r3
 8002a78:	d10b      	bne.n	8002a92 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	2202      	movs	r2, #2
 8002a7e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	699b      	ldr	r3, [r3, #24]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d125      	bne.n	8002ad4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	223f      	movs	r2, #63	@ 0x3f
 8002a8c:	2101      	movs	r1, #1
 8002a8e:	5499      	strb	r1, [r3, r2]
 8002a90:	e020      	b.n	8002ad4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a96:	687a      	ldr	r2, [r7, #4]
 8002a98:	429a      	cmp	r2, r3
 8002a9a:	d10b      	bne.n	8002ab4 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	2204      	movs	r2, #4
 8002aa0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	699b      	ldr	r3, [r3, #24]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d114      	bne.n	8002ad4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	2240      	movs	r2, #64	@ 0x40
 8002aae:	2101      	movs	r1, #1
 8002ab0:	5499      	strb	r1, [r3, r2]
 8002ab2:	e00f      	b.n	8002ad4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ab8:	687a      	ldr	r2, [r7, #4]
 8002aba:	429a      	cmp	r2, r3
 8002abc:	d10a      	bne.n	8002ad4 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	2208      	movs	r2, #8
 8002ac2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	699b      	ldr	r3, [r3, #24]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d103      	bne.n	8002ad4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	2241      	movs	r2, #65	@ 0x41
 8002ad0:	2101      	movs	r1, #1
 8002ad2:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	0018      	movs	r0, r3
 8002ad8:	f7fd fbf0 	bl	80002bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	2200      	movs	r2, #0
 8002ae0:	771a      	strb	r2, [r3, #28]
}
 8002ae2:	46c0      	nop			@ (mov r8, r8)
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	b004      	add	sp, #16
 8002ae8:	bd80      	pop	{r7, pc}

08002aea <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002aea:	b580      	push	{r7, lr}
 8002aec:	b084      	sub	sp, #16
 8002aee:	af00      	add	r7, sp, #0
 8002af0:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002af6:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002afc:	687a      	ldr	r2, [r7, #4]
 8002afe:	429a      	cmp	r2, r3
 8002b00:	d103      	bne.n	8002b0a <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	2201      	movs	r2, #1
 8002b06:	771a      	strb	r2, [r3, #28]
 8002b08:	e019      	b.n	8002b3e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b0e:	687a      	ldr	r2, [r7, #4]
 8002b10:	429a      	cmp	r2, r3
 8002b12:	d103      	bne.n	8002b1c <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	2202      	movs	r2, #2
 8002b18:	771a      	strb	r2, [r3, #28]
 8002b1a:	e010      	b.n	8002b3e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b20:	687a      	ldr	r2, [r7, #4]
 8002b22:	429a      	cmp	r2, r3
 8002b24:	d103      	bne.n	8002b2e <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	2204      	movs	r2, #4
 8002b2a:	771a      	strb	r2, [r3, #28]
 8002b2c:	e007      	b.n	8002b3e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b32:	687a      	ldr	r2, [r7, #4]
 8002b34:	429a      	cmp	r2, r3
 8002b36:	d102      	bne.n	8002b3e <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	2208      	movs	r2, #8
 8002b3c:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	0018      	movs	r0, r3
 8002b42:	f7fd fba1 	bl	8000288 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	771a      	strb	r2, [r3, #28]
}
 8002b4c:	46c0      	nop			@ (mov r8, r8)
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	b004      	add	sp, #16
 8002b52:	bd80      	pop	{r7, pc}

08002b54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b084      	sub	sp, #16
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
 8002b5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	4a37      	ldr	r2, [pc, #220]	@ (8002c44 <TIM_Base_SetConfig+0xf0>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d008      	beq.n	8002b7e <TIM_Base_SetConfig+0x2a>
 8002b6c:	687a      	ldr	r2, [r7, #4]
 8002b6e:	2380      	movs	r3, #128	@ 0x80
 8002b70:	05db      	lsls	r3, r3, #23
 8002b72:	429a      	cmp	r2, r3
 8002b74:	d003      	beq.n	8002b7e <TIM_Base_SetConfig+0x2a>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	4a33      	ldr	r2, [pc, #204]	@ (8002c48 <TIM_Base_SetConfig+0xf4>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d108      	bne.n	8002b90 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	2270      	movs	r2, #112	@ 0x70
 8002b82:	4393      	bics	r3, r2
 8002b84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	68fa      	ldr	r2, [r7, #12]
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	4a2c      	ldr	r2, [pc, #176]	@ (8002c44 <TIM_Base_SetConfig+0xf0>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d014      	beq.n	8002bc2 <TIM_Base_SetConfig+0x6e>
 8002b98:	687a      	ldr	r2, [r7, #4]
 8002b9a:	2380      	movs	r3, #128	@ 0x80
 8002b9c:	05db      	lsls	r3, r3, #23
 8002b9e:	429a      	cmp	r2, r3
 8002ba0:	d00f      	beq.n	8002bc2 <TIM_Base_SetConfig+0x6e>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	4a28      	ldr	r2, [pc, #160]	@ (8002c48 <TIM_Base_SetConfig+0xf4>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d00b      	beq.n	8002bc2 <TIM_Base_SetConfig+0x6e>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	4a27      	ldr	r2, [pc, #156]	@ (8002c4c <TIM_Base_SetConfig+0xf8>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d007      	beq.n	8002bc2 <TIM_Base_SetConfig+0x6e>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	4a26      	ldr	r2, [pc, #152]	@ (8002c50 <TIM_Base_SetConfig+0xfc>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d003      	beq.n	8002bc2 <TIM_Base_SetConfig+0x6e>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	4a25      	ldr	r2, [pc, #148]	@ (8002c54 <TIM_Base_SetConfig+0x100>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d108      	bne.n	8002bd4 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	4a24      	ldr	r2, [pc, #144]	@ (8002c58 <TIM_Base_SetConfig+0x104>)
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	68db      	ldr	r3, [r3, #12]
 8002bce:	68fa      	ldr	r2, [r7, #12]
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	2280      	movs	r2, #128	@ 0x80
 8002bd8:	4393      	bics	r3, r2
 8002bda:	001a      	movs	r2, r3
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	695b      	ldr	r3, [r3, #20]
 8002be0:	4313      	orrs	r3, r2
 8002be2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	68fa      	ldr	r2, [r7, #12]
 8002be8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	689a      	ldr	r2, [r3, #8]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	4a11      	ldr	r2, [pc, #68]	@ (8002c44 <TIM_Base_SetConfig+0xf0>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d007      	beq.n	8002c12 <TIM_Base_SetConfig+0xbe>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	4a12      	ldr	r2, [pc, #72]	@ (8002c50 <TIM_Base_SetConfig+0xfc>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d003      	beq.n	8002c12 <TIM_Base_SetConfig+0xbe>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	4a11      	ldr	r2, [pc, #68]	@ (8002c54 <TIM_Base_SetConfig+0x100>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d103      	bne.n	8002c1a <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	691a      	ldr	r2, [r3, #16]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2201      	movs	r2, #1
 8002c1e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	691b      	ldr	r3, [r3, #16]
 8002c24:	2201      	movs	r2, #1
 8002c26:	4013      	ands	r3, r2
 8002c28:	2b01      	cmp	r3, #1
 8002c2a:	d106      	bne.n	8002c3a <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	691b      	ldr	r3, [r3, #16]
 8002c30:	2201      	movs	r2, #1
 8002c32:	4393      	bics	r3, r2
 8002c34:	001a      	movs	r2, r3
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	611a      	str	r2, [r3, #16]
  }
}
 8002c3a:	46c0      	nop			@ (mov r8, r8)
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	b004      	add	sp, #16
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	46c0      	nop			@ (mov r8, r8)
 8002c44:	40012c00 	.word	0x40012c00
 8002c48:	40000400 	.word	0x40000400
 8002c4c:	40002000 	.word	0x40002000
 8002c50:	40014400 	.word	0x40014400
 8002c54:	40014800 	.word	0x40014800
 8002c58:	fffffcff 	.word	0xfffffcff

08002c5c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b086      	sub	sp, #24
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
 8002c64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6a1b      	ldr	r3, [r3, #32]
 8002c6a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6a1b      	ldr	r3, [r3, #32]
 8002c70:	2201      	movs	r2, #1
 8002c72:	4393      	bics	r3, r2
 8002c74:	001a      	movs	r2, r3
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	699b      	ldr	r3, [r3, #24]
 8002c84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	2270      	movs	r2, #112	@ 0x70
 8002c8a:	4393      	bics	r3, r2
 8002c8c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	2203      	movs	r2, #3
 8002c92:	4393      	bics	r3, r2
 8002c94:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	68fa      	ldr	r2, [r7, #12]
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	2202      	movs	r2, #2
 8002ca4:	4393      	bics	r3, r2
 8002ca6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	697a      	ldr	r2, [r7, #20]
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	4a23      	ldr	r2, [pc, #140]	@ (8002d44 <TIM_OC1_SetConfig+0xe8>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d007      	beq.n	8002cca <TIM_OC1_SetConfig+0x6e>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	4a22      	ldr	r2, [pc, #136]	@ (8002d48 <TIM_OC1_SetConfig+0xec>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d003      	beq.n	8002cca <TIM_OC1_SetConfig+0x6e>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	4a21      	ldr	r2, [pc, #132]	@ (8002d4c <TIM_OC1_SetConfig+0xf0>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d10c      	bne.n	8002ce4 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	2208      	movs	r2, #8
 8002cce:	4393      	bics	r3, r2
 8002cd0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	68db      	ldr	r3, [r3, #12]
 8002cd6:	697a      	ldr	r2, [r7, #20]
 8002cd8:	4313      	orrs	r3, r2
 8002cda:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002cdc:	697b      	ldr	r3, [r7, #20]
 8002cde:	2204      	movs	r2, #4
 8002ce0:	4393      	bics	r3, r2
 8002ce2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	4a17      	ldr	r2, [pc, #92]	@ (8002d44 <TIM_OC1_SetConfig+0xe8>)
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d007      	beq.n	8002cfc <TIM_OC1_SetConfig+0xa0>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	4a16      	ldr	r2, [pc, #88]	@ (8002d48 <TIM_OC1_SetConfig+0xec>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d003      	beq.n	8002cfc <TIM_OC1_SetConfig+0xa0>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	4a15      	ldr	r2, [pc, #84]	@ (8002d4c <TIM_OC1_SetConfig+0xf0>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d111      	bne.n	8002d20 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002cfc:	693b      	ldr	r3, [r7, #16]
 8002cfe:	4a14      	ldr	r2, [pc, #80]	@ (8002d50 <TIM_OC1_SetConfig+0xf4>)
 8002d00:	4013      	ands	r3, r2
 8002d02:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	4a13      	ldr	r2, [pc, #76]	@ (8002d54 <TIM_OC1_SetConfig+0xf8>)
 8002d08:	4013      	ands	r3, r2
 8002d0a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	695b      	ldr	r3, [r3, #20]
 8002d10:	693a      	ldr	r2, [r7, #16]
 8002d12:	4313      	orrs	r3, r2
 8002d14:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	699b      	ldr	r3, [r3, #24]
 8002d1a:	693a      	ldr	r2, [r7, #16]
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	693a      	ldr	r2, [r7, #16]
 8002d24:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	68fa      	ldr	r2, [r7, #12]
 8002d2a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	685a      	ldr	r2, [r3, #4]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	697a      	ldr	r2, [r7, #20]
 8002d38:	621a      	str	r2, [r3, #32]
}
 8002d3a:	46c0      	nop			@ (mov r8, r8)
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	b006      	add	sp, #24
 8002d40:	bd80      	pop	{r7, pc}
 8002d42:	46c0      	nop			@ (mov r8, r8)
 8002d44:	40012c00 	.word	0x40012c00
 8002d48:	40014400 	.word	0x40014400
 8002d4c:	40014800 	.word	0x40014800
 8002d50:	fffffeff 	.word	0xfffffeff
 8002d54:	fffffdff 	.word	0xfffffdff

08002d58 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b086      	sub	sp, #24
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
 8002d60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6a1b      	ldr	r3, [r3, #32]
 8002d66:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6a1b      	ldr	r3, [r3, #32]
 8002d6c:	2210      	movs	r2, #16
 8002d6e:	4393      	bics	r3, r2
 8002d70:	001a      	movs	r2, r3
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	699b      	ldr	r3, [r3, #24]
 8002d80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	4a2c      	ldr	r2, [pc, #176]	@ (8002e38 <TIM_OC2_SetConfig+0xe0>)
 8002d86:	4013      	ands	r3, r2
 8002d88:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	4a2b      	ldr	r2, [pc, #172]	@ (8002e3c <TIM_OC2_SetConfig+0xe4>)
 8002d8e:	4013      	ands	r3, r2
 8002d90:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	021b      	lsls	r3, r3, #8
 8002d98:	68fa      	ldr	r2, [r7, #12]
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002d9e:	697b      	ldr	r3, [r7, #20]
 8002da0:	2220      	movs	r2, #32
 8002da2:	4393      	bics	r3, r2
 8002da4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	689b      	ldr	r3, [r3, #8]
 8002daa:	011b      	lsls	r3, r3, #4
 8002dac:	697a      	ldr	r2, [r7, #20]
 8002dae:	4313      	orrs	r3, r2
 8002db0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	4a22      	ldr	r2, [pc, #136]	@ (8002e40 <TIM_OC2_SetConfig+0xe8>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d10d      	bne.n	8002dd6 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002dba:	697b      	ldr	r3, [r7, #20]
 8002dbc:	2280      	movs	r2, #128	@ 0x80
 8002dbe:	4393      	bics	r3, r2
 8002dc0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	68db      	ldr	r3, [r3, #12]
 8002dc6:	011b      	lsls	r3, r3, #4
 8002dc8:	697a      	ldr	r2, [r7, #20]
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	2240      	movs	r2, #64	@ 0x40
 8002dd2:	4393      	bics	r3, r2
 8002dd4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	4a19      	ldr	r2, [pc, #100]	@ (8002e40 <TIM_OC2_SetConfig+0xe8>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d007      	beq.n	8002dee <TIM_OC2_SetConfig+0x96>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	4a18      	ldr	r2, [pc, #96]	@ (8002e44 <TIM_OC2_SetConfig+0xec>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d003      	beq.n	8002dee <TIM_OC2_SetConfig+0x96>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	4a17      	ldr	r2, [pc, #92]	@ (8002e48 <TIM_OC2_SetConfig+0xf0>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d113      	bne.n	8002e16 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	4a16      	ldr	r2, [pc, #88]	@ (8002e4c <TIM_OC2_SetConfig+0xf4>)
 8002df2:	4013      	ands	r3, r2
 8002df4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002df6:	693b      	ldr	r3, [r7, #16]
 8002df8:	4a15      	ldr	r2, [pc, #84]	@ (8002e50 <TIM_OC2_SetConfig+0xf8>)
 8002dfa:	4013      	ands	r3, r2
 8002dfc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	695b      	ldr	r3, [r3, #20]
 8002e02:	009b      	lsls	r3, r3, #2
 8002e04:	693a      	ldr	r2, [r7, #16]
 8002e06:	4313      	orrs	r3, r2
 8002e08:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	699b      	ldr	r3, [r3, #24]
 8002e0e:	009b      	lsls	r3, r3, #2
 8002e10:	693a      	ldr	r2, [r7, #16]
 8002e12:	4313      	orrs	r3, r2
 8002e14:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	693a      	ldr	r2, [r7, #16]
 8002e1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	68fa      	ldr	r2, [r7, #12]
 8002e20:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	685a      	ldr	r2, [r3, #4]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	697a      	ldr	r2, [r7, #20]
 8002e2e:	621a      	str	r2, [r3, #32]
}
 8002e30:	46c0      	nop			@ (mov r8, r8)
 8002e32:	46bd      	mov	sp, r7
 8002e34:	b006      	add	sp, #24
 8002e36:	bd80      	pop	{r7, pc}
 8002e38:	ffff8fff 	.word	0xffff8fff
 8002e3c:	fffffcff 	.word	0xfffffcff
 8002e40:	40012c00 	.word	0x40012c00
 8002e44:	40014400 	.word	0x40014400
 8002e48:	40014800 	.word	0x40014800
 8002e4c:	fffffbff 	.word	0xfffffbff
 8002e50:	fffff7ff 	.word	0xfffff7ff

08002e54 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b086      	sub	sp, #24
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
 8002e5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6a1b      	ldr	r3, [r3, #32]
 8002e62:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6a1b      	ldr	r3, [r3, #32]
 8002e68:	4a31      	ldr	r2, [pc, #196]	@ (8002f30 <TIM_OC3_SetConfig+0xdc>)
 8002e6a:	401a      	ands	r2, r3
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	69db      	ldr	r3, [r3, #28]
 8002e7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2270      	movs	r2, #112	@ 0x70
 8002e80:	4393      	bics	r3, r2
 8002e82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2203      	movs	r2, #3
 8002e88:	4393      	bics	r3, r2
 8002e8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	68fa      	ldr	r2, [r7, #12]
 8002e92:	4313      	orrs	r3, r2
 8002e94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002e96:	697b      	ldr	r3, [r7, #20]
 8002e98:	4a26      	ldr	r2, [pc, #152]	@ (8002f34 <TIM_OC3_SetConfig+0xe0>)
 8002e9a:	4013      	ands	r3, r2
 8002e9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	021b      	lsls	r3, r3, #8
 8002ea4:	697a      	ldr	r2, [r7, #20]
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	4a22      	ldr	r2, [pc, #136]	@ (8002f38 <TIM_OC3_SetConfig+0xe4>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d10d      	bne.n	8002ece <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002eb2:	697b      	ldr	r3, [r7, #20]
 8002eb4:	4a21      	ldr	r2, [pc, #132]	@ (8002f3c <TIM_OC3_SetConfig+0xe8>)
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	68db      	ldr	r3, [r3, #12]
 8002ebe:	021b      	lsls	r3, r3, #8
 8002ec0:	697a      	ldr	r2, [r7, #20]
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	4a1d      	ldr	r2, [pc, #116]	@ (8002f40 <TIM_OC3_SetConfig+0xec>)
 8002eca:	4013      	ands	r3, r2
 8002ecc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	4a19      	ldr	r2, [pc, #100]	@ (8002f38 <TIM_OC3_SetConfig+0xe4>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d007      	beq.n	8002ee6 <TIM_OC3_SetConfig+0x92>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	4a1a      	ldr	r2, [pc, #104]	@ (8002f44 <TIM_OC3_SetConfig+0xf0>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d003      	beq.n	8002ee6 <TIM_OC3_SetConfig+0x92>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	4a19      	ldr	r2, [pc, #100]	@ (8002f48 <TIM_OC3_SetConfig+0xf4>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d113      	bne.n	8002f0e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002ee6:	693b      	ldr	r3, [r7, #16]
 8002ee8:	4a18      	ldr	r2, [pc, #96]	@ (8002f4c <TIM_OC3_SetConfig+0xf8>)
 8002eea:	4013      	ands	r3, r2
 8002eec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002eee:	693b      	ldr	r3, [r7, #16]
 8002ef0:	4a17      	ldr	r2, [pc, #92]	@ (8002f50 <TIM_OC3_SetConfig+0xfc>)
 8002ef2:	4013      	ands	r3, r2
 8002ef4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	695b      	ldr	r3, [r3, #20]
 8002efa:	011b      	lsls	r3, r3, #4
 8002efc:	693a      	ldr	r2, [r7, #16]
 8002efe:	4313      	orrs	r3, r2
 8002f00:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	699b      	ldr	r3, [r3, #24]
 8002f06:	011b      	lsls	r3, r3, #4
 8002f08:	693a      	ldr	r2, [r7, #16]
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	693a      	ldr	r2, [r7, #16]
 8002f12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	68fa      	ldr	r2, [r7, #12]
 8002f18:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	685a      	ldr	r2, [r3, #4]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	697a      	ldr	r2, [r7, #20]
 8002f26:	621a      	str	r2, [r3, #32]
}
 8002f28:	46c0      	nop			@ (mov r8, r8)
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	b006      	add	sp, #24
 8002f2e:	bd80      	pop	{r7, pc}
 8002f30:	fffffeff 	.word	0xfffffeff
 8002f34:	fffffdff 	.word	0xfffffdff
 8002f38:	40012c00 	.word	0x40012c00
 8002f3c:	fffff7ff 	.word	0xfffff7ff
 8002f40:	fffffbff 	.word	0xfffffbff
 8002f44:	40014400 	.word	0x40014400
 8002f48:	40014800 	.word	0x40014800
 8002f4c:	ffffefff 	.word	0xffffefff
 8002f50:	ffffdfff 	.word	0xffffdfff

08002f54 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b086      	sub	sp, #24
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
 8002f5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6a1b      	ldr	r3, [r3, #32]
 8002f62:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6a1b      	ldr	r3, [r3, #32]
 8002f68:	4a24      	ldr	r2, [pc, #144]	@ (8002ffc <TIM_OC4_SetConfig+0xa8>)
 8002f6a:	401a      	ands	r2, r3
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	69db      	ldr	r3, [r3, #28]
 8002f7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	4a20      	ldr	r2, [pc, #128]	@ (8003000 <TIM_OC4_SetConfig+0xac>)
 8002f80:	4013      	ands	r3, r2
 8002f82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	4a1f      	ldr	r2, [pc, #124]	@ (8003004 <TIM_OC4_SetConfig+0xb0>)
 8002f88:	4013      	ands	r3, r2
 8002f8a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	021b      	lsls	r3, r3, #8
 8002f92:	68fa      	ldr	r2, [r7, #12]
 8002f94:	4313      	orrs	r3, r2
 8002f96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002f98:	693b      	ldr	r3, [r7, #16]
 8002f9a:	4a1b      	ldr	r2, [pc, #108]	@ (8003008 <TIM_OC4_SetConfig+0xb4>)
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	689b      	ldr	r3, [r3, #8]
 8002fa4:	031b      	lsls	r3, r3, #12
 8002fa6:	693a      	ldr	r2, [r7, #16]
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	4a17      	ldr	r2, [pc, #92]	@ (800300c <TIM_OC4_SetConfig+0xb8>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d007      	beq.n	8002fc4 <TIM_OC4_SetConfig+0x70>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	4a16      	ldr	r2, [pc, #88]	@ (8003010 <TIM_OC4_SetConfig+0xbc>)
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d003      	beq.n	8002fc4 <TIM_OC4_SetConfig+0x70>
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	4a15      	ldr	r2, [pc, #84]	@ (8003014 <TIM_OC4_SetConfig+0xc0>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d109      	bne.n	8002fd8 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	4a14      	ldr	r2, [pc, #80]	@ (8003018 <TIM_OC4_SetConfig+0xc4>)
 8002fc8:	4013      	ands	r3, r2
 8002fca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	695b      	ldr	r3, [r3, #20]
 8002fd0:	019b      	lsls	r3, r3, #6
 8002fd2:	697a      	ldr	r2, [r7, #20]
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	697a      	ldr	r2, [r7, #20]
 8002fdc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	68fa      	ldr	r2, [r7, #12]
 8002fe2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	685a      	ldr	r2, [r3, #4]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	693a      	ldr	r2, [r7, #16]
 8002ff0:	621a      	str	r2, [r3, #32]
}
 8002ff2:	46c0      	nop			@ (mov r8, r8)
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	b006      	add	sp, #24
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	46c0      	nop			@ (mov r8, r8)
 8002ffc:	ffffefff 	.word	0xffffefff
 8003000:	ffff8fff 	.word	0xffff8fff
 8003004:	fffffcff 	.word	0xfffffcff
 8003008:	ffffdfff 	.word	0xffffdfff
 800300c:	40012c00 	.word	0x40012c00
 8003010:	40014400 	.word	0x40014400
 8003014:	40014800 	.word	0x40014800
 8003018:	ffffbfff 	.word	0xffffbfff

0800301c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b086      	sub	sp, #24
 8003020:	af00      	add	r7, sp, #0
 8003022:	60f8      	str	r0, [r7, #12]
 8003024:	60b9      	str	r1, [r7, #8]
 8003026:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	6a1b      	ldr	r3, [r3, #32]
 800302c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	6a1b      	ldr	r3, [r3, #32]
 8003032:	2201      	movs	r2, #1
 8003034:	4393      	bics	r3, r2
 8003036:	001a      	movs	r2, r3
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	699b      	ldr	r3, [r3, #24]
 8003040:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003042:	693b      	ldr	r3, [r7, #16]
 8003044:	22f0      	movs	r2, #240	@ 0xf0
 8003046:	4393      	bics	r3, r2
 8003048:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	011b      	lsls	r3, r3, #4
 800304e:	693a      	ldr	r2, [r7, #16]
 8003050:	4313      	orrs	r3, r2
 8003052:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	220a      	movs	r2, #10
 8003058:	4393      	bics	r3, r2
 800305a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800305c:	697a      	ldr	r2, [r7, #20]
 800305e:	68bb      	ldr	r3, [r7, #8]
 8003060:	4313      	orrs	r3, r2
 8003062:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	693a      	ldr	r2, [r7, #16]
 8003068:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	697a      	ldr	r2, [r7, #20]
 800306e:	621a      	str	r2, [r3, #32]
}
 8003070:	46c0      	nop			@ (mov r8, r8)
 8003072:	46bd      	mov	sp, r7
 8003074:	b006      	add	sp, #24
 8003076:	bd80      	pop	{r7, pc}

08003078 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b086      	sub	sp, #24
 800307c:	af00      	add	r7, sp, #0
 800307e:	60f8      	str	r0, [r7, #12]
 8003080:	60b9      	str	r1, [r7, #8]
 8003082:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	6a1b      	ldr	r3, [r3, #32]
 8003088:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	6a1b      	ldr	r3, [r3, #32]
 800308e:	2210      	movs	r2, #16
 8003090:	4393      	bics	r3, r2
 8003092:	001a      	movs	r2, r3
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	699b      	ldr	r3, [r3, #24]
 800309c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	4a0d      	ldr	r2, [pc, #52]	@ (80030d8 <TIM_TI2_ConfigInputStage+0x60>)
 80030a2:	4013      	ands	r3, r2
 80030a4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	031b      	lsls	r3, r3, #12
 80030aa:	693a      	ldr	r2, [r7, #16]
 80030ac:	4313      	orrs	r3, r2
 80030ae:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80030b0:	697b      	ldr	r3, [r7, #20]
 80030b2:	22a0      	movs	r2, #160	@ 0xa0
 80030b4:	4393      	bics	r3, r2
 80030b6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80030b8:	68bb      	ldr	r3, [r7, #8]
 80030ba:	011b      	lsls	r3, r3, #4
 80030bc:	697a      	ldr	r2, [r7, #20]
 80030be:	4313      	orrs	r3, r2
 80030c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	693a      	ldr	r2, [r7, #16]
 80030c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	697a      	ldr	r2, [r7, #20]
 80030cc:	621a      	str	r2, [r3, #32]
}
 80030ce:	46c0      	nop			@ (mov r8, r8)
 80030d0:	46bd      	mov	sp, r7
 80030d2:	b006      	add	sp, #24
 80030d4:	bd80      	pop	{r7, pc}
 80030d6:	46c0      	nop			@ (mov r8, r8)
 80030d8:	ffff0fff 	.word	0xffff0fff

080030dc <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b084      	sub	sp, #16
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
 80030e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	2270      	movs	r2, #112	@ 0x70
 80030f0:	4393      	bics	r3, r2
 80030f2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80030f4:	683a      	ldr	r2, [r7, #0]
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	4313      	orrs	r3, r2
 80030fa:	2207      	movs	r2, #7
 80030fc:	4313      	orrs	r3, r2
 80030fe:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	68fa      	ldr	r2, [r7, #12]
 8003104:	609a      	str	r2, [r3, #8]
}
 8003106:	46c0      	nop			@ (mov r8, r8)
 8003108:	46bd      	mov	sp, r7
 800310a:	b004      	add	sp, #16
 800310c:	bd80      	pop	{r7, pc}
	...

08003110 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b086      	sub	sp, #24
 8003114:	af00      	add	r7, sp, #0
 8003116:	60f8      	str	r0, [r7, #12]
 8003118:	60b9      	str	r1, [r7, #8]
 800311a:	607a      	str	r2, [r7, #4]
 800311c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003124:	697b      	ldr	r3, [r7, #20]
 8003126:	4a09      	ldr	r2, [pc, #36]	@ (800314c <TIM_ETR_SetConfig+0x3c>)
 8003128:	4013      	ands	r3, r2
 800312a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	021a      	lsls	r2, r3, #8
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	431a      	orrs	r2, r3
 8003134:	68bb      	ldr	r3, [r7, #8]
 8003136:	4313      	orrs	r3, r2
 8003138:	697a      	ldr	r2, [r7, #20]
 800313a:	4313      	orrs	r3, r2
 800313c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	697a      	ldr	r2, [r7, #20]
 8003142:	609a      	str	r2, [r3, #8]
}
 8003144:	46c0      	nop			@ (mov r8, r8)
 8003146:	46bd      	mov	sp, r7
 8003148:	b006      	add	sp, #24
 800314a:	bd80      	pop	{r7, pc}
 800314c:	ffff00ff 	.word	0xffff00ff

08003150 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b086      	sub	sp, #24
 8003154:	af00      	add	r7, sp, #0
 8003156:	60f8      	str	r0, [r7, #12]
 8003158:	60b9      	str	r1, [r7, #8]
 800315a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	221f      	movs	r2, #31
 8003160:	4013      	ands	r3, r2
 8003162:	2201      	movs	r2, #1
 8003164:	409a      	lsls	r2, r3
 8003166:	0013      	movs	r3, r2
 8003168:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	6a1b      	ldr	r3, [r3, #32]
 800316e:	697a      	ldr	r2, [r7, #20]
 8003170:	43d2      	mvns	r2, r2
 8003172:	401a      	ands	r2, r3
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	6a1a      	ldr	r2, [r3, #32]
 800317c:	68bb      	ldr	r3, [r7, #8]
 800317e:	211f      	movs	r1, #31
 8003180:	400b      	ands	r3, r1
 8003182:	6879      	ldr	r1, [r7, #4]
 8003184:	4099      	lsls	r1, r3
 8003186:	000b      	movs	r3, r1
 8003188:	431a      	orrs	r2, r3
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	621a      	str	r2, [r3, #32]
}
 800318e:	46c0      	nop			@ (mov r8, r8)
 8003190:	46bd      	mov	sp, r7
 8003192:	b006      	add	sp, #24
 8003194:	bd80      	pop	{r7, pc}
	...

08003198 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b084      	sub	sp, #16
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
 80031a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	223c      	movs	r2, #60	@ 0x3c
 80031a6:	5c9b      	ldrb	r3, [r3, r2]
 80031a8:	2b01      	cmp	r3, #1
 80031aa:	d101      	bne.n	80031b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80031ac:	2302      	movs	r3, #2
 80031ae:	e042      	b.n	8003236 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	223c      	movs	r2, #60	@ 0x3c
 80031b4:	2101      	movs	r1, #1
 80031b6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	223d      	movs	r2, #61	@ 0x3d
 80031bc:	2102      	movs	r1, #2
 80031be:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	689b      	ldr	r3, [r3, #8]
 80031ce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2270      	movs	r2, #112	@ 0x70
 80031d4:	4393      	bics	r3, r2
 80031d6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	68fa      	ldr	r2, [r7, #12]
 80031de:	4313      	orrs	r3, r2
 80031e0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	68fa      	ldr	r2, [r7, #12]
 80031e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a14      	ldr	r2, [pc, #80]	@ (8003240 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d00a      	beq.n	800320a <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	2380      	movs	r3, #128	@ 0x80
 80031fa:	05db      	lsls	r3, r3, #23
 80031fc:	429a      	cmp	r2, r3
 80031fe:	d004      	beq.n	800320a <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a0f      	ldr	r2, [pc, #60]	@ (8003244 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d10c      	bne.n	8003224 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800320a:	68bb      	ldr	r3, [r7, #8]
 800320c:	2280      	movs	r2, #128	@ 0x80
 800320e:	4393      	bics	r3, r2
 8003210:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	68ba      	ldr	r2, [r7, #8]
 8003218:	4313      	orrs	r3, r2
 800321a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	68ba      	ldr	r2, [r7, #8]
 8003222:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	223d      	movs	r2, #61	@ 0x3d
 8003228:	2101      	movs	r1, #1
 800322a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	223c      	movs	r2, #60	@ 0x3c
 8003230:	2100      	movs	r1, #0
 8003232:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003234:	2300      	movs	r3, #0
}
 8003236:	0018      	movs	r0, r3
 8003238:	46bd      	mov	sp, r7
 800323a:	b004      	add	sp, #16
 800323c:	bd80      	pop	{r7, pc}
 800323e:	46c0      	nop			@ (mov r8, r8)
 8003240:	40012c00 	.word	0x40012c00
 8003244:	40000400 	.word	0x40000400

08003248 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b082      	sub	sp, #8
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d101      	bne.n	800325a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003256:	2301      	movs	r3, #1
 8003258:	e044      	b.n	80032e4 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800325e:	2b00      	cmp	r3, #0
 8003260:	d107      	bne.n	8003272 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2278      	movs	r2, #120	@ 0x78
 8003266:	2100      	movs	r1, #0
 8003268:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	0018      	movs	r0, r3
 800326e:	f7fd fae3 	bl	8000838 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2224      	movs	r2, #36	@ 0x24
 8003276:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	2101      	movs	r1, #1
 8003284:	438a      	bics	r2, r1
 8003286:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800328c:	2b00      	cmp	r3, #0
 800328e:	d003      	beq.n	8003298 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	0018      	movs	r0, r3
 8003294:	f000 f9f4 	bl	8003680 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	0018      	movs	r0, r3
 800329c:	f000 f8c8 	bl	8003430 <UART_SetConfig>
 80032a0:	0003      	movs	r3, r0
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	d101      	bne.n	80032aa <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
 80032a8:	e01c      	b.n	80032e4 <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	685a      	ldr	r2, [r3, #4]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	490d      	ldr	r1, [pc, #52]	@ (80032ec <HAL_UART_Init+0xa4>)
 80032b6:	400a      	ands	r2, r1
 80032b8:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	689a      	ldr	r2, [r3, #8]
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	212a      	movs	r1, #42	@ 0x2a
 80032c6:	438a      	bics	r2, r1
 80032c8:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	2101      	movs	r1, #1
 80032d6:	430a      	orrs	r2, r1
 80032d8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	0018      	movs	r0, r3
 80032de:	f000 fa83 	bl	80037e8 <UART_CheckIdleState>
 80032e2:	0003      	movs	r3, r0
}
 80032e4:	0018      	movs	r0, r3
 80032e6:	46bd      	mov	sp, r7
 80032e8:	b002      	add	sp, #8
 80032ea:	bd80      	pop	{r7, pc}
 80032ec:	ffffb7ff 	.word	0xffffb7ff

080032f0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b08a      	sub	sp, #40	@ 0x28
 80032f4:	af02      	add	r7, sp, #8
 80032f6:	60f8      	str	r0, [r7, #12]
 80032f8:	60b9      	str	r1, [r7, #8]
 80032fa:	603b      	str	r3, [r7, #0]
 80032fc:	1dbb      	adds	r3, r7, #6
 80032fe:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003304:	2b20      	cmp	r3, #32
 8003306:	d000      	beq.n	800330a <HAL_UART_Transmit+0x1a>
 8003308:	e08c      	b.n	8003424 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 800330a:	68bb      	ldr	r3, [r7, #8]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d003      	beq.n	8003318 <HAL_UART_Transmit+0x28>
 8003310:	1dbb      	adds	r3, r7, #6
 8003312:	881b      	ldrh	r3, [r3, #0]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d101      	bne.n	800331c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003318:	2301      	movs	r3, #1
 800331a:	e084      	b.n	8003426 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	689a      	ldr	r2, [r3, #8]
 8003320:	2380      	movs	r3, #128	@ 0x80
 8003322:	015b      	lsls	r3, r3, #5
 8003324:	429a      	cmp	r2, r3
 8003326:	d109      	bne.n	800333c <HAL_UART_Transmit+0x4c>
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	691b      	ldr	r3, [r3, #16]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d105      	bne.n	800333c <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003330:	68bb      	ldr	r3, [r7, #8]
 8003332:	2201      	movs	r2, #1
 8003334:	4013      	ands	r3, r2
 8003336:	d001      	beq.n	800333c <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8003338:	2301      	movs	r3, #1
 800333a:	e074      	b.n	8003426 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2284      	movs	r2, #132	@ 0x84
 8003340:	2100      	movs	r1, #0
 8003342:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	2221      	movs	r2, #33	@ 0x21
 8003348:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800334a:	f7fd fdef 	bl	8000f2c <HAL_GetTick>
 800334e:	0003      	movs	r3, r0
 8003350:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	1dba      	adds	r2, r7, #6
 8003356:	2150      	movs	r1, #80	@ 0x50
 8003358:	8812      	ldrh	r2, [r2, #0]
 800335a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	1dba      	adds	r2, r7, #6
 8003360:	2152      	movs	r1, #82	@ 0x52
 8003362:	8812      	ldrh	r2, [r2, #0]
 8003364:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	689a      	ldr	r2, [r3, #8]
 800336a:	2380      	movs	r3, #128	@ 0x80
 800336c:	015b      	lsls	r3, r3, #5
 800336e:	429a      	cmp	r2, r3
 8003370:	d108      	bne.n	8003384 <HAL_UART_Transmit+0x94>
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	691b      	ldr	r3, [r3, #16]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d104      	bne.n	8003384 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 800337a:	2300      	movs	r3, #0
 800337c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	61bb      	str	r3, [r7, #24]
 8003382:	e003      	b.n	800338c <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003388:	2300      	movs	r3, #0
 800338a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800338c:	e02f      	b.n	80033ee <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800338e:	697a      	ldr	r2, [r7, #20]
 8003390:	68f8      	ldr	r0, [r7, #12]
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	9300      	str	r3, [sp, #0]
 8003396:	0013      	movs	r3, r2
 8003398:	2200      	movs	r2, #0
 800339a:	2180      	movs	r1, #128	@ 0x80
 800339c:	f000 facc 	bl	8003938 <UART_WaitOnFlagUntilTimeout>
 80033a0:	1e03      	subs	r3, r0, #0
 80033a2:	d004      	beq.n	80033ae <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	2220      	movs	r2, #32
 80033a8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80033aa:	2303      	movs	r3, #3
 80033ac:	e03b      	b.n	8003426 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 80033ae:	69fb      	ldr	r3, [r7, #28]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d10b      	bne.n	80033cc <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80033b4:	69bb      	ldr	r3, [r7, #24]
 80033b6:	881a      	ldrh	r2, [r3, #0]
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	05d2      	lsls	r2, r2, #23
 80033be:	0dd2      	lsrs	r2, r2, #23
 80033c0:	b292      	uxth	r2, r2
 80033c2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80033c4:	69bb      	ldr	r3, [r7, #24]
 80033c6:	3302      	adds	r3, #2
 80033c8:	61bb      	str	r3, [r7, #24]
 80033ca:	e007      	b.n	80033dc <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80033cc:	69fb      	ldr	r3, [r7, #28]
 80033ce:	781a      	ldrb	r2, [r3, #0]
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80033d6:	69fb      	ldr	r3, [r7, #28]
 80033d8:	3301      	adds	r3, #1
 80033da:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	2252      	movs	r2, #82	@ 0x52
 80033e0:	5a9b      	ldrh	r3, [r3, r2]
 80033e2:	b29b      	uxth	r3, r3
 80033e4:	3b01      	subs	r3, #1
 80033e6:	b299      	uxth	r1, r3
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2252      	movs	r2, #82	@ 0x52
 80033ec:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	2252      	movs	r2, #82	@ 0x52
 80033f2:	5a9b      	ldrh	r3, [r3, r2]
 80033f4:	b29b      	uxth	r3, r3
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d1c9      	bne.n	800338e <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80033fa:	697a      	ldr	r2, [r7, #20]
 80033fc:	68f8      	ldr	r0, [r7, #12]
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	9300      	str	r3, [sp, #0]
 8003402:	0013      	movs	r3, r2
 8003404:	2200      	movs	r2, #0
 8003406:	2140      	movs	r1, #64	@ 0x40
 8003408:	f000 fa96 	bl	8003938 <UART_WaitOnFlagUntilTimeout>
 800340c:	1e03      	subs	r3, r0, #0
 800340e:	d004      	beq.n	800341a <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	2220      	movs	r2, #32
 8003414:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003416:	2303      	movs	r3, #3
 8003418:	e005      	b.n	8003426 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	2220      	movs	r2, #32
 800341e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003420:	2300      	movs	r3, #0
 8003422:	e000      	b.n	8003426 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8003424:	2302      	movs	r3, #2
  }
}
 8003426:	0018      	movs	r0, r3
 8003428:	46bd      	mov	sp, r7
 800342a:	b008      	add	sp, #32
 800342c:	bd80      	pop	{r7, pc}
	...

08003430 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b088      	sub	sp, #32
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003438:	231e      	movs	r3, #30
 800343a:	18fb      	adds	r3, r7, r3
 800343c:	2200      	movs	r2, #0
 800343e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	689a      	ldr	r2, [r3, #8]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	691b      	ldr	r3, [r3, #16]
 8003448:	431a      	orrs	r2, r3
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	695b      	ldr	r3, [r3, #20]
 800344e:	431a      	orrs	r2, r3
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	69db      	ldr	r3, [r3, #28]
 8003454:	4313      	orrs	r3, r2
 8003456:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a83      	ldr	r2, [pc, #524]	@ (800366c <UART_SetConfig+0x23c>)
 8003460:	4013      	ands	r3, r2
 8003462:	0019      	movs	r1, r3
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	697a      	ldr	r2, [r7, #20]
 800346a:	430a      	orrs	r2, r1
 800346c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	4a7e      	ldr	r2, [pc, #504]	@ (8003670 <UART_SetConfig+0x240>)
 8003476:	4013      	ands	r3, r2
 8003478:	0019      	movs	r1, r3
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	68da      	ldr	r2, [r3, #12]
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	430a      	orrs	r2, r1
 8003484:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	699b      	ldr	r3, [r3, #24]
 800348a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6a1b      	ldr	r3, [r3, #32]
 8003490:	697a      	ldr	r2, [r7, #20]
 8003492:	4313      	orrs	r3, r2
 8003494:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	4a75      	ldr	r2, [pc, #468]	@ (8003674 <UART_SetConfig+0x244>)
 800349e:	4013      	ands	r3, r2
 80034a0:	0019      	movs	r1, r3
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	697a      	ldr	r2, [r7, #20]
 80034a8:	430a      	orrs	r2, r1
 80034aa:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80034ac:	4b72      	ldr	r3, [pc, #456]	@ (8003678 <UART_SetConfig+0x248>)
 80034ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034b0:	2203      	movs	r2, #3
 80034b2:	4013      	ands	r3, r2
 80034b4:	2b03      	cmp	r3, #3
 80034b6:	d00d      	beq.n	80034d4 <UART_SetConfig+0xa4>
 80034b8:	d81b      	bhi.n	80034f2 <UART_SetConfig+0xc2>
 80034ba:	2b02      	cmp	r3, #2
 80034bc:	d014      	beq.n	80034e8 <UART_SetConfig+0xb8>
 80034be:	d818      	bhi.n	80034f2 <UART_SetConfig+0xc2>
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d002      	beq.n	80034ca <UART_SetConfig+0x9a>
 80034c4:	2b01      	cmp	r3, #1
 80034c6:	d00a      	beq.n	80034de <UART_SetConfig+0xae>
 80034c8:	e013      	b.n	80034f2 <UART_SetConfig+0xc2>
 80034ca:	231f      	movs	r3, #31
 80034cc:	18fb      	adds	r3, r7, r3
 80034ce:	2200      	movs	r2, #0
 80034d0:	701a      	strb	r2, [r3, #0]
 80034d2:	e012      	b.n	80034fa <UART_SetConfig+0xca>
 80034d4:	231f      	movs	r3, #31
 80034d6:	18fb      	adds	r3, r7, r3
 80034d8:	2202      	movs	r2, #2
 80034da:	701a      	strb	r2, [r3, #0]
 80034dc:	e00d      	b.n	80034fa <UART_SetConfig+0xca>
 80034de:	231f      	movs	r3, #31
 80034e0:	18fb      	adds	r3, r7, r3
 80034e2:	2204      	movs	r2, #4
 80034e4:	701a      	strb	r2, [r3, #0]
 80034e6:	e008      	b.n	80034fa <UART_SetConfig+0xca>
 80034e8:	231f      	movs	r3, #31
 80034ea:	18fb      	adds	r3, r7, r3
 80034ec:	2208      	movs	r2, #8
 80034ee:	701a      	strb	r2, [r3, #0]
 80034f0:	e003      	b.n	80034fa <UART_SetConfig+0xca>
 80034f2:	231f      	movs	r3, #31
 80034f4:	18fb      	adds	r3, r7, r3
 80034f6:	2210      	movs	r2, #16
 80034f8:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	69da      	ldr	r2, [r3, #28]
 80034fe:	2380      	movs	r3, #128	@ 0x80
 8003500:	021b      	lsls	r3, r3, #8
 8003502:	429a      	cmp	r2, r3
 8003504:	d15c      	bne.n	80035c0 <UART_SetConfig+0x190>
  {
    switch (clocksource)
 8003506:	231f      	movs	r3, #31
 8003508:	18fb      	adds	r3, r7, r3
 800350a:	781b      	ldrb	r3, [r3, #0]
 800350c:	2b08      	cmp	r3, #8
 800350e:	d015      	beq.n	800353c <UART_SetConfig+0x10c>
 8003510:	dc18      	bgt.n	8003544 <UART_SetConfig+0x114>
 8003512:	2b04      	cmp	r3, #4
 8003514:	d00d      	beq.n	8003532 <UART_SetConfig+0x102>
 8003516:	dc15      	bgt.n	8003544 <UART_SetConfig+0x114>
 8003518:	2b00      	cmp	r3, #0
 800351a:	d002      	beq.n	8003522 <UART_SetConfig+0xf2>
 800351c:	2b02      	cmp	r3, #2
 800351e:	d005      	beq.n	800352c <UART_SetConfig+0xfc>
 8003520:	e010      	b.n	8003544 <UART_SetConfig+0x114>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003522:	f7fe fd6b 	bl	8001ffc <HAL_RCC_GetPCLK1Freq>
 8003526:	0003      	movs	r3, r0
 8003528:	61bb      	str	r3, [r7, #24]
        break;
 800352a:	e012      	b.n	8003552 <UART_SetConfig+0x122>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800352c:	4b53      	ldr	r3, [pc, #332]	@ (800367c <UART_SetConfig+0x24c>)
 800352e:	61bb      	str	r3, [r7, #24]
        break;
 8003530:	e00f      	b.n	8003552 <UART_SetConfig+0x122>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003532:	f7fe fd03 	bl	8001f3c <HAL_RCC_GetSysClockFreq>
 8003536:	0003      	movs	r3, r0
 8003538:	61bb      	str	r3, [r7, #24]
        break;
 800353a:	e00a      	b.n	8003552 <UART_SetConfig+0x122>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800353c:	2380      	movs	r3, #128	@ 0x80
 800353e:	021b      	lsls	r3, r3, #8
 8003540:	61bb      	str	r3, [r7, #24]
        break;
 8003542:	e006      	b.n	8003552 <UART_SetConfig+0x122>
      default:
        pclk = 0U;
 8003544:	2300      	movs	r3, #0
 8003546:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003548:	231e      	movs	r3, #30
 800354a:	18fb      	adds	r3, r7, r3
 800354c:	2201      	movs	r2, #1
 800354e:	701a      	strb	r2, [r3, #0]
        break;
 8003550:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003552:	69bb      	ldr	r3, [r7, #24]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d100      	bne.n	800355a <UART_SetConfig+0x12a>
 8003558:	e07a      	b.n	8003650 <UART_SetConfig+0x220>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800355a:	69bb      	ldr	r3, [r7, #24]
 800355c:	005a      	lsls	r2, r3, #1
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	085b      	lsrs	r3, r3, #1
 8003564:	18d2      	adds	r2, r2, r3
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	0019      	movs	r1, r3
 800356c:	0010      	movs	r0, r2
 800356e:	f7fc fdd5 	bl	800011c <__udivsi3>
 8003572:	0003      	movs	r3, r0
 8003574:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003576:	693b      	ldr	r3, [r7, #16]
 8003578:	2b0f      	cmp	r3, #15
 800357a:	d91c      	bls.n	80035b6 <UART_SetConfig+0x186>
 800357c:	693a      	ldr	r2, [r7, #16]
 800357e:	2380      	movs	r3, #128	@ 0x80
 8003580:	025b      	lsls	r3, r3, #9
 8003582:	429a      	cmp	r2, r3
 8003584:	d217      	bcs.n	80035b6 <UART_SetConfig+0x186>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003586:	693b      	ldr	r3, [r7, #16]
 8003588:	b29a      	uxth	r2, r3
 800358a:	200e      	movs	r0, #14
 800358c:	183b      	adds	r3, r7, r0
 800358e:	210f      	movs	r1, #15
 8003590:	438a      	bics	r2, r1
 8003592:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003594:	693b      	ldr	r3, [r7, #16]
 8003596:	085b      	lsrs	r3, r3, #1
 8003598:	b29b      	uxth	r3, r3
 800359a:	2207      	movs	r2, #7
 800359c:	4013      	ands	r3, r2
 800359e:	b299      	uxth	r1, r3
 80035a0:	183b      	adds	r3, r7, r0
 80035a2:	183a      	adds	r2, r7, r0
 80035a4:	8812      	ldrh	r2, [r2, #0]
 80035a6:	430a      	orrs	r2, r1
 80035a8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	183a      	adds	r2, r7, r0
 80035b0:	8812      	ldrh	r2, [r2, #0]
 80035b2:	60da      	str	r2, [r3, #12]
 80035b4:	e04c      	b.n	8003650 <UART_SetConfig+0x220>
      }
      else
      {
        ret = HAL_ERROR;
 80035b6:	231e      	movs	r3, #30
 80035b8:	18fb      	adds	r3, r7, r3
 80035ba:	2201      	movs	r2, #1
 80035bc:	701a      	strb	r2, [r3, #0]
 80035be:	e047      	b.n	8003650 <UART_SetConfig+0x220>
      }
    }
  }
  else
  {
    switch (clocksource)
 80035c0:	231f      	movs	r3, #31
 80035c2:	18fb      	adds	r3, r7, r3
 80035c4:	781b      	ldrb	r3, [r3, #0]
 80035c6:	2b08      	cmp	r3, #8
 80035c8:	d015      	beq.n	80035f6 <UART_SetConfig+0x1c6>
 80035ca:	dc18      	bgt.n	80035fe <UART_SetConfig+0x1ce>
 80035cc:	2b04      	cmp	r3, #4
 80035ce:	d00d      	beq.n	80035ec <UART_SetConfig+0x1bc>
 80035d0:	dc15      	bgt.n	80035fe <UART_SetConfig+0x1ce>
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d002      	beq.n	80035dc <UART_SetConfig+0x1ac>
 80035d6:	2b02      	cmp	r3, #2
 80035d8:	d005      	beq.n	80035e6 <UART_SetConfig+0x1b6>
 80035da:	e010      	b.n	80035fe <UART_SetConfig+0x1ce>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80035dc:	f7fe fd0e 	bl	8001ffc <HAL_RCC_GetPCLK1Freq>
 80035e0:	0003      	movs	r3, r0
 80035e2:	61bb      	str	r3, [r7, #24]
        break;
 80035e4:	e012      	b.n	800360c <UART_SetConfig+0x1dc>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80035e6:	4b25      	ldr	r3, [pc, #148]	@ (800367c <UART_SetConfig+0x24c>)
 80035e8:	61bb      	str	r3, [r7, #24]
        break;
 80035ea:	e00f      	b.n	800360c <UART_SetConfig+0x1dc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80035ec:	f7fe fca6 	bl	8001f3c <HAL_RCC_GetSysClockFreq>
 80035f0:	0003      	movs	r3, r0
 80035f2:	61bb      	str	r3, [r7, #24]
        break;
 80035f4:	e00a      	b.n	800360c <UART_SetConfig+0x1dc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80035f6:	2380      	movs	r3, #128	@ 0x80
 80035f8:	021b      	lsls	r3, r3, #8
 80035fa:	61bb      	str	r3, [r7, #24]
        break;
 80035fc:	e006      	b.n	800360c <UART_SetConfig+0x1dc>
      default:
        pclk = 0U;
 80035fe:	2300      	movs	r3, #0
 8003600:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003602:	231e      	movs	r3, #30
 8003604:	18fb      	adds	r3, r7, r3
 8003606:	2201      	movs	r2, #1
 8003608:	701a      	strb	r2, [r3, #0]
        break;
 800360a:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800360c:	69bb      	ldr	r3, [r7, #24]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d01e      	beq.n	8003650 <UART_SetConfig+0x220>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	085a      	lsrs	r2, r3, #1
 8003618:	69bb      	ldr	r3, [r7, #24]
 800361a:	18d2      	adds	r2, r2, r3
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	0019      	movs	r1, r3
 8003622:	0010      	movs	r0, r2
 8003624:	f7fc fd7a 	bl	800011c <__udivsi3>
 8003628:	0003      	movs	r3, r0
 800362a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800362c:	693b      	ldr	r3, [r7, #16]
 800362e:	2b0f      	cmp	r3, #15
 8003630:	d90a      	bls.n	8003648 <UART_SetConfig+0x218>
 8003632:	693a      	ldr	r2, [r7, #16]
 8003634:	2380      	movs	r3, #128	@ 0x80
 8003636:	025b      	lsls	r3, r3, #9
 8003638:	429a      	cmp	r2, r3
 800363a:	d205      	bcs.n	8003648 <UART_SetConfig+0x218>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800363c:	693b      	ldr	r3, [r7, #16]
 800363e:	b29a      	uxth	r2, r3
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	60da      	str	r2, [r3, #12]
 8003646:	e003      	b.n	8003650 <UART_SetConfig+0x220>
      }
      else
      {
        ret = HAL_ERROR;
 8003648:	231e      	movs	r3, #30
 800364a:	18fb      	adds	r3, r7, r3
 800364c:	2201      	movs	r2, #1
 800364e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2200      	movs	r2, #0
 8003654:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2200      	movs	r2, #0
 800365a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800365c:	231e      	movs	r3, #30
 800365e:	18fb      	adds	r3, r7, r3
 8003660:	781b      	ldrb	r3, [r3, #0]
}
 8003662:	0018      	movs	r0, r3
 8003664:	46bd      	mov	sp, r7
 8003666:	b008      	add	sp, #32
 8003668:	bd80      	pop	{r7, pc}
 800366a:	46c0      	nop			@ (mov r8, r8)
 800366c:	ffff69f3 	.word	0xffff69f3
 8003670:	ffffcfff 	.word	0xffffcfff
 8003674:	fffff4ff 	.word	0xfffff4ff
 8003678:	40021000 	.word	0x40021000
 800367c:	007a1200 	.word	0x007a1200

08003680 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b082      	sub	sp, #8
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800368c:	2208      	movs	r2, #8
 800368e:	4013      	ands	r3, r2
 8003690:	d00b      	beq.n	80036aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	4a4a      	ldr	r2, [pc, #296]	@ (80037c4 <UART_AdvFeatureConfig+0x144>)
 800369a:	4013      	ands	r3, r2
 800369c:	0019      	movs	r1, r3
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	430a      	orrs	r2, r1
 80036a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ae:	2201      	movs	r2, #1
 80036b0:	4013      	ands	r3, r2
 80036b2:	d00b      	beq.n	80036cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	4a43      	ldr	r2, [pc, #268]	@ (80037c8 <UART_AdvFeatureConfig+0x148>)
 80036bc:	4013      	ands	r3, r2
 80036be:	0019      	movs	r1, r3
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	430a      	orrs	r2, r1
 80036ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036d0:	2202      	movs	r2, #2
 80036d2:	4013      	ands	r3, r2
 80036d4:	d00b      	beq.n	80036ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	4a3b      	ldr	r2, [pc, #236]	@ (80037cc <UART_AdvFeatureConfig+0x14c>)
 80036de:	4013      	ands	r3, r2
 80036e0:	0019      	movs	r1, r3
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	430a      	orrs	r2, r1
 80036ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036f2:	2204      	movs	r2, #4
 80036f4:	4013      	ands	r3, r2
 80036f6:	d00b      	beq.n	8003710 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	4a34      	ldr	r2, [pc, #208]	@ (80037d0 <UART_AdvFeatureConfig+0x150>)
 8003700:	4013      	ands	r3, r2
 8003702:	0019      	movs	r1, r3
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	430a      	orrs	r2, r1
 800370e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003714:	2210      	movs	r2, #16
 8003716:	4013      	ands	r3, r2
 8003718:	d00b      	beq.n	8003732 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	4a2c      	ldr	r2, [pc, #176]	@ (80037d4 <UART_AdvFeatureConfig+0x154>)
 8003722:	4013      	ands	r3, r2
 8003724:	0019      	movs	r1, r3
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	430a      	orrs	r2, r1
 8003730:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003736:	2220      	movs	r2, #32
 8003738:	4013      	ands	r3, r2
 800373a:	d00b      	beq.n	8003754 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	689b      	ldr	r3, [r3, #8]
 8003742:	4a25      	ldr	r2, [pc, #148]	@ (80037d8 <UART_AdvFeatureConfig+0x158>)
 8003744:	4013      	ands	r3, r2
 8003746:	0019      	movs	r1, r3
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	430a      	orrs	r2, r1
 8003752:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003758:	2240      	movs	r2, #64	@ 0x40
 800375a:	4013      	ands	r3, r2
 800375c:	d01d      	beq.n	800379a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	4a1d      	ldr	r2, [pc, #116]	@ (80037dc <UART_AdvFeatureConfig+0x15c>)
 8003766:	4013      	ands	r3, r2
 8003768:	0019      	movs	r1, r3
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	430a      	orrs	r2, r1
 8003774:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800377a:	2380      	movs	r3, #128	@ 0x80
 800377c:	035b      	lsls	r3, r3, #13
 800377e:	429a      	cmp	r2, r3
 8003780:	d10b      	bne.n	800379a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	4a15      	ldr	r2, [pc, #84]	@ (80037e0 <UART_AdvFeatureConfig+0x160>)
 800378a:	4013      	ands	r3, r2
 800378c:	0019      	movs	r1, r3
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	430a      	orrs	r2, r1
 8003798:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800379e:	2280      	movs	r2, #128	@ 0x80
 80037a0:	4013      	ands	r3, r2
 80037a2:	d00b      	beq.n	80037bc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	4a0e      	ldr	r2, [pc, #56]	@ (80037e4 <UART_AdvFeatureConfig+0x164>)
 80037ac:	4013      	ands	r3, r2
 80037ae:	0019      	movs	r1, r3
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	430a      	orrs	r2, r1
 80037ba:	605a      	str	r2, [r3, #4]
  }
}
 80037bc:	46c0      	nop			@ (mov r8, r8)
 80037be:	46bd      	mov	sp, r7
 80037c0:	b002      	add	sp, #8
 80037c2:	bd80      	pop	{r7, pc}
 80037c4:	ffff7fff 	.word	0xffff7fff
 80037c8:	fffdffff 	.word	0xfffdffff
 80037cc:	fffeffff 	.word	0xfffeffff
 80037d0:	fffbffff 	.word	0xfffbffff
 80037d4:	ffffefff 	.word	0xffffefff
 80037d8:	ffffdfff 	.word	0xffffdfff
 80037dc:	ffefffff 	.word	0xffefffff
 80037e0:	ff9fffff 	.word	0xff9fffff
 80037e4:	fff7ffff 	.word	0xfff7ffff

080037e8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b092      	sub	sp, #72	@ 0x48
 80037ec:	af02      	add	r7, sp, #8
 80037ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2284      	movs	r2, #132	@ 0x84
 80037f4:	2100      	movs	r1, #0
 80037f6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80037f8:	f7fd fb98 	bl	8000f2c <HAL_GetTick>
 80037fc:	0003      	movs	r3, r0
 80037fe:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	2208      	movs	r2, #8
 8003808:	4013      	ands	r3, r2
 800380a:	2b08      	cmp	r3, #8
 800380c:	d12c      	bne.n	8003868 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800380e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003810:	2280      	movs	r2, #128	@ 0x80
 8003812:	0391      	lsls	r1, r2, #14
 8003814:	6878      	ldr	r0, [r7, #4]
 8003816:	4a46      	ldr	r2, [pc, #280]	@ (8003930 <UART_CheckIdleState+0x148>)
 8003818:	9200      	str	r2, [sp, #0]
 800381a:	2200      	movs	r2, #0
 800381c:	f000 f88c 	bl	8003938 <UART_WaitOnFlagUntilTimeout>
 8003820:	1e03      	subs	r3, r0, #0
 8003822:	d021      	beq.n	8003868 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003824:	f3ef 8310 	mrs	r3, PRIMASK
 8003828:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800382a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800382c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800382e:	2301      	movs	r3, #1
 8003830:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003832:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003834:	f383 8810 	msr	PRIMASK, r3
}
 8003838:	46c0      	nop			@ (mov r8, r8)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	681a      	ldr	r2, [r3, #0]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	2180      	movs	r1, #128	@ 0x80
 8003846:	438a      	bics	r2, r1
 8003848:	601a      	str	r2, [r3, #0]
 800384a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800384c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800384e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003850:	f383 8810 	msr	PRIMASK, r3
}
 8003854:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2220      	movs	r2, #32
 800385a:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2278      	movs	r2, #120	@ 0x78
 8003860:	2100      	movs	r1, #0
 8003862:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003864:	2303      	movs	r3, #3
 8003866:	e05f      	b.n	8003928 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	2204      	movs	r2, #4
 8003870:	4013      	ands	r3, r2
 8003872:	2b04      	cmp	r3, #4
 8003874:	d146      	bne.n	8003904 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003876:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003878:	2280      	movs	r2, #128	@ 0x80
 800387a:	03d1      	lsls	r1, r2, #15
 800387c:	6878      	ldr	r0, [r7, #4]
 800387e:	4a2c      	ldr	r2, [pc, #176]	@ (8003930 <UART_CheckIdleState+0x148>)
 8003880:	9200      	str	r2, [sp, #0]
 8003882:	2200      	movs	r2, #0
 8003884:	f000 f858 	bl	8003938 <UART_WaitOnFlagUntilTimeout>
 8003888:	1e03      	subs	r3, r0, #0
 800388a:	d03b      	beq.n	8003904 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800388c:	f3ef 8310 	mrs	r3, PRIMASK
 8003890:	60fb      	str	r3, [r7, #12]
  return(result);
 8003892:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003894:	637b      	str	r3, [r7, #52]	@ 0x34
 8003896:	2301      	movs	r3, #1
 8003898:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800389a:	693b      	ldr	r3, [r7, #16]
 800389c:	f383 8810 	msr	PRIMASK, r3
}
 80038a0:	46c0      	nop			@ (mov r8, r8)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	681a      	ldr	r2, [r3, #0]
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4921      	ldr	r1, [pc, #132]	@ (8003934 <UART_CheckIdleState+0x14c>)
 80038ae:	400a      	ands	r2, r1
 80038b0:	601a      	str	r2, [r3, #0]
 80038b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038b4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038b6:	697b      	ldr	r3, [r7, #20]
 80038b8:	f383 8810 	msr	PRIMASK, r3
}
 80038bc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038be:	f3ef 8310 	mrs	r3, PRIMASK
 80038c2:	61bb      	str	r3, [r7, #24]
  return(result);
 80038c4:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038c6:	633b      	str	r3, [r7, #48]	@ 0x30
 80038c8:	2301      	movs	r3, #1
 80038ca:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038cc:	69fb      	ldr	r3, [r7, #28]
 80038ce:	f383 8810 	msr	PRIMASK, r3
}
 80038d2:	46c0      	nop			@ (mov r8, r8)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	689a      	ldr	r2, [r3, #8]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	2101      	movs	r1, #1
 80038e0:	438a      	bics	r2, r1
 80038e2:	609a      	str	r2, [r3, #8]
 80038e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038e6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038e8:	6a3b      	ldr	r3, [r7, #32]
 80038ea:	f383 8810 	msr	PRIMASK, r3
}
 80038ee:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2280      	movs	r2, #128	@ 0x80
 80038f4:	2120      	movs	r1, #32
 80038f6:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2278      	movs	r2, #120	@ 0x78
 80038fc:	2100      	movs	r1, #0
 80038fe:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003900:	2303      	movs	r3, #3
 8003902:	e011      	b.n	8003928 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2220      	movs	r2, #32
 8003908:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2280      	movs	r2, #128	@ 0x80
 800390e:	2120      	movs	r1, #32
 8003910:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2200      	movs	r2, #0
 8003916:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2200      	movs	r2, #0
 800391c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2278      	movs	r2, #120	@ 0x78
 8003922:	2100      	movs	r1, #0
 8003924:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003926:	2300      	movs	r3, #0
}
 8003928:	0018      	movs	r0, r3
 800392a:	46bd      	mov	sp, r7
 800392c:	b010      	add	sp, #64	@ 0x40
 800392e:	bd80      	pop	{r7, pc}
 8003930:	01ffffff 	.word	0x01ffffff
 8003934:	fffffedf 	.word	0xfffffedf

08003938 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b084      	sub	sp, #16
 800393c:	af00      	add	r7, sp, #0
 800393e:	60f8      	str	r0, [r7, #12]
 8003940:	60b9      	str	r1, [r7, #8]
 8003942:	603b      	str	r3, [r7, #0]
 8003944:	1dfb      	adds	r3, r7, #7
 8003946:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003948:	e051      	b.n	80039ee <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800394a:	69bb      	ldr	r3, [r7, #24]
 800394c:	3301      	adds	r3, #1
 800394e:	d04e      	beq.n	80039ee <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003950:	f7fd faec 	bl	8000f2c <HAL_GetTick>
 8003954:	0002      	movs	r2, r0
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	1ad3      	subs	r3, r2, r3
 800395a:	69ba      	ldr	r2, [r7, #24]
 800395c:	429a      	cmp	r2, r3
 800395e:	d302      	bcc.n	8003966 <UART_WaitOnFlagUntilTimeout+0x2e>
 8003960:	69bb      	ldr	r3, [r7, #24]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d101      	bne.n	800396a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003966:	2303      	movs	r3, #3
 8003968:	e051      	b.n	8003a0e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	2204      	movs	r2, #4
 8003972:	4013      	ands	r3, r2
 8003974:	d03b      	beq.n	80039ee <UART_WaitOnFlagUntilTimeout+0xb6>
 8003976:	68bb      	ldr	r3, [r7, #8]
 8003978:	2b80      	cmp	r3, #128	@ 0x80
 800397a:	d038      	beq.n	80039ee <UART_WaitOnFlagUntilTimeout+0xb6>
 800397c:	68bb      	ldr	r3, [r7, #8]
 800397e:	2b40      	cmp	r3, #64	@ 0x40
 8003980:	d035      	beq.n	80039ee <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	69db      	ldr	r3, [r3, #28]
 8003988:	2208      	movs	r2, #8
 800398a:	4013      	ands	r3, r2
 800398c:	2b08      	cmp	r3, #8
 800398e:	d111      	bne.n	80039b4 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	2208      	movs	r2, #8
 8003996:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	0018      	movs	r0, r3
 800399c:	f000 f83c 	bl	8003a18 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2284      	movs	r2, #132	@ 0x84
 80039a4:	2108      	movs	r1, #8
 80039a6:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2278      	movs	r2, #120	@ 0x78
 80039ac:	2100      	movs	r1, #0
 80039ae:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	e02c      	b.n	8003a0e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	69da      	ldr	r2, [r3, #28]
 80039ba:	2380      	movs	r3, #128	@ 0x80
 80039bc:	011b      	lsls	r3, r3, #4
 80039be:	401a      	ands	r2, r3
 80039c0:	2380      	movs	r3, #128	@ 0x80
 80039c2:	011b      	lsls	r3, r3, #4
 80039c4:	429a      	cmp	r2, r3
 80039c6:	d112      	bne.n	80039ee <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	2280      	movs	r2, #128	@ 0x80
 80039ce:	0112      	lsls	r2, r2, #4
 80039d0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	0018      	movs	r0, r3
 80039d6:	f000 f81f 	bl	8003a18 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	2284      	movs	r2, #132	@ 0x84
 80039de:	2120      	movs	r1, #32
 80039e0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	2278      	movs	r2, #120	@ 0x78
 80039e6:	2100      	movs	r1, #0
 80039e8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80039ea:	2303      	movs	r3, #3
 80039ec:	e00f      	b.n	8003a0e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	69db      	ldr	r3, [r3, #28]
 80039f4:	68ba      	ldr	r2, [r7, #8]
 80039f6:	4013      	ands	r3, r2
 80039f8:	68ba      	ldr	r2, [r7, #8]
 80039fa:	1ad3      	subs	r3, r2, r3
 80039fc:	425a      	negs	r2, r3
 80039fe:	4153      	adcs	r3, r2
 8003a00:	b2db      	uxtb	r3, r3
 8003a02:	001a      	movs	r2, r3
 8003a04:	1dfb      	adds	r3, r7, #7
 8003a06:	781b      	ldrb	r3, [r3, #0]
 8003a08:	429a      	cmp	r2, r3
 8003a0a:	d09e      	beq.n	800394a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003a0c:	2300      	movs	r3, #0
}
 8003a0e:	0018      	movs	r0, r3
 8003a10:	46bd      	mov	sp, r7
 8003a12:	b004      	add	sp, #16
 8003a14:	bd80      	pop	{r7, pc}
	...

08003a18 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b08e      	sub	sp, #56	@ 0x38
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a20:	f3ef 8310 	mrs	r3, PRIMASK
 8003a24:	617b      	str	r3, [r7, #20]
  return(result);
 8003a26:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a28:	637b      	str	r3, [r7, #52]	@ 0x34
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a2e:	69bb      	ldr	r3, [r7, #24]
 8003a30:	f383 8810 	msr	PRIMASK, r3
}
 8003a34:	46c0      	nop			@ (mov r8, r8)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	681a      	ldr	r2, [r3, #0]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4926      	ldr	r1, [pc, #152]	@ (8003adc <UART_EndRxTransfer+0xc4>)
 8003a42:	400a      	ands	r2, r1
 8003a44:	601a      	str	r2, [r3, #0]
 8003a46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a48:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a4a:	69fb      	ldr	r3, [r7, #28]
 8003a4c:	f383 8810 	msr	PRIMASK, r3
}
 8003a50:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a52:	f3ef 8310 	mrs	r3, PRIMASK
 8003a56:	623b      	str	r3, [r7, #32]
  return(result);
 8003a58:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a5a:	633b      	str	r3, [r7, #48]	@ 0x30
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a62:	f383 8810 	msr	PRIMASK, r3
}
 8003a66:	46c0      	nop			@ (mov r8, r8)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	689a      	ldr	r2, [r3, #8]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	2101      	movs	r1, #1
 8003a74:	438a      	bics	r2, r1
 8003a76:	609a      	str	r2, [r3, #8]
 8003a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a7e:	f383 8810 	msr	PRIMASK, r3
}
 8003a82:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a88:	2b01      	cmp	r3, #1
 8003a8a:	d118      	bne.n	8003abe <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a8c:	f3ef 8310 	mrs	r3, PRIMASK
 8003a90:	60bb      	str	r3, [r7, #8]
  return(result);
 8003a92:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a94:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003a96:	2301      	movs	r3, #1
 8003a98:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	f383 8810 	msr	PRIMASK, r3
}
 8003aa0:	46c0      	nop			@ (mov r8, r8)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	681a      	ldr	r2, [r3, #0]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	2110      	movs	r1, #16
 8003aae:	438a      	bics	r2, r1
 8003ab0:	601a      	str	r2, [r3, #0]
 8003ab2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ab4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	f383 8810 	msr	PRIMASK, r3
}
 8003abc:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2280      	movs	r2, #128	@ 0x80
 8003ac2:	2120      	movs	r1, #32
 8003ac4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003ad2:	46c0      	nop			@ (mov r8, r8)
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	b00e      	add	sp, #56	@ 0x38
 8003ad8:	bd80      	pop	{r7, pc}
 8003ada:	46c0      	nop			@ (mov r8, r8)
 8003adc:	fffffedf 	.word	0xfffffedf

08003ae0 <malloc>:
 8003ae0:	b510      	push	{r4, lr}
 8003ae2:	4b03      	ldr	r3, [pc, #12]	@ (8003af0 <malloc+0x10>)
 8003ae4:	0001      	movs	r1, r0
 8003ae6:	6818      	ldr	r0, [r3, #0]
 8003ae8:	f000 f826 	bl	8003b38 <_malloc_r>
 8003aec:	bd10      	pop	{r4, pc}
 8003aee:	46c0      	nop			@ (mov r8, r8)
 8003af0:	2000001c 	.word	0x2000001c

08003af4 <sbrk_aligned>:
 8003af4:	b570      	push	{r4, r5, r6, lr}
 8003af6:	4e0f      	ldr	r6, [pc, #60]	@ (8003b34 <sbrk_aligned+0x40>)
 8003af8:	000d      	movs	r5, r1
 8003afa:	6831      	ldr	r1, [r6, #0]
 8003afc:	0004      	movs	r4, r0
 8003afe:	2900      	cmp	r1, #0
 8003b00:	d102      	bne.n	8003b08 <sbrk_aligned+0x14>
 8003b02:	f000 fb0b 	bl	800411c <_sbrk_r>
 8003b06:	6030      	str	r0, [r6, #0]
 8003b08:	0029      	movs	r1, r5
 8003b0a:	0020      	movs	r0, r4
 8003b0c:	f000 fb06 	bl	800411c <_sbrk_r>
 8003b10:	1c43      	adds	r3, r0, #1
 8003b12:	d103      	bne.n	8003b1c <sbrk_aligned+0x28>
 8003b14:	2501      	movs	r5, #1
 8003b16:	426d      	negs	r5, r5
 8003b18:	0028      	movs	r0, r5
 8003b1a:	bd70      	pop	{r4, r5, r6, pc}
 8003b1c:	2303      	movs	r3, #3
 8003b1e:	1cc5      	adds	r5, r0, #3
 8003b20:	439d      	bics	r5, r3
 8003b22:	42a8      	cmp	r0, r5
 8003b24:	d0f8      	beq.n	8003b18 <sbrk_aligned+0x24>
 8003b26:	1a29      	subs	r1, r5, r0
 8003b28:	0020      	movs	r0, r4
 8003b2a:	f000 faf7 	bl	800411c <_sbrk_r>
 8003b2e:	3001      	adds	r0, #1
 8003b30:	d1f2      	bne.n	8003b18 <sbrk_aligned+0x24>
 8003b32:	e7ef      	b.n	8003b14 <sbrk_aligned+0x20>
 8003b34:	20000230 	.word	0x20000230

08003b38 <_malloc_r>:
 8003b38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003b3a:	2203      	movs	r2, #3
 8003b3c:	1ccb      	adds	r3, r1, #3
 8003b3e:	4393      	bics	r3, r2
 8003b40:	3308      	adds	r3, #8
 8003b42:	0005      	movs	r5, r0
 8003b44:	001f      	movs	r7, r3
 8003b46:	2b0c      	cmp	r3, #12
 8003b48:	d234      	bcs.n	8003bb4 <_malloc_r+0x7c>
 8003b4a:	270c      	movs	r7, #12
 8003b4c:	42b9      	cmp	r1, r7
 8003b4e:	d833      	bhi.n	8003bb8 <_malloc_r+0x80>
 8003b50:	0028      	movs	r0, r5
 8003b52:	f000 f871 	bl	8003c38 <__malloc_lock>
 8003b56:	4e37      	ldr	r6, [pc, #220]	@ (8003c34 <_malloc_r+0xfc>)
 8003b58:	6833      	ldr	r3, [r6, #0]
 8003b5a:	001c      	movs	r4, r3
 8003b5c:	2c00      	cmp	r4, #0
 8003b5e:	d12f      	bne.n	8003bc0 <_malloc_r+0x88>
 8003b60:	0039      	movs	r1, r7
 8003b62:	0028      	movs	r0, r5
 8003b64:	f7ff ffc6 	bl	8003af4 <sbrk_aligned>
 8003b68:	0004      	movs	r4, r0
 8003b6a:	1c43      	adds	r3, r0, #1
 8003b6c:	d15f      	bne.n	8003c2e <_malloc_r+0xf6>
 8003b6e:	6834      	ldr	r4, [r6, #0]
 8003b70:	9400      	str	r4, [sp, #0]
 8003b72:	9b00      	ldr	r3, [sp, #0]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d14a      	bne.n	8003c0e <_malloc_r+0xd6>
 8003b78:	2c00      	cmp	r4, #0
 8003b7a:	d052      	beq.n	8003c22 <_malloc_r+0xea>
 8003b7c:	6823      	ldr	r3, [r4, #0]
 8003b7e:	0028      	movs	r0, r5
 8003b80:	18e3      	adds	r3, r4, r3
 8003b82:	9900      	ldr	r1, [sp, #0]
 8003b84:	9301      	str	r3, [sp, #4]
 8003b86:	f000 fac9 	bl	800411c <_sbrk_r>
 8003b8a:	9b01      	ldr	r3, [sp, #4]
 8003b8c:	4283      	cmp	r3, r0
 8003b8e:	d148      	bne.n	8003c22 <_malloc_r+0xea>
 8003b90:	6823      	ldr	r3, [r4, #0]
 8003b92:	0028      	movs	r0, r5
 8003b94:	1aff      	subs	r7, r7, r3
 8003b96:	0039      	movs	r1, r7
 8003b98:	f7ff ffac 	bl	8003af4 <sbrk_aligned>
 8003b9c:	3001      	adds	r0, #1
 8003b9e:	d040      	beq.n	8003c22 <_malloc_r+0xea>
 8003ba0:	6823      	ldr	r3, [r4, #0]
 8003ba2:	19db      	adds	r3, r3, r7
 8003ba4:	6023      	str	r3, [r4, #0]
 8003ba6:	6833      	ldr	r3, [r6, #0]
 8003ba8:	685a      	ldr	r2, [r3, #4]
 8003baa:	2a00      	cmp	r2, #0
 8003bac:	d133      	bne.n	8003c16 <_malloc_r+0xde>
 8003bae:	9b00      	ldr	r3, [sp, #0]
 8003bb0:	6033      	str	r3, [r6, #0]
 8003bb2:	e019      	b.n	8003be8 <_malloc_r+0xb0>
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	dac9      	bge.n	8003b4c <_malloc_r+0x14>
 8003bb8:	230c      	movs	r3, #12
 8003bba:	602b      	str	r3, [r5, #0]
 8003bbc:	2000      	movs	r0, #0
 8003bbe:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003bc0:	6821      	ldr	r1, [r4, #0]
 8003bc2:	1bc9      	subs	r1, r1, r7
 8003bc4:	d420      	bmi.n	8003c08 <_malloc_r+0xd0>
 8003bc6:	290b      	cmp	r1, #11
 8003bc8:	d90a      	bls.n	8003be0 <_malloc_r+0xa8>
 8003bca:	19e2      	adds	r2, r4, r7
 8003bcc:	6027      	str	r7, [r4, #0]
 8003bce:	42a3      	cmp	r3, r4
 8003bd0:	d104      	bne.n	8003bdc <_malloc_r+0xa4>
 8003bd2:	6032      	str	r2, [r6, #0]
 8003bd4:	6863      	ldr	r3, [r4, #4]
 8003bd6:	6011      	str	r1, [r2, #0]
 8003bd8:	6053      	str	r3, [r2, #4]
 8003bda:	e005      	b.n	8003be8 <_malloc_r+0xb0>
 8003bdc:	605a      	str	r2, [r3, #4]
 8003bde:	e7f9      	b.n	8003bd4 <_malloc_r+0x9c>
 8003be0:	6862      	ldr	r2, [r4, #4]
 8003be2:	42a3      	cmp	r3, r4
 8003be4:	d10e      	bne.n	8003c04 <_malloc_r+0xcc>
 8003be6:	6032      	str	r2, [r6, #0]
 8003be8:	0028      	movs	r0, r5
 8003bea:	f000 f82d 	bl	8003c48 <__malloc_unlock>
 8003bee:	0020      	movs	r0, r4
 8003bf0:	2207      	movs	r2, #7
 8003bf2:	300b      	adds	r0, #11
 8003bf4:	1d23      	adds	r3, r4, #4
 8003bf6:	4390      	bics	r0, r2
 8003bf8:	1ac2      	subs	r2, r0, r3
 8003bfa:	4298      	cmp	r0, r3
 8003bfc:	d0df      	beq.n	8003bbe <_malloc_r+0x86>
 8003bfe:	1a1b      	subs	r3, r3, r0
 8003c00:	50a3      	str	r3, [r4, r2]
 8003c02:	e7dc      	b.n	8003bbe <_malloc_r+0x86>
 8003c04:	605a      	str	r2, [r3, #4]
 8003c06:	e7ef      	b.n	8003be8 <_malloc_r+0xb0>
 8003c08:	0023      	movs	r3, r4
 8003c0a:	6864      	ldr	r4, [r4, #4]
 8003c0c:	e7a6      	b.n	8003b5c <_malloc_r+0x24>
 8003c0e:	9c00      	ldr	r4, [sp, #0]
 8003c10:	6863      	ldr	r3, [r4, #4]
 8003c12:	9300      	str	r3, [sp, #0]
 8003c14:	e7ad      	b.n	8003b72 <_malloc_r+0x3a>
 8003c16:	001a      	movs	r2, r3
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	42a3      	cmp	r3, r4
 8003c1c:	d1fb      	bne.n	8003c16 <_malloc_r+0xde>
 8003c1e:	2300      	movs	r3, #0
 8003c20:	e7da      	b.n	8003bd8 <_malloc_r+0xa0>
 8003c22:	230c      	movs	r3, #12
 8003c24:	0028      	movs	r0, r5
 8003c26:	602b      	str	r3, [r5, #0]
 8003c28:	f000 f80e 	bl	8003c48 <__malloc_unlock>
 8003c2c:	e7c6      	b.n	8003bbc <_malloc_r+0x84>
 8003c2e:	6007      	str	r7, [r0, #0]
 8003c30:	e7da      	b.n	8003be8 <_malloc_r+0xb0>
 8003c32:	46c0      	nop			@ (mov r8, r8)
 8003c34:	20000234 	.word	0x20000234

08003c38 <__malloc_lock>:
 8003c38:	b510      	push	{r4, lr}
 8003c3a:	4802      	ldr	r0, [pc, #8]	@ (8003c44 <__malloc_lock+0xc>)
 8003c3c:	f000 fabf 	bl	80041be <__retarget_lock_acquire_recursive>
 8003c40:	bd10      	pop	{r4, pc}
 8003c42:	46c0      	nop			@ (mov r8, r8)
 8003c44:	20000378 	.word	0x20000378

08003c48 <__malloc_unlock>:
 8003c48:	b510      	push	{r4, lr}
 8003c4a:	4802      	ldr	r0, [pc, #8]	@ (8003c54 <__malloc_unlock+0xc>)
 8003c4c:	f000 fab8 	bl	80041c0 <__retarget_lock_release_recursive>
 8003c50:	bd10      	pop	{r4, pc}
 8003c52:	46c0      	nop			@ (mov r8, r8)
 8003c54:	20000378 	.word	0x20000378

08003c58 <std>:
 8003c58:	2300      	movs	r3, #0
 8003c5a:	b510      	push	{r4, lr}
 8003c5c:	0004      	movs	r4, r0
 8003c5e:	6003      	str	r3, [r0, #0]
 8003c60:	6043      	str	r3, [r0, #4]
 8003c62:	6083      	str	r3, [r0, #8]
 8003c64:	8181      	strh	r1, [r0, #12]
 8003c66:	6643      	str	r3, [r0, #100]	@ 0x64
 8003c68:	81c2      	strh	r2, [r0, #14]
 8003c6a:	6103      	str	r3, [r0, #16]
 8003c6c:	6143      	str	r3, [r0, #20]
 8003c6e:	6183      	str	r3, [r0, #24]
 8003c70:	0019      	movs	r1, r3
 8003c72:	2208      	movs	r2, #8
 8003c74:	305c      	adds	r0, #92	@ 0x5c
 8003c76:	f000 fa0f 	bl	8004098 <memset>
 8003c7a:	4b0b      	ldr	r3, [pc, #44]	@ (8003ca8 <std+0x50>)
 8003c7c:	6224      	str	r4, [r4, #32]
 8003c7e:	6263      	str	r3, [r4, #36]	@ 0x24
 8003c80:	4b0a      	ldr	r3, [pc, #40]	@ (8003cac <std+0x54>)
 8003c82:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003c84:	4b0a      	ldr	r3, [pc, #40]	@ (8003cb0 <std+0x58>)
 8003c86:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003c88:	4b0a      	ldr	r3, [pc, #40]	@ (8003cb4 <std+0x5c>)
 8003c8a:	6323      	str	r3, [r4, #48]	@ 0x30
 8003c8c:	4b0a      	ldr	r3, [pc, #40]	@ (8003cb8 <std+0x60>)
 8003c8e:	429c      	cmp	r4, r3
 8003c90:	d005      	beq.n	8003c9e <std+0x46>
 8003c92:	4b0a      	ldr	r3, [pc, #40]	@ (8003cbc <std+0x64>)
 8003c94:	429c      	cmp	r4, r3
 8003c96:	d002      	beq.n	8003c9e <std+0x46>
 8003c98:	4b09      	ldr	r3, [pc, #36]	@ (8003cc0 <std+0x68>)
 8003c9a:	429c      	cmp	r4, r3
 8003c9c:	d103      	bne.n	8003ca6 <std+0x4e>
 8003c9e:	0020      	movs	r0, r4
 8003ca0:	3058      	adds	r0, #88	@ 0x58
 8003ca2:	f000 fa8b 	bl	80041bc <__retarget_lock_init_recursive>
 8003ca6:	bd10      	pop	{r4, pc}
 8003ca8:	08003ec1 	.word	0x08003ec1
 8003cac:	08003ee9 	.word	0x08003ee9
 8003cb0:	08003f21 	.word	0x08003f21
 8003cb4:	08003f4d 	.word	0x08003f4d
 8003cb8:	20000238 	.word	0x20000238
 8003cbc:	200002a0 	.word	0x200002a0
 8003cc0:	20000308 	.word	0x20000308

08003cc4 <stdio_exit_handler>:
 8003cc4:	b510      	push	{r4, lr}
 8003cc6:	4a03      	ldr	r2, [pc, #12]	@ (8003cd4 <stdio_exit_handler+0x10>)
 8003cc8:	4903      	ldr	r1, [pc, #12]	@ (8003cd8 <stdio_exit_handler+0x14>)
 8003cca:	4804      	ldr	r0, [pc, #16]	@ (8003cdc <stdio_exit_handler+0x18>)
 8003ccc:	f000 f86c 	bl	8003da8 <_fwalk_sglue>
 8003cd0:	bd10      	pop	{r4, pc}
 8003cd2:	46c0      	nop			@ (mov r8, r8)
 8003cd4:	20000010 	.word	0x20000010
 8003cd8:	080048f5 	.word	0x080048f5
 8003cdc:	20000020 	.word	0x20000020

08003ce0 <cleanup_stdio>:
 8003ce0:	6841      	ldr	r1, [r0, #4]
 8003ce2:	4b0b      	ldr	r3, [pc, #44]	@ (8003d10 <cleanup_stdio+0x30>)
 8003ce4:	b510      	push	{r4, lr}
 8003ce6:	0004      	movs	r4, r0
 8003ce8:	4299      	cmp	r1, r3
 8003cea:	d001      	beq.n	8003cf0 <cleanup_stdio+0x10>
 8003cec:	f000 fe02 	bl	80048f4 <_fflush_r>
 8003cf0:	68a1      	ldr	r1, [r4, #8]
 8003cf2:	4b08      	ldr	r3, [pc, #32]	@ (8003d14 <cleanup_stdio+0x34>)
 8003cf4:	4299      	cmp	r1, r3
 8003cf6:	d002      	beq.n	8003cfe <cleanup_stdio+0x1e>
 8003cf8:	0020      	movs	r0, r4
 8003cfa:	f000 fdfb 	bl	80048f4 <_fflush_r>
 8003cfe:	68e1      	ldr	r1, [r4, #12]
 8003d00:	4b05      	ldr	r3, [pc, #20]	@ (8003d18 <cleanup_stdio+0x38>)
 8003d02:	4299      	cmp	r1, r3
 8003d04:	d002      	beq.n	8003d0c <cleanup_stdio+0x2c>
 8003d06:	0020      	movs	r0, r4
 8003d08:	f000 fdf4 	bl	80048f4 <_fflush_r>
 8003d0c:	bd10      	pop	{r4, pc}
 8003d0e:	46c0      	nop			@ (mov r8, r8)
 8003d10:	20000238 	.word	0x20000238
 8003d14:	200002a0 	.word	0x200002a0
 8003d18:	20000308 	.word	0x20000308

08003d1c <global_stdio_init.part.0>:
 8003d1c:	b510      	push	{r4, lr}
 8003d1e:	4b09      	ldr	r3, [pc, #36]	@ (8003d44 <global_stdio_init.part.0+0x28>)
 8003d20:	4a09      	ldr	r2, [pc, #36]	@ (8003d48 <global_stdio_init.part.0+0x2c>)
 8003d22:	2104      	movs	r1, #4
 8003d24:	601a      	str	r2, [r3, #0]
 8003d26:	4809      	ldr	r0, [pc, #36]	@ (8003d4c <global_stdio_init.part.0+0x30>)
 8003d28:	2200      	movs	r2, #0
 8003d2a:	f7ff ff95 	bl	8003c58 <std>
 8003d2e:	2201      	movs	r2, #1
 8003d30:	2109      	movs	r1, #9
 8003d32:	4807      	ldr	r0, [pc, #28]	@ (8003d50 <global_stdio_init.part.0+0x34>)
 8003d34:	f7ff ff90 	bl	8003c58 <std>
 8003d38:	2202      	movs	r2, #2
 8003d3a:	2112      	movs	r1, #18
 8003d3c:	4805      	ldr	r0, [pc, #20]	@ (8003d54 <global_stdio_init.part.0+0x38>)
 8003d3e:	f7ff ff8b 	bl	8003c58 <std>
 8003d42:	bd10      	pop	{r4, pc}
 8003d44:	20000370 	.word	0x20000370
 8003d48:	08003cc5 	.word	0x08003cc5
 8003d4c:	20000238 	.word	0x20000238
 8003d50:	200002a0 	.word	0x200002a0
 8003d54:	20000308 	.word	0x20000308

08003d58 <__sfp_lock_acquire>:
 8003d58:	b510      	push	{r4, lr}
 8003d5a:	4802      	ldr	r0, [pc, #8]	@ (8003d64 <__sfp_lock_acquire+0xc>)
 8003d5c:	f000 fa2f 	bl	80041be <__retarget_lock_acquire_recursive>
 8003d60:	bd10      	pop	{r4, pc}
 8003d62:	46c0      	nop			@ (mov r8, r8)
 8003d64:	20000379 	.word	0x20000379

08003d68 <__sfp_lock_release>:
 8003d68:	b510      	push	{r4, lr}
 8003d6a:	4802      	ldr	r0, [pc, #8]	@ (8003d74 <__sfp_lock_release+0xc>)
 8003d6c:	f000 fa28 	bl	80041c0 <__retarget_lock_release_recursive>
 8003d70:	bd10      	pop	{r4, pc}
 8003d72:	46c0      	nop			@ (mov r8, r8)
 8003d74:	20000379 	.word	0x20000379

08003d78 <__sinit>:
 8003d78:	b510      	push	{r4, lr}
 8003d7a:	0004      	movs	r4, r0
 8003d7c:	f7ff ffec 	bl	8003d58 <__sfp_lock_acquire>
 8003d80:	6a23      	ldr	r3, [r4, #32]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d002      	beq.n	8003d8c <__sinit+0x14>
 8003d86:	f7ff ffef 	bl	8003d68 <__sfp_lock_release>
 8003d8a:	bd10      	pop	{r4, pc}
 8003d8c:	4b04      	ldr	r3, [pc, #16]	@ (8003da0 <__sinit+0x28>)
 8003d8e:	6223      	str	r3, [r4, #32]
 8003d90:	4b04      	ldr	r3, [pc, #16]	@ (8003da4 <__sinit+0x2c>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d1f6      	bne.n	8003d86 <__sinit+0xe>
 8003d98:	f7ff ffc0 	bl	8003d1c <global_stdio_init.part.0>
 8003d9c:	e7f3      	b.n	8003d86 <__sinit+0xe>
 8003d9e:	46c0      	nop			@ (mov r8, r8)
 8003da0:	08003ce1 	.word	0x08003ce1
 8003da4:	20000370 	.word	0x20000370

08003da8 <_fwalk_sglue>:
 8003da8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003daa:	0014      	movs	r4, r2
 8003dac:	2600      	movs	r6, #0
 8003dae:	9000      	str	r0, [sp, #0]
 8003db0:	9101      	str	r1, [sp, #4]
 8003db2:	68a5      	ldr	r5, [r4, #8]
 8003db4:	6867      	ldr	r7, [r4, #4]
 8003db6:	3f01      	subs	r7, #1
 8003db8:	d504      	bpl.n	8003dc4 <_fwalk_sglue+0x1c>
 8003dba:	6824      	ldr	r4, [r4, #0]
 8003dbc:	2c00      	cmp	r4, #0
 8003dbe:	d1f8      	bne.n	8003db2 <_fwalk_sglue+0xa>
 8003dc0:	0030      	movs	r0, r6
 8003dc2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003dc4:	89ab      	ldrh	r3, [r5, #12]
 8003dc6:	2b01      	cmp	r3, #1
 8003dc8:	d908      	bls.n	8003ddc <_fwalk_sglue+0x34>
 8003dca:	220e      	movs	r2, #14
 8003dcc:	5eab      	ldrsh	r3, [r5, r2]
 8003dce:	3301      	adds	r3, #1
 8003dd0:	d004      	beq.n	8003ddc <_fwalk_sglue+0x34>
 8003dd2:	0029      	movs	r1, r5
 8003dd4:	9800      	ldr	r0, [sp, #0]
 8003dd6:	9b01      	ldr	r3, [sp, #4]
 8003dd8:	4798      	blx	r3
 8003dda:	4306      	orrs	r6, r0
 8003ddc:	3568      	adds	r5, #104	@ 0x68
 8003dde:	e7ea      	b.n	8003db6 <_fwalk_sglue+0xe>

08003de0 <iprintf>:
 8003de0:	b40f      	push	{r0, r1, r2, r3}
 8003de2:	b507      	push	{r0, r1, r2, lr}
 8003de4:	4905      	ldr	r1, [pc, #20]	@ (8003dfc <iprintf+0x1c>)
 8003de6:	ab04      	add	r3, sp, #16
 8003de8:	6808      	ldr	r0, [r1, #0]
 8003dea:	cb04      	ldmia	r3!, {r2}
 8003dec:	6881      	ldr	r1, [r0, #8]
 8003dee:	9301      	str	r3, [sp, #4]
 8003df0:	f000 fa62 	bl	80042b8 <_vfiprintf_r>
 8003df4:	b003      	add	sp, #12
 8003df6:	bc08      	pop	{r3}
 8003df8:	b004      	add	sp, #16
 8003dfa:	4718      	bx	r3
 8003dfc:	2000001c 	.word	0x2000001c

08003e00 <_puts_r>:
 8003e00:	6a03      	ldr	r3, [r0, #32]
 8003e02:	b570      	push	{r4, r5, r6, lr}
 8003e04:	0005      	movs	r5, r0
 8003e06:	000e      	movs	r6, r1
 8003e08:	6884      	ldr	r4, [r0, #8]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d101      	bne.n	8003e12 <_puts_r+0x12>
 8003e0e:	f7ff ffb3 	bl	8003d78 <__sinit>
 8003e12:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003e14:	07db      	lsls	r3, r3, #31
 8003e16:	d405      	bmi.n	8003e24 <_puts_r+0x24>
 8003e18:	89a3      	ldrh	r3, [r4, #12]
 8003e1a:	059b      	lsls	r3, r3, #22
 8003e1c:	d402      	bmi.n	8003e24 <_puts_r+0x24>
 8003e1e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003e20:	f000 f9cd 	bl	80041be <__retarget_lock_acquire_recursive>
 8003e24:	89a3      	ldrh	r3, [r4, #12]
 8003e26:	071b      	lsls	r3, r3, #28
 8003e28:	d502      	bpl.n	8003e30 <_puts_r+0x30>
 8003e2a:	6923      	ldr	r3, [r4, #16]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d11f      	bne.n	8003e70 <_puts_r+0x70>
 8003e30:	0021      	movs	r1, r4
 8003e32:	0028      	movs	r0, r5
 8003e34:	f000 f8d2 	bl	8003fdc <__swsetup_r>
 8003e38:	2800      	cmp	r0, #0
 8003e3a:	d019      	beq.n	8003e70 <_puts_r+0x70>
 8003e3c:	2501      	movs	r5, #1
 8003e3e:	426d      	negs	r5, r5
 8003e40:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003e42:	07db      	lsls	r3, r3, #31
 8003e44:	d405      	bmi.n	8003e52 <_puts_r+0x52>
 8003e46:	89a3      	ldrh	r3, [r4, #12]
 8003e48:	059b      	lsls	r3, r3, #22
 8003e4a:	d402      	bmi.n	8003e52 <_puts_r+0x52>
 8003e4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003e4e:	f000 f9b7 	bl	80041c0 <__retarget_lock_release_recursive>
 8003e52:	0028      	movs	r0, r5
 8003e54:	bd70      	pop	{r4, r5, r6, pc}
 8003e56:	3601      	adds	r6, #1
 8003e58:	60a3      	str	r3, [r4, #8]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	da04      	bge.n	8003e68 <_puts_r+0x68>
 8003e5e:	69a2      	ldr	r2, [r4, #24]
 8003e60:	429a      	cmp	r2, r3
 8003e62:	dc16      	bgt.n	8003e92 <_puts_r+0x92>
 8003e64:	290a      	cmp	r1, #10
 8003e66:	d014      	beq.n	8003e92 <_puts_r+0x92>
 8003e68:	6823      	ldr	r3, [r4, #0]
 8003e6a:	1c5a      	adds	r2, r3, #1
 8003e6c:	6022      	str	r2, [r4, #0]
 8003e6e:	7019      	strb	r1, [r3, #0]
 8003e70:	68a3      	ldr	r3, [r4, #8]
 8003e72:	7831      	ldrb	r1, [r6, #0]
 8003e74:	3b01      	subs	r3, #1
 8003e76:	2900      	cmp	r1, #0
 8003e78:	d1ed      	bne.n	8003e56 <_puts_r+0x56>
 8003e7a:	60a3      	str	r3, [r4, #8]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	da0f      	bge.n	8003ea0 <_puts_r+0xa0>
 8003e80:	0022      	movs	r2, r4
 8003e82:	0028      	movs	r0, r5
 8003e84:	310a      	adds	r1, #10
 8003e86:	f000 f867 	bl	8003f58 <__swbuf_r>
 8003e8a:	3001      	adds	r0, #1
 8003e8c:	d0d6      	beq.n	8003e3c <_puts_r+0x3c>
 8003e8e:	250a      	movs	r5, #10
 8003e90:	e7d6      	b.n	8003e40 <_puts_r+0x40>
 8003e92:	0022      	movs	r2, r4
 8003e94:	0028      	movs	r0, r5
 8003e96:	f000 f85f 	bl	8003f58 <__swbuf_r>
 8003e9a:	3001      	adds	r0, #1
 8003e9c:	d1e8      	bne.n	8003e70 <_puts_r+0x70>
 8003e9e:	e7cd      	b.n	8003e3c <_puts_r+0x3c>
 8003ea0:	6823      	ldr	r3, [r4, #0]
 8003ea2:	1c5a      	adds	r2, r3, #1
 8003ea4:	6022      	str	r2, [r4, #0]
 8003ea6:	220a      	movs	r2, #10
 8003ea8:	701a      	strb	r2, [r3, #0]
 8003eaa:	e7f0      	b.n	8003e8e <_puts_r+0x8e>

08003eac <puts>:
 8003eac:	b510      	push	{r4, lr}
 8003eae:	4b03      	ldr	r3, [pc, #12]	@ (8003ebc <puts+0x10>)
 8003eb0:	0001      	movs	r1, r0
 8003eb2:	6818      	ldr	r0, [r3, #0]
 8003eb4:	f7ff ffa4 	bl	8003e00 <_puts_r>
 8003eb8:	bd10      	pop	{r4, pc}
 8003eba:	46c0      	nop			@ (mov r8, r8)
 8003ebc:	2000001c 	.word	0x2000001c

08003ec0 <__sread>:
 8003ec0:	b570      	push	{r4, r5, r6, lr}
 8003ec2:	000c      	movs	r4, r1
 8003ec4:	250e      	movs	r5, #14
 8003ec6:	5f49      	ldrsh	r1, [r1, r5]
 8003ec8:	f000 f914 	bl	80040f4 <_read_r>
 8003ecc:	2800      	cmp	r0, #0
 8003ece:	db03      	blt.n	8003ed8 <__sread+0x18>
 8003ed0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003ed2:	181b      	adds	r3, r3, r0
 8003ed4:	6563      	str	r3, [r4, #84]	@ 0x54
 8003ed6:	bd70      	pop	{r4, r5, r6, pc}
 8003ed8:	89a3      	ldrh	r3, [r4, #12]
 8003eda:	4a02      	ldr	r2, [pc, #8]	@ (8003ee4 <__sread+0x24>)
 8003edc:	4013      	ands	r3, r2
 8003ede:	81a3      	strh	r3, [r4, #12]
 8003ee0:	e7f9      	b.n	8003ed6 <__sread+0x16>
 8003ee2:	46c0      	nop			@ (mov r8, r8)
 8003ee4:	ffffefff 	.word	0xffffefff

08003ee8 <__swrite>:
 8003ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003eea:	001f      	movs	r7, r3
 8003eec:	898b      	ldrh	r3, [r1, #12]
 8003eee:	0005      	movs	r5, r0
 8003ef0:	000c      	movs	r4, r1
 8003ef2:	0016      	movs	r6, r2
 8003ef4:	05db      	lsls	r3, r3, #23
 8003ef6:	d505      	bpl.n	8003f04 <__swrite+0x1c>
 8003ef8:	230e      	movs	r3, #14
 8003efa:	5ec9      	ldrsh	r1, [r1, r3]
 8003efc:	2200      	movs	r2, #0
 8003efe:	2302      	movs	r3, #2
 8003f00:	f000 f8e4 	bl	80040cc <_lseek_r>
 8003f04:	89a3      	ldrh	r3, [r4, #12]
 8003f06:	4a05      	ldr	r2, [pc, #20]	@ (8003f1c <__swrite+0x34>)
 8003f08:	0028      	movs	r0, r5
 8003f0a:	4013      	ands	r3, r2
 8003f0c:	81a3      	strh	r3, [r4, #12]
 8003f0e:	0032      	movs	r2, r6
 8003f10:	230e      	movs	r3, #14
 8003f12:	5ee1      	ldrsh	r1, [r4, r3]
 8003f14:	003b      	movs	r3, r7
 8003f16:	f000 f913 	bl	8004140 <_write_r>
 8003f1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003f1c:	ffffefff 	.word	0xffffefff

08003f20 <__sseek>:
 8003f20:	b570      	push	{r4, r5, r6, lr}
 8003f22:	000c      	movs	r4, r1
 8003f24:	250e      	movs	r5, #14
 8003f26:	5f49      	ldrsh	r1, [r1, r5]
 8003f28:	f000 f8d0 	bl	80040cc <_lseek_r>
 8003f2c:	89a3      	ldrh	r3, [r4, #12]
 8003f2e:	1c42      	adds	r2, r0, #1
 8003f30:	d103      	bne.n	8003f3a <__sseek+0x1a>
 8003f32:	4a05      	ldr	r2, [pc, #20]	@ (8003f48 <__sseek+0x28>)
 8003f34:	4013      	ands	r3, r2
 8003f36:	81a3      	strh	r3, [r4, #12]
 8003f38:	bd70      	pop	{r4, r5, r6, pc}
 8003f3a:	2280      	movs	r2, #128	@ 0x80
 8003f3c:	0152      	lsls	r2, r2, #5
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	81a3      	strh	r3, [r4, #12]
 8003f42:	6560      	str	r0, [r4, #84]	@ 0x54
 8003f44:	e7f8      	b.n	8003f38 <__sseek+0x18>
 8003f46:	46c0      	nop			@ (mov r8, r8)
 8003f48:	ffffefff 	.word	0xffffefff

08003f4c <__sclose>:
 8003f4c:	b510      	push	{r4, lr}
 8003f4e:	230e      	movs	r3, #14
 8003f50:	5ec9      	ldrsh	r1, [r1, r3]
 8003f52:	f000 f8a9 	bl	80040a8 <_close_r>
 8003f56:	bd10      	pop	{r4, pc}

08003f58 <__swbuf_r>:
 8003f58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f5a:	0006      	movs	r6, r0
 8003f5c:	000d      	movs	r5, r1
 8003f5e:	0014      	movs	r4, r2
 8003f60:	2800      	cmp	r0, #0
 8003f62:	d004      	beq.n	8003f6e <__swbuf_r+0x16>
 8003f64:	6a03      	ldr	r3, [r0, #32]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d101      	bne.n	8003f6e <__swbuf_r+0x16>
 8003f6a:	f7ff ff05 	bl	8003d78 <__sinit>
 8003f6e:	69a3      	ldr	r3, [r4, #24]
 8003f70:	60a3      	str	r3, [r4, #8]
 8003f72:	89a3      	ldrh	r3, [r4, #12]
 8003f74:	071b      	lsls	r3, r3, #28
 8003f76:	d502      	bpl.n	8003f7e <__swbuf_r+0x26>
 8003f78:	6923      	ldr	r3, [r4, #16]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d109      	bne.n	8003f92 <__swbuf_r+0x3a>
 8003f7e:	0021      	movs	r1, r4
 8003f80:	0030      	movs	r0, r6
 8003f82:	f000 f82b 	bl	8003fdc <__swsetup_r>
 8003f86:	2800      	cmp	r0, #0
 8003f88:	d003      	beq.n	8003f92 <__swbuf_r+0x3a>
 8003f8a:	2501      	movs	r5, #1
 8003f8c:	426d      	negs	r5, r5
 8003f8e:	0028      	movs	r0, r5
 8003f90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003f92:	6923      	ldr	r3, [r4, #16]
 8003f94:	6820      	ldr	r0, [r4, #0]
 8003f96:	b2ef      	uxtb	r7, r5
 8003f98:	1ac0      	subs	r0, r0, r3
 8003f9a:	6963      	ldr	r3, [r4, #20]
 8003f9c:	b2ed      	uxtb	r5, r5
 8003f9e:	4283      	cmp	r3, r0
 8003fa0:	dc05      	bgt.n	8003fae <__swbuf_r+0x56>
 8003fa2:	0021      	movs	r1, r4
 8003fa4:	0030      	movs	r0, r6
 8003fa6:	f000 fca5 	bl	80048f4 <_fflush_r>
 8003faa:	2800      	cmp	r0, #0
 8003fac:	d1ed      	bne.n	8003f8a <__swbuf_r+0x32>
 8003fae:	68a3      	ldr	r3, [r4, #8]
 8003fb0:	3001      	adds	r0, #1
 8003fb2:	3b01      	subs	r3, #1
 8003fb4:	60a3      	str	r3, [r4, #8]
 8003fb6:	6823      	ldr	r3, [r4, #0]
 8003fb8:	1c5a      	adds	r2, r3, #1
 8003fba:	6022      	str	r2, [r4, #0]
 8003fbc:	701f      	strb	r7, [r3, #0]
 8003fbe:	6963      	ldr	r3, [r4, #20]
 8003fc0:	4283      	cmp	r3, r0
 8003fc2:	d004      	beq.n	8003fce <__swbuf_r+0x76>
 8003fc4:	89a3      	ldrh	r3, [r4, #12]
 8003fc6:	07db      	lsls	r3, r3, #31
 8003fc8:	d5e1      	bpl.n	8003f8e <__swbuf_r+0x36>
 8003fca:	2d0a      	cmp	r5, #10
 8003fcc:	d1df      	bne.n	8003f8e <__swbuf_r+0x36>
 8003fce:	0021      	movs	r1, r4
 8003fd0:	0030      	movs	r0, r6
 8003fd2:	f000 fc8f 	bl	80048f4 <_fflush_r>
 8003fd6:	2800      	cmp	r0, #0
 8003fd8:	d0d9      	beq.n	8003f8e <__swbuf_r+0x36>
 8003fda:	e7d6      	b.n	8003f8a <__swbuf_r+0x32>

08003fdc <__swsetup_r>:
 8003fdc:	4b2d      	ldr	r3, [pc, #180]	@ (8004094 <__swsetup_r+0xb8>)
 8003fde:	b570      	push	{r4, r5, r6, lr}
 8003fe0:	0005      	movs	r5, r0
 8003fe2:	6818      	ldr	r0, [r3, #0]
 8003fe4:	000c      	movs	r4, r1
 8003fe6:	2800      	cmp	r0, #0
 8003fe8:	d004      	beq.n	8003ff4 <__swsetup_r+0x18>
 8003fea:	6a03      	ldr	r3, [r0, #32]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d101      	bne.n	8003ff4 <__swsetup_r+0x18>
 8003ff0:	f7ff fec2 	bl	8003d78 <__sinit>
 8003ff4:	220c      	movs	r2, #12
 8003ff6:	5ea3      	ldrsh	r3, [r4, r2]
 8003ff8:	071a      	lsls	r2, r3, #28
 8003ffa:	d423      	bmi.n	8004044 <__swsetup_r+0x68>
 8003ffc:	06da      	lsls	r2, r3, #27
 8003ffe:	d407      	bmi.n	8004010 <__swsetup_r+0x34>
 8004000:	2209      	movs	r2, #9
 8004002:	602a      	str	r2, [r5, #0]
 8004004:	2240      	movs	r2, #64	@ 0x40
 8004006:	2001      	movs	r0, #1
 8004008:	4313      	orrs	r3, r2
 800400a:	81a3      	strh	r3, [r4, #12]
 800400c:	4240      	negs	r0, r0
 800400e:	e03a      	b.n	8004086 <__swsetup_r+0xaa>
 8004010:	075b      	lsls	r3, r3, #29
 8004012:	d513      	bpl.n	800403c <__swsetup_r+0x60>
 8004014:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004016:	2900      	cmp	r1, #0
 8004018:	d008      	beq.n	800402c <__swsetup_r+0x50>
 800401a:	0023      	movs	r3, r4
 800401c:	3344      	adds	r3, #68	@ 0x44
 800401e:	4299      	cmp	r1, r3
 8004020:	d002      	beq.n	8004028 <__swsetup_r+0x4c>
 8004022:	0028      	movs	r0, r5
 8004024:	f000 f8d6 	bl	80041d4 <_free_r>
 8004028:	2300      	movs	r3, #0
 800402a:	6363      	str	r3, [r4, #52]	@ 0x34
 800402c:	2224      	movs	r2, #36	@ 0x24
 800402e:	89a3      	ldrh	r3, [r4, #12]
 8004030:	4393      	bics	r3, r2
 8004032:	81a3      	strh	r3, [r4, #12]
 8004034:	2300      	movs	r3, #0
 8004036:	6063      	str	r3, [r4, #4]
 8004038:	6923      	ldr	r3, [r4, #16]
 800403a:	6023      	str	r3, [r4, #0]
 800403c:	2308      	movs	r3, #8
 800403e:	89a2      	ldrh	r2, [r4, #12]
 8004040:	4313      	orrs	r3, r2
 8004042:	81a3      	strh	r3, [r4, #12]
 8004044:	6923      	ldr	r3, [r4, #16]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d10b      	bne.n	8004062 <__swsetup_r+0x86>
 800404a:	21a0      	movs	r1, #160	@ 0xa0
 800404c:	2280      	movs	r2, #128	@ 0x80
 800404e:	89a3      	ldrh	r3, [r4, #12]
 8004050:	0089      	lsls	r1, r1, #2
 8004052:	0092      	lsls	r2, r2, #2
 8004054:	400b      	ands	r3, r1
 8004056:	4293      	cmp	r3, r2
 8004058:	d003      	beq.n	8004062 <__swsetup_r+0x86>
 800405a:	0021      	movs	r1, r4
 800405c:	0028      	movs	r0, r5
 800405e:	f000 fc9f 	bl	80049a0 <__smakebuf_r>
 8004062:	220c      	movs	r2, #12
 8004064:	5ea3      	ldrsh	r3, [r4, r2]
 8004066:	2101      	movs	r1, #1
 8004068:	001a      	movs	r2, r3
 800406a:	400a      	ands	r2, r1
 800406c:	420b      	tst	r3, r1
 800406e:	d00b      	beq.n	8004088 <__swsetup_r+0xac>
 8004070:	2200      	movs	r2, #0
 8004072:	60a2      	str	r2, [r4, #8]
 8004074:	6962      	ldr	r2, [r4, #20]
 8004076:	4252      	negs	r2, r2
 8004078:	61a2      	str	r2, [r4, #24]
 800407a:	2000      	movs	r0, #0
 800407c:	6922      	ldr	r2, [r4, #16]
 800407e:	4282      	cmp	r2, r0
 8004080:	d101      	bne.n	8004086 <__swsetup_r+0xaa>
 8004082:	061a      	lsls	r2, r3, #24
 8004084:	d4be      	bmi.n	8004004 <__swsetup_r+0x28>
 8004086:	bd70      	pop	{r4, r5, r6, pc}
 8004088:	0799      	lsls	r1, r3, #30
 800408a:	d400      	bmi.n	800408e <__swsetup_r+0xb2>
 800408c:	6962      	ldr	r2, [r4, #20]
 800408e:	60a2      	str	r2, [r4, #8]
 8004090:	e7f3      	b.n	800407a <__swsetup_r+0x9e>
 8004092:	46c0      	nop			@ (mov r8, r8)
 8004094:	2000001c 	.word	0x2000001c

08004098 <memset>:
 8004098:	0003      	movs	r3, r0
 800409a:	1882      	adds	r2, r0, r2
 800409c:	4293      	cmp	r3, r2
 800409e:	d100      	bne.n	80040a2 <memset+0xa>
 80040a0:	4770      	bx	lr
 80040a2:	7019      	strb	r1, [r3, #0]
 80040a4:	3301      	adds	r3, #1
 80040a6:	e7f9      	b.n	800409c <memset+0x4>

080040a8 <_close_r>:
 80040a8:	2300      	movs	r3, #0
 80040aa:	b570      	push	{r4, r5, r6, lr}
 80040ac:	4d06      	ldr	r5, [pc, #24]	@ (80040c8 <_close_r+0x20>)
 80040ae:	0004      	movs	r4, r0
 80040b0:	0008      	movs	r0, r1
 80040b2:	602b      	str	r3, [r5, #0]
 80040b4:	f7fc fc51 	bl	800095a <_close>
 80040b8:	1c43      	adds	r3, r0, #1
 80040ba:	d103      	bne.n	80040c4 <_close_r+0x1c>
 80040bc:	682b      	ldr	r3, [r5, #0]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d000      	beq.n	80040c4 <_close_r+0x1c>
 80040c2:	6023      	str	r3, [r4, #0]
 80040c4:	bd70      	pop	{r4, r5, r6, pc}
 80040c6:	46c0      	nop			@ (mov r8, r8)
 80040c8:	20000374 	.word	0x20000374

080040cc <_lseek_r>:
 80040cc:	b570      	push	{r4, r5, r6, lr}
 80040ce:	0004      	movs	r4, r0
 80040d0:	0008      	movs	r0, r1
 80040d2:	0011      	movs	r1, r2
 80040d4:	001a      	movs	r2, r3
 80040d6:	2300      	movs	r3, #0
 80040d8:	4d05      	ldr	r5, [pc, #20]	@ (80040f0 <_lseek_r+0x24>)
 80040da:	602b      	str	r3, [r5, #0]
 80040dc:	f7fc fc5e 	bl	800099c <_lseek>
 80040e0:	1c43      	adds	r3, r0, #1
 80040e2:	d103      	bne.n	80040ec <_lseek_r+0x20>
 80040e4:	682b      	ldr	r3, [r5, #0]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d000      	beq.n	80040ec <_lseek_r+0x20>
 80040ea:	6023      	str	r3, [r4, #0]
 80040ec:	bd70      	pop	{r4, r5, r6, pc}
 80040ee:	46c0      	nop			@ (mov r8, r8)
 80040f0:	20000374 	.word	0x20000374

080040f4 <_read_r>:
 80040f4:	b570      	push	{r4, r5, r6, lr}
 80040f6:	0004      	movs	r4, r0
 80040f8:	0008      	movs	r0, r1
 80040fa:	0011      	movs	r1, r2
 80040fc:	001a      	movs	r2, r3
 80040fe:	2300      	movs	r3, #0
 8004100:	4d05      	ldr	r5, [pc, #20]	@ (8004118 <_read_r+0x24>)
 8004102:	602b      	str	r3, [r5, #0]
 8004104:	f7fc fc0c 	bl	8000920 <_read>
 8004108:	1c43      	adds	r3, r0, #1
 800410a:	d103      	bne.n	8004114 <_read_r+0x20>
 800410c:	682b      	ldr	r3, [r5, #0]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d000      	beq.n	8004114 <_read_r+0x20>
 8004112:	6023      	str	r3, [r4, #0]
 8004114:	bd70      	pop	{r4, r5, r6, pc}
 8004116:	46c0      	nop			@ (mov r8, r8)
 8004118:	20000374 	.word	0x20000374

0800411c <_sbrk_r>:
 800411c:	2300      	movs	r3, #0
 800411e:	b570      	push	{r4, r5, r6, lr}
 8004120:	4d06      	ldr	r5, [pc, #24]	@ (800413c <_sbrk_r+0x20>)
 8004122:	0004      	movs	r4, r0
 8004124:	0008      	movs	r0, r1
 8004126:	602b      	str	r3, [r5, #0]
 8004128:	f7fc fc44 	bl	80009b4 <_sbrk>
 800412c:	1c43      	adds	r3, r0, #1
 800412e:	d103      	bne.n	8004138 <_sbrk_r+0x1c>
 8004130:	682b      	ldr	r3, [r5, #0]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d000      	beq.n	8004138 <_sbrk_r+0x1c>
 8004136:	6023      	str	r3, [r4, #0]
 8004138:	bd70      	pop	{r4, r5, r6, pc}
 800413a:	46c0      	nop			@ (mov r8, r8)
 800413c:	20000374 	.word	0x20000374

08004140 <_write_r>:
 8004140:	b570      	push	{r4, r5, r6, lr}
 8004142:	0004      	movs	r4, r0
 8004144:	0008      	movs	r0, r1
 8004146:	0011      	movs	r1, r2
 8004148:	001a      	movs	r2, r3
 800414a:	2300      	movs	r3, #0
 800414c:	4d05      	ldr	r5, [pc, #20]	@ (8004164 <_write_r+0x24>)
 800414e:	602b      	str	r3, [r5, #0]
 8004150:	f7fc f870 	bl	8000234 <_write>
 8004154:	1c43      	adds	r3, r0, #1
 8004156:	d103      	bne.n	8004160 <_write_r+0x20>
 8004158:	682b      	ldr	r3, [r5, #0]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d000      	beq.n	8004160 <_write_r+0x20>
 800415e:	6023      	str	r3, [r4, #0]
 8004160:	bd70      	pop	{r4, r5, r6, pc}
 8004162:	46c0      	nop			@ (mov r8, r8)
 8004164:	20000374 	.word	0x20000374

08004168 <__errno>:
 8004168:	4b01      	ldr	r3, [pc, #4]	@ (8004170 <__errno+0x8>)
 800416a:	6818      	ldr	r0, [r3, #0]
 800416c:	4770      	bx	lr
 800416e:	46c0      	nop			@ (mov r8, r8)
 8004170:	2000001c 	.word	0x2000001c

08004174 <__libc_init_array>:
 8004174:	b570      	push	{r4, r5, r6, lr}
 8004176:	2600      	movs	r6, #0
 8004178:	4c0c      	ldr	r4, [pc, #48]	@ (80041ac <__libc_init_array+0x38>)
 800417a:	4d0d      	ldr	r5, [pc, #52]	@ (80041b0 <__libc_init_array+0x3c>)
 800417c:	1b64      	subs	r4, r4, r5
 800417e:	10a4      	asrs	r4, r4, #2
 8004180:	42a6      	cmp	r6, r4
 8004182:	d109      	bne.n	8004198 <__libc_init_array+0x24>
 8004184:	2600      	movs	r6, #0
 8004186:	f000 fc7d 	bl	8004a84 <_init>
 800418a:	4c0a      	ldr	r4, [pc, #40]	@ (80041b4 <__libc_init_array+0x40>)
 800418c:	4d0a      	ldr	r5, [pc, #40]	@ (80041b8 <__libc_init_array+0x44>)
 800418e:	1b64      	subs	r4, r4, r5
 8004190:	10a4      	asrs	r4, r4, #2
 8004192:	42a6      	cmp	r6, r4
 8004194:	d105      	bne.n	80041a2 <__libc_init_array+0x2e>
 8004196:	bd70      	pop	{r4, r5, r6, pc}
 8004198:	00b3      	lsls	r3, r6, #2
 800419a:	58eb      	ldr	r3, [r5, r3]
 800419c:	4798      	blx	r3
 800419e:	3601      	adds	r6, #1
 80041a0:	e7ee      	b.n	8004180 <__libc_init_array+0xc>
 80041a2:	00b3      	lsls	r3, r6, #2
 80041a4:	58eb      	ldr	r3, [r5, r3]
 80041a6:	4798      	blx	r3
 80041a8:	3601      	adds	r6, #1
 80041aa:	e7f2      	b.n	8004192 <__libc_init_array+0x1e>
 80041ac:	08005b5c 	.word	0x08005b5c
 80041b0:	08005b5c 	.word	0x08005b5c
 80041b4:	08005b60 	.word	0x08005b60
 80041b8:	08005b5c 	.word	0x08005b5c

080041bc <__retarget_lock_init_recursive>:
 80041bc:	4770      	bx	lr

080041be <__retarget_lock_acquire_recursive>:
 80041be:	4770      	bx	lr

080041c0 <__retarget_lock_release_recursive>:
 80041c0:	4770      	bx	lr

080041c2 <memcpy>:
 80041c2:	2300      	movs	r3, #0
 80041c4:	b510      	push	{r4, lr}
 80041c6:	429a      	cmp	r2, r3
 80041c8:	d100      	bne.n	80041cc <memcpy+0xa>
 80041ca:	bd10      	pop	{r4, pc}
 80041cc:	5ccc      	ldrb	r4, [r1, r3]
 80041ce:	54c4      	strb	r4, [r0, r3]
 80041d0:	3301      	adds	r3, #1
 80041d2:	e7f8      	b.n	80041c6 <memcpy+0x4>

080041d4 <_free_r>:
 80041d4:	b570      	push	{r4, r5, r6, lr}
 80041d6:	0005      	movs	r5, r0
 80041d8:	1e0c      	subs	r4, r1, #0
 80041da:	d010      	beq.n	80041fe <_free_r+0x2a>
 80041dc:	3c04      	subs	r4, #4
 80041de:	6823      	ldr	r3, [r4, #0]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	da00      	bge.n	80041e6 <_free_r+0x12>
 80041e4:	18e4      	adds	r4, r4, r3
 80041e6:	0028      	movs	r0, r5
 80041e8:	f7ff fd26 	bl	8003c38 <__malloc_lock>
 80041ec:	4a1d      	ldr	r2, [pc, #116]	@ (8004264 <_free_r+0x90>)
 80041ee:	6813      	ldr	r3, [r2, #0]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d105      	bne.n	8004200 <_free_r+0x2c>
 80041f4:	6063      	str	r3, [r4, #4]
 80041f6:	6014      	str	r4, [r2, #0]
 80041f8:	0028      	movs	r0, r5
 80041fa:	f7ff fd25 	bl	8003c48 <__malloc_unlock>
 80041fe:	bd70      	pop	{r4, r5, r6, pc}
 8004200:	42a3      	cmp	r3, r4
 8004202:	d908      	bls.n	8004216 <_free_r+0x42>
 8004204:	6820      	ldr	r0, [r4, #0]
 8004206:	1821      	adds	r1, r4, r0
 8004208:	428b      	cmp	r3, r1
 800420a:	d1f3      	bne.n	80041f4 <_free_r+0x20>
 800420c:	6819      	ldr	r1, [r3, #0]
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	1809      	adds	r1, r1, r0
 8004212:	6021      	str	r1, [r4, #0]
 8004214:	e7ee      	b.n	80041f4 <_free_r+0x20>
 8004216:	001a      	movs	r2, r3
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d001      	beq.n	8004222 <_free_r+0x4e>
 800421e:	42a3      	cmp	r3, r4
 8004220:	d9f9      	bls.n	8004216 <_free_r+0x42>
 8004222:	6811      	ldr	r1, [r2, #0]
 8004224:	1850      	adds	r0, r2, r1
 8004226:	42a0      	cmp	r0, r4
 8004228:	d10b      	bne.n	8004242 <_free_r+0x6e>
 800422a:	6820      	ldr	r0, [r4, #0]
 800422c:	1809      	adds	r1, r1, r0
 800422e:	1850      	adds	r0, r2, r1
 8004230:	6011      	str	r1, [r2, #0]
 8004232:	4283      	cmp	r3, r0
 8004234:	d1e0      	bne.n	80041f8 <_free_r+0x24>
 8004236:	6818      	ldr	r0, [r3, #0]
 8004238:	685b      	ldr	r3, [r3, #4]
 800423a:	1841      	adds	r1, r0, r1
 800423c:	6011      	str	r1, [r2, #0]
 800423e:	6053      	str	r3, [r2, #4]
 8004240:	e7da      	b.n	80041f8 <_free_r+0x24>
 8004242:	42a0      	cmp	r0, r4
 8004244:	d902      	bls.n	800424c <_free_r+0x78>
 8004246:	230c      	movs	r3, #12
 8004248:	602b      	str	r3, [r5, #0]
 800424a:	e7d5      	b.n	80041f8 <_free_r+0x24>
 800424c:	6820      	ldr	r0, [r4, #0]
 800424e:	1821      	adds	r1, r4, r0
 8004250:	428b      	cmp	r3, r1
 8004252:	d103      	bne.n	800425c <_free_r+0x88>
 8004254:	6819      	ldr	r1, [r3, #0]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	1809      	adds	r1, r1, r0
 800425a:	6021      	str	r1, [r4, #0]
 800425c:	6063      	str	r3, [r4, #4]
 800425e:	6054      	str	r4, [r2, #4]
 8004260:	e7ca      	b.n	80041f8 <_free_r+0x24>
 8004262:	46c0      	nop			@ (mov r8, r8)
 8004264:	20000234 	.word	0x20000234

08004268 <__sfputc_r>:
 8004268:	6893      	ldr	r3, [r2, #8]
 800426a:	b510      	push	{r4, lr}
 800426c:	3b01      	subs	r3, #1
 800426e:	6093      	str	r3, [r2, #8]
 8004270:	2b00      	cmp	r3, #0
 8004272:	da04      	bge.n	800427e <__sfputc_r+0x16>
 8004274:	6994      	ldr	r4, [r2, #24]
 8004276:	42a3      	cmp	r3, r4
 8004278:	db07      	blt.n	800428a <__sfputc_r+0x22>
 800427a:	290a      	cmp	r1, #10
 800427c:	d005      	beq.n	800428a <__sfputc_r+0x22>
 800427e:	6813      	ldr	r3, [r2, #0]
 8004280:	1c58      	adds	r0, r3, #1
 8004282:	6010      	str	r0, [r2, #0]
 8004284:	7019      	strb	r1, [r3, #0]
 8004286:	0008      	movs	r0, r1
 8004288:	bd10      	pop	{r4, pc}
 800428a:	f7ff fe65 	bl	8003f58 <__swbuf_r>
 800428e:	0001      	movs	r1, r0
 8004290:	e7f9      	b.n	8004286 <__sfputc_r+0x1e>

08004292 <__sfputs_r>:
 8004292:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004294:	0006      	movs	r6, r0
 8004296:	000f      	movs	r7, r1
 8004298:	0014      	movs	r4, r2
 800429a:	18d5      	adds	r5, r2, r3
 800429c:	42ac      	cmp	r4, r5
 800429e:	d101      	bne.n	80042a4 <__sfputs_r+0x12>
 80042a0:	2000      	movs	r0, #0
 80042a2:	e007      	b.n	80042b4 <__sfputs_r+0x22>
 80042a4:	7821      	ldrb	r1, [r4, #0]
 80042a6:	003a      	movs	r2, r7
 80042a8:	0030      	movs	r0, r6
 80042aa:	f7ff ffdd 	bl	8004268 <__sfputc_r>
 80042ae:	3401      	adds	r4, #1
 80042b0:	1c43      	adds	r3, r0, #1
 80042b2:	d1f3      	bne.n	800429c <__sfputs_r+0xa>
 80042b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080042b8 <_vfiprintf_r>:
 80042b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042ba:	b0a1      	sub	sp, #132	@ 0x84
 80042bc:	000f      	movs	r7, r1
 80042be:	0015      	movs	r5, r2
 80042c0:	001e      	movs	r6, r3
 80042c2:	9003      	str	r0, [sp, #12]
 80042c4:	2800      	cmp	r0, #0
 80042c6:	d004      	beq.n	80042d2 <_vfiprintf_r+0x1a>
 80042c8:	6a03      	ldr	r3, [r0, #32]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d101      	bne.n	80042d2 <_vfiprintf_r+0x1a>
 80042ce:	f7ff fd53 	bl	8003d78 <__sinit>
 80042d2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80042d4:	07db      	lsls	r3, r3, #31
 80042d6:	d405      	bmi.n	80042e4 <_vfiprintf_r+0x2c>
 80042d8:	89bb      	ldrh	r3, [r7, #12]
 80042da:	059b      	lsls	r3, r3, #22
 80042dc:	d402      	bmi.n	80042e4 <_vfiprintf_r+0x2c>
 80042de:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80042e0:	f7ff ff6d 	bl	80041be <__retarget_lock_acquire_recursive>
 80042e4:	89bb      	ldrh	r3, [r7, #12]
 80042e6:	071b      	lsls	r3, r3, #28
 80042e8:	d502      	bpl.n	80042f0 <_vfiprintf_r+0x38>
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d113      	bne.n	8004318 <_vfiprintf_r+0x60>
 80042f0:	0039      	movs	r1, r7
 80042f2:	9803      	ldr	r0, [sp, #12]
 80042f4:	f7ff fe72 	bl	8003fdc <__swsetup_r>
 80042f8:	2800      	cmp	r0, #0
 80042fa:	d00d      	beq.n	8004318 <_vfiprintf_r+0x60>
 80042fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80042fe:	07db      	lsls	r3, r3, #31
 8004300:	d503      	bpl.n	800430a <_vfiprintf_r+0x52>
 8004302:	2001      	movs	r0, #1
 8004304:	4240      	negs	r0, r0
 8004306:	b021      	add	sp, #132	@ 0x84
 8004308:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800430a:	89bb      	ldrh	r3, [r7, #12]
 800430c:	059b      	lsls	r3, r3, #22
 800430e:	d4f8      	bmi.n	8004302 <_vfiprintf_r+0x4a>
 8004310:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004312:	f7ff ff55 	bl	80041c0 <__retarget_lock_release_recursive>
 8004316:	e7f4      	b.n	8004302 <_vfiprintf_r+0x4a>
 8004318:	2300      	movs	r3, #0
 800431a:	ac08      	add	r4, sp, #32
 800431c:	6163      	str	r3, [r4, #20]
 800431e:	3320      	adds	r3, #32
 8004320:	7663      	strb	r3, [r4, #25]
 8004322:	3310      	adds	r3, #16
 8004324:	76a3      	strb	r3, [r4, #26]
 8004326:	9607      	str	r6, [sp, #28]
 8004328:	002e      	movs	r6, r5
 800432a:	7833      	ldrb	r3, [r6, #0]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d001      	beq.n	8004334 <_vfiprintf_r+0x7c>
 8004330:	2b25      	cmp	r3, #37	@ 0x25
 8004332:	d148      	bne.n	80043c6 <_vfiprintf_r+0x10e>
 8004334:	1b73      	subs	r3, r6, r5
 8004336:	9305      	str	r3, [sp, #20]
 8004338:	42ae      	cmp	r6, r5
 800433a:	d00b      	beq.n	8004354 <_vfiprintf_r+0x9c>
 800433c:	002a      	movs	r2, r5
 800433e:	0039      	movs	r1, r7
 8004340:	9803      	ldr	r0, [sp, #12]
 8004342:	f7ff ffa6 	bl	8004292 <__sfputs_r>
 8004346:	3001      	adds	r0, #1
 8004348:	d100      	bne.n	800434c <_vfiprintf_r+0x94>
 800434a:	e0ae      	b.n	80044aa <_vfiprintf_r+0x1f2>
 800434c:	6963      	ldr	r3, [r4, #20]
 800434e:	9a05      	ldr	r2, [sp, #20]
 8004350:	189b      	adds	r3, r3, r2
 8004352:	6163      	str	r3, [r4, #20]
 8004354:	7833      	ldrb	r3, [r6, #0]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d100      	bne.n	800435c <_vfiprintf_r+0xa4>
 800435a:	e0a6      	b.n	80044aa <_vfiprintf_r+0x1f2>
 800435c:	2201      	movs	r2, #1
 800435e:	2300      	movs	r3, #0
 8004360:	4252      	negs	r2, r2
 8004362:	6062      	str	r2, [r4, #4]
 8004364:	a904      	add	r1, sp, #16
 8004366:	3254      	adds	r2, #84	@ 0x54
 8004368:	1852      	adds	r2, r2, r1
 800436a:	1c75      	adds	r5, r6, #1
 800436c:	6023      	str	r3, [r4, #0]
 800436e:	60e3      	str	r3, [r4, #12]
 8004370:	60a3      	str	r3, [r4, #8]
 8004372:	7013      	strb	r3, [r2, #0]
 8004374:	65a3      	str	r3, [r4, #88]	@ 0x58
 8004376:	4b59      	ldr	r3, [pc, #356]	@ (80044dc <_vfiprintf_r+0x224>)
 8004378:	2205      	movs	r2, #5
 800437a:	0018      	movs	r0, r3
 800437c:	7829      	ldrb	r1, [r5, #0]
 800437e:	9305      	str	r3, [sp, #20]
 8004380:	f000 fb74 	bl	8004a6c <memchr>
 8004384:	1c6e      	adds	r6, r5, #1
 8004386:	2800      	cmp	r0, #0
 8004388:	d11f      	bne.n	80043ca <_vfiprintf_r+0x112>
 800438a:	6822      	ldr	r2, [r4, #0]
 800438c:	06d3      	lsls	r3, r2, #27
 800438e:	d504      	bpl.n	800439a <_vfiprintf_r+0xe2>
 8004390:	2353      	movs	r3, #83	@ 0x53
 8004392:	a904      	add	r1, sp, #16
 8004394:	185b      	adds	r3, r3, r1
 8004396:	2120      	movs	r1, #32
 8004398:	7019      	strb	r1, [r3, #0]
 800439a:	0713      	lsls	r3, r2, #28
 800439c:	d504      	bpl.n	80043a8 <_vfiprintf_r+0xf0>
 800439e:	2353      	movs	r3, #83	@ 0x53
 80043a0:	a904      	add	r1, sp, #16
 80043a2:	185b      	adds	r3, r3, r1
 80043a4:	212b      	movs	r1, #43	@ 0x2b
 80043a6:	7019      	strb	r1, [r3, #0]
 80043a8:	782b      	ldrb	r3, [r5, #0]
 80043aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80043ac:	d016      	beq.n	80043dc <_vfiprintf_r+0x124>
 80043ae:	002e      	movs	r6, r5
 80043b0:	2100      	movs	r1, #0
 80043b2:	200a      	movs	r0, #10
 80043b4:	68e3      	ldr	r3, [r4, #12]
 80043b6:	7832      	ldrb	r2, [r6, #0]
 80043b8:	1c75      	adds	r5, r6, #1
 80043ba:	3a30      	subs	r2, #48	@ 0x30
 80043bc:	2a09      	cmp	r2, #9
 80043be:	d950      	bls.n	8004462 <_vfiprintf_r+0x1aa>
 80043c0:	2900      	cmp	r1, #0
 80043c2:	d111      	bne.n	80043e8 <_vfiprintf_r+0x130>
 80043c4:	e017      	b.n	80043f6 <_vfiprintf_r+0x13e>
 80043c6:	3601      	adds	r6, #1
 80043c8:	e7af      	b.n	800432a <_vfiprintf_r+0x72>
 80043ca:	9b05      	ldr	r3, [sp, #20]
 80043cc:	6822      	ldr	r2, [r4, #0]
 80043ce:	1ac0      	subs	r0, r0, r3
 80043d0:	2301      	movs	r3, #1
 80043d2:	4083      	lsls	r3, r0
 80043d4:	4313      	orrs	r3, r2
 80043d6:	0035      	movs	r5, r6
 80043d8:	6023      	str	r3, [r4, #0]
 80043da:	e7cc      	b.n	8004376 <_vfiprintf_r+0xbe>
 80043dc:	9b07      	ldr	r3, [sp, #28]
 80043de:	1d19      	adds	r1, r3, #4
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	9107      	str	r1, [sp, #28]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	db01      	blt.n	80043ec <_vfiprintf_r+0x134>
 80043e8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80043ea:	e004      	b.n	80043f6 <_vfiprintf_r+0x13e>
 80043ec:	425b      	negs	r3, r3
 80043ee:	60e3      	str	r3, [r4, #12]
 80043f0:	2302      	movs	r3, #2
 80043f2:	4313      	orrs	r3, r2
 80043f4:	6023      	str	r3, [r4, #0]
 80043f6:	7833      	ldrb	r3, [r6, #0]
 80043f8:	2b2e      	cmp	r3, #46	@ 0x2e
 80043fa:	d10c      	bne.n	8004416 <_vfiprintf_r+0x15e>
 80043fc:	7873      	ldrb	r3, [r6, #1]
 80043fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8004400:	d134      	bne.n	800446c <_vfiprintf_r+0x1b4>
 8004402:	9b07      	ldr	r3, [sp, #28]
 8004404:	3602      	adds	r6, #2
 8004406:	1d1a      	adds	r2, r3, #4
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	9207      	str	r2, [sp, #28]
 800440c:	2b00      	cmp	r3, #0
 800440e:	da01      	bge.n	8004414 <_vfiprintf_r+0x15c>
 8004410:	2301      	movs	r3, #1
 8004412:	425b      	negs	r3, r3
 8004414:	9309      	str	r3, [sp, #36]	@ 0x24
 8004416:	4d32      	ldr	r5, [pc, #200]	@ (80044e0 <_vfiprintf_r+0x228>)
 8004418:	2203      	movs	r2, #3
 800441a:	0028      	movs	r0, r5
 800441c:	7831      	ldrb	r1, [r6, #0]
 800441e:	f000 fb25 	bl	8004a6c <memchr>
 8004422:	2800      	cmp	r0, #0
 8004424:	d006      	beq.n	8004434 <_vfiprintf_r+0x17c>
 8004426:	2340      	movs	r3, #64	@ 0x40
 8004428:	1b40      	subs	r0, r0, r5
 800442a:	4083      	lsls	r3, r0
 800442c:	6822      	ldr	r2, [r4, #0]
 800442e:	3601      	adds	r6, #1
 8004430:	4313      	orrs	r3, r2
 8004432:	6023      	str	r3, [r4, #0]
 8004434:	7831      	ldrb	r1, [r6, #0]
 8004436:	2206      	movs	r2, #6
 8004438:	482a      	ldr	r0, [pc, #168]	@ (80044e4 <_vfiprintf_r+0x22c>)
 800443a:	1c75      	adds	r5, r6, #1
 800443c:	7621      	strb	r1, [r4, #24]
 800443e:	f000 fb15 	bl	8004a6c <memchr>
 8004442:	2800      	cmp	r0, #0
 8004444:	d040      	beq.n	80044c8 <_vfiprintf_r+0x210>
 8004446:	4b28      	ldr	r3, [pc, #160]	@ (80044e8 <_vfiprintf_r+0x230>)
 8004448:	2b00      	cmp	r3, #0
 800444a:	d122      	bne.n	8004492 <_vfiprintf_r+0x1da>
 800444c:	2207      	movs	r2, #7
 800444e:	9b07      	ldr	r3, [sp, #28]
 8004450:	3307      	adds	r3, #7
 8004452:	4393      	bics	r3, r2
 8004454:	3308      	adds	r3, #8
 8004456:	9307      	str	r3, [sp, #28]
 8004458:	6963      	ldr	r3, [r4, #20]
 800445a:	9a04      	ldr	r2, [sp, #16]
 800445c:	189b      	adds	r3, r3, r2
 800445e:	6163      	str	r3, [r4, #20]
 8004460:	e762      	b.n	8004328 <_vfiprintf_r+0x70>
 8004462:	4343      	muls	r3, r0
 8004464:	002e      	movs	r6, r5
 8004466:	2101      	movs	r1, #1
 8004468:	189b      	adds	r3, r3, r2
 800446a:	e7a4      	b.n	80043b6 <_vfiprintf_r+0xfe>
 800446c:	2300      	movs	r3, #0
 800446e:	200a      	movs	r0, #10
 8004470:	0019      	movs	r1, r3
 8004472:	3601      	adds	r6, #1
 8004474:	6063      	str	r3, [r4, #4]
 8004476:	7832      	ldrb	r2, [r6, #0]
 8004478:	1c75      	adds	r5, r6, #1
 800447a:	3a30      	subs	r2, #48	@ 0x30
 800447c:	2a09      	cmp	r2, #9
 800447e:	d903      	bls.n	8004488 <_vfiprintf_r+0x1d0>
 8004480:	2b00      	cmp	r3, #0
 8004482:	d0c8      	beq.n	8004416 <_vfiprintf_r+0x15e>
 8004484:	9109      	str	r1, [sp, #36]	@ 0x24
 8004486:	e7c6      	b.n	8004416 <_vfiprintf_r+0x15e>
 8004488:	4341      	muls	r1, r0
 800448a:	002e      	movs	r6, r5
 800448c:	2301      	movs	r3, #1
 800448e:	1889      	adds	r1, r1, r2
 8004490:	e7f1      	b.n	8004476 <_vfiprintf_r+0x1be>
 8004492:	aa07      	add	r2, sp, #28
 8004494:	9200      	str	r2, [sp, #0]
 8004496:	0021      	movs	r1, r4
 8004498:	003a      	movs	r2, r7
 800449a:	4b14      	ldr	r3, [pc, #80]	@ (80044ec <_vfiprintf_r+0x234>)
 800449c:	9803      	ldr	r0, [sp, #12]
 800449e:	e000      	b.n	80044a2 <_vfiprintf_r+0x1ea>
 80044a0:	bf00      	nop
 80044a2:	9004      	str	r0, [sp, #16]
 80044a4:	9b04      	ldr	r3, [sp, #16]
 80044a6:	3301      	adds	r3, #1
 80044a8:	d1d6      	bne.n	8004458 <_vfiprintf_r+0x1a0>
 80044aa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80044ac:	07db      	lsls	r3, r3, #31
 80044ae:	d405      	bmi.n	80044bc <_vfiprintf_r+0x204>
 80044b0:	89bb      	ldrh	r3, [r7, #12]
 80044b2:	059b      	lsls	r3, r3, #22
 80044b4:	d402      	bmi.n	80044bc <_vfiprintf_r+0x204>
 80044b6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80044b8:	f7ff fe82 	bl	80041c0 <__retarget_lock_release_recursive>
 80044bc:	89bb      	ldrh	r3, [r7, #12]
 80044be:	065b      	lsls	r3, r3, #25
 80044c0:	d500      	bpl.n	80044c4 <_vfiprintf_r+0x20c>
 80044c2:	e71e      	b.n	8004302 <_vfiprintf_r+0x4a>
 80044c4:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80044c6:	e71e      	b.n	8004306 <_vfiprintf_r+0x4e>
 80044c8:	aa07      	add	r2, sp, #28
 80044ca:	9200      	str	r2, [sp, #0]
 80044cc:	0021      	movs	r1, r4
 80044ce:	003a      	movs	r2, r7
 80044d0:	4b06      	ldr	r3, [pc, #24]	@ (80044ec <_vfiprintf_r+0x234>)
 80044d2:	9803      	ldr	r0, [sp, #12]
 80044d4:	f000 f87c 	bl	80045d0 <_printf_i>
 80044d8:	e7e3      	b.n	80044a2 <_vfiprintf_r+0x1ea>
 80044da:	46c0      	nop			@ (mov r8, r8)
 80044dc:	08005b28 	.word	0x08005b28
 80044e0:	08005b2e 	.word	0x08005b2e
 80044e4:	08005b32 	.word	0x08005b32
 80044e8:	00000000 	.word	0x00000000
 80044ec:	08004293 	.word	0x08004293

080044f0 <_printf_common>:
 80044f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80044f2:	0016      	movs	r6, r2
 80044f4:	9301      	str	r3, [sp, #4]
 80044f6:	688a      	ldr	r2, [r1, #8]
 80044f8:	690b      	ldr	r3, [r1, #16]
 80044fa:	000c      	movs	r4, r1
 80044fc:	9000      	str	r0, [sp, #0]
 80044fe:	4293      	cmp	r3, r2
 8004500:	da00      	bge.n	8004504 <_printf_common+0x14>
 8004502:	0013      	movs	r3, r2
 8004504:	0022      	movs	r2, r4
 8004506:	6033      	str	r3, [r6, #0]
 8004508:	3243      	adds	r2, #67	@ 0x43
 800450a:	7812      	ldrb	r2, [r2, #0]
 800450c:	2a00      	cmp	r2, #0
 800450e:	d001      	beq.n	8004514 <_printf_common+0x24>
 8004510:	3301      	adds	r3, #1
 8004512:	6033      	str	r3, [r6, #0]
 8004514:	6823      	ldr	r3, [r4, #0]
 8004516:	069b      	lsls	r3, r3, #26
 8004518:	d502      	bpl.n	8004520 <_printf_common+0x30>
 800451a:	6833      	ldr	r3, [r6, #0]
 800451c:	3302      	adds	r3, #2
 800451e:	6033      	str	r3, [r6, #0]
 8004520:	6822      	ldr	r2, [r4, #0]
 8004522:	2306      	movs	r3, #6
 8004524:	0015      	movs	r5, r2
 8004526:	401d      	ands	r5, r3
 8004528:	421a      	tst	r2, r3
 800452a:	d027      	beq.n	800457c <_printf_common+0x8c>
 800452c:	0023      	movs	r3, r4
 800452e:	3343      	adds	r3, #67	@ 0x43
 8004530:	781b      	ldrb	r3, [r3, #0]
 8004532:	1e5a      	subs	r2, r3, #1
 8004534:	4193      	sbcs	r3, r2
 8004536:	6822      	ldr	r2, [r4, #0]
 8004538:	0692      	lsls	r2, r2, #26
 800453a:	d430      	bmi.n	800459e <_printf_common+0xae>
 800453c:	0022      	movs	r2, r4
 800453e:	9901      	ldr	r1, [sp, #4]
 8004540:	9800      	ldr	r0, [sp, #0]
 8004542:	9d08      	ldr	r5, [sp, #32]
 8004544:	3243      	adds	r2, #67	@ 0x43
 8004546:	47a8      	blx	r5
 8004548:	3001      	adds	r0, #1
 800454a:	d025      	beq.n	8004598 <_printf_common+0xa8>
 800454c:	2206      	movs	r2, #6
 800454e:	6823      	ldr	r3, [r4, #0]
 8004550:	2500      	movs	r5, #0
 8004552:	4013      	ands	r3, r2
 8004554:	2b04      	cmp	r3, #4
 8004556:	d105      	bne.n	8004564 <_printf_common+0x74>
 8004558:	6833      	ldr	r3, [r6, #0]
 800455a:	68e5      	ldr	r5, [r4, #12]
 800455c:	1aed      	subs	r5, r5, r3
 800455e:	43eb      	mvns	r3, r5
 8004560:	17db      	asrs	r3, r3, #31
 8004562:	401d      	ands	r5, r3
 8004564:	68a3      	ldr	r3, [r4, #8]
 8004566:	6922      	ldr	r2, [r4, #16]
 8004568:	4293      	cmp	r3, r2
 800456a:	dd01      	ble.n	8004570 <_printf_common+0x80>
 800456c:	1a9b      	subs	r3, r3, r2
 800456e:	18ed      	adds	r5, r5, r3
 8004570:	2600      	movs	r6, #0
 8004572:	42b5      	cmp	r5, r6
 8004574:	d120      	bne.n	80045b8 <_printf_common+0xc8>
 8004576:	2000      	movs	r0, #0
 8004578:	e010      	b.n	800459c <_printf_common+0xac>
 800457a:	3501      	adds	r5, #1
 800457c:	68e3      	ldr	r3, [r4, #12]
 800457e:	6832      	ldr	r2, [r6, #0]
 8004580:	1a9b      	subs	r3, r3, r2
 8004582:	42ab      	cmp	r3, r5
 8004584:	ddd2      	ble.n	800452c <_printf_common+0x3c>
 8004586:	0022      	movs	r2, r4
 8004588:	2301      	movs	r3, #1
 800458a:	9901      	ldr	r1, [sp, #4]
 800458c:	9800      	ldr	r0, [sp, #0]
 800458e:	9f08      	ldr	r7, [sp, #32]
 8004590:	3219      	adds	r2, #25
 8004592:	47b8      	blx	r7
 8004594:	3001      	adds	r0, #1
 8004596:	d1f0      	bne.n	800457a <_printf_common+0x8a>
 8004598:	2001      	movs	r0, #1
 800459a:	4240      	negs	r0, r0
 800459c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800459e:	2030      	movs	r0, #48	@ 0x30
 80045a0:	18e1      	adds	r1, r4, r3
 80045a2:	3143      	adds	r1, #67	@ 0x43
 80045a4:	7008      	strb	r0, [r1, #0]
 80045a6:	0021      	movs	r1, r4
 80045a8:	1c5a      	adds	r2, r3, #1
 80045aa:	3145      	adds	r1, #69	@ 0x45
 80045ac:	7809      	ldrb	r1, [r1, #0]
 80045ae:	18a2      	adds	r2, r4, r2
 80045b0:	3243      	adds	r2, #67	@ 0x43
 80045b2:	3302      	adds	r3, #2
 80045b4:	7011      	strb	r1, [r2, #0]
 80045b6:	e7c1      	b.n	800453c <_printf_common+0x4c>
 80045b8:	0022      	movs	r2, r4
 80045ba:	2301      	movs	r3, #1
 80045bc:	9901      	ldr	r1, [sp, #4]
 80045be:	9800      	ldr	r0, [sp, #0]
 80045c0:	9f08      	ldr	r7, [sp, #32]
 80045c2:	321a      	adds	r2, #26
 80045c4:	47b8      	blx	r7
 80045c6:	3001      	adds	r0, #1
 80045c8:	d0e6      	beq.n	8004598 <_printf_common+0xa8>
 80045ca:	3601      	adds	r6, #1
 80045cc:	e7d1      	b.n	8004572 <_printf_common+0x82>
	...

080045d0 <_printf_i>:
 80045d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045d2:	b08b      	sub	sp, #44	@ 0x2c
 80045d4:	9206      	str	r2, [sp, #24]
 80045d6:	000a      	movs	r2, r1
 80045d8:	3243      	adds	r2, #67	@ 0x43
 80045da:	9307      	str	r3, [sp, #28]
 80045dc:	9005      	str	r0, [sp, #20]
 80045de:	9203      	str	r2, [sp, #12]
 80045e0:	7e0a      	ldrb	r2, [r1, #24]
 80045e2:	000c      	movs	r4, r1
 80045e4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80045e6:	2a78      	cmp	r2, #120	@ 0x78
 80045e8:	d809      	bhi.n	80045fe <_printf_i+0x2e>
 80045ea:	2a62      	cmp	r2, #98	@ 0x62
 80045ec:	d80b      	bhi.n	8004606 <_printf_i+0x36>
 80045ee:	2a00      	cmp	r2, #0
 80045f0:	d100      	bne.n	80045f4 <_printf_i+0x24>
 80045f2:	e0ba      	b.n	800476a <_printf_i+0x19a>
 80045f4:	497a      	ldr	r1, [pc, #488]	@ (80047e0 <_printf_i+0x210>)
 80045f6:	9104      	str	r1, [sp, #16]
 80045f8:	2a58      	cmp	r2, #88	@ 0x58
 80045fa:	d100      	bne.n	80045fe <_printf_i+0x2e>
 80045fc:	e08e      	b.n	800471c <_printf_i+0x14c>
 80045fe:	0025      	movs	r5, r4
 8004600:	3542      	adds	r5, #66	@ 0x42
 8004602:	702a      	strb	r2, [r5, #0]
 8004604:	e022      	b.n	800464c <_printf_i+0x7c>
 8004606:	0010      	movs	r0, r2
 8004608:	3863      	subs	r0, #99	@ 0x63
 800460a:	2815      	cmp	r0, #21
 800460c:	d8f7      	bhi.n	80045fe <_printf_i+0x2e>
 800460e:	f7fb fd7b 	bl	8000108 <__gnu_thumb1_case_shi>
 8004612:	0016      	.short	0x0016
 8004614:	fff6001f 	.word	0xfff6001f
 8004618:	fff6fff6 	.word	0xfff6fff6
 800461c:	001ffff6 	.word	0x001ffff6
 8004620:	fff6fff6 	.word	0xfff6fff6
 8004624:	fff6fff6 	.word	0xfff6fff6
 8004628:	0036009f 	.word	0x0036009f
 800462c:	fff6007e 	.word	0xfff6007e
 8004630:	00b0fff6 	.word	0x00b0fff6
 8004634:	0036fff6 	.word	0x0036fff6
 8004638:	fff6fff6 	.word	0xfff6fff6
 800463c:	0082      	.short	0x0082
 800463e:	0025      	movs	r5, r4
 8004640:	681a      	ldr	r2, [r3, #0]
 8004642:	3542      	adds	r5, #66	@ 0x42
 8004644:	1d11      	adds	r1, r2, #4
 8004646:	6019      	str	r1, [r3, #0]
 8004648:	6813      	ldr	r3, [r2, #0]
 800464a:	702b      	strb	r3, [r5, #0]
 800464c:	2301      	movs	r3, #1
 800464e:	e09e      	b.n	800478e <_printf_i+0x1be>
 8004650:	6818      	ldr	r0, [r3, #0]
 8004652:	6809      	ldr	r1, [r1, #0]
 8004654:	1d02      	adds	r2, r0, #4
 8004656:	060d      	lsls	r5, r1, #24
 8004658:	d50b      	bpl.n	8004672 <_printf_i+0xa2>
 800465a:	6806      	ldr	r6, [r0, #0]
 800465c:	601a      	str	r2, [r3, #0]
 800465e:	2e00      	cmp	r6, #0
 8004660:	da03      	bge.n	800466a <_printf_i+0x9a>
 8004662:	232d      	movs	r3, #45	@ 0x2d
 8004664:	9a03      	ldr	r2, [sp, #12]
 8004666:	4276      	negs	r6, r6
 8004668:	7013      	strb	r3, [r2, #0]
 800466a:	4b5d      	ldr	r3, [pc, #372]	@ (80047e0 <_printf_i+0x210>)
 800466c:	270a      	movs	r7, #10
 800466e:	9304      	str	r3, [sp, #16]
 8004670:	e018      	b.n	80046a4 <_printf_i+0xd4>
 8004672:	6806      	ldr	r6, [r0, #0]
 8004674:	601a      	str	r2, [r3, #0]
 8004676:	0649      	lsls	r1, r1, #25
 8004678:	d5f1      	bpl.n	800465e <_printf_i+0x8e>
 800467a:	b236      	sxth	r6, r6
 800467c:	e7ef      	b.n	800465e <_printf_i+0x8e>
 800467e:	6808      	ldr	r0, [r1, #0]
 8004680:	6819      	ldr	r1, [r3, #0]
 8004682:	c940      	ldmia	r1!, {r6}
 8004684:	0605      	lsls	r5, r0, #24
 8004686:	d402      	bmi.n	800468e <_printf_i+0xbe>
 8004688:	0640      	lsls	r0, r0, #25
 800468a:	d500      	bpl.n	800468e <_printf_i+0xbe>
 800468c:	b2b6      	uxth	r6, r6
 800468e:	6019      	str	r1, [r3, #0]
 8004690:	4b53      	ldr	r3, [pc, #332]	@ (80047e0 <_printf_i+0x210>)
 8004692:	270a      	movs	r7, #10
 8004694:	9304      	str	r3, [sp, #16]
 8004696:	2a6f      	cmp	r2, #111	@ 0x6f
 8004698:	d100      	bne.n	800469c <_printf_i+0xcc>
 800469a:	3f02      	subs	r7, #2
 800469c:	0023      	movs	r3, r4
 800469e:	2200      	movs	r2, #0
 80046a0:	3343      	adds	r3, #67	@ 0x43
 80046a2:	701a      	strb	r2, [r3, #0]
 80046a4:	6863      	ldr	r3, [r4, #4]
 80046a6:	60a3      	str	r3, [r4, #8]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	db06      	blt.n	80046ba <_printf_i+0xea>
 80046ac:	2104      	movs	r1, #4
 80046ae:	6822      	ldr	r2, [r4, #0]
 80046b0:	9d03      	ldr	r5, [sp, #12]
 80046b2:	438a      	bics	r2, r1
 80046b4:	6022      	str	r2, [r4, #0]
 80046b6:	4333      	orrs	r3, r6
 80046b8:	d00c      	beq.n	80046d4 <_printf_i+0x104>
 80046ba:	9d03      	ldr	r5, [sp, #12]
 80046bc:	0030      	movs	r0, r6
 80046be:	0039      	movs	r1, r7
 80046c0:	f7fb fdb2 	bl	8000228 <__aeabi_uidivmod>
 80046c4:	9b04      	ldr	r3, [sp, #16]
 80046c6:	3d01      	subs	r5, #1
 80046c8:	5c5b      	ldrb	r3, [r3, r1]
 80046ca:	702b      	strb	r3, [r5, #0]
 80046cc:	0033      	movs	r3, r6
 80046ce:	0006      	movs	r6, r0
 80046d0:	429f      	cmp	r7, r3
 80046d2:	d9f3      	bls.n	80046bc <_printf_i+0xec>
 80046d4:	2f08      	cmp	r7, #8
 80046d6:	d109      	bne.n	80046ec <_printf_i+0x11c>
 80046d8:	6823      	ldr	r3, [r4, #0]
 80046da:	07db      	lsls	r3, r3, #31
 80046dc:	d506      	bpl.n	80046ec <_printf_i+0x11c>
 80046de:	6862      	ldr	r2, [r4, #4]
 80046e0:	6923      	ldr	r3, [r4, #16]
 80046e2:	429a      	cmp	r2, r3
 80046e4:	dc02      	bgt.n	80046ec <_printf_i+0x11c>
 80046e6:	2330      	movs	r3, #48	@ 0x30
 80046e8:	3d01      	subs	r5, #1
 80046ea:	702b      	strb	r3, [r5, #0]
 80046ec:	9b03      	ldr	r3, [sp, #12]
 80046ee:	1b5b      	subs	r3, r3, r5
 80046f0:	6123      	str	r3, [r4, #16]
 80046f2:	9b07      	ldr	r3, [sp, #28]
 80046f4:	0021      	movs	r1, r4
 80046f6:	9300      	str	r3, [sp, #0]
 80046f8:	9805      	ldr	r0, [sp, #20]
 80046fa:	9b06      	ldr	r3, [sp, #24]
 80046fc:	aa09      	add	r2, sp, #36	@ 0x24
 80046fe:	f7ff fef7 	bl	80044f0 <_printf_common>
 8004702:	3001      	adds	r0, #1
 8004704:	d148      	bne.n	8004798 <_printf_i+0x1c8>
 8004706:	2001      	movs	r0, #1
 8004708:	4240      	negs	r0, r0
 800470a:	b00b      	add	sp, #44	@ 0x2c
 800470c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800470e:	2220      	movs	r2, #32
 8004710:	6809      	ldr	r1, [r1, #0]
 8004712:	430a      	orrs	r2, r1
 8004714:	6022      	str	r2, [r4, #0]
 8004716:	2278      	movs	r2, #120	@ 0x78
 8004718:	4932      	ldr	r1, [pc, #200]	@ (80047e4 <_printf_i+0x214>)
 800471a:	9104      	str	r1, [sp, #16]
 800471c:	0021      	movs	r1, r4
 800471e:	3145      	adds	r1, #69	@ 0x45
 8004720:	700a      	strb	r2, [r1, #0]
 8004722:	6819      	ldr	r1, [r3, #0]
 8004724:	6822      	ldr	r2, [r4, #0]
 8004726:	c940      	ldmia	r1!, {r6}
 8004728:	0610      	lsls	r0, r2, #24
 800472a:	d402      	bmi.n	8004732 <_printf_i+0x162>
 800472c:	0650      	lsls	r0, r2, #25
 800472e:	d500      	bpl.n	8004732 <_printf_i+0x162>
 8004730:	b2b6      	uxth	r6, r6
 8004732:	6019      	str	r1, [r3, #0]
 8004734:	07d3      	lsls	r3, r2, #31
 8004736:	d502      	bpl.n	800473e <_printf_i+0x16e>
 8004738:	2320      	movs	r3, #32
 800473a:	4313      	orrs	r3, r2
 800473c:	6023      	str	r3, [r4, #0]
 800473e:	2e00      	cmp	r6, #0
 8004740:	d001      	beq.n	8004746 <_printf_i+0x176>
 8004742:	2710      	movs	r7, #16
 8004744:	e7aa      	b.n	800469c <_printf_i+0xcc>
 8004746:	2220      	movs	r2, #32
 8004748:	6823      	ldr	r3, [r4, #0]
 800474a:	4393      	bics	r3, r2
 800474c:	6023      	str	r3, [r4, #0]
 800474e:	e7f8      	b.n	8004742 <_printf_i+0x172>
 8004750:	681a      	ldr	r2, [r3, #0]
 8004752:	680d      	ldr	r5, [r1, #0]
 8004754:	1d10      	adds	r0, r2, #4
 8004756:	6949      	ldr	r1, [r1, #20]
 8004758:	6018      	str	r0, [r3, #0]
 800475a:	6813      	ldr	r3, [r2, #0]
 800475c:	062e      	lsls	r6, r5, #24
 800475e:	d501      	bpl.n	8004764 <_printf_i+0x194>
 8004760:	6019      	str	r1, [r3, #0]
 8004762:	e002      	b.n	800476a <_printf_i+0x19a>
 8004764:	066d      	lsls	r5, r5, #25
 8004766:	d5fb      	bpl.n	8004760 <_printf_i+0x190>
 8004768:	8019      	strh	r1, [r3, #0]
 800476a:	2300      	movs	r3, #0
 800476c:	9d03      	ldr	r5, [sp, #12]
 800476e:	6123      	str	r3, [r4, #16]
 8004770:	e7bf      	b.n	80046f2 <_printf_i+0x122>
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	1d11      	adds	r1, r2, #4
 8004776:	6019      	str	r1, [r3, #0]
 8004778:	6815      	ldr	r5, [r2, #0]
 800477a:	2100      	movs	r1, #0
 800477c:	0028      	movs	r0, r5
 800477e:	6862      	ldr	r2, [r4, #4]
 8004780:	f000 f974 	bl	8004a6c <memchr>
 8004784:	2800      	cmp	r0, #0
 8004786:	d001      	beq.n	800478c <_printf_i+0x1bc>
 8004788:	1b40      	subs	r0, r0, r5
 800478a:	6060      	str	r0, [r4, #4]
 800478c:	6863      	ldr	r3, [r4, #4]
 800478e:	6123      	str	r3, [r4, #16]
 8004790:	2300      	movs	r3, #0
 8004792:	9a03      	ldr	r2, [sp, #12]
 8004794:	7013      	strb	r3, [r2, #0]
 8004796:	e7ac      	b.n	80046f2 <_printf_i+0x122>
 8004798:	002a      	movs	r2, r5
 800479a:	6923      	ldr	r3, [r4, #16]
 800479c:	9906      	ldr	r1, [sp, #24]
 800479e:	9805      	ldr	r0, [sp, #20]
 80047a0:	9d07      	ldr	r5, [sp, #28]
 80047a2:	47a8      	blx	r5
 80047a4:	3001      	adds	r0, #1
 80047a6:	d0ae      	beq.n	8004706 <_printf_i+0x136>
 80047a8:	6823      	ldr	r3, [r4, #0]
 80047aa:	079b      	lsls	r3, r3, #30
 80047ac:	d415      	bmi.n	80047da <_printf_i+0x20a>
 80047ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80047b0:	68e0      	ldr	r0, [r4, #12]
 80047b2:	4298      	cmp	r0, r3
 80047b4:	daa9      	bge.n	800470a <_printf_i+0x13a>
 80047b6:	0018      	movs	r0, r3
 80047b8:	e7a7      	b.n	800470a <_printf_i+0x13a>
 80047ba:	0022      	movs	r2, r4
 80047bc:	2301      	movs	r3, #1
 80047be:	9906      	ldr	r1, [sp, #24]
 80047c0:	9805      	ldr	r0, [sp, #20]
 80047c2:	9e07      	ldr	r6, [sp, #28]
 80047c4:	3219      	adds	r2, #25
 80047c6:	47b0      	blx	r6
 80047c8:	3001      	adds	r0, #1
 80047ca:	d09c      	beq.n	8004706 <_printf_i+0x136>
 80047cc:	3501      	adds	r5, #1
 80047ce:	68e3      	ldr	r3, [r4, #12]
 80047d0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80047d2:	1a9b      	subs	r3, r3, r2
 80047d4:	42ab      	cmp	r3, r5
 80047d6:	dcf0      	bgt.n	80047ba <_printf_i+0x1ea>
 80047d8:	e7e9      	b.n	80047ae <_printf_i+0x1de>
 80047da:	2500      	movs	r5, #0
 80047dc:	e7f7      	b.n	80047ce <_printf_i+0x1fe>
 80047de:	46c0      	nop			@ (mov r8, r8)
 80047e0:	08005b39 	.word	0x08005b39
 80047e4:	08005b4a 	.word	0x08005b4a

080047e8 <__sflush_r>:
 80047e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80047ea:	220c      	movs	r2, #12
 80047ec:	5e8b      	ldrsh	r3, [r1, r2]
 80047ee:	0005      	movs	r5, r0
 80047f0:	000c      	movs	r4, r1
 80047f2:	071a      	lsls	r2, r3, #28
 80047f4:	d456      	bmi.n	80048a4 <__sflush_r+0xbc>
 80047f6:	684a      	ldr	r2, [r1, #4]
 80047f8:	2a00      	cmp	r2, #0
 80047fa:	dc02      	bgt.n	8004802 <__sflush_r+0x1a>
 80047fc:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 80047fe:	2a00      	cmp	r2, #0
 8004800:	dd4e      	ble.n	80048a0 <__sflush_r+0xb8>
 8004802:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8004804:	2f00      	cmp	r7, #0
 8004806:	d04b      	beq.n	80048a0 <__sflush_r+0xb8>
 8004808:	2200      	movs	r2, #0
 800480a:	2080      	movs	r0, #128	@ 0x80
 800480c:	682e      	ldr	r6, [r5, #0]
 800480e:	602a      	str	r2, [r5, #0]
 8004810:	001a      	movs	r2, r3
 8004812:	0140      	lsls	r0, r0, #5
 8004814:	6a21      	ldr	r1, [r4, #32]
 8004816:	4002      	ands	r2, r0
 8004818:	4203      	tst	r3, r0
 800481a:	d033      	beq.n	8004884 <__sflush_r+0x9c>
 800481c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800481e:	89a3      	ldrh	r3, [r4, #12]
 8004820:	075b      	lsls	r3, r3, #29
 8004822:	d506      	bpl.n	8004832 <__sflush_r+0x4a>
 8004824:	6863      	ldr	r3, [r4, #4]
 8004826:	1ad2      	subs	r2, r2, r3
 8004828:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800482a:	2b00      	cmp	r3, #0
 800482c:	d001      	beq.n	8004832 <__sflush_r+0x4a>
 800482e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004830:	1ad2      	subs	r2, r2, r3
 8004832:	2300      	movs	r3, #0
 8004834:	0028      	movs	r0, r5
 8004836:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8004838:	6a21      	ldr	r1, [r4, #32]
 800483a:	47b8      	blx	r7
 800483c:	89a2      	ldrh	r2, [r4, #12]
 800483e:	1c43      	adds	r3, r0, #1
 8004840:	d106      	bne.n	8004850 <__sflush_r+0x68>
 8004842:	6829      	ldr	r1, [r5, #0]
 8004844:	291d      	cmp	r1, #29
 8004846:	d846      	bhi.n	80048d6 <__sflush_r+0xee>
 8004848:	4b29      	ldr	r3, [pc, #164]	@ (80048f0 <__sflush_r+0x108>)
 800484a:	40cb      	lsrs	r3, r1
 800484c:	07db      	lsls	r3, r3, #31
 800484e:	d542      	bpl.n	80048d6 <__sflush_r+0xee>
 8004850:	2300      	movs	r3, #0
 8004852:	6063      	str	r3, [r4, #4]
 8004854:	6923      	ldr	r3, [r4, #16]
 8004856:	6023      	str	r3, [r4, #0]
 8004858:	04d2      	lsls	r2, r2, #19
 800485a:	d505      	bpl.n	8004868 <__sflush_r+0x80>
 800485c:	1c43      	adds	r3, r0, #1
 800485e:	d102      	bne.n	8004866 <__sflush_r+0x7e>
 8004860:	682b      	ldr	r3, [r5, #0]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d100      	bne.n	8004868 <__sflush_r+0x80>
 8004866:	6560      	str	r0, [r4, #84]	@ 0x54
 8004868:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800486a:	602e      	str	r6, [r5, #0]
 800486c:	2900      	cmp	r1, #0
 800486e:	d017      	beq.n	80048a0 <__sflush_r+0xb8>
 8004870:	0023      	movs	r3, r4
 8004872:	3344      	adds	r3, #68	@ 0x44
 8004874:	4299      	cmp	r1, r3
 8004876:	d002      	beq.n	800487e <__sflush_r+0x96>
 8004878:	0028      	movs	r0, r5
 800487a:	f7ff fcab 	bl	80041d4 <_free_r>
 800487e:	2300      	movs	r3, #0
 8004880:	6363      	str	r3, [r4, #52]	@ 0x34
 8004882:	e00d      	b.n	80048a0 <__sflush_r+0xb8>
 8004884:	2301      	movs	r3, #1
 8004886:	0028      	movs	r0, r5
 8004888:	47b8      	blx	r7
 800488a:	0002      	movs	r2, r0
 800488c:	1c43      	adds	r3, r0, #1
 800488e:	d1c6      	bne.n	800481e <__sflush_r+0x36>
 8004890:	682b      	ldr	r3, [r5, #0]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d0c3      	beq.n	800481e <__sflush_r+0x36>
 8004896:	2b1d      	cmp	r3, #29
 8004898:	d001      	beq.n	800489e <__sflush_r+0xb6>
 800489a:	2b16      	cmp	r3, #22
 800489c:	d11a      	bne.n	80048d4 <__sflush_r+0xec>
 800489e:	602e      	str	r6, [r5, #0]
 80048a0:	2000      	movs	r0, #0
 80048a2:	e01e      	b.n	80048e2 <__sflush_r+0xfa>
 80048a4:	690e      	ldr	r6, [r1, #16]
 80048a6:	2e00      	cmp	r6, #0
 80048a8:	d0fa      	beq.n	80048a0 <__sflush_r+0xb8>
 80048aa:	680f      	ldr	r7, [r1, #0]
 80048ac:	600e      	str	r6, [r1, #0]
 80048ae:	1bba      	subs	r2, r7, r6
 80048b0:	9201      	str	r2, [sp, #4]
 80048b2:	2200      	movs	r2, #0
 80048b4:	079b      	lsls	r3, r3, #30
 80048b6:	d100      	bne.n	80048ba <__sflush_r+0xd2>
 80048b8:	694a      	ldr	r2, [r1, #20]
 80048ba:	60a2      	str	r2, [r4, #8]
 80048bc:	9b01      	ldr	r3, [sp, #4]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	ddee      	ble.n	80048a0 <__sflush_r+0xb8>
 80048c2:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80048c4:	0032      	movs	r2, r6
 80048c6:	001f      	movs	r7, r3
 80048c8:	0028      	movs	r0, r5
 80048ca:	9b01      	ldr	r3, [sp, #4]
 80048cc:	6a21      	ldr	r1, [r4, #32]
 80048ce:	47b8      	blx	r7
 80048d0:	2800      	cmp	r0, #0
 80048d2:	dc07      	bgt.n	80048e4 <__sflush_r+0xfc>
 80048d4:	89a2      	ldrh	r2, [r4, #12]
 80048d6:	2340      	movs	r3, #64	@ 0x40
 80048d8:	2001      	movs	r0, #1
 80048da:	4313      	orrs	r3, r2
 80048dc:	b21b      	sxth	r3, r3
 80048de:	81a3      	strh	r3, [r4, #12]
 80048e0:	4240      	negs	r0, r0
 80048e2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80048e4:	9b01      	ldr	r3, [sp, #4]
 80048e6:	1836      	adds	r6, r6, r0
 80048e8:	1a1b      	subs	r3, r3, r0
 80048ea:	9301      	str	r3, [sp, #4]
 80048ec:	e7e6      	b.n	80048bc <__sflush_r+0xd4>
 80048ee:	46c0      	nop			@ (mov r8, r8)
 80048f0:	20400001 	.word	0x20400001

080048f4 <_fflush_r>:
 80048f4:	690b      	ldr	r3, [r1, #16]
 80048f6:	b570      	push	{r4, r5, r6, lr}
 80048f8:	0005      	movs	r5, r0
 80048fa:	000c      	movs	r4, r1
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d102      	bne.n	8004906 <_fflush_r+0x12>
 8004900:	2500      	movs	r5, #0
 8004902:	0028      	movs	r0, r5
 8004904:	bd70      	pop	{r4, r5, r6, pc}
 8004906:	2800      	cmp	r0, #0
 8004908:	d004      	beq.n	8004914 <_fflush_r+0x20>
 800490a:	6a03      	ldr	r3, [r0, #32]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d101      	bne.n	8004914 <_fflush_r+0x20>
 8004910:	f7ff fa32 	bl	8003d78 <__sinit>
 8004914:	220c      	movs	r2, #12
 8004916:	5ea3      	ldrsh	r3, [r4, r2]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d0f1      	beq.n	8004900 <_fflush_r+0xc>
 800491c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800491e:	07d2      	lsls	r2, r2, #31
 8004920:	d404      	bmi.n	800492c <_fflush_r+0x38>
 8004922:	059b      	lsls	r3, r3, #22
 8004924:	d402      	bmi.n	800492c <_fflush_r+0x38>
 8004926:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004928:	f7ff fc49 	bl	80041be <__retarget_lock_acquire_recursive>
 800492c:	0028      	movs	r0, r5
 800492e:	0021      	movs	r1, r4
 8004930:	f7ff ff5a 	bl	80047e8 <__sflush_r>
 8004934:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004936:	0005      	movs	r5, r0
 8004938:	07db      	lsls	r3, r3, #31
 800493a:	d4e2      	bmi.n	8004902 <_fflush_r+0xe>
 800493c:	89a3      	ldrh	r3, [r4, #12]
 800493e:	059b      	lsls	r3, r3, #22
 8004940:	d4df      	bmi.n	8004902 <_fflush_r+0xe>
 8004942:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004944:	f7ff fc3c 	bl	80041c0 <__retarget_lock_release_recursive>
 8004948:	e7db      	b.n	8004902 <_fflush_r+0xe>
	...

0800494c <__swhatbuf_r>:
 800494c:	b570      	push	{r4, r5, r6, lr}
 800494e:	000e      	movs	r6, r1
 8004950:	001d      	movs	r5, r3
 8004952:	230e      	movs	r3, #14
 8004954:	5ec9      	ldrsh	r1, [r1, r3]
 8004956:	0014      	movs	r4, r2
 8004958:	b096      	sub	sp, #88	@ 0x58
 800495a:	2900      	cmp	r1, #0
 800495c:	da0c      	bge.n	8004978 <__swhatbuf_r+0x2c>
 800495e:	89b2      	ldrh	r2, [r6, #12]
 8004960:	2380      	movs	r3, #128	@ 0x80
 8004962:	0011      	movs	r1, r2
 8004964:	4019      	ands	r1, r3
 8004966:	421a      	tst	r2, r3
 8004968:	d114      	bne.n	8004994 <__swhatbuf_r+0x48>
 800496a:	2380      	movs	r3, #128	@ 0x80
 800496c:	00db      	lsls	r3, r3, #3
 800496e:	2000      	movs	r0, #0
 8004970:	6029      	str	r1, [r5, #0]
 8004972:	6023      	str	r3, [r4, #0]
 8004974:	b016      	add	sp, #88	@ 0x58
 8004976:	bd70      	pop	{r4, r5, r6, pc}
 8004978:	466a      	mov	r2, sp
 800497a:	f000 f853 	bl	8004a24 <_fstat_r>
 800497e:	2800      	cmp	r0, #0
 8004980:	dbed      	blt.n	800495e <__swhatbuf_r+0x12>
 8004982:	23f0      	movs	r3, #240	@ 0xf0
 8004984:	9901      	ldr	r1, [sp, #4]
 8004986:	021b      	lsls	r3, r3, #8
 8004988:	4019      	ands	r1, r3
 800498a:	4b04      	ldr	r3, [pc, #16]	@ (800499c <__swhatbuf_r+0x50>)
 800498c:	18c9      	adds	r1, r1, r3
 800498e:	424b      	negs	r3, r1
 8004990:	4159      	adcs	r1, r3
 8004992:	e7ea      	b.n	800496a <__swhatbuf_r+0x1e>
 8004994:	2100      	movs	r1, #0
 8004996:	2340      	movs	r3, #64	@ 0x40
 8004998:	e7e9      	b.n	800496e <__swhatbuf_r+0x22>
 800499a:	46c0      	nop			@ (mov r8, r8)
 800499c:	ffffe000 	.word	0xffffe000

080049a0 <__smakebuf_r>:
 80049a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80049a2:	2602      	movs	r6, #2
 80049a4:	898b      	ldrh	r3, [r1, #12]
 80049a6:	0005      	movs	r5, r0
 80049a8:	000c      	movs	r4, r1
 80049aa:	b085      	sub	sp, #20
 80049ac:	4233      	tst	r3, r6
 80049ae:	d007      	beq.n	80049c0 <__smakebuf_r+0x20>
 80049b0:	0023      	movs	r3, r4
 80049b2:	3347      	adds	r3, #71	@ 0x47
 80049b4:	6023      	str	r3, [r4, #0]
 80049b6:	6123      	str	r3, [r4, #16]
 80049b8:	2301      	movs	r3, #1
 80049ba:	6163      	str	r3, [r4, #20]
 80049bc:	b005      	add	sp, #20
 80049be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80049c0:	ab03      	add	r3, sp, #12
 80049c2:	aa02      	add	r2, sp, #8
 80049c4:	f7ff ffc2 	bl	800494c <__swhatbuf_r>
 80049c8:	9f02      	ldr	r7, [sp, #8]
 80049ca:	9001      	str	r0, [sp, #4]
 80049cc:	0039      	movs	r1, r7
 80049ce:	0028      	movs	r0, r5
 80049d0:	f7ff f8b2 	bl	8003b38 <_malloc_r>
 80049d4:	2800      	cmp	r0, #0
 80049d6:	d108      	bne.n	80049ea <__smakebuf_r+0x4a>
 80049d8:	220c      	movs	r2, #12
 80049da:	5ea3      	ldrsh	r3, [r4, r2]
 80049dc:	059a      	lsls	r2, r3, #22
 80049de:	d4ed      	bmi.n	80049bc <__smakebuf_r+0x1c>
 80049e0:	2203      	movs	r2, #3
 80049e2:	4393      	bics	r3, r2
 80049e4:	431e      	orrs	r6, r3
 80049e6:	81a6      	strh	r6, [r4, #12]
 80049e8:	e7e2      	b.n	80049b0 <__smakebuf_r+0x10>
 80049ea:	2380      	movs	r3, #128	@ 0x80
 80049ec:	89a2      	ldrh	r2, [r4, #12]
 80049ee:	6020      	str	r0, [r4, #0]
 80049f0:	4313      	orrs	r3, r2
 80049f2:	81a3      	strh	r3, [r4, #12]
 80049f4:	9b03      	ldr	r3, [sp, #12]
 80049f6:	6120      	str	r0, [r4, #16]
 80049f8:	6167      	str	r7, [r4, #20]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d00c      	beq.n	8004a18 <__smakebuf_r+0x78>
 80049fe:	0028      	movs	r0, r5
 8004a00:	230e      	movs	r3, #14
 8004a02:	5ee1      	ldrsh	r1, [r4, r3]
 8004a04:	f000 f820 	bl	8004a48 <_isatty_r>
 8004a08:	2800      	cmp	r0, #0
 8004a0a:	d005      	beq.n	8004a18 <__smakebuf_r+0x78>
 8004a0c:	2303      	movs	r3, #3
 8004a0e:	89a2      	ldrh	r2, [r4, #12]
 8004a10:	439a      	bics	r2, r3
 8004a12:	3b02      	subs	r3, #2
 8004a14:	4313      	orrs	r3, r2
 8004a16:	81a3      	strh	r3, [r4, #12]
 8004a18:	89a3      	ldrh	r3, [r4, #12]
 8004a1a:	9a01      	ldr	r2, [sp, #4]
 8004a1c:	4313      	orrs	r3, r2
 8004a1e:	81a3      	strh	r3, [r4, #12]
 8004a20:	e7cc      	b.n	80049bc <__smakebuf_r+0x1c>
	...

08004a24 <_fstat_r>:
 8004a24:	2300      	movs	r3, #0
 8004a26:	b570      	push	{r4, r5, r6, lr}
 8004a28:	4d06      	ldr	r5, [pc, #24]	@ (8004a44 <_fstat_r+0x20>)
 8004a2a:	0004      	movs	r4, r0
 8004a2c:	0008      	movs	r0, r1
 8004a2e:	0011      	movs	r1, r2
 8004a30:	602b      	str	r3, [r5, #0]
 8004a32:	f7fb ff9c 	bl	800096e <_fstat>
 8004a36:	1c43      	adds	r3, r0, #1
 8004a38:	d103      	bne.n	8004a42 <_fstat_r+0x1e>
 8004a3a:	682b      	ldr	r3, [r5, #0]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d000      	beq.n	8004a42 <_fstat_r+0x1e>
 8004a40:	6023      	str	r3, [r4, #0]
 8004a42:	bd70      	pop	{r4, r5, r6, pc}
 8004a44:	20000374 	.word	0x20000374

08004a48 <_isatty_r>:
 8004a48:	2300      	movs	r3, #0
 8004a4a:	b570      	push	{r4, r5, r6, lr}
 8004a4c:	4d06      	ldr	r5, [pc, #24]	@ (8004a68 <_isatty_r+0x20>)
 8004a4e:	0004      	movs	r4, r0
 8004a50:	0008      	movs	r0, r1
 8004a52:	602b      	str	r3, [r5, #0]
 8004a54:	f7fb ff99 	bl	800098a <_isatty>
 8004a58:	1c43      	adds	r3, r0, #1
 8004a5a:	d103      	bne.n	8004a64 <_isatty_r+0x1c>
 8004a5c:	682b      	ldr	r3, [r5, #0]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d000      	beq.n	8004a64 <_isatty_r+0x1c>
 8004a62:	6023      	str	r3, [r4, #0]
 8004a64:	bd70      	pop	{r4, r5, r6, pc}
 8004a66:	46c0      	nop			@ (mov r8, r8)
 8004a68:	20000374 	.word	0x20000374

08004a6c <memchr>:
 8004a6c:	b2c9      	uxtb	r1, r1
 8004a6e:	1882      	adds	r2, r0, r2
 8004a70:	4290      	cmp	r0, r2
 8004a72:	d101      	bne.n	8004a78 <memchr+0xc>
 8004a74:	2000      	movs	r0, #0
 8004a76:	4770      	bx	lr
 8004a78:	7803      	ldrb	r3, [r0, #0]
 8004a7a:	428b      	cmp	r3, r1
 8004a7c:	d0fb      	beq.n	8004a76 <memchr+0xa>
 8004a7e:	3001      	adds	r0, #1
 8004a80:	e7f6      	b.n	8004a70 <memchr+0x4>
	...

08004a84 <_init>:
 8004a84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a86:	46c0      	nop			@ (mov r8, r8)
 8004a88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a8a:	bc08      	pop	{r3}
 8004a8c:	469e      	mov	lr, r3
 8004a8e:	4770      	bx	lr

08004a90 <_fini>:
 8004a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a92:	46c0      	nop			@ (mov r8, r8)
 8004a94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a96:	bc08      	pop	{r3}
 8004a98:	469e      	mov	lr, r3
 8004a9a:	4770      	bx	lr
