<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_S_U_d88a3995_0</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_S_U_d88a3995_0'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_S_U_d88a3995_0')">rsnoc_z_H_R_G_G2_S_U_d88a3995_0</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 77.16</td>
<td class="s9 cl rt"><a href="mod2083.html#Line" > 95.83</a></td>
<td class="s5 cl rt"><a href="mod2083.html#Cond" > 53.33</a></td>
<td class="s7 cl rt"><a href="mod2083.html#Toggle" > 79.01</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2083.html#Branch" > 80.46</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2083.html#inst_tag_174808"  onclick="showContent('inst_tag_174808')">config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ist</a></td>
<td class="s7 cl rt"> 77.16</td>
<td class="s9 cl rt"><a href="mod2083.html#Line" > 95.83</a></td>
<td class="s5 cl rt"><a href="mod2083.html#Cond" > 53.33</a></td>
<td class="s7 cl rt"><a href="mod2083.html#Toggle" > 79.01</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2083.html#Branch" > 80.46</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_G2_S_U_d88a3995_0'>
<hr>
<a name="inst_tag_174808"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy42.html#tag_urg_inst_174808" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ist</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 77.16</td>
<td class="s9 cl rt"><a href="mod2083.html#Line" > 95.83</a></td>
<td class="s5 cl rt"><a href="mod2083.html#Cond" > 53.33</a></td>
<td class="s7 cl rt"><a href="mod2083.html#Toggle" > 79.01</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2083.html#Branch" > 80.46</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.10</td>
<td class="s9 cl rt"> 96.20</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s6 cl rt"> 65.32</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.52</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 93.41</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 74.82</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.83</td>
<td class="wht cl rt"></td>
<td><a href="mod2680.html#inst_tag_233311" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod564.html#inst_tag_31880" id="tag_urg_inst_31880">Icb</a></td>
<td class="s7 cl rt"> 79.56</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 38.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2520.html#inst_tag_212473" id="tag_urg_inst_212473">ud</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2520.html#inst_tag_212472" id="tag_urg_inst_212472">ud124</a></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2684_1.html#inst_tag_233473" id="tag_urg_inst_233473">ursrrerg</a></td>
<td class="s8 cl rt"> 87.88</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_S_U_d88a3995_0'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2083.html" >rsnoc_z_H_R_G_G2_S_U_d88a3995_0</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>72</td><td>69</td><td>95.83</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>203346</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>203351</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>203359</td><td>10</td><td>8</td><td>80.00</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>203375</td><td>10</td><td>9</td><td>90.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>203419</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>203437</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>203443</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>203450</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>203455</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>203469</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>203477</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>203484</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>203490</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>203497</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>203506</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
203345                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
203346     1/1          		if ( ! Sys_Clk_RstN )
203347     1/1          			Acc_Addr &lt;= #1.0 ( 32'b0 );
203348     1/1          		else if ( CmdTx_Vld &amp; NextTx )
203349     1/1          			Acc_Addr &lt;= #1.0 ( Cur_NextAddr );
                        MISSING_ELSE
203350                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
203351     1/1          		if ( ! Sys_Clk_RstN )
203352     1/1          			Acc_Len1 &lt;= #1.0 ( 6'b0 );
203353     1/1          		else if ( CmdTx_Vld &amp; NextTx )
203354     1/1          			Acc_Len1 &lt;= #1.0 ( Cur_NextLen1 );
                        MISSING_ELSE
203355                  	rsnoc_z_T_C_S_C_L_R_D_z_F4t8 ud124( .I( Acc_MatchId ) , .O( u_123 ) );
203356                  	assign uAcc_Width1_caseSel =
203357                  		{ u_123 [7] , u_123 [6] , u_123 [5] , u_123 [4] , u_123 [3] , u_123 [2] , u_123 [1] } ;
203358                  	always @( uAcc_Width1_caseSel ) begin
203359     1/1          		case ( uAcc_Width1_caseSel )
203360     1/1          			7'b0000001 : Acc_Width1 = 8'b00000011 ;
203361     1/1          			7'b0000010 : Acc_Width1 = 8'b00000011 ;
203362     1/1          			7'b0000100 : Acc_Width1 = 8'b00000011 ;
203363     1/1          			7'b0001000 : Acc_Width1 = 8'b00000111 ;
203364     <font color = "red">0/1     ==>  			7'b0010000 : Acc_Width1 = 8'b00001111 ;</font>
203365     <font color = "red">0/1     ==>  			7'b0100000 : Acc_Width1 = 8'b00000011 ;</font>
203366     1/1          			7'b1000000 : Acc_Width1 = 8'b00000011 ;
203367     1/1          			7'b0       : Acc_Width1 = 8'b00000011 ;
203368     1/1          			default    : Acc_Width1 = 8'b0 ;
203369                  		endcase
203370                  	end
203371                  	rsnoc_z_T_C_S_C_L_R_D_z_F4t8 ud( .I( CmdRx_MatchId ) , .O( u_64 ) );
203372                  	assign uGen_Width1_caseSel =
203373                  		{ u_64 [7] , u_64 [6] , u_64 [5] , u_64 [4] , u_64 [3] , u_64 [2] , u_64 [1] } ;
203374                  	always @( uGen_Width1_caseSel ) begin
203375     1/1          		case ( uGen_Width1_caseSel )
203376     1/1          			7'b0000001 : Gen_Width1 = 8'b00000011 ;
203377     1/1          			7'b0000010 : Gen_Width1 = 8'b00000011 ;
203378     1/1          			7'b0000100 : Gen_Width1 = 8'b00000011 ;
203379     1/1          			7'b0001000 : Gen_Width1 = 8'b00000111 ;
203380     1/1          			7'b0010000 : Gen_Width1 = 8'b00001111 ;
203381     <font color = "red">0/1     ==>  			7'b0100000 : Gen_Width1 = 8'b00000011 ;</font>
203382     1/1          			7'b1000000 : Gen_Width1 = 8'b00000011 ;
203383     1/1          			7'b0       : Gen_Width1 = 8'b00000011 ;
203384     1/1          			default    : Gen_Width1 = 8'b0 ;
203385                  		endcase
203386                  	end
203387                  	rsnoc_z_H_R_G_G2_Sa_Cb_908e7182 Icb(
203388                  		.Addr( Cur_Addr )
203389                  	,	.CrossB1( Cur_CrossB1 )
203390                  	,	.Len1( Cur_Len1 )
203391                  	,	.Len1S( Len1S_Cross )
203392                  	,	.MaxLen1( Cur_MaxLen1 )
203393                  	,	.Split( Split_Cross )
203394                  	,	.Sys_Clk( Sys_Clk )
203395                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
203396                  	,	.Sys_Clk_En( Sys_Clk_En )
203397                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
203398                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
203399                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
203400                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
203401                  	,	.Sys_Pwr_Idle( )
203402                  	,	.Sys_Pwr_WakeUp( )
203403                  	,	.Width1( Cur_Width1 )
203404                  	);
203405                  	assign Bypass = ( GenRx_Req_BurstType == 1'b1 &amp; ~ RxPre | RxPre | Cur_Strm ) &amp; Idle;
203406                  	assign RxWrap = CmdRx_Vld &amp; GenRx_Req_BurstType == 1'b1;
203407                  	assign WdCnt = CmdTx_Vld ? Cur_Len1S [5:2] | { 4 { ( Err | RxWrap ) }  } : u_3346;
203408                  	assign GenTx_Req_Last =
203409                  		GenRx_Req_Last
203410                  		|		~ Idle &amp; Ret_Opc == 3'b000
203411                  		|			~ Idle &amp; Ret_Opc == 3'b100 &amp; WdCnt == 4'b0
203412                  		|			Idle &amp; CmdRx_Vld &amp; GenRx_Req_Opc == 3'b100 &amp; WdCnt == 4'b0;
203413                  	assign CmdTx_Vld = u_379f;
203414                  	assign Cur_BurstAlign = Idle ? 1'b0 : 1'b0;
203415                  	assign CurSplit = ~ Cur_BurstAlign &amp; Split_Cross &amp; ~ Bypass;
203416                  	assign Err = CurSplit &amp; Idle &amp; CmdRx_Vld &amp; ( u_6afb | u_fa7a | Cur_Strm );
203417                  	assign CmdTx_Err = Err;
203418                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
203419     1/1          		if ( ! Sys_Clk_RstN )
203420     1/1          			Ret_Opc &lt;= #1.0 ( 3'b0 );
203421     1/1          		else if ( CmdRx_Vld &amp; Idle &amp; NextTx )
203422     1/1          			Ret_Opc &lt;= #1.0 ( GenRx_Req_Opc );
                        MISSING_ELSE
203423                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
203424                  		.Clk( Sys_Clk )
203425                  	,	.Clk_ClkS( Sys_Clk_ClkS )
203426                  	,	.Clk_En( Sys_Clk_En )
203427                  	,	.Clk_EnS( Sys_Clk_EnS )
203428                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
203429                  	,	.Clk_RstN( Sys_Clk_RstN )
203430                  	,	.Clk_Tm( Sys_Clk_Tm )
203431                  	,	.En( CmdRx_Vld &amp; Idle &amp; NextTx )
203432                  	,	.O( Cur_Strm )
203433                  	,	.Reset( ~ GenRx_Req_Lock )
203434                  	,	.Set( RxPreStrm )
203435                  	);
203436                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
203437     1/1          		if ( ! Sys_Clk_RstN )
203438     1/1          			u_3346 &lt;= #1.0 ( 4'b0 );
203439     1/1          		else if ( NextTx )
203440     1/1          			u_3346 &lt;= #1.0 ( WdCnt - 4'b0001 );
                        MISSING_ELSE
203441                  	assign uCur_Len1S_caseSel = { ~ Cur_BurstAlign &amp; Split_Cross &amp; ~ Bypass } ;
203442                  	always @( Cur_Len1 or Len1S_Cross or uCur_Len1S_caseSel ) begin
203443     1/1          		case ( uCur_Len1S_caseSel )
203444     1/1          			1'b1    : Cur_Len1S = Len1S_Cross ;
203445     1/1          			1'b0    : Cur_Len1S = Cur_Len1 ;
203446     1/1          			default : Cur_Len1S = 6'b0 ;
203447                  		endcase
203448                  	end
203449                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
203450     1/1          		if ( ! Sys_Clk_RstN )
203451     1/1          			u_379f &lt;= #1.0 ( 1'b1 );
203452     1/1          		else if ( NextTx )
203453     1/1          			u_379f &lt;= #1.0 ( GenTx_Req_Last );
                        MISSING_ELSE
203454                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
203455     1/1          		if ( ! Sys_Clk_RstN )
203456     1/1          			Idle &lt;= #1.0 ( 1'b1 );
203457     1/1          		else if ( NextTx &amp; CmdTx_Vld )
203458     1/1          			Idle &lt;= #1.0 ( End );
                        MISSING_ELSE
203459                  	assign CmdTx_GenId = CmdRx_GenId;
203460                  	assign CmdTx_MatchId = Idle ? CmdRx_MatchId : Acc_MatchId;
203461                  	assign CmdTx_Split = ~ End;
203462                  	assign CmdTx_StrmValid = CmdRx_StrmValid;
203463                  	assign CmdTx_SubWord = 1'b0;
203464                  	assign GenRx_Req_Rdy = GenTx_Req_Rdy &amp; ( Idle | ~ CmdRx_Vld );
203465                  	assign GenTx_Req_Addr = Cur_Addr;
203466                  	assign GenTx_Req_Be = GenRx_Req_Be;
203467                  	assign GenTx_Req_BurstType = Idle ? GenRx_Req_BurstType : Ret_BurstType;
203468                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
203469     1/1          		if ( ! Sys_Clk_RstN )
203470     1/1          			Ret_BurstType &lt;= #1.0 ( 1'b0 );
203471     1/1          		else if ( CmdRx_Vld &amp; Idle &amp; NextTx )
203472     1/1          			Ret_BurstType &lt;= #1.0 ( GenRx_Req_BurstType );
                        MISSING_ELSE
203473                  	assign GenTx_Req_Data = GenRx_Req_Data;
203474                  	assign GenTx_Req_Len1 = Err ? GenRx_Req_Len1 : Cur_Len1S;
203475                  	assign GenTx_Req_Lock = ( Idle ? GenRx_Req_Lock : Ret_Lock );
203476                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
203477     1/1          		if ( ! Sys_Clk_RstN )
203478     1/1          			Ret_Lock &lt;= #1.0 ( 1'b0 );
203479     1/1          		else if ( CmdRx_Vld &amp; Idle &amp; NextTx )
203480     1/1          			Ret_Lock &lt;= #1.0 ( GenRx_Req_Lock );
                        MISSING_ELSE
203481                  	assign GenTx_Req_Opc = Idle ? GenRx_Req_Opc : Ret_Opc;
203482                  	assign GenTx_Req_SeqId = Idle ? GenRx_Req_SeqId : Ret_SeqId;
203483                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
203484     1/1          		if ( ! Sys_Clk_RstN )
203485     1/1          			Ret_SeqId &lt;= #1.0 ( 4'b0 );
203486     1/1          		else if ( CmdRx_Vld &amp; Idle &amp; NextTx )
203487     1/1          			Ret_SeqId &lt;= #1.0 ( GenRx_Req_SeqId );
                        MISSING_ELSE
203488                  	assign GenTx_Req_SeqUnOrdered = Idle ? GenRx_Req_SeqUnOrdered : Ret_SeqUnOrdered;
203489                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
203490     1/1          		if ( ! Sys_Clk_RstN )
203491     1/1          			Ret_SeqUnOrdered &lt;= #1.0 ( 1'b0 );
203492     1/1          		else if ( CmdRx_Vld &amp; Idle &amp; NextTx )
203493     1/1          			Ret_SeqUnOrdered &lt;= #1.0 ( GenRx_Req_SeqUnOrdered );
                        MISSING_ELSE
203494                  	assign GenTx_Req_SeqUnique = GenRx_Req_SeqUnique &amp; Idle &amp; ( ~ CurSplit | Err );
203495                  	assign GenTx_Req_User = Idle ? GenRx_Req_User : Ret_User;
203496                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
203497     1/1          		if ( ! Sys_Clk_RstN )
203498     1/1          			Ret_User &lt;= #1.0 ( 8'b0 );
203499     1/1          		else if ( CmdRx_Vld &amp; Idle &amp; NextTx )
203500     1/1          			Ret_User &lt;= #1.0 ( GenRx_Req_User );
                        MISSING_ELSE
203501                  	assign Pwr_Split_Idle = Idle;
203502                  	assign Sys_Pwr_Idle = Pwr_Split_Idle;
203503                  	assign Sys_Pwr_WakeUp = GenRx_Req_Vld;
203504                  	assign Translation_Key = { Ret_Mode , Acc_Addr [31:2] };
203505                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
203506     1/1          		if ( ! Sys_Clk_RstN )
203507     1/1          			Ret_Mode &lt;= #1.0 ( 1'b0 );
203508     1/1          		else if ( CmdRx_Vld &amp; Idle &amp; NextTx )
203509     1/1          			Ret_Mode &lt;= #1.0 ( CmdRx_Mode );
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2083.html" >rsnoc_z_H_R_G_G2_S_U_d88a3995_0</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>30</td><td>16</td><td>53.33</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>30</td><td>16</td><td>53.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203337
 EXPRESSION (Idle ? GenRx_Req_Addr : Acc_Addr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203338
 EXPRESSION (Idle ? 63'b000000000000000000000000000000000000000000000000000111111111111 : 63'b000000000000000000000000000000000000000000000000000111111111111)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203341
 EXPRESSION (Idle ? GenRx_Req_Len1 : Acc_Len1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203342
 EXPRESSION (Idle ? 12'b000000111111 : 12'b000000111111)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203344
 EXPRESSION (Idle ? Gen_Width1 : Acc_Width1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203407
 EXPRESSION (CmdTx_Vld ? ((Cur_Len1S[5:2] | {4 {(Err | RxWrap)}})) : u_3346)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203414
 EXPRESSION (Idle ? 1'b0 : 1'b0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203460
 EXPRESSION (Idle ? CmdRx_MatchId : Acc_MatchId)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203467
 EXPRESSION (Idle ? GenRx_Req_BurstType : Ret_BurstType)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203474
 EXPRESSION (Err ? GenRx_Req_Len1 : Cur_Len1S)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203475
 EXPRESSION (Idle ? GenRx_Req_Lock : Ret_Lock)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203481
 EXPRESSION (Idle ? GenRx_Req_Opc : Ret_Opc)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203482
 EXPRESSION (Idle ? GenRx_Req_SeqId : Ret_SeqId)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203488
 EXPRESSION (Idle ? GenRx_Req_SeqUnOrdered : Ret_SeqUnOrdered)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203495
 EXPRESSION (Idle ? GenRx_Req_User : Ret_User)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2083.html" >rsnoc_z_H_R_G_G2_S_U_d88a3995_0</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">26</td>
<td class="rt">48.15 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">524</td>
<td class="rt">414</td>
<td class="rt">79.01 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">262</td>
<td class="rt">211</td>
<td class="rt">80.53 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">262</td>
<td class="rt">203</td>
<td class="rt">77.48 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">54</td>
<td class="rt">26</td>
<td class="rt">48.15 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">524</td>
<td class="rt">414</td>
<td class="rt">79.01 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">262</td>
<td class="rt">211</td>
<td class="rt">80.53 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">262</td>
<td class="rt">203</td>
<td class="rt">77.48 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx_CurIsWrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_GenId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_MatchId[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_MatchId[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx_CurIsWrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_GenId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_MatchId[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_MatchId[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Split</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_SubWord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenRx_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenRx_Req_SeqId[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_SeqId[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenTx_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenTx_Req_SeqId[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_SeqId[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_Found</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_Key[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_Key[13:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_Key[15:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_Key[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_Key[21:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_Key[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_Key[25:23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_Key[30:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_MatchId[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_MatchId[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2083.html" >rsnoc_z_H_R_G_G2_S_U_d88a3995_0</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">87</td>
<td class="rt">70</td>
<td class="rt">80.46 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">203337</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">203338</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">203341</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">203342</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">203344</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">203407</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">203414</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">203460</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">203467</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">203474</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">203475</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">203481</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">203482</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">203488</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">203495</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">203346</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">203351</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">203359</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">203375</td>
<td class="rt">9</td>
<td class="rt">8</td>
<td class="rt">88.89 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">203419</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">203437</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">203443</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">203450</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">203455</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">203469</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">203477</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">203484</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">203490</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">203497</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">203506</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203337     	assign Cur_Addr = Idle ? GenRx_Req_Addr : Acc_Addr;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "green">==></font>  
           	                       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203338     	assign Cur_CrossB1 = Idle ? 63'b000000000000000000000000000000000000000000000000000111111111111 : 63'b000000000000000000000000000000000000000000000000000111111111111;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "green">==></font>  
           	                          <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203341     	assign Cur_Len1 = Idle ? GenRx_Req_Len1 : Acc_Len1;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "green">==></font>  
           	                       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203342     	assign Cur_MaxLen1 = Idle ? 12'b000000111111 : 12'b000000111111;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "green">==></font>  
           	                          <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203344     	assign Cur_Width1 = Idle ? Gen_Width1 : Acc_Width1;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203407     	assign WdCnt = CmdTx_Vld ? Cur_Len1S [5:2] | { 4 { ( Err | RxWrap ) }  } : u_3346;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203414     	assign Cur_BurstAlign = Idle ? 1'b0 : 1'b0;
           	                             <font color = "red">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203460     	assign CmdTx_MatchId = Idle ? CmdRx_MatchId : Acc_MatchId;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203467     	assign GenTx_Req_BurstType = Idle ? GenRx_Req_BurstType : Ret_BurstType;
           	                                  <font color = "red">-1-</font>  
           	                                  <font color = "green">==></font>  
           	                                  <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203474     	assign GenTx_Req_Len1 = Err ? GenRx_Req_Len1 : Cur_Len1S;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203475     	assign GenTx_Req_Lock = ( Idle ? GenRx_Req_Lock : Ret_Lock );
           	                               <font color = "red">-1-</font>  
           	                               <font color = "green">==></font>  
           	                               <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203481     	assign GenTx_Req_Opc = Idle ? GenRx_Req_Opc : Ret_Opc;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203482     	assign GenTx_Req_SeqId = Idle ? GenRx_Req_SeqId : Ret_SeqId;
           	                              <font color = "red">-1-</font>  
           	                              <font color = "green">==></font>  
           	                              <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203488     	assign GenTx_Req_SeqUnOrdered = Idle ? GenRx_Req_SeqUnOrdered : Ret_SeqUnOrdered;
           	                                     <font color = "red">-1-</font>  
           	                                     <font color = "green">==></font>  
           	                                     <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203495     	assign GenTx_Req_User = Idle ? GenRx_Req_User : Ret_User;
           	                             <font color = "red">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203346     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
203347     			Acc_Addr <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
203348     		else if ( CmdTx_Vld & NextTx )
           		     <font color = "green">-2-</font>  
203349     			Acc_Addr <= #1.0 ( Cur_NextAddr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203351     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
203352     			Acc_Len1 <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
203353     		else if ( CmdTx_Vld & NextTx )
           		     <font color = "green">-2-</font>  
203354     			Acc_Len1 <= #1.0 ( Cur_NextLen1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203359     		case ( uAcc_Width1_caseSel )
           		<font color = "red">-1-</font>                   
203360     			7'b0000001 : Acc_Width1 = 8'b00000011 ;
           <font color = "green">			==></font>
203361     			7'b0000010 : Acc_Width1 = 8'b00000011 ;
           <font color = "green">			==></font>
203362     			7'b0000100 : Acc_Width1 = 8'b00000011 ;
           <font color = "green">			==></font>
203363     			7'b0001000 : Acc_Width1 = 8'b00000111 ;
           <font color = "green">			==></font>
203364     			7'b0010000 : Acc_Width1 = 8'b00001111 ;
           <font color = "red">			==></font>
203365     			7'b0100000 : Acc_Width1 = 8'b00000011 ;
           <font color = "red">			==></font>
203366     			7'b1000000 : Acc_Width1 = 8'b00000011 ;
           <font color = "green">			==></font>
203367     			7'b0       : Acc_Width1 = 8'b00000011 ;
           <font color = "green">			==></font>
203368     			default    : Acc_Width1 = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>7'b0000001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0000010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0000100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0001000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0100000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b1000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203375     		case ( uGen_Width1_caseSel )
           		<font color = "red">-1-</font>                   
203376     			7'b0000001 : Gen_Width1 = 8'b00000011 ;
           <font color = "green">			==></font>
203377     			7'b0000010 : Gen_Width1 = 8'b00000011 ;
           <font color = "green">			==></font>
203378     			7'b0000100 : Gen_Width1 = 8'b00000011 ;
           <font color = "green">			==></font>
203379     			7'b0001000 : Gen_Width1 = 8'b00000111 ;
           <font color = "green">			==></font>
203380     			7'b0010000 : Gen_Width1 = 8'b00001111 ;
           <font color = "green">			==></font>
203381     			7'b0100000 : Gen_Width1 = 8'b00000011 ;
           <font color = "red">			==></font>
203382     			7'b1000000 : Gen_Width1 = 8'b00000011 ;
           <font color = "green">			==></font>
203383     			7'b0       : Gen_Width1 = 8'b00000011 ;
           <font color = "green">			==></font>
203384     			default    : Gen_Width1 = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>7'b0000001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0000010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0000100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0001000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0010000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0100000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b1000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203419     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
203420     			Ret_Opc <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
203421     		else if ( CmdRx_Vld & Idle & NextTx )
           		     <font color = "green">-2-</font>  
203422     			Ret_Opc <= #1.0 ( GenRx_Req_Opc );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203437     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
203438     			u_3346 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
203439     		else if ( NextTx )
           		     <font color = "green">-2-</font>  
203440     			u_3346 <= #1.0 ( WdCnt - 4'b0001 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203443     		case ( uCur_Len1S_caseSel )
           		<font color = "green">-1-</font>                  
203444     			1'b1    : Cur_Len1S = Len1S_Cross ;
           <font color = "green">			==></font>
203445     			1'b0    : Cur_Len1S = Cur_Len1 ;
           <font color = "green">			==></font>
203446     			default : Cur_Len1S = 6'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203450     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
203451     			u_379f <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
203452     		else if ( NextTx )
           		     <font color = "green">-2-</font>  
203453     			u_379f <= #1.0 ( GenTx_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203455     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
203456     			Idle <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
203457     		else if ( NextTx & CmdTx_Vld )
           		     <font color = "green">-2-</font>  
203458     			Idle <= #1.0 ( End );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203469     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
203470     			Ret_BurstType <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
203471     		else if ( CmdRx_Vld & Idle & NextTx )
           		     <font color = "green">-2-</font>  
203472     			Ret_BurstType <= #1.0 ( GenRx_Req_BurstType );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203477     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
203478     			Ret_Lock <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
203479     		else if ( CmdRx_Vld & Idle & NextTx )
           		     <font color = "green">-2-</font>  
203480     			Ret_Lock <= #1.0 ( GenRx_Req_Lock );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203484     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
203485     			Ret_SeqId <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
203486     		else if ( CmdRx_Vld & Idle & NextTx )
           		     <font color = "green">-2-</font>  
203487     			Ret_SeqId <= #1.0 ( GenRx_Req_SeqId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203490     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
203491     			Ret_SeqUnOrdered <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
203492     		else if ( CmdRx_Vld & Idle & NextTx )
           		     <font color = "green">-2-</font>  
203493     			Ret_SeqUnOrdered <= #1.0 ( GenRx_Req_SeqUnOrdered );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203497     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
203498     			Ret_User <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
203499     		else if ( CmdRx_Vld & Idle & NextTx )
           		     <font color = "green">-2-</font>  
203500     			Ret_User <= #1.0 ( GenRx_Req_User );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203506     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
203507     			Ret_Mode <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
203508     		else if ( CmdRx_Vld & Idle & NextTx )
           		     <font color = "green">-2-</font>  
203509     			Ret_Mode <= #1.0 ( CmdRx_Mode );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_174808">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_S_U_d88a3995_0">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
