

================================================================
== Synthesis Summary Report of 'multi_core_multi_ram_ip'
================================================================
+ General Information: 
    * Date:           Sat Aug  6 16:14:04 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        multi_core_multi_ram_ip
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |          Modules          | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |    |           |           |     |
    |          & Loops          | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +---------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ multi_core_multi_ram_ip  |     -|  0.00|      162|  1.620e+03|         -|      163|     -|        no|     -|   -|  1111 (1%)|  1818 (3%)|    -|
    | o VITIS_LOOP_23_1         |     -|  7.30|      160|  1.600e+03|        10|       10|    16|       yes|     -|   -|          -|          -|    -|
    +---------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register   | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL       | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER       | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER     | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR     | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | ip_num     | 0x10   | 32    | W      | Data signal of ip_num            |                                                                      |
| s_axi_control | data_ram_1 | 0x18   | 32    | W      | Data signal of data_ram          |                                                                      |
| s_axi_control | data_ram_2 | 0x1c   | 32    | W      | Data signal of data_ram          |                                                                      |
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* BRAM
+-----------------+------------+---------------+
| Interface       | Data Width | Address Width |
+-----------------+------------+---------------+
| local_ram_PORTA | 32         | 32            |
+-----------------+------------+---------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+----------+
| Argument  | Direction | Datatype |
+-----------+-----------+----------+
| ip_num    | in        | int      |
| local_ram | inout     | int*     |
| data_ram  | inout     | int*     |
+-----------+-----------+----------+

* SW-to-HW Mapping
+-----------+-----------------+-----------+----------+--------------------------------------+
| Argument  | HW Interface    | HW Type   | HW Usage | HW Info                              |
+-----------+-----------------+-----------+----------+--------------------------------------+
| ip_num    | s_axi_control   | register  |          | name=ip_num offset=0x10 range=32     |
| local_ram | local_ram_PORTA | interface |          |                                      |
| data_ram  | m_axi_gmem      | interface |          |                                      |
| data_ram  | s_axi_control   | register  | offset   | name=data_ram_1 offset=0x18 range=32 |
| data_ram  | s_axi_control   | register  | offset   | name=data_ram_2 offset=0x1c range=32 |
+-----------+-----------------+-----------+----------+--------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Bursts and Widening Missed
+--------------+----------+-----------------+--------------------------------------------------+------------+-----------------------------------+
| HW Interface | Variable | Loop            | Problem                                          | Resolution | Location                          |
+--------------+----------+-----------------+--------------------------------------------------+------------+-----------------------------------+
| m_axi_gmem   | data_ram | VITIS_LOOP_23_1 | Access global_value is in the conditional branch | 214-232    | multi_core_multi_ram_ip.cpp:23:20 |
| m_axi_gmem   | data_ram | VITIS_LOOP_23_1 | Access store is in the conditional branch        | 214-232    | multi_core_multi_ram_ip.cpp:23:20 |
+--------------+----------+-----------------+--------------------------------------------------+------------+-----------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------+-----+--------+-----------+-----+--------+---------+
| Name                      | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+---------------------------+-----+--------+-----------+-----+--------+---------+
| + multi_core_multi_ram_ip | 0   |        |           |     |        |         |
|   add_ln886_fu_207_p2     | -   |        | add_ln886 | add | fabric | 0       |
|   add_ln35_fu_257_p2      | -   |        | add_ln35  | add | fabric | 0       |
+---------------------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------------------------+---------------------------------------------------------------------+
| Type      | Options                          | Location                                                            |
+-----------+----------------------------------+---------------------------------------------------------------------+
| interface | s_axilite port=ip_num            | multi_core_multi_ram_ip.cpp:7 in multi_core_multi_ram_ip, ip_num    |
| interface | bram port=local_ram              | multi_core_multi_ram_ip.cpp:8 in multi_core_multi_ram_ip, local_ram |
| interface | m_axi port=data_ram offset=slave | multi_core_multi_ram_ip.cpp:9 in multi_core_multi_ram_ip, data_ram  |
| interface | s_axilite port=return            | multi_core_multi_ram_ip.cpp:10 in multi_core_multi_ram_ip, return   |
| pipeline  | II=10                            | multi_core_multi_ram_ip.cpp:24 in multi_core_multi_ram_ip           |
+-----------+----------------------------------+---------------------------------------------------------------------+


