[2025-09-17 17:26:46] START suite=cs trace=nutch_phase5_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase5_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2002078 heartbeat IPC: 4.995 cumulative IPC: 4.995 (Simulation time: 00 hr 00 min 29 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4013113 cumulative IPC: 4.984 (Simulation time: 00 hr 00 min 58 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4013113 cumulative IPC: 4.984 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 4013114 heartbeat IPC: 4.973 cumulative IPC: 5 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 8193295 heartbeat IPC: 2.392 cumulative IPC: 2.392 (Simulation time: 00 hr 01 min 30 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 12424013 heartbeat IPC: 2.364 cumulative IPC: 2.378 (Simulation time: 00 hr 02 min 04 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 16604336 heartbeat IPC: 2.392 cumulative IPC: 2.383 (Simulation time: 00 hr 02 min 40 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 20983444 heartbeat IPC: 2.284 cumulative IPC: 2.357 (Simulation time: 00 hr 03 min 18 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 25291257 heartbeat IPC: 2.321 cumulative IPC: 2.35 (Simulation time: 00 hr 03 min 57 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 32832894 heartbeat IPC: 1.326 cumulative IPC: 2.082 (Simulation time: 00 hr 04 min 55 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 42160681 heartbeat IPC: 1.072 cumulative IPC: 1.835 (Simulation time: 00 hr 05 min 58 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase5_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000017 cycles: 54511899 heartbeat IPC: 0.8096 cumulative IPC: 1.584 (Simulation time: 00 hr 07 min 14 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 70272607 heartbeat IPC: 0.6345 cumulative IPC: 1.358 (Simulation time: 00 hr 08 min 37 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 82064037 cumulative IPC: 1.219 (Simulation time: 00 hr 10 min 00 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 82064037 cumulative IPC: 1.219 (Simulation time: 00 hr 10 min 00 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase5_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.219 instructions: 100000000 cycles: 82064037
CPU 0 Branch Prediction Accuracy: 99.33% MPKI: 0.09855 Average ROB Occupancy at Mispredict: 7650
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00736
BRANCH_INDIRECT: 0.088
BRANCH_CONDITIONAL: 0.00319
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 773197
LQ_STALL: 56850
SQ_STALL: 195978


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 288.79477
REPLAY_LOAD: 158.58601
NON_REPLAY_LOAD: 9.570846

== Total ==
ADDR_TRANS: 220928
REPLAY_LOAD: 172383
NON_REPLAY_LOAD: 379886

== Counts ==
ADDR_TRANS: 765
REPLAY_LOAD: 1087
NON_REPLAY_LOAD: 39692

cpu0->cpu0_STLB TOTAL        ACCESS:      77179 HIT:      73744 MISS:       3435 MSHR_MERGE:          3
cpu0->cpu0_STLB LOAD         ACCESS:      77179 HIT:      73744 MISS:       3435 MSHR_MERGE:          3
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 587.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     446974 HIT:     315658 MISS:     131316 MSHR_MERGE:      27278
cpu0->cpu0_L2C LOAD         ACCESS:     259412 HIT:     199968 MISS:      59444 MSHR_MERGE:       4232
cpu0->cpu0_L2C RFO          ACCESS:      22920 HIT:      12936 MISS:       9984 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:      80870 HIT:      25023 MISS:      55847 MSHR_MERGE:      23046
cpu0->cpu0_L2C WRITE        ACCESS:      77544 HIT:      77334 MISS:        210 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       6228 HIT:        397 MISS:       5831 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      51785 ISSUED:      51558 USEFUL:      12344 USELESS:       4571
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 106.4 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4986236 HIT:    4706486 MISS:     279750 MSHR_MERGE:      92431
cpu0->cpu0_L1I LOAD         ACCESS:    4986236 HIT:    4706486 MISS:     279750 MSHR_MERGE:      92431
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 19.41 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   23812398 HIT:   23518295 MISS:     294103 MSHR_MERGE:     163532
cpu0->cpu0_L1D LOAD         ACCESS:   19594227 HIT:   19482599 MISS:     111628 MSHR_MERGE:      39535
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     285566 HIT:     228425 MISS:      57141 MSHR_MERGE:      27816
cpu0->cpu0_L1D WRITE        ACCESS:    3924982 HIT:    3805973 MISS:     119009 MSHR_MERGE:      96084
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7623 HIT:       1298 MISS:       6325 MSHR_MERGE:         97
cpu0->cpu0_L1D PREFETCH REQUESTED:     338119 ISSUED:     285566 USEFUL:      25081 USELESS:       2928
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 75.4 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3649600 HIT:    3594399 MISS:      55201 MSHR_MERGE:      26686
cpu0->cpu0_ITLB LOAD         ACCESS:    3649600 HIT:    3594399 MISS:      55201 MSHR_MERGE:      26686
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 21.1 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   23196770 HIT:   23120977 MISS:      75793 MSHR_MERGE:      27129
cpu0->cpu0_DTLB LOAD         ACCESS:   23196770 HIT:   23120977 MISS:      75793 MSHR_MERGE:      27129
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 36.87 cycles
cpu0->LLC TOTAL        ACCESS:     157006 HIT:      68543 MISS:      88463 MSHR_MERGE:        318
cpu0->LLC LOAD         ACCESS:      55211 HIT:      11499 MISS:      43712 MSHR_MERGE:         60
cpu0->LLC RFO          ACCESS:       9984 HIT:       1092 MISS:       8892 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      32801 HIT:       2457 MISS:      30344 MSHR_MERGE:        258
cpu0->LLC WRITE        ACCESS:      53179 HIT:      53094 MISS:         85 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       5831 HIT:        401 MISS:       5430 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.39 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       9760
  ROW_BUFFER_MISS:      78300
  AVG DBUS CONGESTED CYCLE: 4.082
Channel 0 WQ ROW_BUFFER_HIT:       2967
  ROW_BUFFER_MISS:      31177
  FULL:          0
Channel 0 REFRESHES ISSUED:       6839

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        42131         7860         1616         2900
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           10           31           37         2095
  STLB miss resolved @ L2C                0            8           34           35          460
  STLB miss resolved @ LLC                0            9           25           91          367
  STLB miss resolved @ MEM                0           14           97          197         3628

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              11862         2010        29864         1236         1289
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            7           25           24          287
  STLB miss resolved @ L2C                0            4           14           25          121
  STLB miss resolved @ LLC                0            2            9           40           78
  STLB miss resolved @ MEM                0            5           41           59         1406
[2025-09-17 17:36:46] END   suite=cs trace=nutch_phase5_core0 (rc=0)
