$comment
	File created using the following command:
		vcd file CmpN_Demo.msim.vcd -direction
$end
$date
	Wed Mar 27 12:14:19 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module cmpn_vhd_vec_tst $end
$var wire 1 ! equal $end
$var wire 1 " input0 [7] $end
$var wire 1 # input0 [6] $end
$var wire 1 $ input0 [5] $end
$var wire 1 % input0 [4] $end
$var wire 1 & input0 [3] $end
$var wire 1 ' input0 [2] $end
$var wire 1 ( input0 [1] $end
$var wire 1 ) input0 [0] $end
$var wire 1 * input1 [7] $end
$var wire 1 + input1 [6] $end
$var wire 1 , input1 [5] $end
$var wire 1 - input1 [4] $end
$var wire 1 . input1 [3] $end
$var wire 1 / input1 [2] $end
$var wire 1 0 input1 [1] $end
$var wire 1 1 input1 [0] $end
$var wire 1 2 ltSigned $end
$var wire 1 3 ltUnsigned $end
$var wire 1 4 notEqual $end

$scope module i1 $end
$var wire 1 5 gnd $end
$var wire 1 6 vcc $end
$var wire 1 7 unknown $end
$var wire 1 8 devoe $end
$var wire 1 9 devclrn $end
$var wire 1 : devpor $end
$var wire 1 ; ww_devoe $end
$var wire 1 < ww_devclrn $end
$var wire 1 = ww_devpor $end
$var wire 1 > ww_input0 [7] $end
$var wire 1 ? ww_input0 [6] $end
$var wire 1 @ ww_input0 [5] $end
$var wire 1 A ww_input0 [4] $end
$var wire 1 B ww_input0 [3] $end
$var wire 1 C ww_input0 [2] $end
$var wire 1 D ww_input0 [1] $end
$var wire 1 E ww_input0 [0] $end
$var wire 1 F ww_input1 [7] $end
$var wire 1 G ww_input1 [6] $end
$var wire 1 H ww_input1 [5] $end
$var wire 1 I ww_input1 [4] $end
$var wire 1 J ww_input1 [3] $end
$var wire 1 K ww_input1 [2] $end
$var wire 1 L ww_input1 [1] $end
$var wire 1 M ww_input1 [0] $end
$var wire 1 N ww_equal $end
$var wire 1 O ww_notEqual $end
$var wire 1 P ww_ltSigned $end
$var wire 1 Q ww_ltUnsigned $end
$var wire 1 R \equal~output_o\ $end
$var wire 1 S \notEqual~output_o\ $end
$var wire 1 T \ltSigned~output_o\ $end
$var wire 1 U \ltUnsigned~output_o\ $end
$var wire 1 V \input1[6]~input_o\ $end
$var wire 1 W \input0[7]~input_o\ $end
$var wire 1 X \input0[6]~input_o\ $end
$var wire 1 Y \input1[7]~input_o\ $end
$var wire 1 Z \Equal0~3_combout\ $end
$var wire 1 [ \input1[4]~input_o\ $end
$var wire 1 \ \input0[4]~input_o\ $end
$var wire 1 ] \input0[5]~input_o\ $end
$var wire 1 ^ \input1[5]~input_o\ $end
$var wire 1 _ \Equal0~2_combout\ $end
$var wire 1 ` \input0[2]~input_o\ $end
$var wire 1 a \input1[2]~input_o\ $end
$var wire 1 b \input0[3]~input_o\ $end
$var wire 1 c \input1[3]~input_o\ $end
$var wire 1 d \Equal0~1_combout\ $end
$var wire 1 e \input1[1]~input_o\ $end
$var wire 1 f \input1[0]~input_o\ $end
$var wire 1 g \input0[0]~input_o\ $end
$var wire 1 h \input0[1]~input_o\ $end
$var wire 1 i \Equal0~0_combout\ $end
$var wire 1 j \Equal0~4_combout\ $end
$var wire 1 k \LessThan0~1_cout\ $end
$var wire 1 l \LessThan0~3_cout\ $end
$var wire 1 m \LessThan0~5_cout\ $end
$var wire 1 n \LessThan0~7_cout\ $end
$var wire 1 o \LessThan0~9_cout\ $end
$var wire 1 p \LessThan0~11_cout\ $end
$var wire 1 q \LessThan0~13_cout\ $end
$var wire 1 r \LessThan0~14_combout\ $end
$var wire 1 s \LessThan1~1_cout\ $end
$var wire 1 t \LessThan1~3_cout\ $end
$var wire 1 u \LessThan1~5_cout\ $end
$var wire 1 v \LessThan1~7_cout\ $end
$var wire 1 w \LessThan1~9_cout\ $end
$var wire 1 x \LessThan1~11_cout\ $end
$var wire 1 y \LessThan1~13_cout\ $end
$var wire 1 z \LessThan1~14_combout\ $end
$var wire 1 { \ALT_INV_Equal0~4_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
02
03
04
05
16
x7
18
19
1:
1;
1<
1=
1N
0O
0P
0Q
1R
0S
0T
0U
0V
0W
0X
0Y
1Z
0[
0\
0]
0^
1_
0`
0a
0b
0c
1d
0e
0f
0g
0h
1i
1j
0k
1l
0m
1n
0o
1p
0q
0r
0s
1t
0u
1v
0w
1x
0y
0z
0{
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
$end
#1000000
