
rftune.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008200  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000104  080083b0  080083b0  000183b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080084b4  080084b4  000201f4  2**0
                  CONTENTS
  4 .ARM          00000000  080084b4  080084b4  000201f4  2**0
                  CONTENTS
  5 .preinit_array 00000000  080084b4  080084b4  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080084b4  080084b4  000184b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080084b8  080084b8  000184b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  080084bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001958  200001f4  080086b0  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001b4c  080086b0  00021b4c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001cf1c  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000039f5  00000000  00000000  0003d140  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000013c8  00000000  00000000  00040b38  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001220  00000000  00000000  00041f00  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002ec0c  00000000  00000000  00043120  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00013299  00000000  00000000  00071d2c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0010359d  00000000  00000000  00084fc5  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00188562  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000054a0  00000000  00000000  001885e0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001f4 	.word	0x200001f4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08008398 	.word	0x08008398

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001f8 	.word	0x200001f8
 80001ec:	08008398 	.word	0x08008398

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <_Z8delay_usmP17TIM_HandleTypeDef>:

#include "main.h"
#include "delay.h"

void delay_us (uint32_t us, TIM_HandleTypeDef *htim)
{
 80002a0:	b480      	push	{r7}
 80002a2:	b083      	sub	sp, #12
 80002a4:	af00      	add	r7, sp, #0
 80002a6:	6078      	str	r0, [r7, #4]
 80002a8:	6039      	str	r1, [r7, #0]
	__HAL_TIM_SET_COUNTER(htim,0);  // set the counter value a 0
 80002aa:	683b      	ldr	r3, [r7, #0]
 80002ac:	681b      	ldr	r3, [r3, #0]
 80002ae:	2200      	movs	r2, #0
 80002b0:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(htim) < us);  // wait for the counter to reach the us input in the parameter
 80002b2:	683b      	ldr	r3, [r7, #0]
 80002b4:	681b      	ldr	r3, [r3, #0]
 80002b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80002b8:	687a      	ldr	r2, [r7, #4]
 80002ba:	429a      	cmp	r2, r3
 80002bc:	bf8c      	ite	hi
 80002be:	2301      	movhi	r3, #1
 80002c0:	2300      	movls	r3, #0
 80002c2:	b2db      	uxtb	r3, r3
 80002c4:	2b00      	cmp	r3, #0
 80002c6:	d000      	beq.n	80002ca <_Z8delay_usmP17TIM_HandleTypeDef+0x2a>
 80002c8:	e7f3      	b.n	80002b2 <_Z8delay_usmP17TIM_HandleTypeDef+0x12>
}
 80002ca:	bf00      	nop
 80002cc:	370c      	adds	r7, #12
 80002ce:	46bd      	mov	sp, r7
 80002d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d4:	4770      	bx	lr
	...

080002d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002d8:	b5b0      	push	{r4, r5, r7, lr}
 80002da:	b0b0      	sub	sp, #192	; 0xc0
 80002dc:	af06      	add	r7, sp, #24
  /* USER CODE BEGIN 1 */
	uint8_t cdc_buf[] = "Sample Text From CDC Buffer";
 80002de:	4b4f      	ldr	r3, [pc, #316]	; (800041c <main+0x144>)
 80002e0:	f107 0484 	add.w	r4, r7, #132	; 0x84
 80002e4:	461d      	mov	r5, r3
 80002e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80002e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80002ea:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80002ee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	char ch_buf1[100];
	int local_idx = 0;
 80002f2:	2300      	movs	r3, #0
 80002f4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002f8:	f000 fcf5 	bl	8000ce6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002fc:	f000 f898 	bl	8000430 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000300:	f000 f994 	bl	800062c <_ZL12MX_GPIO_Initv>
  MX_TIM2_Init();
 8000304:	f000 f936 	bl	8000574 <_ZL12MX_TIM2_Initv>
  MX_USB_DEVICE_Init();
 8000308:	f006 fde8 	bl	8006edc <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  MXEX_GPIO_INIT();
 800030c:	f000 f9fe 	bl	800070c <_ZL14MXEX_GPIO_INITv>
  HAL_TIM_Base_Start(&htim2);
 8000310:	4843      	ldr	r0, [pc, #268]	; (8000420 <main+0x148>)
 8000312:	f003 fc8f 	bl	8003c34 <HAL_TIM_Base_Start>

  RFFC rffc(GPIOD, GPIO_PIN_1, GPIOD, GPIO_PIN_4, GPIOD, GPIO_PIN_2, GPIOD, GPIO_PIN_0);
 8000316:	4638      	mov	r0, r7
 8000318:	2301      	movs	r3, #1
 800031a:	9304      	str	r3, [sp, #16]
 800031c:	4b41      	ldr	r3, [pc, #260]	; (8000424 <main+0x14c>)
 800031e:	9303      	str	r3, [sp, #12]
 8000320:	2304      	movs	r3, #4
 8000322:	9302      	str	r3, [sp, #8]
 8000324:	4b3f      	ldr	r3, [pc, #252]	; (8000424 <main+0x14c>)
 8000326:	9301      	str	r3, [sp, #4]
 8000328:	2310      	movs	r3, #16
 800032a:	9300      	str	r3, [sp, #0]
 800032c:	4b3d      	ldr	r3, [pc, #244]	; (8000424 <main+0x14c>)
 800032e:	2202      	movs	r2, #2
 8000330:	493c      	ldr	r1, [pc, #240]	; (8000424 <main+0x14c>)
 8000332:	f000 fa23 	bl	800077c <_ZN4RFFCC1EP12GPIO_TypeDeftS1_tS1_tS1_t>
  //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);

  uint16_t SDI_CTRL = 0;
 8000336:	2300      	movs	r3, #0
 8000338:	f8a7 30a2 	strh.w	r3, [r7, #162]	; 0xa2

  SDI_CTRL = rffc.read(0x15);
 800033c:	463b      	mov	r3, r7
 800033e:	2115      	movs	r1, #21
 8000340:	4618      	mov	r0, r3
 8000342:	f000 fa43 	bl	80007cc <_ZN4RFFC4readEh>
 8000346:	4603      	mov	r3, r0
 8000348:	f8a7 30a2 	strh.w	r3, [r7, #162]	; 0xa2
  sprintf(ch_buf1,"REG(15) : %03d\r\n", SDI_CTRL);
 800034c:	f8b7 20a2 	ldrh.w	r2, [r7, #162]	; 0xa2
 8000350:	f107 0320 	add.w	r3, r7, #32
 8000354:	4934      	ldr	r1, [pc, #208]	; (8000428 <main+0x150>)
 8000356:	4618      	mov	r0, r3
 8000358:	f007 fcd0 	bl	8007cfc <siprintf>
  for(local_idx=0;local_idx<16;local_idx++)
 800035c:	2300      	movs	r3, #0
 800035e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8000362:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8000366:	2b0f      	cmp	r3, #15
 8000368:	dc26      	bgt.n	80003b8 <main+0xe0>
  {
	  SDI_CTRL = rffc.read(local_idx);
 800036a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800036e:	b2da      	uxtb	r2, r3
 8000370:	463b      	mov	r3, r7
 8000372:	4611      	mov	r1, r2
 8000374:	4618      	mov	r0, r3
 8000376:	f000 fa29 	bl	80007cc <_ZN4RFFC4readEh>
 800037a:	4603      	mov	r3, r0
 800037c:	f8a7 30a2 	strh.w	r3, [r7, #162]	; 0xa2
	  sprintf(ch_buf1,"REG(0X%04X) : 0X%04X\r\n", local_idx,  SDI_CTRL);
 8000380:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 8000384:	f107 0020 	add.w	r0, r7, #32
 8000388:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800038c:	4927      	ldr	r1, [pc, #156]	; (800042c <main+0x154>)
 800038e:	f007 fcb5 	bl	8007cfc <siprintf>
	  CDC_Transmit_FS((uint8_t *)ch_buf1, strlen(ch_buf1));
 8000392:	f107 0320 	add.w	r3, r7, #32
 8000396:	4618      	mov	r0, r3
 8000398:	f7ff ff2a 	bl	80001f0 <strlen>
 800039c:	4603      	mov	r3, r0
 800039e:	b29a      	uxth	r2, r3
 80003a0:	f107 0320 	add.w	r3, r7, #32
 80003a4:	4611      	mov	r1, r2
 80003a6:	4618      	mov	r0, r3
 80003a8:	f006 fe56 	bl	8007058 <CDC_Transmit_FS>
  for(local_idx=0;local_idx<16;local_idx++)
 80003ac:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80003b0:	3301      	adds	r3, #1
 80003b2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80003b6:	e7d4      	b.n	8000362 <main+0x8a>
	  delay_us(10000, &htim2);
	  */
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	HAL_Delay(5000);
 80003b8:	f241 3088 	movw	r0, #5000	; 0x1388
 80003bc:	f000 fd08 	bl	8000dd0 <HAL_Delay>
	for(local_idx=0;local_idx<16;local_idx++)
 80003c0:	2300      	movs	r3, #0
 80003c2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80003c6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80003ca:	2b0f      	cmp	r3, #15
 80003cc:	dcf4      	bgt.n	80003b8 <main+0xe0>
	{
	  SDI_CTRL = rffc.read(local_idx);
 80003ce:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80003d2:	b2da      	uxtb	r2, r3
 80003d4:	463b      	mov	r3, r7
 80003d6:	4611      	mov	r1, r2
 80003d8:	4618      	mov	r0, r3
 80003da:	f000 f9f7 	bl	80007cc <_ZN4RFFC4readEh>
 80003de:	4603      	mov	r3, r0
 80003e0:	f8a7 30a2 	strh.w	r3, [r7, #162]	; 0xa2
	  sprintf(ch_buf1,"REG(0X%04X) : 0X%04X\r\n", local_idx,  SDI_CTRL);
 80003e4:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 80003e8:	f107 0020 	add.w	r0, r7, #32
 80003ec:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 80003f0:	490e      	ldr	r1, [pc, #56]	; (800042c <main+0x154>)
 80003f2:	f007 fc83 	bl	8007cfc <siprintf>
	  CDC_Transmit_FS((uint8_t *)ch_buf1, strlen(ch_buf1));
 80003f6:	f107 0320 	add.w	r3, r7, #32
 80003fa:	4618      	mov	r0, r3
 80003fc:	f7ff fef8 	bl	80001f0 <strlen>
 8000400:	4603      	mov	r3, r0
 8000402:	b29a      	uxth	r2, r3
 8000404:	f107 0320 	add.w	r3, r7, #32
 8000408:	4611      	mov	r1, r2
 800040a:	4618      	mov	r0, r3
 800040c:	f006 fe24 	bl	8007058 <CDC_Transmit_FS>
	for(local_idx=0;local_idx<16;local_idx++)
 8000410:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8000414:	3301      	adds	r3, #1
 8000416:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800041a:	e7d4      	b.n	80003c6 <main+0xee>
 800041c:	080083dc 	.word	0x080083dc
 8000420:	20000210 	.word	0x20000210
 8000424:	48000c00 	.word	0x48000c00
 8000428:	080083b0 	.word	0x080083b0
 800042c:	080083c4 	.word	0x080083c4

08000430 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b0ba      	sub	sp, #232	; 0xe8
 8000434:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000436:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800043a:	2244      	movs	r2, #68	; 0x44
 800043c:	2100      	movs	r1, #0
 800043e:	4618      	mov	r0, r3
 8000440:	f007 fb9c 	bl	8007b7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000444:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8000448:	2200      	movs	r2, #0
 800044a:	601a      	str	r2, [r3, #0]
 800044c:	605a      	str	r2, [r3, #4]
 800044e:	609a      	str	r2, [r3, #8]
 8000450:	60da      	str	r2, [r3, #12]
 8000452:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000454:	1d3b      	adds	r3, r7, #4
 8000456:	228c      	movs	r2, #140	; 0x8c
 8000458:	2100      	movs	r1, #0
 800045a:	4618      	mov	r0, r3
 800045c:	f007 fb8e 	bl	8007b7c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000460:	2314      	movs	r3, #20
 8000462:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.LSEState = RCC_LSE_OFF;
 8000466:	2300      	movs	r3, #0
 8000468:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800046c:	2301      	movs	r3, #1
 800046e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000472:	2300      	movs	r3, #0
 8000474:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000478:	2360      	movs	r3, #96	; 0x60
 800047a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800047e:	2302      	movs	r3, #2
 8000480:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000484:	2301      	movs	r3, #1
 8000486:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLM = 1;
 800048a:	2301      	movs	r3, #1
 800048c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000490:	2328      	movs	r3, #40	; 0x28
 8000492:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000496:	2302      	movs	r3, #2
 8000498:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800049c:	2302      	movs	r3, #2
 800049e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80004a2:	2302      	movs	r3, #2
 80004a4:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004a8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80004ac:	4618      	mov	r0, r3
 80004ae:	f002 f899 	bl	80025e4 <HAL_RCC_OscConfig>
 80004b2:	4603      	mov	r3, r0
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	bf14      	ite	ne
 80004b8:	2301      	movne	r3, #1
 80004ba:	2300      	moveq	r3, #0
 80004bc:	b2db      	uxtb	r3, r3
 80004be:	2b00      	cmp	r3, #0
 80004c0:	d001      	beq.n	80004c6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80004c2:	f000 f957 	bl	8000774 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004c6:	230f      	movs	r3, #15
 80004c8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004cc:	2303      	movs	r3, #3
 80004ce:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004d2:	2300      	movs	r3, #0
 80004d4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004d8:	2300      	movs	r3, #0
 80004da:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004de:	2300      	movs	r3, #0
 80004e0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80004e4:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80004e8:	2104      	movs	r1, #4
 80004ea:	4618      	mov	r0, r3
 80004ec:	f002 fca0 	bl	8002e30 <HAL_RCC_ClockConfig>
 80004f0:	4603      	mov	r3, r0
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	bf14      	ite	ne
 80004f6:	2301      	movne	r3, #1
 80004f8:	2300      	moveq	r3, #0
 80004fa:	b2db      	uxtb	r3, r3
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d001      	beq.n	8000504 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000500:	f000 f938 	bl	8000774 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000504:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000508:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 800050a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800050e:	677b      	str	r3, [r7, #116]	; 0x74
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000510:	2301      	movs	r3, #1
 8000512:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000514:	2301      	movs	r3, #1
 8000516:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8000518:	2318      	movs	r3, #24
 800051a:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 800051c:	2302      	movs	r3, #2
 800051e:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000520:	2302      	movs	r3, #2
 8000522:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000524:	2302      	movs	r3, #2
 8000526:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8000528:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800052c:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800052e:	1d3b      	adds	r3, r7, #4
 8000530:	4618      	mov	r0, r3
 8000532:	f002 fe55 	bl	80031e0 <HAL_RCCEx_PeriphCLKConfig>
 8000536:	4603      	mov	r3, r0
 8000538:	2b00      	cmp	r3, #0
 800053a:	bf14      	ite	ne
 800053c:	2301      	movne	r3, #1
 800053e:	2300      	moveq	r3, #0
 8000540:	b2db      	uxtb	r3, r3
 8000542:	2b00      	cmp	r3, #0
 8000544:	d001      	beq.n	800054a <SystemClock_Config+0x11a>
  {
    Error_Handler();
 8000546:	f000 f915 	bl	8000774 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800054a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800054e:	f001 ffe3 	bl	8002518 <HAL_PWREx_ControlVoltageScaling>
 8000552:	4603      	mov	r3, r0
 8000554:	2b00      	cmp	r3, #0
 8000556:	bf14      	ite	ne
 8000558:	2301      	movne	r3, #1
 800055a:	2300      	moveq	r3, #0
 800055c:	b2db      	uxtb	r3, r3
 800055e:	2b00      	cmp	r3, #0
 8000560:	d001      	beq.n	8000566 <SystemClock_Config+0x136>
  {
    Error_Handler();
 8000562:	f000 f907 	bl	8000774 <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000566:	f003 f933 	bl	80037d0 <HAL_RCCEx_EnableMSIPLLMode>
}
 800056a:	bf00      	nop
 800056c:	37e8      	adds	r7, #232	; 0xe8
 800056e:	46bd      	mov	sp, r7
 8000570:	bd80      	pop	{r7, pc}
	...

08000574 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b088      	sub	sp, #32
 8000578:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800057a:	f107 0310 	add.w	r3, r7, #16
 800057e:	2200      	movs	r2, #0
 8000580:	601a      	str	r2, [r3, #0]
 8000582:	605a      	str	r2, [r3, #4]
 8000584:	609a      	str	r2, [r3, #8]
 8000586:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000588:	1d3b      	adds	r3, r7, #4
 800058a:	2200      	movs	r2, #0
 800058c:	601a      	str	r2, [r3, #0]
 800058e:	605a      	str	r2, [r3, #4]
 8000590:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000592:	4b25      	ldr	r3, [pc, #148]	; (8000628 <_ZL12MX_TIM2_Initv+0xb4>)
 8000594:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000598:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 80;
 800059a:	4b23      	ldr	r3, [pc, #140]	; (8000628 <_ZL12MX_TIM2_Initv+0xb4>)
 800059c:	2250      	movs	r2, #80	; 0x50
 800059e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005a0:	4b21      	ldr	r3, [pc, #132]	; (8000628 <_ZL12MX_TIM2_Initv+0xb4>)
 80005a2:	2200      	movs	r2, #0
 80005a4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80005a6:	4b20      	ldr	r3, [pc, #128]	; (8000628 <_ZL12MX_TIM2_Initv+0xb4>)
 80005a8:	f04f 32ff 	mov.w	r2, #4294967295
 80005ac:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005ae:	4b1e      	ldr	r3, [pc, #120]	; (8000628 <_ZL12MX_TIM2_Initv+0xb4>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80005b4:	4b1c      	ldr	r3, [pc, #112]	; (8000628 <_ZL12MX_TIM2_Initv+0xb4>)
 80005b6:	2280      	movs	r2, #128	; 0x80
 80005b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80005ba:	481b      	ldr	r0, [pc, #108]	; (8000628 <_ZL12MX_TIM2_Initv+0xb4>)
 80005bc:	f003 fae2 	bl	8003b84 <HAL_TIM_Base_Init>
 80005c0:	4603      	mov	r3, r0
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	bf14      	ite	ne
 80005c6:	2301      	movne	r3, #1
 80005c8:	2300      	moveq	r3, #0
 80005ca:	b2db      	uxtb	r3, r3
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d001      	beq.n	80005d4 <_ZL12MX_TIM2_Initv+0x60>
  {
    Error_Handler();
 80005d0:	f000 f8d0 	bl	8000774 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80005d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005d8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80005da:	f107 0310 	add.w	r3, r7, #16
 80005de:	4619      	mov	r1, r3
 80005e0:	4811      	ldr	r0, [pc, #68]	; (8000628 <_ZL12MX_TIM2_Initv+0xb4>)
 80005e2:	f003 fb8f 	bl	8003d04 <HAL_TIM_ConfigClockSource>
 80005e6:	4603      	mov	r3, r0
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	bf14      	ite	ne
 80005ec:	2301      	movne	r3, #1
 80005ee:	2300      	moveq	r3, #0
 80005f0:	b2db      	uxtb	r3, r3
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d001      	beq.n	80005fa <_ZL12MX_TIM2_Initv+0x86>
  {
    Error_Handler();
 80005f6:	f000 f8bd 	bl	8000774 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005fa:	2300      	movs	r3, #0
 80005fc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005fe:	2300      	movs	r3, #0
 8000600:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000602:	1d3b      	adds	r3, r7, #4
 8000604:	4619      	mov	r1, r3
 8000606:	4808      	ldr	r0, [pc, #32]	; (8000628 <_ZL12MX_TIM2_Initv+0xb4>)
 8000608:	f003 fd6a 	bl	80040e0 <HAL_TIMEx_MasterConfigSynchronization>
 800060c:	4603      	mov	r3, r0
 800060e:	2b00      	cmp	r3, #0
 8000610:	bf14      	ite	ne
 8000612:	2301      	movne	r3, #1
 8000614:	2300      	moveq	r3, #0
 8000616:	b2db      	uxtb	r3, r3
 8000618:	2b00      	cmp	r3, #0
 800061a:	d001      	beq.n	8000620 <_ZL12MX_TIM2_Initv+0xac>
  {
    Error_Handler();
 800061c:	f000 f8aa 	bl	8000774 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000620:	bf00      	nop
 8000622:	3720      	adds	r7, #32
 8000624:	46bd      	mov	sp, r7
 8000626:	bd80      	pop	{r7, pc}
 8000628:	20000210 	.word	0x20000210

0800062c <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b08a      	sub	sp, #40	; 0x28
 8000630:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000632:	f107 0314 	add.w	r3, r7, #20
 8000636:	2200      	movs	r2, #0
 8000638:	601a      	str	r2, [r3, #0]
 800063a:	605a      	str	r2, [r3, #4]
 800063c:	609a      	str	r2, [r3, #8]
 800063e:	60da      	str	r2, [r3, #12]
 8000640:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000642:	4b2f      	ldr	r3, [pc, #188]	; (8000700 <_ZL12MX_GPIO_Initv+0xd4>)
 8000644:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000646:	4a2e      	ldr	r2, [pc, #184]	; (8000700 <_ZL12MX_GPIO_Initv+0xd4>)
 8000648:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800064c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800064e:	4b2c      	ldr	r3, [pc, #176]	; (8000700 <_ZL12MX_GPIO_Initv+0xd4>)
 8000650:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000652:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000656:	613b      	str	r3, [r7, #16]
 8000658:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800065a:	4b29      	ldr	r3, [pc, #164]	; (8000700 <_ZL12MX_GPIO_Initv+0xd4>)
 800065c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800065e:	4a28      	ldr	r2, [pc, #160]	; (8000700 <_ZL12MX_GPIO_Initv+0xd4>)
 8000660:	f043 0302 	orr.w	r3, r3, #2
 8000664:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000666:	4b26      	ldr	r3, [pc, #152]	; (8000700 <_ZL12MX_GPIO_Initv+0xd4>)
 8000668:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800066a:	f003 0302 	and.w	r3, r3, #2
 800066e:	60fb      	str	r3, [r7, #12]
 8000670:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000672:	4b23      	ldr	r3, [pc, #140]	; (8000700 <_ZL12MX_GPIO_Initv+0xd4>)
 8000674:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000676:	4a22      	ldr	r2, [pc, #136]	; (8000700 <_ZL12MX_GPIO_Initv+0xd4>)
 8000678:	f043 0308 	orr.w	r3, r3, #8
 800067c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800067e:	4b20      	ldr	r3, [pc, #128]	; (8000700 <_ZL12MX_GPIO_Initv+0xd4>)
 8000680:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000682:	f003 0308 	and.w	r3, r3, #8
 8000686:	60bb      	str	r3, [r7, #8]
 8000688:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800068a:	4b1d      	ldr	r3, [pc, #116]	; (8000700 <_ZL12MX_GPIO_Initv+0xd4>)
 800068c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800068e:	4a1c      	ldr	r2, [pc, #112]	; (8000700 <_ZL12MX_GPIO_Initv+0xd4>)
 8000690:	f043 0301 	orr.w	r3, r3, #1
 8000694:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000696:	4b1a      	ldr	r3, [pc, #104]	; (8000700 <_ZL12MX_GPIO_Initv+0xd4>)
 8000698:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800069a:	f003 0301 	and.w	r3, r3, #1
 800069e:	607b      	str	r3, [r7, #4]
 80006a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 80006a2:	2200      	movs	r2, #0
 80006a4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80006a8:	4816      	ldr	r0, [pc, #88]	; (8000704 <_ZL12MX_GPIO_Initv+0xd8>)
 80006aa:	f000 fe6f 	bl	800138c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LDO_ON_GPIO_Port, LDO_ON_Pin, GPIO_PIN_SET);
 80006ae:	2201      	movs	r2, #1
 80006b0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80006b4:	4814      	ldr	r0, [pc, #80]	; (8000708 <_ZL12MX_GPIO_Initv+0xdc>)
 80006b6:	f000 fe69 	bl	800138c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin;
 80006ba:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80006be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006c0:	2301      	movs	r3, #1
 80006c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c4:	2300      	movs	r3, #0
 80006c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006c8:	2300      	movs	r3, #0
 80006ca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_RED_GPIO_Port, &GPIO_InitStruct);
 80006cc:	f107 0314 	add.w	r3, r7, #20
 80006d0:	4619      	mov	r1, r3
 80006d2:	480c      	ldr	r0, [pc, #48]	; (8000704 <_ZL12MX_GPIO_Initv+0xd8>)
 80006d4:	f000 fcb0 	bl	8001038 <HAL_GPIO_Init>

  /*Configure GPIO pin : LDO_ON_Pin */
  GPIO_InitStruct.Pin = LDO_ON_Pin;
 80006d8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80006dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006de:	2301      	movs	r3, #1
 80006e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e2:	2300      	movs	r3, #0
 80006e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006e6:	2300      	movs	r3, #0
 80006e8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LDO_ON_GPIO_Port, &GPIO_InitStruct);
 80006ea:	f107 0314 	add.w	r3, r7, #20
 80006ee:	4619      	mov	r1, r3
 80006f0:	4805      	ldr	r0, [pc, #20]	; (8000708 <_ZL12MX_GPIO_Initv+0xdc>)
 80006f2:	f000 fca1 	bl	8001038 <HAL_GPIO_Init>

}
 80006f6:	bf00      	nop
 80006f8:	3728      	adds	r7, #40	; 0x28
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	bf00      	nop
 8000700:	40021000 	.word	0x40021000
 8000704:	48000400 	.word	0x48000400
 8000708:	48000c00 	.word	0x48000c00

0800070c <_ZL14MXEX_GPIO_INITv>:

/* USER CODE BEGIN 4 */

static void MXEX_GPIO_INIT(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b086      	sub	sp, #24
 8000710:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000712:	1d3b      	adds	r3, r7, #4
 8000714:	2200      	movs	r2, #0
 8000716:	601a      	str	r2, [r3, #0]
 8000718:	605a      	str	r2, [r3, #4]
 800071a:	609a      	str	r2, [r3, #8]
 800071c:	60da      	str	r2, [r3, #12]
 800071e:	611a      	str	r2, [r3, #16]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_SET);   //ENX - NORMALLY HIGH. ACTIVE LOW.
 8000720:	2201      	movs	r2, #1
 8000722:	2101      	movs	r1, #1
 8000724:	4811      	ldr	r0, [pc, #68]	; (800076c <_ZL14MXEX_GPIO_INITv+0x60>)
 8000726:	f000 fe31 	bl	800138c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_RESET); //SCLK
 800072a:	2200      	movs	r2, #0
 800072c:	2102      	movs	r1, #2
 800072e:	480f      	ldr	r0, [pc, #60]	; (800076c <_ZL14MXEX_GPIO_INITv+0x60>)
 8000730:	f000 fe2c 	bl	800138c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET); //RESETX
 8000734:	2200      	movs	r2, #0
 8000736:	2104      	movs	r1, #4
 8000738:	480c      	ldr	r0, [pc, #48]	; (800076c <_ZL14MXEX_GPIO_INITv+0x60>)
 800073a:	f000 fe27 	bl	800138c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET); //SDATA
 800073e:	2200      	movs	r2, #0
 8000740:	2110      	movs	r1, #16
 8000742:	480a      	ldr	r0, [pc, #40]	; (800076c <_ZL14MXEX_GPIO_INITv+0x60>)
 8000744:	f000 fe22 	bl	800138c <HAL_GPIO_WritePin>

	GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4;
 8000748:	2317      	movs	r3, #23
 800074a:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800074c:	2301      	movs	r3, #1
 800074e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000750:	2300      	movs	r3, #0
 8000752:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000754:	2300      	movs	r3, #0
 8000756:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(LED_RED_GPIO_Port, &GPIO_InitStruct);
 8000758:	1d3b      	adds	r3, r7, #4
 800075a:	4619      	mov	r1, r3
 800075c:	4804      	ldr	r0, [pc, #16]	; (8000770 <_ZL14MXEX_GPIO_INITv+0x64>)
 800075e:	f000 fc6b 	bl	8001038 <HAL_GPIO_Init>

}
 8000762:	bf00      	nop
 8000764:	3718      	adds	r7, #24
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	48000c00 	.word	0x48000c00
 8000770:	48000400 	.word	0x48000400

08000774 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000774:	b480      	push	{r7}
 8000776:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000778:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800077a:	e7fe      	b.n	800077a <Error_Handler+0x6>

0800077c <_ZN4RFFCC1EP12GPIO_TypeDeftS1_tS1_tS1_t>:
						delay_us(RFFC5071_FSCL, &htim2);\
						HAL_GPIO_WritePin(Port_sclk, Pin_sclk, GPIO_PIN_RESET)

extern TIM_HandleTypeDef htim2;

RFFC::RFFC(GPIO_TypeDef *port_sclk, uint16_t pin_sclk, GPIO_TypeDef *port_sdata, uint16_t pin_sdata, GPIO_TypeDef *port_resetx, uint16_t pin_resetx, GPIO_TypeDef *port_enx, uint16_t pin_enx)
 800077c:	b480      	push	{r7}
 800077e:	b085      	sub	sp, #20
 8000780:	af00      	add	r7, sp, #0
 8000782:	60f8      	str	r0, [r7, #12]
 8000784:	60b9      	str	r1, [r7, #8]
 8000786:	603b      	str	r3, [r7, #0]
 8000788:	4613      	mov	r3, r2
 800078a:	80fb      	strh	r3, [r7, #6]
{
	Port_sclk = port_sclk;
 800078c:	68fb      	ldr	r3, [r7, #12]
 800078e:	68ba      	ldr	r2, [r7, #8]
 8000790:	601a      	str	r2, [r3, #0]
	Pin_sclk = pin_sclk;
 8000792:	68fb      	ldr	r3, [r7, #12]
 8000794:	88fa      	ldrh	r2, [r7, #6]
 8000796:	809a      	strh	r2, [r3, #4]
	Port_sdata = port_sdata;
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	683a      	ldr	r2, [r7, #0]
 800079c:	609a      	str	r2, [r3, #8]
	Pin_sdata = pin_sdata;
 800079e:	68fb      	ldr	r3, [r7, #12]
 80007a0:	8b3a      	ldrh	r2, [r7, #24]
 80007a2:	819a      	strh	r2, [r3, #12]
	Port_resetx = port_resetx;
 80007a4:	68fb      	ldr	r3, [r7, #12]
 80007a6:	69fa      	ldr	r2, [r7, #28]
 80007a8:	611a      	str	r2, [r3, #16]
	Pin_resetx = pin_resetx;
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	8c3a      	ldrh	r2, [r7, #32]
 80007ae:	829a      	strh	r2, [r3, #20]
	Port_enx = port_enx;
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80007b4:	619a      	str	r2, [r3, #24]
	Pin_enx = pin_enx;
 80007b6:	68fb      	ldr	r3, [r7, #12]
 80007b8:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80007ba:	839a      	strh	r2, [r3, #28]
}
 80007bc:	68fb      	ldr	r3, [r7, #12]
 80007be:	4618      	mov	r0, r3
 80007c0:	3714      	adds	r7, #20
 80007c2:	46bd      	mov	sp, r7
 80007c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c8:	4770      	bx	lr
	...

080007cc <_ZN4RFFC4readEh>:
	RFFC5071_SCL();
	*/
}

uint16_t RFFC::read(uint8_t reg)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b084      	sub	sp, #16
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
 80007d4:	460b      	mov	r3, r1
 80007d6:	70fb      	strb	r3, [r7, #3]
	uint8_t i = 0;
 80007d8:	2300      	movs	r3, #0
 80007da:	73fb      	strb	r3, [r7, #15]
	uint8_t rmask = 0x80;
 80007dc:	2380      	movs	r3, #128	; 0x80
 80007de:	73bb      	strb	r3, [r7, #14]
	uint16_t vmask = 0x8000;
 80007e0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80007e4:	81bb      	strh	r3, [r7, #12]
	uint16_t val = 0;
 80007e6:	2300      	movs	r3, #0
 80007e8:	817b      	strh	r3, [r7, #10]
	uint8_t ireg = 0x80 | reg;
 80007ea:	78fb      	ldrb	r3, [r7, #3]
 80007ec:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80007f0:	727b      	strb	r3, [r7, #9]
	 *
	 *
	 */

	//two clocks before enx goes low, undocumented
	RFFC5071_SCL();
 80007f2:	49a0      	ldr	r1, [pc, #640]	; (8000a74 <_ZN4RFFC4readEh+0x2a8>)
 80007f4:	200a      	movs	r0, #10
 80007f6:	f7ff fd53 	bl	80002a0 <_Z8delay_usmP17TIM_HandleTypeDef>
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	6818      	ldr	r0, [r3, #0]
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	889b      	ldrh	r3, [r3, #4]
 8000802:	2201      	movs	r2, #1
 8000804:	4619      	mov	r1, r3
 8000806:	f000 fdc1 	bl	800138c <HAL_GPIO_WritePin>
 800080a:	499a      	ldr	r1, [pc, #616]	; (8000a74 <_ZN4RFFC4readEh+0x2a8>)
 800080c:	200a      	movs	r0, #10
 800080e:	f7ff fd47 	bl	80002a0 <_Z8delay_usmP17TIM_HandleTypeDef>
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	6818      	ldr	r0, [r3, #0]
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	889b      	ldrh	r3, [r3, #4]
 800081a:	2200      	movs	r2, #0
 800081c:	4619      	mov	r1, r3
 800081e:	f000 fdb5 	bl	800138c <HAL_GPIO_WritePin>
	RFFC5071_SCL();
 8000822:	4994      	ldr	r1, [pc, #592]	; (8000a74 <_ZN4RFFC4readEh+0x2a8>)
 8000824:	200a      	movs	r0, #10
 8000826:	f7ff fd3b 	bl	80002a0 <_Z8delay_usmP17TIM_HandleTypeDef>
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	6818      	ldr	r0, [r3, #0]
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	889b      	ldrh	r3, [r3, #4]
 8000832:	2201      	movs	r2, #1
 8000834:	4619      	mov	r1, r3
 8000836:	f000 fda9 	bl	800138c <HAL_GPIO_WritePin>
 800083a:	498e      	ldr	r1, [pc, #568]	; (8000a74 <_ZN4RFFC4readEh+0x2a8>)
 800083c:	200a      	movs	r0, #10
 800083e:	f7ff fd2f 	bl	80002a0 <_Z8delay_usmP17TIM_HandleTypeDef>
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	6818      	ldr	r0, [r3, #0]
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	889b      	ldrh	r3, [r3, #4]
 800084a:	2200      	movs	r2, #0
 800084c:	4619      	mov	r1, r3
 800084e:	f000 fd9d 	bl	800138c <HAL_GPIO_WritePin>

	//gpio_set_pin_low(chip->enx);
	HAL_GPIO_WritePin(Port_enx, Pin_enx, GPIO_PIN_RESET);
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	6998      	ldr	r0, [r3, #24]
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	8b9b      	ldrh	r3, [r3, #28]
 800085a:	2200      	movs	r2, #0
 800085c:	4619      	mov	r1, r3
 800085e:	f000 fd95 	bl	800138c <HAL_GPIO_WritePin>

	//clock out the undefined bit, set sda = 0
	//gpio_set_pin_low(chip->sda);
	HAL_GPIO_WritePin(Port_sdata, Pin_sdata, GPIO_PIN_RESET);
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	6898      	ldr	r0, [r3, #8]
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	899b      	ldrh	r3, [r3, #12]
 800086a:	2200      	movs	r2, #0
 800086c:	4619      	mov	r1, r3
 800086e:	f000 fd8d 	bl	800138c <HAL_GPIO_WritePin>

	RFFC5071_SCL();
 8000872:	4980      	ldr	r1, [pc, #512]	; (8000a74 <_ZN4RFFC4readEh+0x2a8>)
 8000874:	200a      	movs	r0, #10
 8000876:	f7ff fd13 	bl	80002a0 <_Z8delay_usmP17TIM_HandleTypeDef>
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	6818      	ldr	r0, [r3, #0]
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	889b      	ldrh	r3, [r3, #4]
 8000882:	2201      	movs	r2, #1
 8000884:	4619      	mov	r1, r3
 8000886:	f000 fd81 	bl	800138c <HAL_GPIO_WritePin>
 800088a:	497a      	ldr	r1, [pc, #488]	; (8000a74 <_ZN4RFFC4readEh+0x2a8>)
 800088c:	200a      	movs	r0, #10
 800088e:	f7ff fd07 	bl	80002a0 <_Z8delay_usmP17TIM_HandleTypeDef>
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	6818      	ldr	r0, [r3, #0]
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	889b      	ldrh	r3, [r3, #4]
 800089a:	2200      	movs	r2, #0
 800089c:	4619      	mov	r1, r3
 800089e:	f000 fd75 	bl	800138c <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(Port_sdata, Pin_sdata, GPIO_PIN_SET); //it was reset before
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	6898      	ldr	r0, [r3, #8]
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	899b      	ldrh	r3, [r3, #12]
 80008aa:	2201      	movs	r2, #1
 80008ac:	4619      	mov	r1, r3
 80008ae:	f000 fd6d 	bl	800138c <HAL_GPIO_WritePin>
	RFFC5071_SCL();
 80008b2:	4970      	ldr	r1, [pc, #448]	; (8000a74 <_ZN4RFFC4readEh+0x2a8>)
 80008b4:	200a      	movs	r0, #10
 80008b6:	f7ff fcf3 	bl	80002a0 <_Z8delay_usmP17TIM_HandleTypeDef>
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	6818      	ldr	r0, [r3, #0]
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	889b      	ldrh	r3, [r3, #4]
 80008c2:	2201      	movs	r2, #1
 80008c4:	4619      	mov	r1, r3
 80008c6:	f000 fd61 	bl	800138c <HAL_GPIO_WritePin>
 80008ca:	496a      	ldr	r1, [pc, #424]	; (8000a74 <_ZN4RFFC4readEh+0x2a8>)
 80008cc:	200a      	movs	r0, #10
 80008ce:	f7ff fce7 	bl	80002a0 <_Z8delay_usmP17TIM_HandleTypeDef>
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	6818      	ldr	r0, [r3, #0]
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	889b      	ldrh	r3, [r3, #4]
 80008da:	2200      	movs	r2, #0
 80008dc:	4619      	mov	r1, r3
 80008de:	f000 fd55 	bl	800138c <HAL_GPIO_WritePin>

	//ireg is reg with R bit set
	for(i=0; i<8; i++)
 80008e2:	2300      	movs	r3, #0
 80008e4:	73fb      	strb	r3, [r7, #15]
 80008e6:	7bfb      	ldrb	r3, [r7, #15]
 80008e8:	2b07      	cmp	r3, #7
 80008ea:	d835      	bhi.n	8000958 <_ZN4RFFC4readEh+0x18c>
	{
		if(rmask & ireg)
 80008ec:	7bba      	ldrb	r2, [r7, #14]
 80008ee:	7a7b      	ldrb	r3, [r7, #9]
 80008f0:	4013      	ands	r3, r2
 80008f2:	b2db      	uxtb	r3, r3
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d008      	beq.n	800090a <_ZN4RFFC4readEh+0x13e>
		{
			//gpio_set_pin_high(chip->sda);
			HAL_GPIO_WritePin(Port_sdata, Pin_sdata, GPIO_PIN_SET);
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	6898      	ldr	r0, [r3, #8]
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	899b      	ldrh	r3, [r3, #12]
 8000900:	2201      	movs	r2, #1
 8000902:	4619      	mov	r1, r3
 8000904:	f000 fd42 	bl	800138c <HAL_GPIO_WritePin>
 8000908:	e007      	b.n	800091a <_ZN4RFFC4readEh+0x14e>
		}
		else
		{
			//gpio_set_pin_low(chip->sda);
			HAL_GPIO_WritePin(Port_sdata, Pin_sdata, GPIO_PIN_RESET);
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	6898      	ldr	r0, [r3, #8]
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	899b      	ldrh	r3, [r3, #12]
 8000912:	2200      	movs	r2, #0
 8000914:	4619      	mov	r1, r3
 8000916:	f000 fd39 	bl	800138c <HAL_GPIO_WritePin>
		}
		RFFC5071_SCL();
 800091a:	4956      	ldr	r1, [pc, #344]	; (8000a74 <_ZN4RFFC4readEh+0x2a8>)
 800091c:	200a      	movs	r0, #10
 800091e:	f7ff fcbf 	bl	80002a0 <_Z8delay_usmP17TIM_HandleTypeDef>
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	6818      	ldr	r0, [r3, #0]
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	889b      	ldrh	r3, [r3, #4]
 800092a:	2201      	movs	r2, #1
 800092c:	4619      	mov	r1, r3
 800092e:	f000 fd2d 	bl	800138c <HAL_GPIO_WritePin>
 8000932:	4950      	ldr	r1, [pc, #320]	; (8000a74 <_ZN4RFFC4readEh+0x2a8>)
 8000934:	200a      	movs	r0, #10
 8000936:	f7ff fcb3 	bl	80002a0 <_Z8delay_usmP17TIM_HandleTypeDef>
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	6818      	ldr	r0, [r3, #0]
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	889b      	ldrh	r3, [r3, #4]
 8000942:	2200      	movs	r2, #0
 8000944:	4619      	mov	r1, r3
 8000946:	f000 fd21 	bl	800138c <HAL_GPIO_WritePin>
		rmask >>= 1;
 800094a:	7bbb      	ldrb	r3, [r7, #14]
 800094c:	105b      	asrs	r3, r3, #1
 800094e:	73bb      	strb	r3, [r7, #14]
	for(i=0; i<8; i++)
 8000950:	7bfb      	ldrb	r3, [r7, #15]
 8000952:	3301      	adds	r3, #1
 8000954:	73fb      	strb	r3, [r7, #15]
 8000956:	e7c6      	b.n	80008e6 <_ZN4RFFC4readEh+0x11a>
	}

	HAL_GPIO_WritePin(Port_sdata, Pin_sdata, GPIO_PIN_SET);
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	6898      	ldr	r0, [r3, #8]
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	899b      	ldrh	r3, [r3, #12]
 8000960:	2201      	movs	r2, #1
 8000962:	4619      	mov	r1, r3
 8000964:	f000 fd12 	bl	800138c <HAL_GPIO_WritePin>

	//1.5 clocks delay
	RFFC5071_SCL();
 8000968:	4942      	ldr	r1, [pc, #264]	; (8000a74 <_ZN4RFFC4readEh+0x2a8>)
 800096a:	200a      	movs	r0, #10
 800096c:	f7ff fc98 	bl	80002a0 <_Z8delay_usmP17TIM_HandleTypeDef>
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	6818      	ldr	r0, [r3, #0]
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	889b      	ldrh	r3, [r3, #4]
 8000978:	2201      	movs	r2, #1
 800097a:	4619      	mov	r1, r3
 800097c:	f000 fd06 	bl	800138c <HAL_GPIO_WritePin>
 8000980:	493c      	ldr	r1, [pc, #240]	; (8000a74 <_ZN4RFFC4readEh+0x2a8>)
 8000982:	200a      	movs	r0, #10
 8000984:	f7ff fc8c 	bl	80002a0 <_Z8delay_usmP17TIM_HandleTypeDef>
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	6818      	ldr	r0, [r3, #0]
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	889b      	ldrh	r3, [r3, #4]
 8000990:	2200      	movs	r2, #0
 8000992:	4619      	mov	r1, r3
 8000994:	f000 fcfa 	bl	800138c <HAL_GPIO_WritePin>
	//set SDA to input for a while
	//ioport_set_pin_dir(chip->sda,IOPORT_DIR_INPUT);
	changePinDirection(Port_sdata, Pin_sdata, 0); //0 for input
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	6899      	ldr	r1, [r3, #8]
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	899a      	ldrh	r2, [r3, #12]
 80009a0:	2300      	movs	r3, #0
 80009a2:	6878      	ldr	r0, [r7, #4]
 80009a4:	f000 f868 	bl	8000a78 <_ZN4RFFC18changePinDirectionEP12GPIO_TypeDeftt>
	//now the value
	for(i=0; i<16; i++)
 80009a8:	2300      	movs	r3, #0
 80009aa:	73fb      	strb	r3, [r7, #15]
 80009ac:	7bfb      	ldrb	r3, [r7, #15]
 80009ae:	2b0f      	cmp	r3, #15
 80009b0:	d832      	bhi.n	8000a18 <_ZN4RFFC4readEh+0x24c>
	{
		RFFC5071_SCL();
 80009b2:	4930      	ldr	r1, [pc, #192]	; (8000a74 <_ZN4RFFC4readEh+0x2a8>)
 80009b4:	200a      	movs	r0, #10
 80009b6:	f7ff fc73 	bl	80002a0 <_Z8delay_usmP17TIM_HandleTypeDef>
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	6818      	ldr	r0, [r3, #0]
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	889b      	ldrh	r3, [r3, #4]
 80009c2:	2201      	movs	r2, #1
 80009c4:	4619      	mov	r1, r3
 80009c6:	f000 fce1 	bl	800138c <HAL_GPIO_WritePin>
 80009ca:	492a      	ldr	r1, [pc, #168]	; (8000a74 <_ZN4RFFC4readEh+0x2a8>)
 80009cc:	200a      	movs	r0, #10
 80009ce:	f7ff fc67 	bl	80002a0 <_Z8delay_usmP17TIM_HandleTypeDef>
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	6818      	ldr	r0, [r3, #0]
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	889b      	ldrh	r3, [r3, #4]
 80009da:	2200      	movs	r2, #0
 80009dc:	4619      	mov	r1, r3
 80009de:	f000 fcd5 	bl	800138c <HAL_GPIO_WritePin>
		//if(gpio_pin_is_high(chip->sda))
		if(HAL_GPIO_ReadPin(Port_sdata, Pin_sdata) == GPIO_PIN_SET)
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	689a      	ldr	r2, [r3, #8]
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	899b      	ldrh	r3, [r3, #12]
 80009ea:	4619      	mov	r1, r3
 80009ec:	4610      	mov	r0, r2
 80009ee:	f000 fcb5 	bl	800135c <HAL_GPIO_ReadPin>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b01      	cmp	r3, #1
 80009f6:	bf0c      	ite	eq
 80009f8:	2301      	moveq	r3, #1
 80009fa:	2300      	movne	r3, #0
 80009fc:	b2db      	uxtb	r3, r3
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d003      	beq.n	8000a0a <_ZN4RFFC4readEh+0x23e>
		{
			val |= vmask;
 8000a02:	897a      	ldrh	r2, [r7, #10]
 8000a04:	89bb      	ldrh	r3, [r7, #12]
 8000a06:	4313      	orrs	r3, r2
 8000a08:	817b      	strh	r3, [r7, #10]
		}
		vmask >>= 1;
 8000a0a:	89bb      	ldrh	r3, [r7, #12]
 8000a0c:	105b      	asrs	r3, r3, #1
 8000a0e:	81bb      	strh	r3, [r7, #12]
	for(i=0; i<16; i++)
 8000a10:	7bfb      	ldrb	r3, [r7, #15]
 8000a12:	3301      	adds	r3, #1
 8000a14:	73fb      	strb	r3, [r7, #15]
 8000a16:	e7c9      	b.n	80009ac <_ZN4RFFC4readEh+0x1e0>
	}

	HAL_GPIO_WritePin(Port_enx, Pin_enx, GPIO_PIN_SET);
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	6998      	ldr	r0, [r3, #24]
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	8b9b      	ldrh	r3, [r3, #28]
 8000a20:	2201      	movs	r2, #1
 8000a22:	4619      	mov	r1, r3
 8000a24:	f000 fcb2 	bl	800138c <HAL_GPIO_WritePin>
	//pull enx high again
	RFFC5071_SCL();
 8000a28:	4912      	ldr	r1, [pc, #72]	; (8000a74 <_ZN4RFFC4readEh+0x2a8>)
 8000a2a:	200a      	movs	r0, #10
 8000a2c:	f7ff fc38 	bl	80002a0 <_Z8delay_usmP17TIM_HandleTypeDef>
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	6818      	ldr	r0, [r3, #0]
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	889b      	ldrh	r3, [r3, #4]
 8000a38:	2201      	movs	r2, #1
 8000a3a:	4619      	mov	r1, r3
 8000a3c:	f000 fca6 	bl	800138c <HAL_GPIO_WritePin>
 8000a40:	490c      	ldr	r1, [pc, #48]	; (8000a74 <_ZN4RFFC4readEh+0x2a8>)
 8000a42:	200a      	movs	r0, #10
 8000a44:	f7ff fc2c 	bl	80002a0 <_Z8delay_usmP17TIM_HandleTypeDef>
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	6818      	ldr	r0, [r3, #0]
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	889b      	ldrh	r3, [r3, #4]
 8000a50:	2200      	movs	r2, #0
 8000a52:	4619      	mov	r1, r3
 8000a54:	f000 fc9a 	bl	800138c <HAL_GPIO_WritePin>

	changePinDirection(Port_sdata, Pin_sdata, 1); //1 for output
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	6899      	ldr	r1, [r3, #8]
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	899a      	ldrh	r2, [r3, #12]
 8000a60:	2301      	movs	r3, #1
 8000a62:	6878      	ldr	r0, [r7, #4]
 8000a64:	f000 f808 	bl	8000a78 <_ZN4RFFC18changePinDirectionEP12GPIO_TypeDeftt>

	return val;
 8000a68:	897b      	ldrh	r3, [r7, #10]
}
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	3710      	adds	r7, #16
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	20000210 	.word	0x20000210

08000a78 <_ZN4RFFC18changePinDirectionEP12GPIO_TypeDeftt>:

//#define PIN_MODE_OUTPUT	1
//#define PIN_MODE_INPUT	0
void RFFC::changePinDirection(GPIO_TypeDef *port, uint16_t pin, uint16_t dir)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	b085      	sub	sp, #20
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	60f8      	str	r0, [r7, #12]
 8000a80:	60b9      	str	r1, [r7, #8]
 8000a82:	4611      	mov	r1, r2
 8000a84:	461a      	mov	r2, r3
 8000a86:	460b      	mov	r3, r1
 8000a88:	80fb      	strh	r3, [r7, #6]
 8000a8a:	4613      	mov	r3, r2
 8000a8c:	80bb      	strh	r3, [r7, #4]
	if(dir == PIN_MODE_OUTPUT)
 8000a8e:	88bb      	ldrh	r3, [r7, #4]
 8000a90:	2b01      	cmp	r3, #1
 8000a92:	d109      	bne.n	8000aa8 <_ZN4RFFC18changePinDirectionEP12GPIO_TypeDeftt+0x30>
	{
		port->MODER |= (0x0001<<pin); // GPIO_MODER_MODE8_0;
 8000a94:	68bb      	ldr	r3, [r7, #8]
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	88fa      	ldrh	r2, [r7, #6]
 8000a9a:	2101      	movs	r1, #1
 8000a9c:	fa01 f202 	lsl.w	r2, r1, r2
 8000aa0:	431a      	orrs	r2, r3
 8000aa2:	68bb      	ldr	r3, [r7, #8]
 8000aa4:	601a      	str	r2, [r3, #0]
	}
	else if(dir == PIN_MODE_INPUT)
	{
		port->MODER &= ~(0x0003<<pin);
	}
}
 8000aa6:	e00c      	b.n	8000ac2 <_ZN4RFFC18changePinDirectionEP12GPIO_TypeDeftt+0x4a>
	else if(dir == PIN_MODE_INPUT)
 8000aa8:	88bb      	ldrh	r3, [r7, #4]
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d109      	bne.n	8000ac2 <_ZN4RFFC18changePinDirectionEP12GPIO_TypeDeftt+0x4a>
		port->MODER &= ~(0x0003<<pin);
 8000aae:	68bb      	ldr	r3, [r7, #8]
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	88fa      	ldrh	r2, [r7, #6]
 8000ab4:	2103      	movs	r1, #3
 8000ab6:	fa01 f202 	lsl.w	r2, r1, r2
 8000aba:	43d2      	mvns	r2, r2
 8000abc:	401a      	ands	r2, r3
 8000abe:	68bb      	ldr	r3, [r7, #8]
 8000ac0:	601a      	str	r2, [r3, #0]
}
 8000ac2:	bf00      	nop
 8000ac4:	3714      	adds	r7, #20
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000acc:	4770      	bx	lr
	...

08000ad0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	b083      	sub	sp, #12
 8000ad4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ad6:	4b0f      	ldr	r3, [pc, #60]	; (8000b14 <HAL_MspInit+0x44>)
 8000ad8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ada:	4a0e      	ldr	r2, [pc, #56]	; (8000b14 <HAL_MspInit+0x44>)
 8000adc:	f043 0301 	orr.w	r3, r3, #1
 8000ae0:	6613      	str	r3, [r2, #96]	; 0x60
 8000ae2:	4b0c      	ldr	r3, [pc, #48]	; (8000b14 <HAL_MspInit+0x44>)
 8000ae4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ae6:	f003 0301 	and.w	r3, r3, #1
 8000aea:	607b      	str	r3, [r7, #4]
 8000aec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aee:	4b09      	ldr	r3, [pc, #36]	; (8000b14 <HAL_MspInit+0x44>)
 8000af0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000af2:	4a08      	ldr	r2, [pc, #32]	; (8000b14 <HAL_MspInit+0x44>)
 8000af4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000af8:	6593      	str	r3, [r2, #88]	; 0x58
 8000afa:	4b06      	ldr	r3, [pc, #24]	; (8000b14 <HAL_MspInit+0x44>)
 8000afc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000afe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b02:	603b      	str	r3, [r7, #0]
 8000b04:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b06:	bf00      	nop
 8000b08:	370c      	adds	r7, #12
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop
 8000b14:	40021000 	.word	0x40021000

08000b18 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	b085      	sub	sp, #20
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000b28:	d10b      	bne.n	8000b42 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000b2a:	4b09      	ldr	r3, [pc, #36]	; (8000b50 <HAL_TIM_Base_MspInit+0x38>)
 8000b2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b2e:	4a08      	ldr	r2, [pc, #32]	; (8000b50 <HAL_TIM_Base_MspInit+0x38>)
 8000b30:	f043 0301 	orr.w	r3, r3, #1
 8000b34:	6593      	str	r3, [r2, #88]	; 0x58
 8000b36:	4b06      	ldr	r3, [pc, #24]	; (8000b50 <HAL_TIM_Base_MspInit+0x38>)
 8000b38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b3a:	f003 0301 	and.w	r3, r3, #1
 8000b3e:	60fb      	str	r3, [r7, #12]
 8000b40:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000b42:	bf00      	nop
 8000b44:	3714      	adds	r7, #20
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop
 8000b50:	40021000 	.word	0x40021000

08000b54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b58:	e7fe      	b.n	8000b58 <NMI_Handler+0x4>

08000b5a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b5a:	b480      	push	{r7}
 8000b5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b5e:	e7fe      	b.n	8000b5e <HardFault_Handler+0x4>

08000b60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b64:	e7fe      	b.n	8000b64 <MemManage_Handler+0x4>

08000b66 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b66:	b480      	push	{r7}
 8000b68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b6a:	e7fe      	b.n	8000b6a <BusFault_Handler+0x4>

08000b6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b70:	e7fe      	b.n	8000b70 <UsageFault_Handler+0x4>

08000b72 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b72:	b480      	push	{r7}
 8000b74:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b76:	bf00      	nop
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7e:	4770      	bx	lr

08000b80 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b84:	bf00      	nop
 8000b86:	46bd      	mov	sp, r7
 8000b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8c:	4770      	bx	lr

08000b8e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b8e:	b480      	push	{r7}
 8000b90:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b92:	bf00      	nop
 8000b94:	46bd      	mov	sp, r7
 8000b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9a:	4770      	bx	lr

08000b9c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ba0:	f000 f8f6 	bl	8000d90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ba4:	bf00      	nop
 8000ba6:	bd80      	pop	{r7, pc}

08000ba8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000bac:	4802      	ldr	r0, [pc, #8]	; (8000bb8 <OTG_FS_IRQHandler+0x10>)
 8000bae:	f000 fd58 	bl	8001662 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000bb2:	bf00      	nop
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	20001740 	.word	0x20001740

08000bbc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b086      	sub	sp, #24
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bc4:	4a14      	ldr	r2, [pc, #80]	; (8000c18 <_sbrk+0x5c>)
 8000bc6:	4b15      	ldr	r3, [pc, #84]	; (8000c1c <_sbrk+0x60>)
 8000bc8:	1ad3      	subs	r3, r2, r3
 8000bca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bcc:	697b      	ldr	r3, [r7, #20]
 8000bce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bd0:	4b13      	ldr	r3, [pc, #76]	; (8000c20 <_sbrk+0x64>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d102      	bne.n	8000bde <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bd8:	4b11      	ldr	r3, [pc, #68]	; (8000c20 <_sbrk+0x64>)
 8000bda:	4a12      	ldr	r2, [pc, #72]	; (8000c24 <_sbrk+0x68>)
 8000bdc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bde:	4b10      	ldr	r3, [pc, #64]	; (8000c20 <_sbrk+0x64>)
 8000be0:	681a      	ldr	r2, [r3, #0]
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	4413      	add	r3, r2
 8000be6:	693a      	ldr	r2, [r7, #16]
 8000be8:	429a      	cmp	r2, r3
 8000bea:	d207      	bcs.n	8000bfc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bec:	f006 ff8c 	bl	8007b08 <__errno>
 8000bf0:	4602      	mov	r2, r0
 8000bf2:	230c      	movs	r3, #12
 8000bf4:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000bf6:	f04f 33ff 	mov.w	r3, #4294967295
 8000bfa:	e009      	b.n	8000c10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bfc:	4b08      	ldr	r3, [pc, #32]	; (8000c20 <_sbrk+0x64>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c02:	4b07      	ldr	r3, [pc, #28]	; (8000c20 <_sbrk+0x64>)
 8000c04:	681a      	ldr	r2, [r3, #0]
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	4413      	add	r3, r2
 8000c0a:	4a05      	ldr	r2, [pc, #20]	; (8000c20 <_sbrk+0x64>)
 8000c0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c0e:	68fb      	ldr	r3, [r7, #12]
}
 8000c10:	4618      	mov	r0, r3
 8000c12:	3718      	adds	r7, #24
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	20050000 	.word	0x20050000
 8000c1c:	00000400 	.word	0x00000400
 8000c20:	2000025c 	.word	0x2000025c
 8000c24:	20001b50 	.word	0x20001b50

08000c28 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c2c:	4b17      	ldr	r3, [pc, #92]	; (8000c8c <SystemInit+0x64>)
 8000c2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c32:	4a16      	ldr	r2, [pc, #88]	; (8000c8c <SystemInit+0x64>)
 8000c34:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c38:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000c3c:	4b14      	ldr	r3, [pc, #80]	; (8000c90 <SystemInit+0x68>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4a13      	ldr	r2, [pc, #76]	; (8000c90 <SystemInit+0x68>)
 8000c42:	f043 0301 	orr.w	r3, r3, #1
 8000c46:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000c48:	4b11      	ldr	r3, [pc, #68]	; (8000c90 <SystemInit+0x68>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000c4e:	4b10      	ldr	r3, [pc, #64]	; (8000c90 <SystemInit+0x68>)
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	4a0f      	ldr	r2, [pc, #60]	; (8000c90 <SystemInit+0x68>)
 8000c54:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000c58:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000c5c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000c5e:	4b0c      	ldr	r3, [pc, #48]	; (8000c90 <SystemInit+0x68>)
 8000c60:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000c64:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000c66:	4b0a      	ldr	r3, [pc, #40]	; (8000c90 <SystemInit+0x68>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	4a09      	ldr	r2, [pc, #36]	; (8000c90 <SystemInit+0x68>)
 8000c6c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c70:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000c72:	4b07      	ldr	r3, [pc, #28]	; (8000c90 <SystemInit+0x68>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000c78:	4b04      	ldr	r3, [pc, #16]	; (8000c8c <SystemInit+0x64>)
 8000c7a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000c7e:	609a      	str	r2, [r3, #8]
#endif
}
 8000c80:	bf00      	nop
 8000c82:	46bd      	mov	sp, r7
 8000c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c88:	4770      	bx	lr
 8000c8a:	bf00      	nop
 8000c8c:	e000ed00 	.word	0xe000ed00
 8000c90:	40021000 	.word	0x40021000

08000c94 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000c94:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ccc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c98:	f7ff ffc6 	bl	8000c28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000c9c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000c9e:	e003      	b.n	8000ca8 <LoopCopyDataInit>

08000ca0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000ca0:	4b0b      	ldr	r3, [pc, #44]	; (8000cd0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000ca2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000ca4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000ca6:	3104      	adds	r1, #4

08000ca8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000ca8:	480a      	ldr	r0, [pc, #40]	; (8000cd4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000caa:	4b0b      	ldr	r3, [pc, #44]	; (8000cd8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000cac:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000cae:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000cb0:	d3f6      	bcc.n	8000ca0 <CopyDataInit>
	ldr	r2, =_sbss
 8000cb2:	4a0a      	ldr	r2, [pc, #40]	; (8000cdc <LoopForever+0x12>)
	b	LoopFillZerobss
 8000cb4:	e002      	b.n	8000cbc <LoopFillZerobss>

08000cb6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000cb6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000cb8:	f842 3b04 	str.w	r3, [r2], #4

08000cbc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000cbc:	4b08      	ldr	r3, [pc, #32]	; (8000ce0 <LoopForever+0x16>)
	cmp	r2, r3
 8000cbe:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000cc0:	d3f9      	bcc.n	8000cb6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000cc2:	f006 ff27 	bl	8007b14 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000cc6:	f7ff fb07 	bl	80002d8 <main>

08000cca <LoopForever>:

LoopForever:
    b LoopForever
 8000cca:	e7fe      	b.n	8000cca <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000ccc:	20050000 	.word	0x20050000
	ldr	r3, =_sidata
 8000cd0:	080084bc 	.word	0x080084bc
	ldr	r0, =_sdata
 8000cd4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000cd8:	200001f4 	.word	0x200001f4
	ldr	r2, =_sbss
 8000cdc:	200001f4 	.word	0x200001f4
	ldr	r3, = _ebss
 8000ce0:	20001b4c 	.word	0x20001b4c

08000ce4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000ce4:	e7fe      	b.n	8000ce4 <ADC1_2_IRQHandler>

08000ce6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ce6:	b580      	push	{r7, lr}
 8000ce8:	b082      	sub	sp, #8
 8000cea:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000cec:	2300      	movs	r3, #0
 8000cee:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cf0:	2003      	movs	r0, #3
 8000cf2:	f000 f95f 	bl	8000fb4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000cf6:	2000      	movs	r0, #0
 8000cf8:	f000 f80e 	bl	8000d18 <HAL_InitTick>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d002      	beq.n	8000d08 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000d02:	2301      	movs	r3, #1
 8000d04:	71fb      	strb	r3, [r7, #7]
 8000d06:	e001      	b.n	8000d0c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d08:	f7ff fee2 	bl	8000ad0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d0c:	79fb      	ldrb	r3, [r7, #7]
}
 8000d0e:	4618      	mov	r0, r3
 8000d10:	3708      	adds	r7, #8
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
	...

08000d18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b084      	sub	sp, #16
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000d20:	2300      	movs	r3, #0
 8000d22:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000d24:	4b17      	ldr	r3, [pc, #92]	; (8000d84 <HAL_InitTick+0x6c>)
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d023      	beq.n	8000d74 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000d2c:	4b16      	ldr	r3, [pc, #88]	; (8000d88 <HAL_InitTick+0x70>)
 8000d2e:	681a      	ldr	r2, [r3, #0]
 8000d30:	4b14      	ldr	r3, [pc, #80]	; (8000d84 <HAL_InitTick+0x6c>)
 8000d32:	781b      	ldrb	r3, [r3, #0]
 8000d34:	4619      	mov	r1, r3
 8000d36:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d42:	4618      	mov	r0, r3
 8000d44:	f000 f96b 	bl	800101e <HAL_SYSTICK_Config>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d10f      	bne.n	8000d6e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	2b0f      	cmp	r3, #15
 8000d52:	d809      	bhi.n	8000d68 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d54:	2200      	movs	r2, #0
 8000d56:	6879      	ldr	r1, [r7, #4]
 8000d58:	f04f 30ff 	mov.w	r0, #4294967295
 8000d5c:	f000 f935 	bl	8000fca <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d60:	4a0a      	ldr	r2, [pc, #40]	; (8000d8c <HAL_InitTick+0x74>)
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	6013      	str	r3, [r2, #0]
 8000d66:	e007      	b.n	8000d78 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000d68:	2301      	movs	r3, #1
 8000d6a:	73fb      	strb	r3, [r7, #15]
 8000d6c:	e004      	b.n	8000d78 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d6e:	2301      	movs	r3, #1
 8000d70:	73fb      	strb	r3, [r7, #15]
 8000d72:	e001      	b.n	8000d78 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d74:	2301      	movs	r3, #1
 8000d76:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000d78:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	3710      	adds	r7, #16
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	20000008 	.word	0x20000008
 8000d88:	20000000 	.word	0x20000000
 8000d8c:	20000004 	.word	0x20000004

08000d90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d90:	b480      	push	{r7}
 8000d92:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d94:	4b06      	ldr	r3, [pc, #24]	; (8000db0 <HAL_IncTick+0x20>)
 8000d96:	781b      	ldrb	r3, [r3, #0]
 8000d98:	461a      	mov	r2, r3
 8000d9a:	4b06      	ldr	r3, [pc, #24]	; (8000db4 <HAL_IncTick+0x24>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	4413      	add	r3, r2
 8000da0:	4a04      	ldr	r2, [pc, #16]	; (8000db4 <HAL_IncTick+0x24>)
 8000da2:	6013      	str	r3, [r2, #0]
}
 8000da4:	bf00      	nop
 8000da6:	46bd      	mov	sp, r7
 8000da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dac:	4770      	bx	lr
 8000dae:	bf00      	nop
 8000db0:	20000008 	.word	0x20000008
 8000db4:	2000026c 	.word	0x2000026c

08000db8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000db8:	b480      	push	{r7}
 8000dba:	af00      	add	r7, sp, #0
  return uwTick;
 8000dbc:	4b03      	ldr	r3, [pc, #12]	; (8000dcc <HAL_GetTick+0x14>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
}
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc8:	4770      	bx	lr
 8000dca:	bf00      	nop
 8000dcc:	2000026c 	.word	0x2000026c

08000dd0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b084      	sub	sp, #16
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000dd8:	f7ff ffee 	bl	8000db8 <HAL_GetTick>
 8000ddc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000de2:	68fb      	ldr	r3, [r7, #12]
 8000de4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000de8:	d005      	beq.n	8000df6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000dea:	4b09      	ldr	r3, [pc, #36]	; (8000e10 <HAL_Delay+0x40>)
 8000dec:	781b      	ldrb	r3, [r3, #0]
 8000dee:	461a      	mov	r2, r3
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	4413      	add	r3, r2
 8000df4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000df6:	bf00      	nop
 8000df8:	f7ff ffde 	bl	8000db8 <HAL_GetTick>
 8000dfc:	4602      	mov	r2, r0
 8000dfe:	68bb      	ldr	r3, [r7, #8]
 8000e00:	1ad3      	subs	r3, r2, r3
 8000e02:	68fa      	ldr	r2, [r7, #12]
 8000e04:	429a      	cmp	r2, r3
 8000e06:	d8f7      	bhi.n	8000df8 <HAL_Delay+0x28>
  {
  }
}
 8000e08:	bf00      	nop
 8000e0a:	3710      	adds	r7, #16
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd80      	pop	{r7, pc}
 8000e10:	20000008 	.word	0x20000008

08000e14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e14:	b480      	push	{r7}
 8000e16:	b085      	sub	sp, #20
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	f003 0307 	and.w	r3, r3, #7
 8000e22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e24:	4b0c      	ldr	r3, [pc, #48]	; (8000e58 <__NVIC_SetPriorityGrouping+0x44>)
 8000e26:	68db      	ldr	r3, [r3, #12]
 8000e28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e2a:	68ba      	ldr	r2, [r7, #8]
 8000e2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e30:	4013      	ands	r3, r2
 8000e32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e38:	68bb      	ldr	r3, [r7, #8]
 8000e3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e46:	4a04      	ldr	r2, [pc, #16]	; (8000e58 <__NVIC_SetPriorityGrouping+0x44>)
 8000e48:	68bb      	ldr	r3, [r7, #8]
 8000e4a:	60d3      	str	r3, [r2, #12]
}
 8000e4c:	bf00      	nop
 8000e4e:	3714      	adds	r7, #20
 8000e50:	46bd      	mov	sp, r7
 8000e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e56:	4770      	bx	lr
 8000e58:	e000ed00 	.word	0xe000ed00

08000e5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e60:	4b04      	ldr	r3, [pc, #16]	; (8000e74 <__NVIC_GetPriorityGrouping+0x18>)
 8000e62:	68db      	ldr	r3, [r3, #12]
 8000e64:	0a1b      	lsrs	r3, r3, #8
 8000e66:	f003 0307 	and.w	r3, r3, #7
}
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e72:	4770      	bx	lr
 8000e74:	e000ed00 	.word	0xe000ed00

08000e78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b083      	sub	sp, #12
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	4603      	mov	r3, r0
 8000e80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	db0b      	blt.n	8000ea2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e8a:	79fb      	ldrb	r3, [r7, #7]
 8000e8c:	f003 021f 	and.w	r2, r3, #31
 8000e90:	4907      	ldr	r1, [pc, #28]	; (8000eb0 <__NVIC_EnableIRQ+0x38>)
 8000e92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e96:	095b      	lsrs	r3, r3, #5
 8000e98:	2001      	movs	r0, #1
 8000e9a:	fa00 f202 	lsl.w	r2, r0, r2
 8000e9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000ea2:	bf00      	nop
 8000ea4:	370c      	adds	r7, #12
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop
 8000eb0:	e000e100 	.word	0xe000e100

08000eb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b083      	sub	sp, #12
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	4603      	mov	r3, r0
 8000ebc:	6039      	str	r1, [r7, #0]
 8000ebe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ec0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	db0a      	blt.n	8000ede <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ec8:	683b      	ldr	r3, [r7, #0]
 8000eca:	b2da      	uxtb	r2, r3
 8000ecc:	490c      	ldr	r1, [pc, #48]	; (8000f00 <__NVIC_SetPriority+0x4c>)
 8000ece:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ed2:	0112      	lsls	r2, r2, #4
 8000ed4:	b2d2      	uxtb	r2, r2
 8000ed6:	440b      	add	r3, r1
 8000ed8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000edc:	e00a      	b.n	8000ef4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	b2da      	uxtb	r2, r3
 8000ee2:	4908      	ldr	r1, [pc, #32]	; (8000f04 <__NVIC_SetPriority+0x50>)
 8000ee4:	79fb      	ldrb	r3, [r7, #7]
 8000ee6:	f003 030f 	and.w	r3, r3, #15
 8000eea:	3b04      	subs	r3, #4
 8000eec:	0112      	lsls	r2, r2, #4
 8000eee:	b2d2      	uxtb	r2, r2
 8000ef0:	440b      	add	r3, r1
 8000ef2:	761a      	strb	r2, [r3, #24]
}
 8000ef4:	bf00      	nop
 8000ef6:	370c      	adds	r7, #12
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efe:	4770      	bx	lr
 8000f00:	e000e100 	.word	0xe000e100
 8000f04:	e000ed00 	.word	0xe000ed00

08000f08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b089      	sub	sp, #36	; 0x24
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	60f8      	str	r0, [r7, #12]
 8000f10:	60b9      	str	r1, [r7, #8]
 8000f12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	f003 0307 	and.w	r3, r3, #7
 8000f1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f1c:	69fb      	ldr	r3, [r7, #28]
 8000f1e:	f1c3 0307 	rsb	r3, r3, #7
 8000f22:	2b04      	cmp	r3, #4
 8000f24:	bf28      	it	cs
 8000f26:	2304      	movcs	r3, #4
 8000f28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f2a:	69fb      	ldr	r3, [r7, #28]
 8000f2c:	3304      	adds	r3, #4
 8000f2e:	2b06      	cmp	r3, #6
 8000f30:	d902      	bls.n	8000f38 <NVIC_EncodePriority+0x30>
 8000f32:	69fb      	ldr	r3, [r7, #28]
 8000f34:	3b03      	subs	r3, #3
 8000f36:	e000      	b.n	8000f3a <NVIC_EncodePriority+0x32>
 8000f38:	2300      	movs	r3, #0
 8000f3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f3c:	f04f 32ff 	mov.w	r2, #4294967295
 8000f40:	69bb      	ldr	r3, [r7, #24]
 8000f42:	fa02 f303 	lsl.w	r3, r2, r3
 8000f46:	43da      	mvns	r2, r3
 8000f48:	68bb      	ldr	r3, [r7, #8]
 8000f4a:	401a      	ands	r2, r3
 8000f4c:	697b      	ldr	r3, [r7, #20]
 8000f4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f50:	f04f 31ff 	mov.w	r1, #4294967295
 8000f54:	697b      	ldr	r3, [r7, #20]
 8000f56:	fa01 f303 	lsl.w	r3, r1, r3
 8000f5a:	43d9      	mvns	r1, r3
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f60:	4313      	orrs	r3, r2
         );
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	3724      	adds	r7, #36	; 0x24
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr
	...

08000f70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b082      	sub	sp, #8
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	3b01      	subs	r3, #1
 8000f7c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f80:	d301      	bcc.n	8000f86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f82:	2301      	movs	r3, #1
 8000f84:	e00f      	b.n	8000fa6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f86:	4a0a      	ldr	r2, [pc, #40]	; (8000fb0 <SysTick_Config+0x40>)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	3b01      	subs	r3, #1
 8000f8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f8e:	210f      	movs	r1, #15
 8000f90:	f04f 30ff 	mov.w	r0, #4294967295
 8000f94:	f7ff ff8e 	bl	8000eb4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f98:	4b05      	ldr	r3, [pc, #20]	; (8000fb0 <SysTick_Config+0x40>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f9e:	4b04      	ldr	r3, [pc, #16]	; (8000fb0 <SysTick_Config+0x40>)
 8000fa0:	2207      	movs	r2, #7
 8000fa2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fa4:	2300      	movs	r3, #0
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	3708      	adds	r7, #8
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	e000e010 	.word	0xe000e010

08000fb4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fbc:	6878      	ldr	r0, [r7, #4]
 8000fbe:	f7ff ff29 	bl	8000e14 <__NVIC_SetPriorityGrouping>
}
 8000fc2:	bf00      	nop
 8000fc4:	3708      	adds	r7, #8
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}

08000fca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fca:	b580      	push	{r7, lr}
 8000fcc:	b086      	sub	sp, #24
 8000fce:	af00      	add	r7, sp, #0
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	60b9      	str	r1, [r7, #8]
 8000fd4:	607a      	str	r2, [r7, #4]
 8000fd6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000fdc:	f7ff ff3e 	bl	8000e5c <__NVIC_GetPriorityGrouping>
 8000fe0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fe2:	687a      	ldr	r2, [r7, #4]
 8000fe4:	68b9      	ldr	r1, [r7, #8]
 8000fe6:	6978      	ldr	r0, [r7, #20]
 8000fe8:	f7ff ff8e 	bl	8000f08 <NVIC_EncodePriority>
 8000fec:	4602      	mov	r2, r0
 8000fee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ff2:	4611      	mov	r1, r2
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f7ff ff5d 	bl	8000eb4 <__NVIC_SetPriority>
}
 8000ffa:	bf00      	nop
 8000ffc:	3718      	adds	r7, #24
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}

08001002 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001002:	b580      	push	{r7, lr}
 8001004:	b082      	sub	sp, #8
 8001006:	af00      	add	r7, sp, #0
 8001008:	4603      	mov	r3, r0
 800100a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800100c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001010:	4618      	mov	r0, r3
 8001012:	f7ff ff31 	bl	8000e78 <__NVIC_EnableIRQ>
}
 8001016:	bf00      	nop
 8001018:	3708      	adds	r7, #8
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}

0800101e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800101e:	b580      	push	{r7, lr}
 8001020:	b082      	sub	sp, #8
 8001022:	af00      	add	r7, sp, #0
 8001024:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001026:	6878      	ldr	r0, [r7, #4]
 8001028:	f7ff ffa2 	bl	8000f70 <SysTick_Config>
 800102c:	4603      	mov	r3, r0
}
 800102e:	4618      	mov	r0, r3
 8001030:	3708      	adds	r7, #8
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
	...

08001038 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001038:	b480      	push	{r7}
 800103a:	b087      	sub	sp, #28
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001042:	2300      	movs	r3, #0
 8001044:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001046:	e166      	b.n	8001316 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	681a      	ldr	r2, [r3, #0]
 800104c:	2101      	movs	r1, #1
 800104e:	697b      	ldr	r3, [r7, #20]
 8001050:	fa01 f303 	lsl.w	r3, r1, r3
 8001054:	4013      	ands	r3, r2
 8001056:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	2b00      	cmp	r3, #0
 800105c:	f000 8158 	beq.w	8001310 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	2b01      	cmp	r3, #1
 8001066:	d00b      	beq.n	8001080 <HAL_GPIO_Init+0x48>
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	2b02      	cmp	r3, #2
 800106e:	d007      	beq.n	8001080 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001074:	2b11      	cmp	r3, #17
 8001076:	d003      	beq.n	8001080 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	2b12      	cmp	r3, #18
 800107e:	d130      	bne.n	80010e2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	689b      	ldr	r3, [r3, #8]
 8001084:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001086:	697b      	ldr	r3, [r7, #20]
 8001088:	005b      	lsls	r3, r3, #1
 800108a:	2203      	movs	r2, #3
 800108c:	fa02 f303 	lsl.w	r3, r2, r3
 8001090:	43db      	mvns	r3, r3
 8001092:	693a      	ldr	r2, [r7, #16]
 8001094:	4013      	ands	r3, r2
 8001096:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	68da      	ldr	r2, [r3, #12]
 800109c:	697b      	ldr	r3, [r7, #20]
 800109e:	005b      	lsls	r3, r3, #1
 80010a0:	fa02 f303 	lsl.w	r3, r2, r3
 80010a4:	693a      	ldr	r2, [r7, #16]
 80010a6:	4313      	orrs	r3, r2
 80010a8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	693a      	ldr	r2, [r7, #16]
 80010ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80010b6:	2201      	movs	r2, #1
 80010b8:	697b      	ldr	r3, [r7, #20]
 80010ba:	fa02 f303 	lsl.w	r3, r2, r3
 80010be:	43db      	mvns	r3, r3
 80010c0:	693a      	ldr	r2, [r7, #16]
 80010c2:	4013      	ands	r3, r2
 80010c4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	091b      	lsrs	r3, r3, #4
 80010cc:	f003 0201 	and.w	r2, r3, #1
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	fa02 f303 	lsl.w	r3, r2, r3
 80010d6:	693a      	ldr	r2, [r7, #16]
 80010d8:	4313      	orrs	r3, r2
 80010da:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	693a      	ldr	r2, [r7, #16]
 80010e0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	68db      	ldr	r3, [r3, #12]
 80010e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80010e8:	697b      	ldr	r3, [r7, #20]
 80010ea:	005b      	lsls	r3, r3, #1
 80010ec:	2203      	movs	r2, #3
 80010ee:	fa02 f303 	lsl.w	r3, r2, r3
 80010f2:	43db      	mvns	r3, r3
 80010f4:	693a      	ldr	r2, [r7, #16]
 80010f6:	4013      	ands	r3, r2
 80010f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80010fa:	683b      	ldr	r3, [r7, #0]
 80010fc:	689a      	ldr	r2, [r3, #8]
 80010fe:	697b      	ldr	r3, [r7, #20]
 8001100:	005b      	lsls	r3, r3, #1
 8001102:	fa02 f303 	lsl.w	r3, r2, r3
 8001106:	693a      	ldr	r2, [r7, #16]
 8001108:	4313      	orrs	r3, r2
 800110a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	693a      	ldr	r2, [r7, #16]
 8001110:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	2b02      	cmp	r3, #2
 8001118:	d003      	beq.n	8001122 <HAL_GPIO_Init+0xea>
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	685b      	ldr	r3, [r3, #4]
 800111e:	2b12      	cmp	r3, #18
 8001120:	d123      	bne.n	800116a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001122:	697b      	ldr	r3, [r7, #20]
 8001124:	08da      	lsrs	r2, r3, #3
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	3208      	adds	r2, #8
 800112a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800112e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001130:	697b      	ldr	r3, [r7, #20]
 8001132:	f003 0307 	and.w	r3, r3, #7
 8001136:	009b      	lsls	r3, r3, #2
 8001138:	220f      	movs	r2, #15
 800113a:	fa02 f303 	lsl.w	r3, r2, r3
 800113e:	43db      	mvns	r3, r3
 8001140:	693a      	ldr	r2, [r7, #16]
 8001142:	4013      	ands	r3, r2
 8001144:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	691a      	ldr	r2, [r3, #16]
 800114a:	697b      	ldr	r3, [r7, #20]
 800114c:	f003 0307 	and.w	r3, r3, #7
 8001150:	009b      	lsls	r3, r3, #2
 8001152:	fa02 f303 	lsl.w	r3, r2, r3
 8001156:	693a      	ldr	r2, [r7, #16]
 8001158:	4313      	orrs	r3, r2
 800115a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	08da      	lsrs	r2, r3, #3
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	3208      	adds	r2, #8
 8001164:	6939      	ldr	r1, [r7, #16]
 8001166:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	005b      	lsls	r3, r3, #1
 8001174:	2203      	movs	r2, #3
 8001176:	fa02 f303 	lsl.w	r3, r2, r3
 800117a:	43db      	mvns	r3, r3
 800117c:	693a      	ldr	r2, [r7, #16]
 800117e:	4013      	ands	r3, r2
 8001180:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	f003 0203 	and.w	r2, r3, #3
 800118a:	697b      	ldr	r3, [r7, #20]
 800118c:	005b      	lsls	r3, r3, #1
 800118e:	fa02 f303 	lsl.w	r3, r2, r3
 8001192:	693a      	ldr	r2, [r7, #16]
 8001194:	4313      	orrs	r3, r2
 8001196:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	693a      	ldr	r2, [r7, #16]
 800119c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	f000 80b2 	beq.w	8001310 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011ac:	4b61      	ldr	r3, [pc, #388]	; (8001334 <HAL_GPIO_Init+0x2fc>)
 80011ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011b0:	4a60      	ldr	r2, [pc, #384]	; (8001334 <HAL_GPIO_Init+0x2fc>)
 80011b2:	f043 0301 	orr.w	r3, r3, #1
 80011b6:	6613      	str	r3, [r2, #96]	; 0x60
 80011b8:	4b5e      	ldr	r3, [pc, #376]	; (8001334 <HAL_GPIO_Init+0x2fc>)
 80011ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011bc:	f003 0301 	and.w	r3, r3, #1
 80011c0:	60bb      	str	r3, [r7, #8]
 80011c2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80011c4:	4a5c      	ldr	r2, [pc, #368]	; (8001338 <HAL_GPIO_Init+0x300>)
 80011c6:	697b      	ldr	r3, [r7, #20]
 80011c8:	089b      	lsrs	r3, r3, #2
 80011ca:	3302      	adds	r3, #2
 80011cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011d0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80011d2:	697b      	ldr	r3, [r7, #20]
 80011d4:	f003 0303 	and.w	r3, r3, #3
 80011d8:	009b      	lsls	r3, r3, #2
 80011da:	220f      	movs	r2, #15
 80011dc:	fa02 f303 	lsl.w	r3, r2, r3
 80011e0:	43db      	mvns	r3, r3
 80011e2:	693a      	ldr	r2, [r7, #16]
 80011e4:	4013      	ands	r3, r2
 80011e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80011ee:	d02b      	beq.n	8001248 <HAL_GPIO_Init+0x210>
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	4a52      	ldr	r2, [pc, #328]	; (800133c <HAL_GPIO_Init+0x304>)
 80011f4:	4293      	cmp	r3, r2
 80011f6:	d025      	beq.n	8001244 <HAL_GPIO_Init+0x20c>
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	4a51      	ldr	r2, [pc, #324]	; (8001340 <HAL_GPIO_Init+0x308>)
 80011fc:	4293      	cmp	r3, r2
 80011fe:	d01f      	beq.n	8001240 <HAL_GPIO_Init+0x208>
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	4a50      	ldr	r2, [pc, #320]	; (8001344 <HAL_GPIO_Init+0x30c>)
 8001204:	4293      	cmp	r3, r2
 8001206:	d019      	beq.n	800123c <HAL_GPIO_Init+0x204>
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	4a4f      	ldr	r2, [pc, #316]	; (8001348 <HAL_GPIO_Init+0x310>)
 800120c:	4293      	cmp	r3, r2
 800120e:	d013      	beq.n	8001238 <HAL_GPIO_Init+0x200>
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	4a4e      	ldr	r2, [pc, #312]	; (800134c <HAL_GPIO_Init+0x314>)
 8001214:	4293      	cmp	r3, r2
 8001216:	d00d      	beq.n	8001234 <HAL_GPIO_Init+0x1fc>
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	4a4d      	ldr	r2, [pc, #308]	; (8001350 <HAL_GPIO_Init+0x318>)
 800121c:	4293      	cmp	r3, r2
 800121e:	d007      	beq.n	8001230 <HAL_GPIO_Init+0x1f8>
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	4a4c      	ldr	r2, [pc, #304]	; (8001354 <HAL_GPIO_Init+0x31c>)
 8001224:	4293      	cmp	r3, r2
 8001226:	d101      	bne.n	800122c <HAL_GPIO_Init+0x1f4>
 8001228:	2307      	movs	r3, #7
 800122a:	e00e      	b.n	800124a <HAL_GPIO_Init+0x212>
 800122c:	2308      	movs	r3, #8
 800122e:	e00c      	b.n	800124a <HAL_GPIO_Init+0x212>
 8001230:	2306      	movs	r3, #6
 8001232:	e00a      	b.n	800124a <HAL_GPIO_Init+0x212>
 8001234:	2305      	movs	r3, #5
 8001236:	e008      	b.n	800124a <HAL_GPIO_Init+0x212>
 8001238:	2304      	movs	r3, #4
 800123a:	e006      	b.n	800124a <HAL_GPIO_Init+0x212>
 800123c:	2303      	movs	r3, #3
 800123e:	e004      	b.n	800124a <HAL_GPIO_Init+0x212>
 8001240:	2302      	movs	r3, #2
 8001242:	e002      	b.n	800124a <HAL_GPIO_Init+0x212>
 8001244:	2301      	movs	r3, #1
 8001246:	e000      	b.n	800124a <HAL_GPIO_Init+0x212>
 8001248:	2300      	movs	r3, #0
 800124a:	697a      	ldr	r2, [r7, #20]
 800124c:	f002 0203 	and.w	r2, r2, #3
 8001250:	0092      	lsls	r2, r2, #2
 8001252:	4093      	lsls	r3, r2
 8001254:	693a      	ldr	r2, [r7, #16]
 8001256:	4313      	orrs	r3, r2
 8001258:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800125a:	4937      	ldr	r1, [pc, #220]	; (8001338 <HAL_GPIO_Init+0x300>)
 800125c:	697b      	ldr	r3, [r7, #20]
 800125e:	089b      	lsrs	r3, r3, #2
 8001260:	3302      	adds	r3, #2
 8001262:	693a      	ldr	r2, [r7, #16]
 8001264:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001268:	4b3b      	ldr	r3, [pc, #236]	; (8001358 <HAL_GPIO_Init+0x320>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	43db      	mvns	r3, r3
 8001272:	693a      	ldr	r2, [r7, #16]
 8001274:	4013      	ands	r3, r2
 8001276:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001280:	2b00      	cmp	r3, #0
 8001282:	d003      	beq.n	800128c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001284:	693a      	ldr	r2, [r7, #16]
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	4313      	orrs	r3, r2
 800128a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800128c:	4a32      	ldr	r2, [pc, #200]	; (8001358 <HAL_GPIO_Init+0x320>)
 800128e:	693b      	ldr	r3, [r7, #16]
 8001290:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001292:	4b31      	ldr	r3, [pc, #196]	; (8001358 <HAL_GPIO_Init+0x320>)
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	43db      	mvns	r3, r3
 800129c:	693a      	ldr	r2, [r7, #16]
 800129e:	4013      	ands	r3, r2
 80012a0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	685b      	ldr	r3, [r3, #4]
 80012a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d003      	beq.n	80012b6 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80012ae:	693a      	ldr	r2, [r7, #16]
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	4313      	orrs	r3, r2
 80012b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80012b6:	4a28      	ldr	r2, [pc, #160]	; (8001358 <HAL_GPIO_Init+0x320>)
 80012b8:	693b      	ldr	r3, [r7, #16]
 80012ba:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80012bc:	4b26      	ldr	r3, [pc, #152]	; (8001358 <HAL_GPIO_Init+0x320>)
 80012be:	689b      	ldr	r3, [r3, #8]
 80012c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	43db      	mvns	r3, r3
 80012c6:	693a      	ldr	r2, [r7, #16]
 80012c8:	4013      	ands	r3, r2
 80012ca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d003      	beq.n	80012e0 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80012d8:	693a      	ldr	r2, [r7, #16]
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	4313      	orrs	r3, r2
 80012de:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80012e0:	4a1d      	ldr	r2, [pc, #116]	; (8001358 <HAL_GPIO_Init+0x320>)
 80012e2:	693b      	ldr	r3, [r7, #16]
 80012e4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80012e6:	4b1c      	ldr	r3, [pc, #112]	; (8001358 <HAL_GPIO_Init+0x320>)
 80012e8:	68db      	ldr	r3, [r3, #12]
 80012ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	43db      	mvns	r3, r3
 80012f0:	693a      	ldr	r2, [r7, #16]
 80012f2:	4013      	ands	r3, r2
 80012f4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	685b      	ldr	r3, [r3, #4]
 80012fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d003      	beq.n	800130a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8001302:	693a      	ldr	r2, [r7, #16]
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	4313      	orrs	r3, r2
 8001308:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800130a:	4a13      	ldr	r2, [pc, #76]	; (8001358 <HAL_GPIO_Init+0x320>)
 800130c:	693b      	ldr	r3, [r7, #16]
 800130e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	3301      	adds	r3, #1
 8001314:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	681a      	ldr	r2, [r3, #0]
 800131a:	697b      	ldr	r3, [r7, #20]
 800131c:	fa22 f303 	lsr.w	r3, r2, r3
 8001320:	2b00      	cmp	r3, #0
 8001322:	f47f ae91 	bne.w	8001048 <HAL_GPIO_Init+0x10>
  }
}
 8001326:	bf00      	nop
 8001328:	371c      	adds	r7, #28
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr
 8001332:	bf00      	nop
 8001334:	40021000 	.word	0x40021000
 8001338:	40010000 	.word	0x40010000
 800133c:	48000400 	.word	0x48000400
 8001340:	48000800 	.word	0x48000800
 8001344:	48000c00 	.word	0x48000c00
 8001348:	48001000 	.word	0x48001000
 800134c:	48001400 	.word	0x48001400
 8001350:	48001800 	.word	0x48001800
 8001354:	48001c00 	.word	0x48001c00
 8001358:	40010400 	.word	0x40010400

0800135c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800135c:	b480      	push	{r7}
 800135e:	b085      	sub	sp, #20
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
 8001364:	460b      	mov	r3, r1
 8001366:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	691a      	ldr	r2, [r3, #16]
 800136c:	887b      	ldrh	r3, [r7, #2]
 800136e:	4013      	ands	r3, r2
 8001370:	2b00      	cmp	r3, #0
 8001372:	d002      	beq.n	800137a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001374:	2301      	movs	r3, #1
 8001376:	73fb      	strb	r3, [r7, #15]
 8001378:	e001      	b.n	800137e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800137a:	2300      	movs	r3, #0
 800137c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800137e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001380:	4618      	mov	r0, r3
 8001382:	3714      	adds	r7, #20
 8001384:	46bd      	mov	sp, r7
 8001386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138a:	4770      	bx	lr

0800138c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800138c:	b480      	push	{r7}
 800138e:	b083      	sub	sp, #12
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
 8001394:	460b      	mov	r3, r1
 8001396:	807b      	strh	r3, [r7, #2]
 8001398:	4613      	mov	r3, r2
 800139a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800139c:	787b      	ldrb	r3, [r7, #1]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d003      	beq.n	80013aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80013a2:	887a      	ldrh	r2, [r7, #2]
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80013a8:	e002      	b.n	80013b0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80013aa:	887a      	ldrh	r2, [r7, #2]
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	629a      	str	r2, [r3, #40]	; 0x28
}
 80013b0:	bf00      	nop
 80013b2:	370c      	adds	r7, #12
 80013b4:	46bd      	mov	sp, r7
 80013b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ba:	4770      	bx	lr

080013bc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80013bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013be:	b08f      	sub	sp, #60	; 0x3c
 80013c0:	af0a      	add	r7, sp, #40	; 0x28
 80013c2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d101      	bne.n	80013ce <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80013ca:	2301      	movs	r3, #1
 80013cc:	e116      	b.n	80015fc <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80013da:	b2db      	uxtb	r3, r3
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d106      	bne.n	80013ee <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	2200      	movs	r2, #0
 80013e4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80013e8:	6878      	ldr	r0, [r7, #4]
 80013ea:	f005 ff8d 	bl	8007308 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	2203      	movs	r2, #3
 80013f2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80013f6:	68bb      	ldr	r3, [r7, #8]
 80013f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d102      	bne.n	8001408 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	2200      	movs	r2, #0
 8001406:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	4618      	mov	r0, r3
 800140e:	f002 ffee 	bl	80043ee <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	603b      	str	r3, [r7, #0]
 8001418:	687e      	ldr	r6, [r7, #4]
 800141a:	466d      	mov	r5, sp
 800141c:	f106 0410 	add.w	r4, r6, #16
 8001420:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001422:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001424:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001426:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001428:	e894 0003 	ldmia.w	r4, {r0, r1}
 800142c:	e885 0003 	stmia.w	r5, {r0, r1}
 8001430:	1d33      	adds	r3, r6, #4
 8001432:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001434:	6838      	ldr	r0, [r7, #0]
 8001436:	f002 fedb 	bl	80041f0 <USB_CoreInit>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d005      	beq.n	800144c <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	2202      	movs	r2, #2
 8001444:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8001448:	2301      	movs	r3, #1
 800144a:	e0d7      	b.n	80015fc <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	2100      	movs	r1, #0
 8001452:	4618      	mov	r0, r3
 8001454:	f002 ffdc 	bl	8004410 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001458:	2300      	movs	r3, #0
 800145a:	73fb      	strb	r3, [r7, #15]
 800145c:	e04a      	b.n	80014f4 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800145e:	7bfa      	ldrb	r2, [r7, #15]
 8001460:	6879      	ldr	r1, [r7, #4]
 8001462:	4613      	mov	r3, r2
 8001464:	00db      	lsls	r3, r3, #3
 8001466:	1a9b      	subs	r3, r3, r2
 8001468:	009b      	lsls	r3, r3, #2
 800146a:	440b      	add	r3, r1
 800146c:	333d      	adds	r3, #61	; 0x3d
 800146e:	2201      	movs	r2, #1
 8001470:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001472:	7bfa      	ldrb	r2, [r7, #15]
 8001474:	6879      	ldr	r1, [r7, #4]
 8001476:	4613      	mov	r3, r2
 8001478:	00db      	lsls	r3, r3, #3
 800147a:	1a9b      	subs	r3, r3, r2
 800147c:	009b      	lsls	r3, r3, #2
 800147e:	440b      	add	r3, r1
 8001480:	333c      	adds	r3, #60	; 0x3c
 8001482:	7bfa      	ldrb	r2, [r7, #15]
 8001484:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001486:	7bfa      	ldrb	r2, [r7, #15]
 8001488:	7bfb      	ldrb	r3, [r7, #15]
 800148a:	b298      	uxth	r0, r3
 800148c:	6879      	ldr	r1, [r7, #4]
 800148e:	4613      	mov	r3, r2
 8001490:	00db      	lsls	r3, r3, #3
 8001492:	1a9b      	subs	r3, r3, r2
 8001494:	009b      	lsls	r3, r3, #2
 8001496:	440b      	add	r3, r1
 8001498:	3342      	adds	r3, #66	; 0x42
 800149a:	4602      	mov	r2, r0
 800149c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800149e:	7bfa      	ldrb	r2, [r7, #15]
 80014a0:	6879      	ldr	r1, [r7, #4]
 80014a2:	4613      	mov	r3, r2
 80014a4:	00db      	lsls	r3, r3, #3
 80014a6:	1a9b      	subs	r3, r3, r2
 80014a8:	009b      	lsls	r3, r3, #2
 80014aa:	440b      	add	r3, r1
 80014ac:	333f      	adds	r3, #63	; 0x3f
 80014ae:	2200      	movs	r2, #0
 80014b0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80014b2:	7bfa      	ldrb	r2, [r7, #15]
 80014b4:	6879      	ldr	r1, [r7, #4]
 80014b6:	4613      	mov	r3, r2
 80014b8:	00db      	lsls	r3, r3, #3
 80014ba:	1a9b      	subs	r3, r3, r2
 80014bc:	009b      	lsls	r3, r3, #2
 80014be:	440b      	add	r3, r1
 80014c0:	3344      	adds	r3, #68	; 0x44
 80014c2:	2200      	movs	r2, #0
 80014c4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80014c6:	7bfa      	ldrb	r2, [r7, #15]
 80014c8:	6879      	ldr	r1, [r7, #4]
 80014ca:	4613      	mov	r3, r2
 80014cc:	00db      	lsls	r3, r3, #3
 80014ce:	1a9b      	subs	r3, r3, r2
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	440b      	add	r3, r1
 80014d4:	3348      	adds	r3, #72	; 0x48
 80014d6:	2200      	movs	r2, #0
 80014d8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80014da:	7bfa      	ldrb	r2, [r7, #15]
 80014dc:	6879      	ldr	r1, [r7, #4]
 80014de:	4613      	mov	r3, r2
 80014e0:	00db      	lsls	r3, r3, #3
 80014e2:	1a9b      	subs	r3, r3, r2
 80014e4:	009b      	lsls	r3, r3, #2
 80014e6:	440b      	add	r3, r1
 80014e8:	3350      	adds	r3, #80	; 0x50
 80014ea:	2200      	movs	r2, #0
 80014ec:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80014ee:	7bfb      	ldrb	r3, [r7, #15]
 80014f0:	3301      	adds	r3, #1
 80014f2:	73fb      	strb	r3, [r7, #15]
 80014f4:	7bfa      	ldrb	r2, [r7, #15]
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	429a      	cmp	r2, r3
 80014fc:	d3af      	bcc.n	800145e <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80014fe:	2300      	movs	r3, #0
 8001500:	73fb      	strb	r3, [r7, #15]
 8001502:	e044      	b.n	800158e <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001504:	7bfa      	ldrb	r2, [r7, #15]
 8001506:	6879      	ldr	r1, [r7, #4]
 8001508:	4613      	mov	r3, r2
 800150a:	00db      	lsls	r3, r3, #3
 800150c:	1a9b      	subs	r3, r3, r2
 800150e:	009b      	lsls	r3, r3, #2
 8001510:	440b      	add	r3, r1
 8001512:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8001516:	2200      	movs	r2, #0
 8001518:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800151a:	7bfa      	ldrb	r2, [r7, #15]
 800151c:	6879      	ldr	r1, [r7, #4]
 800151e:	4613      	mov	r3, r2
 8001520:	00db      	lsls	r3, r3, #3
 8001522:	1a9b      	subs	r3, r3, r2
 8001524:	009b      	lsls	r3, r3, #2
 8001526:	440b      	add	r3, r1
 8001528:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800152c:	7bfa      	ldrb	r2, [r7, #15]
 800152e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001530:	7bfa      	ldrb	r2, [r7, #15]
 8001532:	6879      	ldr	r1, [r7, #4]
 8001534:	4613      	mov	r3, r2
 8001536:	00db      	lsls	r3, r3, #3
 8001538:	1a9b      	subs	r3, r3, r2
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	440b      	add	r3, r1
 800153e:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8001542:	2200      	movs	r2, #0
 8001544:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001546:	7bfa      	ldrb	r2, [r7, #15]
 8001548:	6879      	ldr	r1, [r7, #4]
 800154a:	4613      	mov	r3, r2
 800154c:	00db      	lsls	r3, r3, #3
 800154e:	1a9b      	subs	r3, r3, r2
 8001550:	009b      	lsls	r3, r3, #2
 8001552:	440b      	add	r3, r1
 8001554:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8001558:	2200      	movs	r2, #0
 800155a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800155c:	7bfa      	ldrb	r2, [r7, #15]
 800155e:	6879      	ldr	r1, [r7, #4]
 8001560:	4613      	mov	r3, r2
 8001562:	00db      	lsls	r3, r3, #3
 8001564:	1a9b      	subs	r3, r3, r2
 8001566:	009b      	lsls	r3, r3, #2
 8001568:	440b      	add	r3, r1
 800156a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800156e:	2200      	movs	r2, #0
 8001570:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001572:	7bfa      	ldrb	r2, [r7, #15]
 8001574:	6879      	ldr	r1, [r7, #4]
 8001576:	4613      	mov	r3, r2
 8001578:	00db      	lsls	r3, r3, #3
 800157a:	1a9b      	subs	r3, r3, r2
 800157c:	009b      	lsls	r3, r3, #2
 800157e:	440b      	add	r3, r1
 8001580:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8001584:	2200      	movs	r2, #0
 8001586:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001588:	7bfb      	ldrb	r3, [r7, #15]
 800158a:	3301      	adds	r3, #1
 800158c:	73fb      	strb	r3, [r7, #15]
 800158e:	7bfa      	ldrb	r2, [r7, #15]
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	429a      	cmp	r2, r3
 8001596:	d3b5      	bcc.n	8001504 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	603b      	str	r3, [r7, #0]
 800159e:	687e      	ldr	r6, [r7, #4]
 80015a0:	466d      	mov	r5, sp
 80015a2:	f106 0410 	add.w	r4, r6, #16
 80015a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015a8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015aa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015ac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015ae:	e894 0003 	ldmia.w	r4, {r0, r1}
 80015b2:	e885 0003 	stmia.w	r5, {r0, r1}
 80015b6:	1d33      	adds	r3, r6, #4
 80015b8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015ba:	6838      	ldr	r0, [r7, #0]
 80015bc:	f002 ff52 	bl	8004464 <USB_DevInit>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d005      	beq.n	80015d2 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	2202      	movs	r2, #2
 80015ca:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80015ce:	2301      	movs	r3, #1
 80015d0:	e014      	b.n	80015fc <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2200      	movs	r2, #0
 80015d6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2201      	movs	r2, #1
 80015de:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015e6:	2b01      	cmp	r3, #1
 80015e8:	d102      	bne.n	80015f0 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80015ea:	6878      	ldr	r0, [r7, #4]
 80015ec:	f000 ff62 	bl	80024b4 <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4618      	mov	r0, r3
 80015f6:	f003 fed4 	bl	80053a2 <USB_DevDisconnect>

  return HAL_OK;
 80015fa:	2300      	movs	r3, #0
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	3714      	adds	r7, #20
 8001600:	46bd      	mov	sp, r7
 8001602:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001604 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b084      	sub	sp, #16
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001618:	2b01      	cmp	r3, #1
 800161a:	d101      	bne.n	8001620 <HAL_PCD_Start+0x1c>
 800161c:	2302      	movs	r3, #2
 800161e:	e01c      	b.n	800165a <HAL_PCD_Start+0x56>
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	2201      	movs	r2, #1
 8001624:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800162c:	2b01      	cmp	r3, #1
 800162e:	d105      	bne.n	800163c <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001634:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4618      	mov	r0, r3
 8001642:	f002 fec3 	bl	80043cc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	4618      	mov	r0, r3
 800164c:	f003 fe88 	bl	8005360 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	2200      	movs	r2, #0
 8001654:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8001658:	2300      	movs	r3, #0
}
 800165a:	4618      	mov	r0, r3
 800165c:	3710      	adds	r7, #16
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}

08001662 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001662:	b590      	push	{r4, r7, lr}
 8001664:	b08d      	sub	sp, #52	; 0x34
 8001666:	af00      	add	r7, sp, #0
 8001668:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001670:	6a3b      	ldr	r3, [r7, #32]
 8001672:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4618      	mov	r0, r3
 800167a:	f003 ff46 	bl	800550a <USB_GetMode>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	f040 838f 	bne.w	8001da4 <HAL_PCD_IRQHandler+0x742>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4618      	mov	r0, r3
 800168c:	f003 feaa 	bl	80053e4 <USB_ReadInterrupts>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	f000 8385 	beq.w	8001da2 <HAL_PCD_IRQHandler+0x740>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4618      	mov	r0, r3
 800169e:	f003 fea1 	bl	80053e4 <USB_ReadInterrupts>
 80016a2:	4603      	mov	r3, r0
 80016a4:	f003 0302 	and.w	r3, r3, #2
 80016a8:	2b02      	cmp	r3, #2
 80016aa:	d107      	bne.n	80016bc <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	695a      	ldr	r2, [r3, #20]
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f002 0202 	and.w	r2, r2, #2
 80016ba:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4618      	mov	r0, r3
 80016c2:	f003 fe8f 	bl	80053e4 <USB_ReadInterrupts>
 80016c6:	4603      	mov	r3, r0
 80016c8:	f003 0310 	and.w	r3, r3, #16
 80016cc:	2b10      	cmp	r3, #16
 80016ce:	d161      	bne.n	8001794 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	699a      	ldr	r2, [r3, #24]
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f022 0210 	bic.w	r2, r2, #16
 80016de:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 80016e0:	6a3b      	ldr	r3, [r7, #32]
 80016e2:	6a1b      	ldr	r3, [r3, #32]
 80016e4:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80016e6:	69bb      	ldr	r3, [r7, #24]
 80016e8:	f003 020f 	and.w	r2, r3, #15
 80016ec:	4613      	mov	r3, r2
 80016ee:	00db      	lsls	r3, r3, #3
 80016f0:	1a9b      	subs	r3, r3, r2
 80016f2:	009b      	lsls	r3, r3, #2
 80016f4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80016f8:	687a      	ldr	r2, [r7, #4]
 80016fa:	4413      	add	r3, r2
 80016fc:	3304      	adds	r3, #4
 80016fe:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001700:	69bb      	ldr	r3, [r7, #24]
 8001702:	0c5b      	lsrs	r3, r3, #17
 8001704:	f003 030f 	and.w	r3, r3, #15
 8001708:	2b02      	cmp	r3, #2
 800170a:	d124      	bne.n	8001756 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 800170c:	69ba      	ldr	r2, [r7, #24]
 800170e:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8001712:	4013      	ands	r3, r2
 8001714:	2b00      	cmp	r3, #0
 8001716:	d035      	beq.n	8001784 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001718:	697b      	ldr	r3, [r7, #20]
 800171a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 800171c:	69bb      	ldr	r3, [r7, #24]
 800171e:	091b      	lsrs	r3, r3, #4
 8001720:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001722:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001726:	b29b      	uxth	r3, r3
 8001728:	461a      	mov	r2, r3
 800172a:	6a38      	ldr	r0, [r7, #32]
 800172c:	f003 fcf5 	bl	800511a <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	68da      	ldr	r2, [r3, #12]
 8001734:	69bb      	ldr	r3, [r7, #24]
 8001736:	091b      	lsrs	r3, r3, #4
 8001738:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800173c:	441a      	add	r2, r3
 800173e:	697b      	ldr	r3, [r7, #20]
 8001740:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001742:	697b      	ldr	r3, [r7, #20]
 8001744:	699a      	ldr	r2, [r3, #24]
 8001746:	69bb      	ldr	r3, [r7, #24]
 8001748:	091b      	lsrs	r3, r3, #4
 800174a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800174e:	441a      	add	r2, r3
 8001750:	697b      	ldr	r3, [r7, #20]
 8001752:	619a      	str	r2, [r3, #24]
 8001754:	e016      	b.n	8001784 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8001756:	69bb      	ldr	r3, [r7, #24]
 8001758:	0c5b      	lsrs	r3, r3, #17
 800175a:	f003 030f 	and.w	r3, r3, #15
 800175e:	2b06      	cmp	r3, #6
 8001760:	d110      	bne.n	8001784 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8001768:	2208      	movs	r2, #8
 800176a:	4619      	mov	r1, r3
 800176c:	6a38      	ldr	r0, [r7, #32]
 800176e:	f003 fcd4 	bl	800511a <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001772:	697b      	ldr	r3, [r7, #20]
 8001774:	699a      	ldr	r2, [r3, #24]
 8001776:	69bb      	ldr	r3, [r7, #24]
 8001778:	091b      	lsrs	r3, r3, #4
 800177a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800177e:	441a      	add	r2, r3
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	699a      	ldr	r2, [r3, #24]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f042 0210 	orr.w	r2, r2, #16
 8001792:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4618      	mov	r0, r3
 800179a:	f003 fe23 	bl	80053e4 <USB_ReadInterrupts>
 800179e:	4603      	mov	r3, r0
 80017a0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80017a4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80017a8:	d16e      	bne.n	8001888 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 80017aa:	2300      	movs	r3, #0
 80017ac:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4618      	mov	r0, r3
 80017b4:	f003 fe29 	bl	800540a <USB_ReadDevAllOutEpInterrupt>
 80017b8:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80017ba:	e062      	b.n	8001882 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 80017bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017be:	f003 0301 	and.w	r3, r3, #1
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d057      	beq.n	8001876 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017cc:	b2d2      	uxtb	r2, r2
 80017ce:	4611      	mov	r1, r2
 80017d0:	4618      	mov	r0, r3
 80017d2:	f003 fe4e 	bl	8005472 <USB_ReadDevOutEPInterrupt>
 80017d6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80017d8:	693b      	ldr	r3, [r7, #16]
 80017da:	f003 0301 	and.w	r3, r3, #1
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d00c      	beq.n	80017fc <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80017e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017e4:	015a      	lsls	r2, r3, #5
 80017e6:	69fb      	ldr	r3, [r7, #28]
 80017e8:	4413      	add	r3, r2
 80017ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80017ee:	461a      	mov	r2, r3
 80017f0:	2301      	movs	r3, #1
 80017f2:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80017f4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80017f6:	6878      	ldr	r0, [r7, #4]
 80017f8:	f000 fd82 	bl	8002300 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80017fc:	693b      	ldr	r3, [r7, #16]
 80017fe:	f003 0308 	and.w	r3, r3, #8
 8001802:	2b00      	cmp	r3, #0
 8001804:	d00c      	beq.n	8001820 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001808:	015a      	lsls	r2, r3, #5
 800180a:	69fb      	ldr	r3, [r7, #28]
 800180c:	4413      	add	r3, r2
 800180e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001812:	461a      	mov	r2, r3
 8001814:	2308      	movs	r3, #8
 8001816:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8001818:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800181a:	6878      	ldr	r0, [r7, #4]
 800181c:	f000 fdbe 	bl	800239c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001820:	693b      	ldr	r3, [r7, #16]
 8001822:	f003 0310 	and.w	r3, r3, #16
 8001826:	2b00      	cmp	r3, #0
 8001828:	d008      	beq.n	800183c <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800182a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800182c:	015a      	lsls	r2, r3, #5
 800182e:	69fb      	ldr	r3, [r7, #28]
 8001830:	4413      	add	r3, r2
 8001832:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001836:	461a      	mov	r2, r3
 8001838:	2310      	movs	r3, #16
 800183a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800183c:	693b      	ldr	r3, [r7, #16]
 800183e:	f003 0320 	and.w	r3, r3, #32
 8001842:	2b00      	cmp	r3, #0
 8001844:	d008      	beq.n	8001858 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001848:	015a      	lsls	r2, r3, #5
 800184a:	69fb      	ldr	r3, [r7, #28]
 800184c:	4413      	add	r3, r2
 800184e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001852:	461a      	mov	r2, r3
 8001854:	2320      	movs	r3, #32
 8001856:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001858:	693b      	ldr	r3, [r7, #16]
 800185a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800185e:	2b00      	cmp	r3, #0
 8001860:	d009      	beq.n	8001876 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001864:	015a      	lsls	r2, r3, #5
 8001866:	69fb      	ldr	r3, [r7, #28]
 8001868:	4413      	add	r3, r2
 800186a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800186e:	461a      	mov	r2, r3
 8001870:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001874:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8001876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001878:	3301      	adds	r3, #1
 800187a:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800187c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800187e:	085b      	lsrs	r3, r3, #1
 8001880:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8001882:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001884:	2b00      	cmp	r3, #0
 8001886:	d199      	bne.n	80017bc <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4618      	mov	r0, r3
 800188e:	f003 fda9 	bl	80053e4 <USB_ReadInterrupts>
 8001892:	4603      	mov	r3, r0
 8001894:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001898:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800189c:	f040 8087 	bne.w	80019ae <HAL_PCD_IRQHandler+0x34c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4618      	mov	r0, r3
 80018a6:	f003 fdca 	bl	800543e <USB_ReadDevAllInEpInterrupt>
 80018aa:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80018ac:	2300      	movs	r3, #0
 80018ae:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80018b0:	e07a      	b.n	80019a8 <HAL_PCD_IRQHandler+0x346>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80018b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018b4:	f003 0301 	and.w	r3, r3, #1
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d06f      	beq.n	800199c <HAL_PCD_IRQHandler+0x33a>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80018c2:	b2d2      	uxtb	r2, r2
 80018c4:	4611      	mov	r1, r2
 80018c6:	4618      	mov	r0, r3
 80018c8:	f003 fdf1 	bl	80054ae <USB_ReadDevInEPInterrupt>
 80018cc:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80018ce:	693b      	ldr	r3, [r7, #16]
 80018d0:	f003 0301 	and.w	r3, r3, #1
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d020      	beq.n	800191a <HAL_PCD_IRQHandler+0x2b8>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80018d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018da:	f003 030f 	and.w	r3, r3, #15
 80018de:	2201      	movs	r2, #1
 80018e0:	fa02 f303 	lsl.w	r3, r2, r3
 80018e4:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80018e6:	69fb      	ldr	r3, [r7, #28]
 80018e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80018ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	43db      	mvns	r3, r3
 80018f2:	69f9      	ldr	r1, [r7, #28]
 80018f4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80018f8:	4013      	ands	r3, r2
 80018fa:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80018fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018fe:	015a      	lsls	r2, r3, #5
 8001900:	69fb      	ldr	r3, [r7, #28]
 8001902:	4413      	add	r3, r2
 8001904:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001908:	461a      	mov	r2, r3
 800190a:	2301      	movs	r3, #1
 800190c:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800190e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001910:	b2db      	uxtb	r3, r3
 8001912:	4619      	mov	r1, r3
 8001914:	6878      	ldr	r0, [r7, #4]
 8001916:	f005 fd8a 	bl	800742e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800191a:	693b      	ldr	r3, [r7, #16]
 800191c:	f003 0308 	and.w	r3, r3, #8
 8001920:	2b00      	cmp	r3, #0
 8001922:	d008      	beq.n	8001936 <HAL_PCD_IRQHandler+0x2d4>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8001924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001926:	015a      	lsls	r2, r3, #5
 8001928:	69fb      	ldr	r3, [r7, #28]
 800192a:	4413      	add	r3, r2
 800192c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001930:	461a      	mov	r2, r3
 8001932:	2308      	movs	r3, #8
 8001934:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	f003 0310 	and.w	r3, r3, #16
 800193c:	2b00      	cmp	r3, #0
 800193e:	d008      	beq.n	8001952 <HAL_PCD_IRQHandler+0x2f0>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8001940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001942:	015a      	lsls	r2, r3, #5
 8001944:	69fb      	ldr	r3, [r7, #28]
 8001946:	4413      	add	r3, r2
 8001948:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800194c:	461a      	mov	r2, r3
 800194e:	2310      	movs	r3, #16
 8001950:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8001952:	693b      	ldr	r3, [r7, #16]
 8001954:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001958:	2b00      	cmp	r3, #0
 800195a:	d008      	beq.n	800196e <HAL_PCD_IRQHandler+0x30c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800195c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800195e:	015a      	lsls	r2, r3, #5
 8001960:	69fb      	ldr	r3, [r7, #28]
 8001962:	4413      	add	r3, r2
 8001964:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001968:	461a      	mov	r2, r3
 800196a:	2340      	movs	r3, #64	; 0x40
 800196c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800196e:	693b      	ldr	r3, [r7, #16]
 8001970:	f003 0302 	and.w	r3, r3, #2
 8001974:	2b00      	cmp	r3, #0
 8001976:	d008      	beq.n	800198a <HAL_PCD_IRQHandler+0x328>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800197a:	015a      	lsls	r2, r3, #5
 800197c:	69fb      	ldr	r3, [r7, #28]
 800197e:	4413      	add	r3, r2
 8001980:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001984:	461a      	mov	r2, r3
 8001986:	2302      	movs	r3, #2
 8001988:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800198a:	693b      	ldr	r3, [r7, #16]
 800198c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001990:	2b00      	cmp	r3, #0
 8001992:	d003      	beq.n	800199c <HAL_PCD_IRQHandler+0x33a>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001994:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001996:	6878      	ldr	r0, [r7, #4]
 8001998:	f000 fc29 	bl	80021ee <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800199c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800199e:	3301      	adds	r3, #1
 80019a0:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80019a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019a4:	085b      	lsrs	r3, r3, #1
 80019a6:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80019a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d181      	bne.n	80018b2 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4618      	mov	r0, r3
 80019b4:	f003 fd16 	bl	80053e4 <USB_ReadInterrupts>
 80019b8:	4603      	mov	r3, r0
 80019ba:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80019be:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80019c2:	d122      	bne.n	8001a0a <HAL_PCD_IRQHandler+0x3a8>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80019c4:	69fb      	ldr	r3, [r7, #28]
 80019c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	69fa      	ldr	r2, [r7, #28]
 80019ce:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80019d2:	f023 0301 	bic.w	r3, r3, #1
 80019d6:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 80019de:	2b01      	cmp	r3, #1
 80019e0:	d108      	bne.n	80019f4 <HAL_PCD_IRQHandler+0x392>
      {
        hpcd->LPM_State = LPM_L0;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2200      	movs	r2, #0
 80019e6:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80019ea:	2100      	movs	r1, #0
 80019ec:	6878      	ldr	r0, [r7, #4]
 80019ee:	f006 f837 	bl	8007a60 <HAL_PCDEx_LPM_Callback>
 80019f2:	e002      	b.n	80019fa <HAL_PCD_IRQHandler+0x398>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80019f4:	6878      	ldr	r0, [r7, #4]
 80019f6:	f005 fd87 	bl	8007508 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	695a      	ldr	r2, [r3, #20]
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8001a08:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f003 fce8 	bl	80053e4 <USB_ReadInterrupts>
 8001a14:	4603      	mov	r3, r0
 8001a16:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001a1a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001a1e:	d112      	bne.n	8001a46 <HAL_PCD_IRQHandler+0x3e4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8001a20:	69fb      	ldr	r3, [r7, #28]
 8001a22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001a26:	689b      	ldr	r3, [r3, #8]
 8001a28:	f003 0301 	and.w	r3, r3, #1
 8001a2c:	2b01      	cmp	r3, #1
 8001a2e:	d102      	bne.n	8001a36 <HAL_PCD_IRQHandler+0x3d4>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001a30:	6878      	ldr	r0, [r7, #4]
 8001a32:	f005 fd43 	bl	80074bc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	695a      	ldr	r2, [r3, #20]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8001a44:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f003 fcca 	bl	80053e4 <USB_ReadInterrupts>
 8001a50:	4603      	mov	r3, r0
 8001a52:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001a56:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001a5a:	d121      	bne.n	8001aa0 <HAL_PCD_IRQHandler+0x43e>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	695a      	ldr	r2, [r3, #20]
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8001a6a:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d111      	bne.n	8001a9a <HAL_PCD_IRQHandler+0x438>
      {
        hpcd->LPM_State = LPM_L1;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2201      	movs	r2, #1
 8001a7a:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a84:	089b      	lsrs	r3, r3, #2
 8001a86:	f003 020f 	and.w	r2, r3, #15
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8001a90:	2101      	movs	r1, #1
 8001a92:	6878      	ldr	r0, [r7, #4]
 8001a94:	f005 ffe4 	bl	8007a60 <HAL_PCDEx_LPM_Callback>
 8001a98:	e002      	b.n	8001aa0 <HAL_PCD_IRQHandler+0x43e>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001a9a:	6878      	ldr	r0, [r7, #4]
 8001a9c:	f005 fd0e 	bl	80074bc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f003 fc9d 	bl	80053e4 <USB_ReadInterrupts>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ab0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ab4:	f040 80c5 	bne.w	8001c42 <HAL_PCD_IRQHandler+0x5e0>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001ab8:	69fb      	ldr	r3, [r7, #28]
 8001aba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	69fa      	ldr	r2, [r7, #28]
 8001ac2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001ac6:	f023 0301 	bic.w	r3, r3, #1
 8001aca:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	2110      	movs	r1, #16
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f002 fe12 	bl	80046fc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ad8:	2300      	movs	r3, #0
 8001ada:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001adc:	e056      	b.n	8001b8c <HAL_PCD_IRQHandler+0x52a>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8001ade:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ae0:	015a      	lsls	r2, r3, #5
 8001ae2:	69fb      	ldr	r3, [r7, #28]
 8001ae4:	4413      	add	r3, r2
 8001ae6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001aea:	461a      	mov	r2, r3
 8001aec:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8001af0:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8001af2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001af4:	015a      	lsls	r2, r3, #5
 8001af6:	69fb      	ldr	r3, [r7, #28]
 8001af8:	4413      	add	r3, r2
 8001afa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001b02:	0151      	lsls	r1, r2, #5
 8001b04:	69fa      	ldr	r2, [r7, #28]
 8001b06:	440a      	add	r2, r1
 8001b08:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8001b0c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001b10:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8001b12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b14:	015a      	lsls	r2, r3, #5
 8001b16:	69fb      	ldr	r3, [r7, #28]
 8001b18:	4413      	add	r3, r2
 8001b1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001b22:	0151      	lsls	r1, r2, #5
 8001b24:	69fa      	ldr	r2, [r7, #28]
 8001b26:	440a      	add	r2, r1
 8001b28:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8001b2c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001b30:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8001b32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b34:	015a      	lsls	r2, r3, #5
 8001b36:	69fb      	ldr	r3, [r7, #28]
 8001b38:	4413      	add	r3, r2
 8001b3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001b3e:	461a      	mov	r2, r3
 8001b40:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8001b44:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8001b46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b48:	015a      	lsls	r2, r3, #5
 8001b4a:	69fb      	ldr	r3, [r7, #28]
 8001b4c:	4413      	add	r3, r2
 8001b4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001b56:	0151      	lsls	r1, r2, #5
 8001b58:	69fa      	ldr	r2, [r7, #28]
 8001b5a:	440a      	add	r2, r1
 8001b5c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8001b60:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001b64:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8001b66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b68:	015a      	lsls	r2, r3, #5
 8001b6a:	69fb      	ldr	r3, [r7, #28]
 8001b6c:	4413      	add	r3, r2
 8001b6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001b76:	0151      	lsls	r1, r2, #5
 8001b78:	69fa      	ldr	r2, [r7, #28]
 8001b7a:	440a      	add	r2, r1
 8001b7c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8001b80:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001b84:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b88:	3301      	adds	r3, #1
 8001b8a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001b92:	429a      	cmp	r2, r3
 8001b94:	d3a3      	bcc.n	8001ade <HAL_PCD_IRQHandler+0x47c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8001b96:	69fb      	ldr	r3, [r7, #28]
 8001b98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001b9c:	69db      	ldr	r3, [r3, #28]
 8001b9e:	69fa      	ldr	r2, [r7, #28]
 8001ba0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001ba4:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8001ba8:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d016      	beq.n	8001be0 <HAL_PCD_IRQHandler+0x57e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8001bb2:	69fb      	ldr	r3, [r7, #28]
 8001bb4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001bb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001bbc:	69fa      	ldr	r2, [r7, #28]
 8001bbe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001bc2:	f043 030b 	orr.w	r3, r3, #11
 8001bc6:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8001bca:	69fb      	ldr	r3, [r7, #28]
 8001bcc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001bd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bd2:	69fa      	ldr	r2, [r7, #28]
 8001bd4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001bd8:	f043 030b 	orr.w	r3, r3, #11
 8001bdc:	6453      	str	r3, [r2, #68]	; 0x44
 8001bde:	e015      	b.n	8001c0c <HAL_PCD_IRQHandler+0x5aa>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8001be0:	69fb      	ldr	r3, [r7, #28]
 8001be2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001be6:	695b      	ldr	r3, [r3, #20]
 8001be8:	69fa      	ldr	r2, [r7, #28]
 8001bea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001bee:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001bf2:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8001bf6:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8001bf8:	69fb      	ldr	r3, [r7, #28]
 8001bfa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001bfe:	691b      	ldr	r3, [r3, #16]
 8001c00:	69fa      	ldr	r2, [r7, #28]
 8001c02:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001c06:	f043 030b 	orr.w	r3, r3, #11
 8001c0a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8001c0c:	69fb      	ldr	r3, [r7, #28]
 8001c0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	69fa      	ldr	r2, [r7, #28]
 8001c16:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001c1a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8001c1e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681a      	ldr	r2, [r3, #0]
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	4610      	mov	r0, r2
 8001c2e:	f003 fc9d 	bl	800556c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	695a      	ldr	r2, [r3, #20]
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8001c40:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4618      	mov	r0, r3
 8001c48:	f003 fbcc 	bl	80053e4 <USB_ReadInterrupts>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001c52:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001c56:	d124      	bne.n	8001ca2 <HAL_PCD_IRQHandler+0x640>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f003 fc62 	bl	8005526 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	4618      	mov	r0, r3
 8001c68:	f002 fda9 	bl	80047be <USB_GetDevSpeed>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	461a      	mov	r2, r3
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681c      	ldr	r4, [r3, #0]
 8001c78:	f001 fa46 	bl	8003108 <HAL_RCC_GetHCLKFreq>
 8001c7c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001c82:	b2db      	uxtb	r3, r3
 8001c84:	461a      	mov	r2, r3
 8001c86:	4620      	mov	r0, r4
 8001c88:	f002 fb04 	bl	8004294 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8001c8c:	6878      	ldr	r0, [r7, #4]
 8001c8e:	f005 fbf6 	bl	800747e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	695a      	ldr	r2, [r3, #20]
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8001ca0:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f003 fb9c 	bl	80053e4 <USB_ReadInterrupts>
 8001cac:	4603      	mov	r3, r0
 8001cae:	f003 0308 	and.w	r3, r3, #8
 8001cb2:	2b08      	cmp	r3, #8
 8001cb4:	d10a      	bne.n	8001ccc <HAL_PCD_IRQHandler+0x66a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8001cb6:	6878      	ldr	r0, [r7, #4]
 8001cb8:	f005 fbd3 	bl	8007462 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	695a      	ldr	r2, [r3, #20]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f002 0208 	and.w	r2, r2, #8
 8001cca:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f003 fb87 	bl	80053e4 <USB_ReadInterrupts>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001cdc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001ce0:	d10f      	bne.n	8001d02 <HAL_PCD_IRQHandler+0x6a0>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce8:	b2db      	uxtb	r3, r3
 8001cea:	4619      	mov	r1, r3
 8001cec:	6878      	ldr	r0, [r7, #4]
 8001cee:	f005 fc45 	bl	800757c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	695a      	ldr	r2, [r3, #20]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8001d00:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4618      	mov	r0, r3
 8001d08:	f003 fb6c 	bl	80053e4 <USB_ReadInterrupts>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d12:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001d16:	d10f      	bne.n	8001d38 <HAL_PCD_IRQHandler+0x6d6>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d1e:	b2db      	uxtb	r3, r3
 8001d20:	4619      	mov	r1, r3
 8001d22:	6878      	ldr	r0, [r7, #4]
 8001d24:	f005 fc18 	bl	8007558 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	695a      	ldr	r2, [r3, #20]
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8001d36:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f003 fb51 	bl	80053e4 <USB_ReadInterrupts>
 8001d42:	4603      	mov	r3, r0
 8001d44:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001d48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d4c:	d10a      	bne.n	8001d64 <HAL_PCD_IRQHandler+0x702>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8001d4e:	6878      	ldr	r0, [r7, #4]
 8001d50:	f005 fc26 	bl	80075a0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	695a      	ldr	r2, [r3, #20]
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8001d62:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f003 fb3b 	bl	80053e4 <USB_ReadInterrupts>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	f003 0304 	and.w	r3, r3, #4
 8001d74:	2b04      	cmp	r3, #4
 8001d76:	d115      	bne.n	8001da4 <HAL_PCD_IRQHandler+0x742>
    {
      temp = hpcd->Instance->GOTGINT;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8001d80:	69bb      	ldr	r3, [r7, #24]
 8001d82:	f003 0304 	and.w	r3, r3, #4
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d002      	beq.n	8001d90 <HAL_PCD_IRQHandler+0x72e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8001d8a:	6878      	ldr	r0, [r7, #4]
 8001d8c:	f005 fc16 	bl	80075bc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	6859      	ldr	r1, [r3, #4]
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	69ba      	ldr	r2, [r7, #24]
 8001d9c:	430a      	orrs	r2, r1
 8001d9e:	605a      	str	r2, [r3, #4]
 8001da0:	e000      	b.n	8001da4 <HAL_PCD_IRQHandler+0x742>
      return;
 8001da2:	bf00      	nop
    }
  }
}
 8001da4:	3734      	adds	r7, #52	; 0x34
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd90      	pop	{r4, r7, pc}

08001daa <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001daa:	b580      	push	{r7, lr}
 8001dac:	b082      	sub	sp, #8
 8001dae:	af00      	add	r7, sp, #0
 8001db0:	6078      	str	r0, [r7, #4]
 8001db2:	460b      	mov	r3, r1
 8001db4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001dbc:	2b01      	cmp	r3, #1
 8001dbe:	d101      	bne.n	8001dc4 <HAL_PCD_SetAddress+0x1a>
 8001dc0:	2302      	movs	r3, #2
 8001dc2:	e013      	b.n	8001dec <HAL_PCD_SetAddress+0x42>
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	78fa      	ldrb	r2, [r7, #3]
 8001dd0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	78fa      	ldrb	r2, [r7, #3]
 8001dda:	4611      	mov	r1, r2
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f003 fa99 	bl	8005314 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	2200      	movs	r2, #0
 8001de6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8001dea:	2300      	movs	r3, #0
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	3708      	adds	r7, #8
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}

08001df4 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b084      	sub	sp, #16
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
 8001dfc:	4608      	mov	r0, r1
 8001dfe:	4611      	mov	r1, r2
 8001e00:	461a      	mov	r2, r3
 8001e02:	4603      	mov	r3, r0
 8001e04:	70fb      	strb	r3, [r7, #3]
 8001e06:	460b      	mov	r3, r1
 8001e08:	803b      	strh	r3, [r7, #0]
 8001e0a:	4613      	mov	r3, r2
 8001e0c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001e12:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	da0f      	bge.n	8001e3a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001e1a:	78fb      	ldrb	r3, [r7, #3]
 8001e1c:	f003 020f 	and.w	r2, r3, #15
 8001e20:	4613      	mov	r3, r2
 8001e22:	00db      	lsls	r3, r3, #3
 8001e24:	1a9b      	subs	r3, r3, r2
 8001e26:	009b      	lsls	r3, r3, #2
 8001e28:	3338      	adds	r3, #56	; 0x38
 8001e2a:	687a      	ldr	r2, [r7, #4]
 8001e2c:	4413      	add	r3, r2
 8001e2e:	3304      	adds	r3, #4
 8001e30:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	2201      	movs	r2, #1
 8001e36:	705a      	strb	r2, [r3, #1]
 8001e38:	e00f      	b.n	8001e5a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001e3a:	78fb      	ldrb	r3, [r7, #3]
 8001e3c:	f003 020f 	and.w	r2, r3, #15
 8001e40:	4613      	mov	r3, r2
 8001e42:	00db      	lsls	r3, r3, #3
 8001e44:	1a9b      	subs	r3, r3, r2
 8001e46:	009b      	lsls	r3, r3, #2
 8001e48:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001e4c:	687a      	ldr	r2, [r7, #4]
 8001e4e:	4413      	add	r3, r2
 8001e50:	3304      	adds	r3, #4
 8001e52:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	2200      	movs	r2, #0
 8001e58:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001e5a:	78fb      	ldrb	r3, [r7, #3]
 8001e5c:	f003 030f 	and.w	r3, r3, #15
 8001e60:	b2da      	uxtb	r2, r3
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8001e66:	883a      	ldrh	r2, [r7, #0]
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	78ba      	ldrb	r2, [r7, #2]
 8001e70:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	785b      	ldrb	r3, [r3, #1]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d004      	beq.n	8001e84 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	781b      	ldrb	r3, [r3, #0]
 8001e7e:	b29a      	uxth	r2, r3
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001e84:	78bb      	ldrb	r3, [r7, #2]
 8001e86:	2b02      	cmp	r3, #2
 8001e88:	d102      	bne.n	8001e90 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001e96:	2b01      	cmp	r3, #1
 8001e98:	d101      	bne.n	8001e9e <HAL_PCD_EP_Open+0xaa>
 8001e9a:	2302      	movs	r3, #2
 8001e9c:	e00e      	b.n	8001ebc <HAL_PCD_EP_Open+0xc8>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	68f9      	ldr	r1, [r7, #12]
 8001eac:	4618      	mov	r0, r3
 8001eae:	f002 fca5 	bl	80047fc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8001eba:	7afb      	ldrb	r3, [r7, #11]
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	3710      	adds	r7, #16
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}

08001ec4 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b084      	sub	sp, #16
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
 8001ecc:	460b      	mov	r3, r1
 8001ece:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001ed0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	da0f      	bge.n	8001ef8 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001ed8:	78fb      	ldrb	r3, [r7, #3]
 8001eda:	f003 020f 	and.w	r2, r3, #15
 8001ede:	4613      	mov	r3, r2
 8001ee0:	00db      	lsls	r3, r3, #3
 8001ee2:	1a9b      	subs	r3, r3, r2
 8001ee4:	009b      	lsls	r3, r3, #2
 8001ee6:	3338      	adds	r3, #56	; 0x38
 8001ee8:	687a      	ldr	r2, [r7, #4]
 8001eea:	4413      	add	r3, r2
 8001eec:	3304      	adds	r3, #4
 8001eee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	705a      	strb	r2, [r3, #1]
 8001ef6:	e00f      	b.n	8001f18 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001ef8:	78fb      	ldrb	r3, [r7, #3]
 8001efa:	f003 020f 	and.w	r2, r3, #15
 8001efe:	4613      	mov	r3, r2
 8001f00:	00db      	lsls	r3, r3, #3
 8001f02:	1a9b      	subs	r3, r3, r2
 8001f04:	009b      	lsls	r3, r3, #2
 8001f06:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001f0a:	687a      	ldr	r2, [r7, #4]
 8001f0c:	4413      	add	r3, r2
 8001f0e:	3304      	adds	r3, #4
 8001f10:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	2200      	movs	r2, #0
 8001f16:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8001f18:	78fb      	ldrb	r3, [r7, #3]
 8001f1a:	f003 030f 	and.w	r3, r3, #15
 8001f1e:	b2da      	uxtb	r2, r3
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001f2a:	2b01      	cmp	r3, #1
 8001f2c:	d101      	bne.n	8001f32 <HAL_PCD_EP_Close+0x6e>
 8001f2e:	2302      	movs	r3, #2
 8001f30:	e00e      	b.n	8001f50 <HAL_PCD_EP_Close+0x8c>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2201      	movs	r2, #1
 8001f36:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	68f9      	ldr	r1, [r7, #12]
 8001f40:	4618      	mov	r0, r3
 8001f42:	f002 fce3 	bl	800490c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2200      	movs	r2, #0
 8001f4a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8001f4e:	2300      	movs	r3, #0
}
 8001f50:	4618      	mov	r0, r3
 8001f52:	3710      	adds	r7, #16
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}

08001f58 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b086      	sub	sp, #24
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	60f8      	str	r0, [r7, #12]
 8001f60:	607a      	str	r2, [r7, #4]
 8001f62:	603b      	str	r3, [r7, #0]
 8001f64:	460b      	mov	r3, r1
 8001f66:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f68:	7afb      	ldrb	r3, [r7, #11]
 8001f6a:	f003 020f 	and.w	r2, r3, #15
 8001f6e:	4613      	mov	r3, r2
 8001f70:	00db      	lsls	r3, r3, #3
 8001f72:	1a9b      	subs	r3, r3, r2
 8001f74:	009b      	lsls	r3, r3, #2
 8001f76:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001f7a:	68fa      	ldr	r2, [r7, #12]
 8001f7c:	4413      	add	r3, r2
 8001f7e:	3304      	adds	r3, #4
 8001f80:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001f82:	697b      	ldr	r3, [r7, #20]
 8001f84:	687a      	ldr	r2, [r7, #4]
 8001f86:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	683a      	ldr	r2, [r7, #0]
 8001f8c:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8001f8e:	697b      	ldr	r3, [r7, #20]
 8001f90:	2200      	movs	r2, #0
 8001f92:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	2200      	movs	r2, #0
 8001f98:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001f9a:	7afb      	ldrb	r3, [r7, #11]
 8001f9c:	f003 030f 	and.w	r3, r3, #15
 8001fa0:	b2da      	uxtb	r2, r3
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001fa6:	7afb      	ldrb	r3, [r7, #11]
 8001fa8:	f003 030f 	and.w	r3, r3, #15
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d106      	bne.n	8001fbe <HAL_PCD_EP_Receive+0x66>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	6979      	ldr	r1, [r7, #20]
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f002 ff60 	bl	8004e7c <USB_EP0StartXfer>
 8001fbc:	e005      	b.n	8001fca <HAL_PCD_EP_Receive+0x72>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	6979      	ldr	r1, [r7, #20]
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f002 fd7d 	bl	8004ac4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8001fca:	2300      	movs	r3, #0
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	3718      	adds	r7, #24
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}

08001fd4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b083      	sub	sp, #12
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
 8001fdc:	460b      	mov	r3, r1
 8001fde:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001fe0:	78fb      	ldrb	r3, [r7, #3]
 8001fe2:	f003 020f 	and.w	r2, r3, #15
 8001fe6:	6879      	ldr	r1, [r7, #4]
 8001fe8:	4613      	mov	r3, r2
 8001fea:	00db      	lsls	r3, r3, #3
 8001fec:	1a9b      	subs	r3, r3, r2
 8001fee:	009b      	lsls	r3, r3, #2
 8001ff0:	440b      	add	r3, r1
 8001ff2:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8001ff6:	681b      	ldr	r3, [r3, #0]
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	370c      	adds	r7, #12
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr

08002004 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b086      	sub	sp, #24
 8002008:	af00      	add	r7, sp, #0
 800200a:	60f8      	str	r0, [r7, #12]
 800200c:	607a      	str	r2, [r7, #4]
 800200e:	603b      	str	r3, [r7, #0]
 8002010:	460b      	mov	r3, r1
 8002012:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002014:	7afb      	ldrb	r3, [r7, #11]
 8002016:	f003 020f 	and.w	r2, r3, #15
 800201a:	4613      	mov	r3, r2
 800201c:	00db      	lsls	r3, r3, #3
 800201e:	1a9b      	subs	r3, r3, r2
 8002020:	009b      	lsls	r3, r3, #2
 8002022:	3338      	adds	r3, #56	; 0x38
 8002024:	68fa      	ldr	r2, [r7, #12]
 8002026:	4413      	add	r3, r2
 8002028:	3304      	adds	r3, #4
 800202a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	687a      	ldr	r2, [r7, #4]
 8002030:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	683a      	ldr	r2, [r7, #0]
 8002036:	615a      	str	r2, [r3, #20]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	2200      	movs	r2, #0
 800203c:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 800203e:	697b      	ldr	r3, [r7, #20]
 8002040:	2201      	movs	r2, #1
 8002042:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002044:	7afb      	ldrb	r3, [r7, #11]
 8002046:	f003 030f 	and.w	r3, r3, #15
 800204a:	b2da      	uxtb	r2, r3
 800204c:	697b      	ldr	r3, [r7, #20]
 800204e:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002050:	7afb      	ldrb	r3, [r7, #11]
 8002052:	f003 030f 	and.w	r3, r3, #15
 8002056:	2b00      	cmp	r3, #0
 8002058:	d106      	bne.n	8002068 <HAL_PCD_EP_Transmit+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	6979      	ldr	r1, [r7, #20]
 8002060:	4618      	mov	r0, r3
 8002062:	f002 ff0b 	bl	8004e7c <USB_EP0StartXfer>
 8002066:	e005      	b.n	8002074 <HAL_PCD_EP_Transmit+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	6979      	ldr	r1, [r7, #20]
 800206e:	4618      	mov	r0, r3
 8002070:	f002 fd28 	bl	8004ac4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002074:	2300      	movs	r3, #0
}
 8002076:	4618      	mov	r0, r3
 8002078:	3718      	adds	r7, #24
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}

0800207e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800207e:	b580      	push	{r7, lr}
 8002080:	b084      	sub	sp, #16
 8002082:	af00      	add	r7, sp, #0
 8002084:	6078      	str	r0, [r7, #4]
 8002086:	460b      	mov	r3, r1
 8002088:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800208a:	78fb      	ldrb	r3, [r7, #3]
 800208c:	f003 020f 	and.w	r2, r3, #15
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	429a      	cmp	r2, r3
 8002096:	d901      	bls.n	800209c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002098:	2301      	movs	r3, #1
 800209a:	e04e      	b.n	800213a <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800209c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	da0f      	bge.n	80020c4 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80020a4:	78fb      	ldrb	r3, [r7, #3]
 80020a6:	f003 020f 	and.w	r2, r3, #15
 80020aa:	4613      	mov	r3, r2
 80020ac:	00db      	lsls	r3, r3, #3
 80020ae:	1a9b      	subs	r3, r3, r2
 80020b0:	009b      	lsls	r3, r3, #2
 80020b2:	3338      	adds	r3, #56	; 0x38
 80020b4:	687a      	ldr	r2, [r7, #4]
 80020b6:	4413      	add	r3, r2
 80020b8:	3304      	adds	r3, #4
 80020ba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	2201      	movs	r2, #1
 80020c0:	705a      	strb	r2, [r3, #1]
 80020c2:	e00d      	b.n	80020e0 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80020c4:	78fa      	ldrb	r2, [r7, #3]
 80020c6:	4613      	mov	r3, r2
 80020c8:	00db      	lsls	r3, r3, #3
 80020ca:	1a9b      	subs	r3, r3, r2
 80020cc:	009b      	lsls	r3, r3, #2
 80020ce:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80020d2:	687a      	ldr	r2, [r7, #4]
 80020d4:	4413      	add	r3, r2
 80020d6:	3304      	adds	r3, #4
 80020d8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	2200      	movs	r2, #0
 80020de:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	2201      	movs	r2, #1
 80020e4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80020e6:	78fb      	ldrb	r3, [r7, #3]
 80020e8:	f003 030f 	and.w	r3, r3, #15
 80020ec:	b2da      	uxtb	r2, r3
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80020f8:	2b01      	cmp	r3, #1
 80020fa:	d101      	bne.n	8002100 <HAL_PCD_EP_SetStall+0x82>
 80020fc:	2302      	movs	r3, #2
 80020fe:	e01c      	b.n	800213a <HAL_PCD_EP_SetStall+0xbc>
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2201      	movs	r2, #1
 8002104:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	68f9      	ldr	r1, [r7, #12]
 800210e:	4618      	mov	r0, r3
 8002110:	f003 f82c 	bl	800516c <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002114:	78fb      	ldrb	r3, [r7, #3]
 8002116:	f003 030f 	and.w	r3, r3, #15
 800211a:	2b00      	cmp	r3, #0
 800211c:	d108      	bne.n	8002130 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681a      	ldr	r2, [r3, #0]
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002128:	4619      	mov	r1, r3
 800212a:	4610      	mov	r0, r2
 800212c:	f003 fa1e 	bl	800556c <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2200      	movs	r2, #0
 8002134:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8002138:	2300      	movs	r3, #0
}
 800213a:	4618      	mov	r0, r3
 800213c:	3710      	adds	r7, #16
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}

08002142 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002142:	b580      	push	{r7, lr}
 8002144:	b084      	sub	sp, #16
 8002146:	af00      	add	r7, sp, #0
 8002148:	6078      	str	r0, [r7, #4]
 800214a:	460b      	mov	r3, r1
 800214c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800214e:	78fb      	ldrb	r3, [r7, #3]
 8002150:	f003 020f 	and.w	r2, r3, #15
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	429a      	cmp	r2, r3
 800215a:	d901      	bls.n	8002160 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800215c:	2301      	movs	r3, #1
 800215e:	e042      	b.n	80021e6 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002160:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002164:	2b00      	cmp	r3, #0
 8002166:	da0f      	bge.n	8002188 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002168:	78fb      	ldrb	r3, [r7, #3]
 800216a:	f003 020f 	and.w	r2, r3, #15
 800216e:	4613      	mov	r3, r2
 8002170:	00db      	lsls	r3, r3, #3
 8002172:	1a9b      	subs	r3, r3, r2
 8002174:	009b      	lsls	r3, r3, #2
 8002176:	3338      	adds	r3, #56	; 0x38
 8002178:	687a      	ldr	r2, [r7, #4]
 800217a:	4413      	add	r3, r2
 800217c:	3304      	adds	r3, #4
 800217e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	2201      	movs	r2, #1
 8002184:	705a      	strb	r2, [r3, #1]
 8002186:	e00f      	b.n	80021a8 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002188:	78fb      	ldrb	r3, [r7, #3]
 800218a:	f003 020f 	and.w	r2, r3, #15
 800218e:	4613      	mov	r3, r2
 8002190:	00db      	lsls	r3, r3, #3
 8002192:	1a9b      	subs	r3, r3, r2
 8002194:	009b      	lsls	r3, r3, #2
 8002196:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800219a:	687a      	ldr	r2, [r7, #4]
 800219c:	4413      	add	r3, r2
 800219e:	3304      	adds	r3, #4
 80021a0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	2200      	movs	r2, #0
 80021a6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	2200      	movs	r2, #0
 80021ac:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80021ae:	78fb      	ldrb	r3, [r7, #3]
 80021b0:	f003 030f 	and.w	r3, r3, #15
 80021b4:	b2da      	uxtb	r2, r3
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80021c0:	2b01      	cmp	r3, #1
 80021c2:	d101      	bne.n	80021c8 <HAL_PCD_EP_ClrStall+0x86>
 80021c4:	2302      	movs	r3, #2
 80021c6:	e00e      	b.n	80021e6 <HAL_PCD_EP_ClrStall+0xa4>
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2201      	movs	r2, #1
 80021cc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	68f9      	ldr	r1, [r7, #12]
 80021d6:	4618      	mov	r0, r3
 80021d8:	f003 f836 	bl	8005248 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2200      	movs	r2, #0
 80021e0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80021e4:	2300      	movs	r3, #0
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	3710      	adds	r7, #16
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}

080021ee <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80021ee:	b580      	push	{r7, lr}
 80021f0:	b088      	sub	sp, #32
 80021f2:	af00      	add	r7, sp, #0
 80021f4:	6078      	str	r0, [r7, #4]
 80021f6:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80021fe:	697b      	ldr	r3, [r7, #20]
 8002200:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002202:	683a      	ldr	r2, [r7, #0]
 8002204:	4613      	mov	r3, r2
 8002206:	00db      	lsls	r3, r3, #3
 8002208:	1a9b      	subs	r3, r3, r2
 800220a:	009b      	lsls	r3, r3, #2
 800220c:	3338      	adds	r3, #56	; 0x38
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	4413      	add	r3, r2
 8002212:	3304      	adds	r3, #4
 8002214:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	699a      	ldr	r2, [r3, #24]
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	695b      	ldr	r3, [r3, #20]
 800221e:	429a      	cmp	r2, r3
 8002220:	d901      	bls.n	8002226 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002222:	2301      	movs	r3, #1
 8002224:	e067      	b.n	80022f6 <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	695a      	ldr	r2, [r3, #20]
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	699b      	ldr	r3, [r3, #24]
 800222e:	1ad3      	subs	r3, r2, r3
 8002230:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	689b      	ldr	r3, [r3, #8]
 8002236:	69fa      	ldr	r2, [r7, #28]
 8002238:	429a      	cmp	r2, r3
 800223a:	d902      	bls.n	8002242 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	689b      	ldr	r3, [r3, #8]
 8002240:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002242:	69fb      	ldr	r3, [r7, #28]
 8002244:	3303      	adds	r3, #3
 8002246:	089b      	lsrs	r3, r3, #2
 8002248:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800224a:	e026      	b.n	800229a <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	695a      	ldr	r2, [r3, #20]
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	699b      	ldr	r3, [r3, #24]
 8002254:	1ad3      	subs	r3, r2, r3
 8002256:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	689b      	ldr	r3, [r3, #8]
 800225c:	69fa      	ldr	r2, [r7, #28]
 800225e:	429a      	cmp	r2, r3
 8002260:	d902      	bls.n	8002268 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	689b      	ldr	r3, [r3, #8]
 8002266:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002268:	69fb      	ldr	r3, [r7, #28]
 800226a:	3303      	adds	r3, #3
 800226c:	089b      	lsrs	r3, r3, #2
 800226e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	68d9      	ldr	r1, [r3, #12]
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	b2da      	uxtb	r2, r3
 8002278:	69fb      	ldr	r3, [r7, #28]
 800227a:	b29b      	uxth	r3, r3
 800227c:	6978      	ldr	r0, [r7, #20]
 800227e:	f002 ff1b 	bl	80050b8 <USB_WritePacket>

    ep->xfer_buff  += len;
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	68da      	ldr	r2, [r3, #12]
 8002286:	69fb      	ldr	r3, [r7, #28]
 8002288:	441a      	add	r2, r3
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	699a      	ldr	r2, [r3, #24]
 8002292:	69fb      	ldr	r3, [r7, #28]
 8002294:	441a      	add	r2, r3
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	015a      	lsls	r2, r3, #5
 800229e:	693b      	ldr	r3, [r7, #16]
 80022a0:	4413      	add	r3, r2
 80022a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80022a6:	699b      	ldr	r3, [r3, #24]
 80022a8:	b29b      	uxth	r3, r3
 80022aa:	69ba      	ldr	r2, [r7, #24]
 80022ac:	429a      	cmp	r2, r3
 80022ae:	d809      	bhi.n	80022c4 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	699a      	ldr	r2, [r3, #24]
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80022b8:	429a      	cmp	r2, r3
 80022ba:	d203      	bcs.n	80022c4 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	695b      	ldr	r3, [r3, #20]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d1c3      	bne.n	800224c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	695a      	ldr	r2, [r3, #20]
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	699b      	ldr	r3, [r3, #24]
 80022cc:	429a      	cmp	r2, r3
 80022ce:	d811      	bhi.n	80022f4 <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	f003 030f 	and.w	r3, r3, #15
 80022d6:	2201      	movs	r2, #1
 80022d8:	fa02 f303 	lsl.w	r3, r2, r3
 80022dc:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80022de:	693b      	ldr	r3, [r7, #16]
 80022e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80022e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80022e6:	68bb      	ldr	r3, [r7, #8]
 80022e8:	43db      	mvns	r3, r3
 80022ea:	6939      	ldr	r1, [r7, #16]
 80022ec:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80022f0:	4013      	ands	r3, r2
 80022f2:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80022f4:	2300      	movs	r3, #0
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3720      	adds	r7, #32
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
	...

08002300 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b086      	sub	sp, #24
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
 8002308:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	333c      	adds	r3, #60	; 0x3c
 8002318:	3304      	adds	r3, #4
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	015a      	lsls	r2, r3, #5
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	4413      	add	r3, r2
 8002326:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800232a:	689b      	ldr	r3, [r3, #8]
 800232c:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	4a19      	ldr	r2, [pc, #100]	; (8002398 <PCD_EP_OutXfrComplete_int+0x98>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d124      	bne.n	8002380 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800233c:	2b00      	cmp	r3, #0
 800233e:	d00a      	beq.n	8002356 <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	015a      	lsls	r2, r3, #5
 8002344:	693b      	ldr	r3, [r7, #16]
 8002346:	4413      	add	r3, r2
 8002348:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800234c:	461a      	mov	r2, r3
 800234e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002352:	6093      	str	r3, [r2, #8]
 8002354:	e01a      	b.n	800238c <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002356:	68bb      	ldr	r3, [r7, #8]
 8002358:	f003 0320 	and.w	r3, r3, #32
 800235c:	2b00      	cmp	r3, #0
 800235e:	d008      	beq.n	8002372 <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	015a      	lsls	r2, r3, #5
 8002364:	693b      	ldr	r3, [r7, #16]
 8002366:	4413      	add	r3, r2
 8002368:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800236c:	461a      	mov	r2, r3
 800236e:	2320      	movs	r3, #32
 8002370:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	b2db      	uxtb	r3, r3
 8002376:	4619      	mov	r1, r3
 8002378:	6878      	ldr	r0, [r7, #4]
 800237a:	f005 f83d 	bl	80073f8 <HAL_PCD_DataOutStageCallback>
 800237e:	e005      	b.n	800238c <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	b2db      	uxtb	r3, r3
 8002384:	4619      	mov	r1, r3
 8002386:	6878      	ldr	r0, [r7, #4]
 8002388:	f005 f836 	bl	80073f8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 800238c:	2300      	movs	r3, #0
}
 800238e:	4618      	mov	r0, r3
 8002390:	3718      	adds	r7, #24
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	4f54310a 	.word	0x4f54310a

0800239c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b086      	sub	sp, #24
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
 80023a4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80023b0:	697b      	ldr	r3, [r7, #20]
 80023b2:	333c      	adds	r3, #60	; 0x3c
 80023b4:	3304      	adds	r3, #4
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	015a      	lsls	r2, r3, #5
 80023be:	693b      	ldr	r3, [r7, #16]
 80023c0:	4413      	add	r3, r2
 80023c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	4a0c      	ldr	r2, [pc, #48]	; (8002400 <PCD_EP_OutSetupPacket_int+0x64>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d90e      	bls.n	80023f0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80023d2:	68bb      	ldr	r3, [r7, #8]
 80023d4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d009      	beq.n	80023f0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	015a      	lsls	r2, r3, #5
 80023e0:	693b      	ldr	r3, [r7, #16]
 80023e2:	4413      	add	r3, r2
 80023e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80023e8:	461a      	mov	r2, r3
 80023ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80023ee:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80023f0:	6878      	ldr	r0, [r7, #4]
 80023f2:	f004 ffef 	bl	80073d4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 80023f6:	2300      	movs	r3, #0
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	3718      	adds	r7, #24
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}
 8002400:	4f54300a 	.word	0x4f54300a

08002404 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002404:	b480      	push	{r7}
 8002406:	b085      	sub	sp, #20
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
 800240c:	460b      	mov	r3, r1
 800240e:	70fb      	strb	r3, [r7, #3]
 8002410:	4613      	mov	r3, r2
 8002412:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800241a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800241c:	78fb      	ldrb	r3, [r7, #3]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d107      	bne.n	8002432 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002422:	883b      	ldrh	r3, [r7, #0]
 8002424:	0419      	lsls	r1, r3, #16
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	68ba      	ldr	r2, [r7, #8]
 800242c:	430a      	orrs	r2, r1
 800242e:	629a      	str	r2, [r3, #40]	; 0x28
 8002430:	e028      	b.n	8002484 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002438:	0c1b      	lsrs	r3, r3, #16
 800243a:	68ba      	ldr	r2, [r7, #8]
 800243c:	4413      	add	r3, r2
 800243e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002440:	2300      	movs	r3, #0
 8002442:	73fb      	strb	r3, [r7, #15]
 8002444:	e00d      	b.n	8002462 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	7bfb      	ldrb	r3, [r7, #15]
 800244c:	3340      	adds	r3, #64	; 0x40
 800244e:	009b      	lsls	r3, r3, #2
 8002450:	4413      	add	r3, r2
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	0c1b      	lsrs	r3, r3, #16
 8002456:	68ba      	ldr	r2, [r7, #8]
 8002458:	4413      	add	r3, r2
 800245a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800245c:	7bfb      	ldrb	r3, [r7, #15]
 800245e:	3301      	adds	r3, #1
 8002460:	73fb      	strb	r3, [r7, #15]
 8002462:	7bfa      	ldrb	r2, [r7, #15]
 8002464:	78fb      	ldrb	r3, [r7, #3]
 8002466:	3b01      	subs	r3, #1
 8002468:	429a      	cmp	r2, r3
 800246a:	d3ec      	bcc.n	8002446 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800246c:	883b      	ldrh	r3, [r7, #0]
 800246e:	0418      	lsls	r0, r3, #16
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6819      	ldr	r1, [r3, #0]
 8002474:	78fb      	ldrb	r3, [r7, #3]
 8002476:	3b01      	subs	r3, #1
 8002478:	68ba      	ldr	r2, [r7, #8]
 800247a:	4302      	orrs	r2, r0
 800247c:	3340      	adds	r3, #64	; 0x40
 800247e:	009b      	lsls	r3, r3, #2
 8002480:	440b      	add	r3, r1
 8002482:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002484:	2300      	movs	r3, #0
}
 8002486:	4618      	mov	r0, r3
 8002488:	3714      	adds	r7, #20
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr

08002492 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002492:	b480      	push	{r7}
 8002494:	b083      	sub	sp, #12
 8002496:	af00      	add	r7, sp, #0
 8002498:	6078      	str	r0, [r7, #4]
 800249a:	460b      	mov	r3, r1
 800249c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	887a      	ldrh	r2, [r7, #2]
 80024a4:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80024a6:	2300      	movs	r3, #0
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	370c      	adds	r7, #12
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr

080024b4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b085      	sub	sp, #20
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2201      	movs	r2, #1
 80024c6:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2200      	movs	r2, #0
 80024ce:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	699b      	ldr	r3, [r3, #24]
 80024d6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024e6:	f043 0303 	orr.w	r3, r3, #3
 80024ea:	68fa      	ldr	r2, [r7, #12]
 80024ec:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80024ee:	2300      	movs	r3, #0
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	3714      	adds	r7, #20
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr

080024fc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80024fc:	b480      	push	{r7}
 80024fe:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002500:	4b04      	ldr	r3, [pc, #16]	; (8002514 <HAL_PWREx_GetVoltageRange+0x18>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002508:	4618      	mov	r0, r3
 800250a:	46bd      	mov	sp, r7
 800250c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002510:	4770      	bx	lr
 8002512:	bf00      	nop
 8002514:	40007000 	.word	0x40007000

08002518 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002518:	b480      	push	{r7}
 800251a:	b085      	sub	sp, #20
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002526:	d130      	bne.n	800258a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002528:	4b23      	ldr	r3, [pc, #140]	; (80025b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002530:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002534:	d038      	beq.n	80025a8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002536:	4b20      	ldr	r3, [pc, #128]	; (80025b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800253e:	4a1e      	ldr	r2, [pc, #120]	; (80025b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002540:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002544:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002546:	4b1d      	ldr	r3, [pc, #116]	; (80025bc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	2232      	movs	r2, #50	; 0x32
 800254c:	fb02 f303 	mul.w	r3, r2, r3
 8002550:	4a1b      	ldr	r2, [pc, #108]	; (80025c0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002552:	fba2 2303 	umull	r2, r3, r2, r3
 8002556:	0c9b      	lsrs	r3, r3, #18
 8002558:	3301      	adds	r3, #1
 800255a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800255c:	e002      	b.n	8002564 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	3b01      	subs	r3, #1
 8002562:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002564:	4b14      	ldr	r3, [pc, #80]	; (80025b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002566:	695b      	ldr	r3, [r3, #20]
 8002568:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800256c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002570:	d102      	bne.n	8002578 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d1f2      	bne.n	800255e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002578:	4b0f      	ldr	r3, [pc, #60]	; (80025b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800257a:	695b      	ldr	r3, [r3, #20]
 800257c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002580:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002584:	d110      	bne.n	80025a8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002586:	2303      	movs	r3, #3
 8002588:	e00f      	b.n	80025aa <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800258a:	4b0b      	ldr	r3, [pc, #44]	; (80025b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002592:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002596:	d007      	beq.n	80025a8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002598:	4b07      	ldr	r3, [pc, #28]	; (80025b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80025a0:	4a05      	ldr	r2, [pc, #20]	; (80025b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80025a6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80025a8:	2300      	movs	r3, #0
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	3714      	adds	r7, #20
 80025ae:	46bd      	mov	sp, r7
 80025b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b4:	4770      	bx	lr
 80025b6:	bf00      	nop
 80025b8:	40007000 	.word	0x40007000
 80025bc:	20000000 	.word	0x20000000
 80025c0:	431bde83 	.word	0x431bde83

080025c4 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80025c4:	b480      	push	{r7}
 80025c6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80025c8:	4b05      	ldr	r3, [pc, #20]	; (80025e0 <HAL_PWREx_EnableVddUSB+0x1c>)
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	4a04      	ldr	r2, [pc, #16]	; (80025e0 <HAL_PWREx_EnableVddUSB+0x1c>)
 80025ce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80025d2:	6053      	str	r3, [r2, #4]
}
 80025d4:	bf00      	nop
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr
 80025de:	bf00      	nop
 80025e0:	40007000 	.word	0x40007000

080025e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b088      	sub	sp, #32
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d102      	bne.n	80025f8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	f000 bc16 	b.w	8002e24 <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025f8:	4ba0      	ldr	r3, [pc, #640]	; (800287c <HAL_RCC_OscConfig+0x298>)
 80025fa:	689b      	ldr	r3, [r3, #8]
 80025fc:	f003 030c 	and.w	r3, r3, #12
 8002600:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002602:	4b9e      	ldr	r3, [pc, #632]	; (800287c <HAL_RCC_OscConfig+0x298>)
 8002604:	68db      	ldr	r3, [r3, #12]
 8002606:	f003 0303 	and.w	r3, r3, #3
 800260a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f003 0310 	and.w	r3, r3, #16
 8002614:	2b00      	cmp	r3, #0
 8002616:	f000 80e4 	beq.w	80027e2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800261a:	69bb      	ldr	r3, [r7, #24]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d007      	beq.n	8002630 <HAL_RCC_OscConfig+0x4c>
 8002620:	69bb      	ldr	r3, [r7, #24]
 8002622:	2b0c      	cmp	r3, #12
 8002624:	f040 808b 	bne.w	800273e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	2b01      	cmp	r3, #1
 800262c:	f040 8087 	bne.w	800273e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002630:	4b92      	ldr	r3, [pc, #584]	; (800287c <HAL_RCC_OscConfig+0x298>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f003 0302 	and.w	r3, r3, #2
 8002638:	2b00      	cmp	r3, #0
 800263a:	d005      	beq.n	8002648 <HAL_RCC_OscConfig+0x64>
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	699b      	ldr	r3, [r3, #24]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d101      	bne.n	8002648 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	e3ed      	b.n	8002e24 <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6a1a      	ldr	r2, [r3, #32]
 800264c:	4b8b      	ldr	r3, [pc, #556]	; (800287c <HAL_RCC_OscConfig+0x298>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f003 0308 	and.w	r3, r3, #8
 8002654:	2b00      	cmp	r3, #0
 8002656:	d004      	beq.n	8002662 <HAL_RCC_OscConfig+0x7e>
 8002658:	4b88      	ldr	r3, [pc, #544]	; (800287c <HAL_RCC_OscConfig+0x298>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002660:	e005      	b.n	800266e <HAL_RCC_OscConfig+0x8a>
 8002662:	4b86      	ldr	r3, [pc, #536]	; (800287c <HAL_RCC_OscConfig+0x298>)
 8002664:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002668:	091b      	lsrs	r3, r3, #4
 800266a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800266e:	4293      	cmp	r3, r2
 8002670:	d223      	bcs.n	80026ba <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6a1b      	ldr	r3, [r3, #32]
 8002676:	4618      	mov	r0, r3
 8002678:	f000 fd52 	bl	8003120 <RCC_SetFlashLatencyFromMSIRange>
 800267c:	4603      	mov	r3, r0
 800267e:	2b00      	cmp	r3, #0
 8002680:	d001      	beq.n	8002686 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002682:	2301      	movs	r3, #1
 8002684:	e3ce      	b.n	8002e24 <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002686:	4b7d      	ldr	r3, [pc, #500]	; (800287c <HAL_RCC_OscConfig+0x298>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a7c      	ldr	r2, [pc, #496]	; (800287c <HAL_RCC_OscConfig+0x298>)
 800268c:	f043 0308 	orr.w	r3, r3, #8
 8002690:	6013      	str	r3, [r2, #0]
 8002692:	4b7a      	ldr	r3, [pc, #488]	; (800287c <HAL_RCC_OscConfig+0x298>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6a1b      	ldr	r3, [r3, #32]
 800269e:	4977      	ldr	r1, [pc, #476]	; (800287c <HAL_RCC_OscConfig+0x298>)
 80026a0:	4313      	orrs	r3, r2
 80026a2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80026a4:	4b75      	ldr	r3, [pc, #468]	; (800287c <HAL_RCC_OscConfig+0x298>)
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	69db      	ldr	r3, [r3, #28]
 80026b0:	021b      	lsls	r3, r3, #8
 80026b2:	4972      	ldr	r1, [pc, #456]	; (800287c <HAL_RCC_OscConfig+0x298>)
 80026b4:	4313      	orrs	r3, r2
 80026b6:	604b      	str	r3, [r1, #4]
 80026b8:	e025      	b.n	8002706 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80026ba:	4b70      	ldr	r3, [pc, #448]	; (800287c <HAL_RCC_OscConfig+0x298>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a6f      	ldr	r2, [pc, #444]	; (800287c <HAL_RCC_OscConfig+0x298>)
 80026c0:	f043 0308 	orr.w	r3, r3, #8
 80026c4:	6013      	str	r3, [r2, #0]
 80026c6:	4b6d      	ldr	r3, [pc, #436]	; (800287c <HAL_RCC_OscConfig+0x298>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6a1b      	ldr	r3, [r3, #32]
 80026d2:	496a      	ldr	r1, [pc, #424]	; (800287c <HAL_RCC_OscConfig+0x298>)
 80026d4:	4313      	orrs	r3, r2
 80026d6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80026d8:	4b68      	ldr	r3, [pc, #416]	; (800287c <HAL_RCC_OscConfig+0x298>)
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	69db      	ldr	r3, [r3, #28]
 80026e4:	021b      	lsls	r3, r3, #8
 80026e6:	4965      	ldr	r1, [pc, #404]	; (800287c <HAL_RCC_OscConfig+0x298>)
 80026e8:	4313      	orrs	r3, r2
 80026ea:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80026ec:	69bb      	ldr	r3, [r7, #24]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d109      	bne.n	8002706 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6a1b      	ldr	r3, [r3, #32]
 80026f6:	4618      	mov	r0, r3
 80026f8:	f000 fd12 	bl	8003120 <RCC_SetFlashLatencyFromMSIRange>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d001      	beq.n	8002706 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	e38e      	b.n	8002e24 <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002706:	f000 fc75 	bl	8002ff4 <HAL_RCC_GetSysClockFreq>
 800270a:	4601      	mov	r1, r0
 800270c:	4b5b      	ldr	r3, [pc, #364]	; (800287c <HAL_RCC_OscConfig+0x298>)
 800270e:	689b      	ldr	r3, [r3, #8]
 8002710:	091b      	lsrs	r3, r3, #4
 8002712:	f003 030f 	and.w	r3, r3, #15
 8002716:	4a5a      	ldr	r2, [pc, #360]	; (8002880 <HAL_RCC_OscConfig+0x29c>)
 8002718:	5cd3      	ldrb	r3, [r2, r3]
 800271a:	f003 031f 	and.w	r3, r3, #31
 800271e:	fa21 f303 	lsr.w	r3, r1, r3
 8002722:	4a58      	ldr	r2, [pc, #352]	; (8002884 <HAL_RCC_OscConfig+0x2a0>)
 8002724:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002726:	4b58      	ldr	r3, [pc, #352]	; (8002888 <HAL_RCC_OscConfig+0x2a4>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4618      	mov	r0, r3
 800272c:	f7fe faf4 	bl	8000d18 <HAL_InitTick>
 8002730:	4603      	mov	r3, r0
 8002732:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002734:	7bfb      	ldrb	r3, [r7, #15]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d052      	beq.n	80027e0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800273a:	7bfb      	ldrb	r3, [r7, #15]
 800273c:	e372      	b.n	8002e24 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	699b      	ldr	r3, [r3, #24]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d032      	beq.n	80027ac <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002746:	4b4d      	ldr	r3, [pc, #308]	; (800287c <HAL_RCC_OscConfig+0x298>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a4c      	ldr	r2, [pc, #304]	; (800287c <HAL_RCC_OscConfig+0x298>)
 800274c:	f043 0301 	orr.w	r3, r3, #1
 8002750:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002752:	f7fe fb31 	bl	8000db8 <HAL_GetTick>
 8002756:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002758:	e008      	b.n	800276c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800275a:	f7fe fb2d 	bl	8000db8 <HAL_GetTick>
 800275e:	4602      	mov	r2, r0
 8002760:	693b      	ldr	r3, [r7, #16]
 8002762:	1ad3      	subs	r3, r2, r3
 8002764:	2b02      	cmp	r3, #2
 8002766:	d901      	bls.n	800276c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002768:	2303      	movs	r3, #3
 800276a:	e35b      	b.n	8002e24 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800276c:	4b43      	ldr	r3, [pc, #268]	; (800287c <HAL_RCC_OscConfig+0x298>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f003 0302 	and.w	r3, r3, #2
 8002774:	2b00      	cmp	r3, #0
 8002776:	d0f0      	beq.n	800275a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002778:	4b40      	ldr	r3, [pc, #256]	; (800287c <HAL_RCC_OscConfig+0x298>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a3f      	ldr	r2, [pc, #252]	; (800287c <HAL_RCC_OscConfig+0x298>)
 800277e:	f043 0308 	orr.w	r3, r3, #8
 8002782:	6013      	str	r3, [r2, #0]
 8002784:	4b3d      	ldr	r3, [pc, #244]	; (800287c <HAL_RCC_OscConfig+0x298>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6a1b      	ldr	r3, [r3, #32]
 8002790:	493a      	ldr	r1, [pc, #232]	; (800287c <HAL_RCC_OscConfig+0x298>)
 8002792:	4313      	orrs	r3, r2
 8002794:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002796:	4b39      	ldr	r3, [pc, #228]	; (800287c <HAL_RCC_OscConfig+0x298>)
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	69db      	ldr	r3, [r3, #28]
 80027a2:	021b      	lsls	r3, r3, #8
 80027a4:	4935      	ldr	r1, [pc, #212]	; (800287c <HAL_RCC_OscConfig+0x298>)
 80027a6:	4313      	orrs	r3, r2
 80027a8:	604b      	str	r3, [r1, #4]
 80027aa:	e01a      	b.n	80027e2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80027ac:	4b33      	ldr	r3, [pc, #204]	; (800287c <HAL_RCC_OscConfig+0x298>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a32      	ldr	r2, [pc, #200]	; (800287c <HAL_RCC_OscConfig+0x298>)
 80027b2:	f023 0301 	bic.w	r3, r3, #1
 80027b6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80027b8:	f7fe fafe 	bl	8000db8 <HAL_GetTick>
 80027bc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80027be:	e008      	b.n	80027d2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80027c0:	f7fe fafa 	bl	8000db8 <HAL_GetTick>
 80027c4:	4602      	mov	r2, r0
 80027c6:	693b      	ldr	r3, [r7, #16]
 80027c8:	1ad3      	subs	r3, r2, r3
 80027ca:	2b02      	cmp	r3, #2
 80027cc:	d901      	bls.n	80027d2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80027ce:	2303      	movs	r3, #3
 80027d0:	e328      	b.n	8002e24 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80027d2:	4b2a      	ldr	r3, [pc, #168]	; (800287c <HAL_RCC_OscConfig+0x298>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f003 0302 	and.w	r3, r3, #2
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d1f0      	bne.n	80027c0 <HAL_RCC_OscConfig+0x1dc>
 80027de:	e000      	b.n	80027e2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80027e0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f003 0301 	and.w	r3, r3, #1
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d073      	beq.n	80028d6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80027ee:	69bb      	ldr	r3, [r7, #24]
 80027f0:	2b08      	cmp	r3, #8
 80027f2:	d005      	beq.n	8002800 <HAL_RCC_OscConfig+0x21c>
 80027f4:	69bb      	ldr	r3, [r7, #24]
 80027f6:	2b0c      	cmp	r3, #12
 80027f8:	d10e      	bne.n	8002818 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80027fa:	697b      	ldr	r3, [r7, #20]
 80027fc:	2b03      	cmp	r3, #3
 80027fe:	d10b      	bne.n	8002818 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002800:	4b1e      	ldr	r3, [pc, #120]	; (800287c <HAL_RCC_OscConfig+0x298>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002808:	2b00      	cmp	r3, #0
 800280a:	d063      	beq.n	80028d4 <HAL_RCC_OscConfig+0x2f0>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d15f      	bne.n	80028d4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002814:	2301      	movs	r3, #1
 8002816:	e305      	b.n	8002e24 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002820:	d106      	bne.n	8002830 <HAL_RCC_OscConfig+0x24c>
 8002822:	4b16      	ldr	r3, [pc, #88]	; (800287c <HAL_RCC_OscConfig+0x298>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a15      	ldr	r2, [pc, #84]	; (800287c <HAL_RCC_OscConfig+0x298>)
 8002828:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800282c:	6013      	str	r3, [r2, #0]
 800282e:	e01d      	b.n	800286c <HAL_RCC_OscConfig+0x288>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002838:	d10c      	bne.n	8002854 <HAL_RCC_OscConfig+0x270>
 800283a:	4b10      	ldr	r3, [pc, #64]	; (800287c <HAL_RCC_OscConfig+0x298>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a0f      	ldr	r2, [pc, #60]	; (800287c <HAL_RCC_OscConfig+0x298>)
 8002840:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002844:	6013      	str	r3, [r2, #0]
 8002846:	4b0d      	ldr	r3, [pc, #52]	; (800287c <HAL_RCC_OscConfig+0x298>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a0c      	ldr	r2, [pc, #48]	; (800287c <HAL_RCC_OscConfig+0x298>)
 800284c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002850:	6013      	str	r3, [r2, #0]
 8002852:	e00b      	b.n	800286c <HAL_RCC_OscConfig+0x288>
 8002854:	4b09      	ldr	r3, [pc, #36]	; (800287c <HAL_RCC_OscConfig+0x298>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a08      	ldr	r2, [pc, #32]	; (800287c <HAL_RCC_OscConfig+0x298>)
 800285a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800285e:	6013      	str	r3, [r2, #0]
 8002860:	4b06      	ldr	r3, [pc, #24]	; (800287c <HAL_RCC_OscConfig+0x298>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a05      	ldr	r2, [pc, #20]	; (800287c <HAL_RCC_OscConfig+0x298>)
 8002866:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800286a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d01b      	beq.n	80028ac <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002874:	f7fe faa0 	bl	8000db8 <HAL_GetTick>
 8002878:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800287a:	e010      	b.n	800289e <HAL_RCC_OscConfig+0x2ba>
 800287c:	40021000 	.word	0x40021000
 8002880:	08008440 	.word	0x08008440
 8002884:	20000000 	.word	0x20000000
 8002888:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800288c:	f7fe fa94 	bl	8000db8 <HAL_GetTick>
 8002890:	4602      	mov	r2, r0
 8002892:	693b      	ldr	r3, [r7, #16]
 8002894:	1ad3      	subs	r3, r2, r3
 8002896:	2b64      	cmp	r3, #100	; 0x64
 8002898:	d901      	bls.n	800289e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800289a:	2303      	movs	r3, #3
 800289c:	e2c2      	b.n	8002e24 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800289e:	4baf      	ldr	r3, [pc, #700]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d0f0      	beq.n	800288c <HAL_RCC_OscConfig+0x2a8>
 80028aa:	e014      	b.n	80028d6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028ac:	f7fe fa84 	bl	8000db8 <HAL_GetTick>
 80028b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80028b2:	e008      	b.n	80028c6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028b4:	f7fe fa80 	bl	8000db8 <HAL_GetTick>
 80028b8:	4602      	mov	r2, r0
 80028ba:	693b      	ldr	r3, [r7, #16]
 80028bc:	1ad3      	subs	r3, r2, r3
 80028be:	2b64      	cmp	r3, #100	; 0x64
 80028c0:	d901      	bls.n	80028c6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80028c2:	2303      	movs	r3, #3
 80028c4:	e2ae      	b.n	8002e24 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80028c6:	4ba5      	ldr	r3, [pc, #660]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d1f0      	bne.n	80028b4 <HAL_RCC_OscConfig+0x2d0>
 80028d2:	e000      	b.n	80028d6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f003 0302 	and.w	r3, r3, #2
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d060      	beq.n	80029a4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80028e2:	69bb      	ldr	r3, [r7, #24]
 80028e4:	2b04      	cmp	r3, #4
 80028e6:	d005      	beq.n	80028f4 <HAL_RCC_OscConfig+0x310>
 80028e8:	69bb      	ldr	r3, [r7, #24]
 80028ea:	2b0c      	cmp	r3, #12
 80028ec:	d119      	bne.n	8002922 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	2b02      	cmp	r3, #2
 80028f2:	d116      	bne.n	8002922 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80028f4:	4b99      	ldr	r3, [pc, #612]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d005      	beq.n	800290c <HAL_RCC_OscConfig+0x328>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	68db      	ldr	r3, [r3, #12]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d101      	bne.n	800290c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002908:	2301      	movs	r3, #1
 800290a:	e28b      	b.n	8002e24 <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800290c:	4b93      	ldr	r3, [pc, #588]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	691b      	ldr	r3, [r3, #16]
 8002918:	061b      	lsls	r3, r3, #24
 800291a:	4990      	ldr	r1, [pc, #576]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 800291c:	4313      	orrs	r3, r2
 800291e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002920:	e040      	b.n	80029a4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	68db      	ldr	r3, [r3, #12]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d023      	beq.n	8002972 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800292a:	4b8c      	ldr	r3, [pc, #560]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4a8b      	ldr	r2, [pc, #556]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002930:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002934:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002936:	f7fe fa3f 	bl	8000db8 <HAL_GetTick>
 800293a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800293c:	e008      	b.n	8002950 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800293e:	f7fe fa3b 	bl	8000db8 <HAL_GetTick>
 8002942:	4602      	mov	r2, r0
 8002944:	693b      	ldr	r3, [r7, #16]
 8002946:	1ad3      	subs	r3, r2, r3
 8002948:	2b02      	cmp	r3, #2
 800294a:	d901      	bls.n	8002950 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800294c:	2303      	movs	r3, #3
 800294e:	e269      	b.n	8002e24 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002950:	4b82      	ldr	r3, [pc, #520]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002958:	2b00      	cmp	r3, #0
 800295a:	d0f0      	beq.n	800293e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800295c:	4b7f      	ldr	r3, [pc, #508]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	691b      	ldr	r3, [r3, #16]
 8002968:	061b      	lsls	r3, r3, #24
 800296a:	497c      	ldr	r1, [pc, #496]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 800296c:	4313      	orrs	r3, r2
 800296e:	604b      	str	r3, [r1, #4]
 8002970:	e018      	b.n	80029a4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002972:	4b7a      	ldr	r3, [pc, #488]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a79      	ldr	r2, [pc, #484]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002978:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800297c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800297e:	f7fe fa1b 	bl	8000db8 <HAL_GetTick>
 8002982:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002984:	e008      	b.n	8002998 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002986:	f7fe fa17 	bl	8000db8 <HAL_GetTick>
 800298a:	4602      	mov	r2, r0
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	1ad3      	subs	r3, r2, r3
 8002990:	2b02      	cmp	r3, #2
 8002992:	d901      	bls.n	8002998 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002994:	2303      	movs	r3, #3
 8002996:	e245      	b.n	8002e24 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002998:	4b70      	ldr	r3, [pc, #448]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d1f0      	bne.n	8002986 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f003 0308 	and.w	r3, r3, #8
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d03c      	beq.n	8002a2a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	695b      	ldr	r3, [r3, #20]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d01c      	beq.n	80029f2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029b8:	4b68      	ldr	r3, [pc, #416]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 80029ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80029be:	4a67      	ldr	r2, [pc, #412]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 80029c0:	f043 0301 	orr.w	r3, r3, #1
 80029c4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029c8:	f7fe f9f6 	bl	8000db8 <HAL_GetTick>
 80029cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80029ce:	e008      	b.n	80029e2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029d0:	f7fe f9f2 	bl	8000db8 <HAL_GetTick>
 80029d4:	4602      	mov	r2, r0
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	1ad3      	subs	r3, r2, r3
 80029da:	2b02      	cmp	r3, #2
 80029dc:	d901      	bls.n	80029e2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80029de:	2303      	movs	r3, #3
 80029e0:	e220      	b.n	8002e24 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80029e2:	4b5e      	ldr	r3, [pc, #376]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 80029e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80029e8:	f003 0302 	and.w	r3, r3, #2
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d0ef      	beq.n	80029d0 <HAL_RCC_OscConfig+0x3ec>
 80029f0:	e01b      	b.n	8002a2a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029f2:	4b5a      	ldr	r3, [pc, #360]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 80029f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80029f8:	4a58      	ldr	r2, [pc, #352]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 80029fa:	f023 0301 	bic.w	r3, r3, #1
 80029fe:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a02:	f7fe f9d9 	bl	8000db8 <HAL_GetTick>
 8002a06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002a08:	e008      	b.n	8002a1c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a0a:	f7fe f9d5 	bl	8000db8 <HAL_GetTick>
 8002a0e:	4602      	mov	r2, r0
 8002a10:	693b      	ldr	r3, [r7, #16]
 8002a12:	1ad3      	subs	r3, r2, r3
 8002a14:	2b02      	cmp	r3, #2
 8002a16:	d901      	bls.n	8002a1c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002a18:	2303      	movs	r3, #3
 8002a1a:	e203      	b.n	8002e24 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002a1c:	4b4f      	ldr	r3, [pc, #316]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002a1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a22:	f003 0302 	and.w	r3, r3, #2
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d1ef      	bne.n	8002a0a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f003 0304 	and.w	r3, r3, #4
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	f000 80a6 	beq.w	8002b84 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002a3c:	4b47      	ldr	r3, [pc, #284]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002a3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d10d      	bne.n	8002a64 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a48:	4b44      	ldr	r3, [pc, #272]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002a4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a4c:	4a43      	ldr	r2, [pc, #268]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002a4e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a52:	6593      	str	r3, [r2, #88]	; 0x58
 8002a54:	4b41      	ldr	r3, [pc, #260]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002a56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a5c:	60bb      	str	r3, [r7, #8]
 8002a5e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a60:	2301      	movs	r3, #1
 8002a62:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a64:	4b3e      	ldr	r3, [pc, #248]	; (8002b60 <HAL_RCC_OscConfig+0x57c>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d118      	bne.n	8002aa2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a70:	4b3b      	ldr	r3, [pc, #236]	; (8002b60 <HAL_RCC_OscConfig+0x57c>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a3a      	ldr	r2, [pc, #232]	; (8002b60 <HAL_RCC_OscConfig+0x57c>)
 8002a76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a7a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a7c:	f7fe f99c 	bl	8000db8 <HAL_GetTick>
 8002a80:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a82:	e008      	b.n	8002a96 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a84:	f7fe f998 	bl	8000db8 <HAL_GetTick>
 8002a88:	4602      	mov	r2, r0
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	1ad3      	subs	r3, r2, r3
 8002a8e:	2b02      	cmp	r3, #2
 8002a90:	d901      	bls.n	8002a96 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002a92:	2303      	movs	r3, #3
 8002a94:	e1c6      	b.n	8002e24 <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a96:	4b32      	ldr	r3, [pc, #200]	; (8002b60 <HAL_RCC_OscConfig+0x57c>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d0f0      	beq.n	8002a84 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	2b01      	cmp	r3, #1
 8002aa8:	d108      	bne.n	8002abc <HAL_RCC_OscConfig+0x4d8>
 8002aaa:	4b2c      	ldr	r3, [pc, #176]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002aac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ab0:	4a2a      	ldr	r2, [pc, #168]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002ab2:	f043 0301 	orr.w	r3, r3, #1
 8002ab6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002aba:	e024      	b.n	8002b06 <HAL_RCC_OscConfig+0x522>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	2b05      	cmp	r3, #5
 8002ac2:	d110      	bne.n	8002ae6 <HAL_RCC_OscConfig+0x502>
 8002ac4:	4b25      	ldr	r3, [pc, #148]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002ac6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002aca:	4a24      	ldr	r2, [pc, #144]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002acc:	f043 0304 	orr.w	r3, r3, #4
 8002ad0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002ad4:	4b21      	ldr	r3, [pc, #132]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002ad6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ada:	4a20      	ldr	r2, [pc, #128]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002adc:	f043 0301 	orr.w	r3, r3, #1
 8002ae0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002ae4:	e00f      	b.n	8002b06 <HAL_RCC_OscConfig+0x522>
 8002ae6:	4b1d      	ldr	r3, [pc, #116]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002ae8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002aec:	4a1b      	ldr	r2, [pc, #108]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002aee:	f023 0301 	bic.w	r3, r3, #1
 8002af2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002af6:	4b19      	ldr	r3, [pc, #100]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002af8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002afc:	4a17      	ldr	r2, [pc, #92]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002afe:	f023 0304 	bic.w	r3, r3, #4
 8002b02:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d016      	beq.n	8002b3c <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b0e:	f7fe f953 	bl	8000db8 <HAL_GetTick>
 8002b12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b14:	e00a      	b.n	8002b2c <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b16:	f7fe f94f 	bl	8000db8 <HAL_GetTick>
 8002b1a:	4602      	mov	r2, r0
 8002b1c:	693b      	ldr	r3, [r7, #16]
 8002b1e:	1ad3      	subs	r3, r2, r3
 8002b20:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d901      	bls.n	8002b2c <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002b28:	2303      	movs	r3, #3
 8002b2a:	e17b      	b.n	8002e24 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b2c:	4b0b      	ldr	r3, [pc, #44]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002b2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b32:	f003 0302 	and.w	r3, r3, #2
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d0ed      	beq.n	8002b16 <HAL_RCC_OscConfig+0x532>
 8002b3a:	e01a      	b.n	8002b72 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b3c:	f7fe f93c 	bl	8000db8 <HAL_GetTick>
 8002b40:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002b42:	e00f      	b.n	8002b64 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b44:	f7fe f938 	bl	8000db8 <HAL_GetTick>
 8002b48:	4602      	mov	r2, r0
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	1ad3      	subs	r3, r2, r3
 8002b4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d906      	bls.n	8002b64 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002b56:	2303      	movs	r3, #3
 8002b58:	e164      	b.n	8002e24 <HAL_RCC_OscConfig+0x840>
 8002b5a:	bf00      	nop
 8002b5c:	40021000 	.word	0x40021000
 8002b60:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002b64:	4ba8      	ldr	r3, [pc, #672]	; (8002e08 <HAL_RCC_OscConfig+0x824>)
 8002b66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b6a:	f003 0302 	and.w	r3, r3, #2
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d1e8      	bne.n	8002b44 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002b72:	7ffb      	ldrb	r3, [r7, #31]
 8002b74:	2b01      	cmp	r3, #1
 8002b76:	d105      	bne.n	8002b84 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b78:	4ba3      	ldr	r3, [pc, #652]	; (8002e08 <HAL_RCC_OscConfig+0x824>)
 8002b7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b7c:	4aa2      	ldr	r2, [pc, #648]	; (8002e08 <HAL_RCC_OscConfig+0x824>)
 8002b7e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b82:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f003 0320 	and.w	r3, r3, #32
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d03c      	beq.n	8002c0a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d01c      	beq.n	8002bd2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002b98:	4b9b      	ldr	r3, [pc, #620]	; (8002e08 <HAL_RCC_OscConfig+0x824>)
 8002b9a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002b9e:	4a9a      	ldr	r2, [pc, #616]	; (8002e08 <HAL_RCC_OscConfig+0x824>)
 8002ba0:	f043 0301 	orr.w	r3, r3, #1
 8002ba4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ba8:	f7fe f906 	bl	8000db8 <HAL_GetTick>
 8002bac:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002bae:	e008      	b.n	8002bc2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002bb0:	f7fe f902 	bl	8000db8 <HAL_GetTick>
 8002bb4:	4602      	mov	r2, r0
 8002bb6:	693b      	ldr	r3, [r7, #16]
 8002bb8:	1ad3      	subs	r3, r2, r3
 8002bba:	2b02      	cmp	r3, #2
 8002bbc:	d901      	bls.n	8002bc2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002bbe:	2303      	movs	r3, #3
 8002bc0:	e130      	b.n	8002e24 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002bc2:	4b91      	ldr	r3, [pc, #580]	; (8002e08 <HAL_RCC_OscConfig+0x824>)
 8002bc4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002bc8:	f003 0302 	and.w	r3, r3, #2
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d0ef      	beq.n	8002bb0 <HAL_RCC_OscConfig+0x5cc>
 8002bd0:	e01b      	b.n	8002c0a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002bd2:	4b8d      	ldr	r3, [pc, #564]	; (8002e08 <HAL_RCC_OscConfig+0x824>)
 8002bd4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002bd8:	4a8b      	ldr	r2, [pc, #556]	; (8002e08 <HAL_RCC_OscConfig+0x824>)
 8002bda:	f023 0301 	bic.w	r3, r3, #1
 8002bde:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002be2:	f7fe f8e9 	bl	8000db8 <HAL_GetTick>
 8002be6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002be8:	e008      	b.n	8002bfc <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002bea:	f7fe f8e5 	bl	8000db8 <HAL_GetTick>
 8002bee:	4602      	mov	r2, r0
 8002bf0:	693b      	ldr	r3, [r7, #16]
 8002bf2:	1ad3      	subs	r3, r2, r3
 8002bf4:	2b02      	cmp	r3, #2
 8002bf6:	d901      	bls.n	8002bfc <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002bf8:	2303      	movs	r3, #3
 8002bfa:	e113      	b.n	8002e24 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002bfc:	4b82      	ldr	r3, [pc, #520]	; (8002e08 <HAL_RCC_OscConfig+0x824>)
 8002bfe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002c02:	f003 0302 	and.w	r3, r3, #2
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d1ef      	bne.n	8002bea <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	f000 8107 	beq.w	8002e22 <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c18:	2b02      	cmp	r3, #2
 8002c1a:	f040 80cb 	bne.w	8002db4 <HAL_RCC_OscConfig+0x7d0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002c1e:	4b7a      	ldr	r3, [pc, #488]	; (8002e08 <HAL_RCC_OscConfig+0x824>)
 8002c20:	68db      	ldr	r3, [r3, #12]
 8002c22:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c24:	697b      	ldr	r3, [r7, #20]
 8002c26:	f003 0203 	and.w	r2, r3, #3
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	d12c      	bne.n	8002c8c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c3c:	3b01      	subs	r3, #1
 8002c3e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c40:	429a      	cmp	r2, r3
 8002c42:	d123      	bne.n	8002c8c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c44:	697b      	ldr	r3, [r7, #20]
 8002c46:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c4e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002c50:	429a      	cmp	r2, r3
 8002c52:	d11b      	bne.n	8002c8c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c5e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c60:	429a      	cmp	r2, r3
 8002c62:	d113      	bne.n	8002c8c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c64:	697b      	ldr	r3, [r7, #20]
 8002c66:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c6e:	085b      	lsrs	r3, r3, #1
 8002c70:	3b01      	subs	r3, #1
 8002c72:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002c74:	429a      	cmp	r2, r3
 8002c76:	d109      	bne.n	8002c8c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002c78:	697b      	ldr	r3, [r7, #20]
 8002c7a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c82:	085b      	lsrs	r3, r3, #1
 8002c84:	3b01      	subs	r3, #1
 8002c86:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	d06d      	beq.n	8002d68 <HAL_RCC_OscConfig+0x784>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002c8c:	69bb      	ldr	r3, [r7, #24]
 8002c8e:	2b0c      	cmp	r3, #12
 8002c90:	d068      	beq.n	8002d64 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002c92:	4b5d      	ldr	r3, [pc, #372]	; (8002e08 <HAL_RCC_OscConfig+0x824>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d105      	bne.n	8002caa <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002c9e:	4b5a      	ldr	r3, [pc, #360]	; (8002e08 <HAL_RCC_OscConfig+0x824>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d001      	beq.n	8002cae <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8002caa:	2301      	movs	r3, #1
 8002cac:	e0ba      	b.n	8002e24 <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002cae:	4b56      	ldr	r3, [pc, #344]	; (8002e08 <HAL_RCC_OscConfig+0x824>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a55      	ldr	r2, [pc, #340]	; (8002e08 <HAL_RCC_OscConfig+0x824>)
 8002cb4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002cb8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002cba:	f7fe f87d 	bl	8000db8 <HAL_GetTick>
 8002cbe:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002cc0:	e008      	b.n	8002cd4 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cc2:	f7fe f879 	bl	8000db8 <HAL_GetTick>
 8002cc6:	4602      	mov	r2, r0
 8002cc8:	693b      	ldr	r3, [r7, #16]
 8002cca:	1ad3      	subs	r3, r2, r3
 8002ccc:	2b02      	cmp	r3, #2
 8002cce:	d901      	bls.n	8002cd4 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8002cd0:	2303      	movs	r3, #3
 8002cd2:	e0a7      	b.n	8002e24 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002cd4:	4b4c      	ldr	r3, [pc, #304]	; (8002e08 <HAL_RCC_OscConfig+0x824>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d1f0      	bne.n	8002cc2 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ce0:	4b49      	ldr	r3, [pc, #292]	; (8002e08 <HAL_RCC_OscConfig+0x824>)
 8002ce2:	68da      	ldr	r2, [r3, #12]
 8002ce4:	4b49      	ldr	r3, [pc, #292]	; (8002e0c <HAL_RCC_OscConfig+0x828>)
 8002ce6:	4013      	ands	r3, r2
 8002ce8:	687a      	ldr	r2, [r7, #4]
 8002cea:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002cec:	687a      	ldr	r2, [r7, #4]
 8002cee:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002cf0:	3a01      	subs	r2, #1
 8002cf2:	0112      	lsls	r2, r2, #4
 8002cf4:	4311      	orrs	r1, r2
 8002cf6:	687a      	ldr	r2, [r7, #4]
 8002cf8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002cfa:	0212      	lsls	r2, r2, #8
 8002cfc:	4311      	orrs	r1, r2
 8002cfe:	687a      	ldr	r2, [r7, #4]
 8002d00:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002d02:	0852      	lsrs	r2, r2, #1
 8002d04:	3a01      	subs	r2, #1
 8002d06:	0552      	lsls	r2, r2, #21
 8002d08:	4311      	orrs	r1, r2
 8002d0a:	687a      	ldr	r2, [r7, #4]
 8002d0c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002d0e:	0852      	lsrs	r2, r2, #1
 8002d10:	3a01      	subs	r2, #1
 8002d12:	0652      	lsls	r2, r2, #25
 8002d14:	4311      	orrs	r1, r2
 8002d16:	687a      	ldr	r2, [r7, #4]
 8002d18:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002d1a:	06d2      	lsls	r2, r2, #27
 8002d1c:	430a      	orrs	r2, r1
 8002d1e:	493a      	ldr	r1, [pc, #232]	; (8002e08 <HAL_RCC_OscConfig+0x824>)
 8002d20:	4313      	orrs	r3, r2
 8002d22:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002d24:	4b38      	ldr	r3, [pc, #224]	; (8002e08 <HAL_RCC_OscConfig+0x824>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a37      	ldr	r2, [pc, #220]	; (8002e08 <HAL_RCC_OscConfig+0x824>)
 8002d2a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002d2e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002d30:	4b35      	ldr	r3, [pc, #212]	; (8002e08 <HAL_RCC_OscConfig+0x824>)
 8002d32:	68db      	ldr	r3, [r3, #12]
 8002d34:	4a34      	ldr	r2, [pc, #208]	; (8002e08 <HAL_RCC_OscConfig+0x824>)
 8002d36:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002d3a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002d3c:	f7fe f83c 	bl	8000db8 <HAL_GetTick>
 8002d40:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d42:	e008      	b.n	8002d56 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d44:	f7fe f838 	bl	8000db8 <HAL_GetTick>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	1ad3      	subs	r3, r2, r3
 8002d4e:	2b02      	cmp	r3, #2
 8002d50:	d901      	bls.n	8002d56 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8002d52:	2303      	movs	r3, #3
 8002d54:	e066      	b.n	8002e24 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d56:	4b2c      	ldr	r3, [pc, #176]	; (8002e08 <HAL_RCC_OscConfig+0x824>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d0f0      	beq.n	8002d44 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d62:	e05e      	b.n	8002e22 <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	e05d      	b.n	8002e24 <HAL_RCC_OscConfig+0x840>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d68:	4b27      	ldr	r3, [pc, #156]	; (8002e08 <HAL_RCC_OscConfig+0x824>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d156      	bne.n	8002e22 <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002d74:	4b24      	ldr	r3, [pc, #144]	; (8002e08 <HAL_RCC_OscConfig+0x824>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a23      	ldr	r2, [pc, #140]	; (8002e08 <HAL_RCC_OscConfig+0x824>)
 8002d7a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002d7e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002d80:	4b21      	ldr	r3, [pc, #132]	; (8002e08 <HAL_RCC_OscConfig+0x824>)
 8002d82:	68db      	ldr	r3, [r3, #12]
 8002d84:	4a20      	ldr	r2, [pc, #128]	; (8002e08 <HAL_RCC_OscConfig+0x824>)
 8002d86:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002d8a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002d8c:	f7fe f814 	bl	8000db8 <HAL_GetTick>
 8002d90:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d92:	e008      	b.n	8002da6 <HAL_RCC_OscConfig+0x7c2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d94:	f7fe f810 	bl	8000db8 <HAL_GetTick>
 8002d98:	4602      	mov	r2, r0
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	1ad3      	subs	r3, r2, r3
 8002d9e:	2b02      	cmp	r3, #2
 8002da0:	d901      	bls.n	8002da6 <HAL_RCC_OscConfig+0x7c2>
            {
              return HAL_TIMEOUT;
 8002da2:	2303      	movs	r3, #3
 8002da4:	e03e      	b.n	8002e24 <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002da6:	4b18      	ldr	r3, [pc, #96]	; (8002e08 <HAL_RCC_OscConfig+0x824>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d0f0      	beq.n	8002d94 <HAL_RCC_OscConfig+0x7b0>
 8002db2:	e036      	b.n	8002e22 <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002db4:	69bb      	ldr	r3, [r7, #24]
 8002db6:	2b0c      	cmp	r3, #12
 8002db8:	d031      	beq.n	8002e1e <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dba:	4b13      	ldr	r3, [pc, #76]	; (8002e08 <HAL_RCC_OscConfig+0x824>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a12      	ldr	r2, [pc, #72]	; (8002e08 <HAL_RCC_OscConfig+0x824>)
 8002dc0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002dc4:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002dc6:	4b10      	ldr	r3, [pc, #64]	; (8002e08 <HAL_RCC_OscConfig+0x824>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d105      	bne.n	8002dde <HAL_RCC_OscConfig+0x7fa>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002dd2:	4b0d      	ldr	r3, [pc, #52]	; (8002e08 <HAL_RCC_OscConfig+0x824>)
 8002dd4:	68db      	ldr	r3, [r3, #12]
 8002dd6:	4a0c      	ldr	r2, [pc, #48]	; (8002e08 <HAL_RCC_OscConfig+0x824>)
 8002dd8:	f023 0303 	bic.w	r3, r3, #3
 8002ddc:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002dde:	4b0a      	ldr	r3, [pc, #40]	; (8002e08 <HAL_RCC_OscConfig+0x824>)
 8002de0:	68db      	ldr	r3, [r3, #12]
 8002de2:	4a09      	ldr	r2, [pc, #36]	; (8002e08 <HAL_RCC_OscConfig+0x824>)
 8002de4:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002de8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002dec:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dee:	f7fd ffe3 	bl	8000db8 <HAL_GetTick>
 8002df2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002df4:	e00c      	b.n	8002e10 <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002df6:	f7fd ffdf 	bl	8000db8 <HAL_GetTick>
 8002dfa:	4602      	mov	r2, r0
 8002dfc:	693b      	ldr	r3, [r7, #16]
 8002dfe:	1ad3      	subs	r3, r2, r3
 8002e00:	2b02      	cmp	r3, #2
 8002e02:	d905      	bls.n	8002e10 <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 8002e04:	2303      	movs	r3, #3
 8002e06:	e00d      	b.n	8002e24 <HAL_RCC_OscConfig+0x840>
 8002e08:	40021000 	.word	0x40021000
 8002e0c:	019d808c 	.word	0x019d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e10:	4b06      	ldr	r3, [pc, #24]	; (8002e2c <HAL_RCC_OscConfig+0x848>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d1ec      	bne.n	8002df6 <HAL_RCC_OscConfig+0x812>
 8002e1c:	e001      	b.n	8002e22 <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e000      	b.n	8002e24 <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 8002e22:	2300      	movs	r3, #0
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	3720      	adds	r7, #32
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}
 8002e2c:	40021000 	.word	0x40021000

08002e30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b084      	sub	sp, #16
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
 8002e38:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d101      	bne.n	8002e44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	e0c8      	b.n	8002fd6 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e44:	4b66      	ldr	r3, [pc, #408]	; (8002fe0 <HAL_RCC_ClockConfig+0x1b0>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f003 0307 	and.w	r3, r3, #7
 8002e4c:	683a      	ldr	r2, [r7, #0]
 8002e4e:	429a      	cmp	r2, r3
 8002e50:	d910      	bls.n	8002e74 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e52:	4b63      	ldr	r3, [pc, #396]	; (8002fe0 <HAL_RCC_ClockConfig+0x1b0>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f023 0207 	bic.w	r2, r3, #7
 8002e5a:	4961      	ldr	r1, [pc, #388]	; (8002fe0 <HAL_RCC_ClockConfig+0x1b0>)
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e62:	4b5f      	ldr	r3, [pc, #380]	; (8002fe0 <HAL_RCC_ClockConfig+0x1b0>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f003 0307 	and.w	r3, r3, #7
 8002e6a:	683a      	ldr	r2, [r7, #0]
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	d001      	beq.n	8002e74 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	e0b0      	b.n	8002fd6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f003 0301 	and.w	r3, r3, #1
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d04c      	beq.n	8002f1a <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	2b03      	cmp	r3, #3
 8002e86:	d107      	bne.n	8002e98 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e88:	4b56      	ldr	r3, [pc, #344]	; (8002fe4 <HAL_RCC_ClockConfig+0x1b4>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d121      	bne.n	8002ed8 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002e94:	2301      	movs	r3, #1
 8002e96:	e09e      	b.n	8002fd6 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	2b02      	cmp	r3, #2
 8002e9e:	d107      	bne.n	8002eb0 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ea0:	4b50      	ldr	r3, [pc, #320]	; (8002fe4 <HAL_RCC_ClockConfig+0x1b4>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d115      	bne.n	8002ed8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002eac:	2301      	movs	r3, #1
 8002eae:	e092      	b.n	8002fd6 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d107      	bne.n	8002ec8 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002eb8:	4b4a      	ldr	r3, [pc, #296]	; (8002fe4 <HAL_RCC_ClockConfig+0x1b4>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f003 0302 	and.w	r3, r3, #2
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d109      	bne.n	8002ed8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	e086      	b.n	8002fd6 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ec8:	4b46      	ldr	r3, [pc, #280]	; (8002fe4 <HAL_RCC_ClockConfig+0x1b4>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d101      	bne.n	8002ed8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	e07e      	b.n	8002fd6 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002ed8:	4b42      	ldr	r3, [pc, #264]	; (8002fe4 <HAL_RCC_ClockConfig+0x1b4>)
 8002eda:	689b      	ldr	r3, [r3, #8]
 8002edc:	f023 0203 	bic.w	r2, r3, #3
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	493f      	ldr	r1, [pc, #252]	; (8002fe4 <HAL_RCC_ClockConfig+0x1b4>)
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002eea:	f7fd ff65 	bl	8000db8 <HAL_GetTick>
 8002eee:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ef0:	e00a      	b.n	8002f08 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ef2:	f7fd ff61 	bl	8000db8 <HAL_GetTick>
 8002ef6:	4602      	mov	r2, r0
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	1ad3      	subs	r3, r2, r3
 8002efc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d901      	bls.n	8002f08 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8002f04:	2303      	movs	r3, #3
 8002f06:	e066      	b.n	8002fd6 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f08:	4b36      	ldr	r3, [pc, #216]	; (8002fe4 <HAL_RCC_ClockConfig+0x1b4>)
 8002f0a:	689b      	ldr	r3, [r3, #8]
 8002f0c:	f003 020c 	and.w	r2, r3, #12
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	009b      	lsls	r3, r3, #2
 8002f16:	429a      	cmp	r2, r3
 8002f18:	d1eb      	bne.n	8002ef2 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f003 0302 	and.w	r3, r3, #2
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d008      	beq.n	8002f38 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f26:	4b2f      	ldr	r3, [pc, #188]	; (8002fe4 <HAL_RCC_ClockConfig+0x1b4>)
 8002f28:	689b      	ldr	r3, [r3, #8]
 8002f2a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	689b      	ldr	r3, [r3, #8]
 8002f32:	492c      	ldr	r1, [pc, #176]	; (8002fe4 <HAL_RCC_ClockConfig+0x1b4>)
 8002f34:	4313      	orrs	r3, r2
 8002f36:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f38:	4b29      	ldr	r3, [pc, #164]	; (8002fe0 <HAL_RCC_ClockConfig+0x1b0>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 0307 	and.w	r3, r3, #7
 8002f40:	683a      	ldr	r2, [r7, #0]
 8002f42:	429a      	cmp	r2, r3
 8002f44:	d210      	bcs.n	8002f68 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f46:	4b26      	ldr	r3, [pc, #152]	; (8002fe0 <HAL_RCC_ClockConfig+0x1b0>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f023 0207 	bic.w	r2, r3, #7
 8002f4e:	4924      	ldr	r1, [pc, #144]	; (8002fe0 <HAL_RCC_ClockConfig+0x1b0>)
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	4313      	orrs	r3, r2
 8002f54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f56:	4b22      	ldr	r3, [pc, #136]	; (8002fe0 <HAL_RCC_ClockConfig+0x1b0>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f003 0307 	and.w	r3, r3, #7
 8002f5e:	683a      	ldr	r2, [r7, #0]
 8002f60:	429a      	cmp	r2, r3
 8002f62:	d001      	beq.n	8002f68 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8002f64:	2301      	movs	r3, #1
 8002f66:	e036      	b.n	8002fd6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f003 0304 	and.w	r3, r3, #4
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d008      	beq.n	8002f86 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f74:	4b1b      	ldr	r3, [pc, #108]	; (8002fe4 <HAL_RCC_ClockConfig+0x1b4>)
 8002f76:	689b      	ldr	r3, [r3, #8]
 8002f78:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	68db      	ldr	r3, [r3, #12]
 8002f80:	4918      	ldr	r1, [pc, #96]	; (8002fe4 <HAL_RCC_ClockConfig+0x1b4>)
 8002f82:	4313      	orrs	r3, r2
 8002f84:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f003 0308 	and.w	r3, r3, #8
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d009      	beq.n	8002fa6 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f92:	4b14      	ldr	r3, [pc, #80]	; (8002fe4 <HAL_RCC_ClockConfig+0x1b4>)
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	691b      	ldr	r3, [r3, #16]
 8002f9e:	00db      	lsls	r3, r3, #3
 8002fa0:	4910      	ldr	r1, [pc, #64]	; (8002fe4 <HAL_RCC_ClockConfig+0x1b4>)
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002fa6:	f000 f825 	bl	8002ff4 <HAL_RCC_GetSysClockFreq>
 8002faa:	4601      	mov	r1, r0
 8002fac:	4b0d      	ldr	r3, [pc, #52]	; (8002fe4 <HAL_RCC_ClockConfig+0x1b4>)
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	091b      	lsrs	r3, r3, #4
 8002fb2:	f003 030f 	and.w	r3, r3, #15
 8002fb6:	4a0c      	ldr	r2, [pc, #48]	; (8002fe8 <HAL_RCC_ClockConfig+0x1b8>)
 8002fb8:	5cd3      	ldrb	r3, [r2, r3]
 8002fba:	f003 031f 	and.w	r3, r3, #31
 8002fbe:	fa21 f303 	lsr.w	r3, r1, r3
 8002fc2:	4a0a      	ldr	r2, [pc, #40]	; (8002fec <HAL_RCC_ClockConfig+0x1bc>)
 8002fc4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002fc6:	4b0a      	ldr	r3, [pc, #40]	; (8002ff0 <HAL_RCC_ClockConfig+0x1c0>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4618      	mov	r0, r3
 8002fcc:	f7fd fea4 	bl	8000d18 <HAL_InitTick>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	72fb      	strb	r3, [r7, #11]

  return status;
 8002fd4:	7afb      	ldrb	r3, [r7, #11]
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	3710      	adds	r7, #16
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	40022000 	.word	0x40022000
 8002fe4:	40021000 	.word	0x40021000
 8002fe8:	08008440 	.word	0x08008440
 8002fec:	20000000 	.word	0x20000000
 8002ff0:	20000004 	.word	0x20000004

08002ff4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b089      	sub	sp, #36	; 0x24
 8002ff8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	61fb      	str	r3, [r7, #28]
 8002ffe:	2300      	movs	r3, #0
 8003000:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003002:	4b3d      	ldr	r3, [pc, #244]	; (80030f8 <HAL_RCC_GetSysClockFreq+0x104>)
 8003004:	689b      	ldr	r3, [r3, #8]
 8003006:	f003 030c 	and.w	r3, r3, #12
 800300a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800300c:	4b3a      	ldr	r3, [pc, #232]	; (80030f8 <HAL_RCC_GetSysClockFreq+0x104>)
 800300e:	68db      	ldr	r3, [r3, #12]
 8003010:	f003 0303 	and.w	r3, r3, #3
 8003014:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003016:	693b      	ldr	r3, [r7, #16]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d005      	beq.n	8003028 <HAL_RCC_GetSysClockFreq+0x34>
 800301c:	693b      	ldr	r3, [r7, #16]
 800301e:	2b0c      	cmp	r3, #12
 8003020:	d121      	bne.n	8003066 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	2b01      	cmp	r3, #1
 8003026:	d11e      	bne.n	8003066 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003028:	4b33      	ldr	r3, [pc, #204]	; (80030f8 <HAL_RCC_GetSysClockFreq+0x104>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0308 	and.w	r3, r3, #8
 8003030:	2b00      	cmp	r3, #0
 8003032:	d107      	bne.n	8003044 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003034:	4b30      	ldr	r3, [pc, #192]	; (80030f8 <HAL_RCC_GetSysClockFreq+0x104>)
 8003036:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800303a:	0a1b      	lsrs	r3, r3, #8
 800303c:	f003 030f 	and.w	r3, r3, #15
 8003040:	61fb      	str	r3, [r7, #28]
 8003042:	e005      	b.n	8003050 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003044:	4b2c      	ldr	r3, [pc, #176]	; (80030f8 <HAL_RCC_GetSysClockFreq+0x104>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	091b      	lsrs	r3, r3, #4
 800304a:	f003 030f 	and.w	r3, r3, #15
 800304e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003050:	4a2a      	ldr	r2, [pc, #168]	; (80030fc <HAL_RCC_GetSysClockFreq+0x108>)
 8003052:	69fb      	ldr	r3, [r7, #28]
 8003054:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003058:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d10d      	bne.n	800307c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003060:	69fb      	ldr	r3, [r7, #28]
 8003062:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003064:	e00a      	b.n	800307c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	2b04      	cmp	r3, #4
 800306a:	d102      	bne.n	8003072 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800306c:	4b24      	ldr	r3, [pc, #144]	; (8003100 <HAL_RCC_GetSysClockFreq+0x10c>)
 800306e:	61bb      	str	r3, [r7, #24]
 8003070:	e004      	b.n	800307c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003072:	693b      	ldr	r3, [r7, #16]
 8003074:	2b08      	cmp	r3, #8
 8003076:	d101      	bne.n	800307c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003078:	4b22      	ldr	r3, [pc, #136]	; (8003104 <HAL_RCC_GetSysClockFreq+0x110>)
 800307a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	2b0c      	cmp	r3, #12
 8003080:	d133      	bne.n	80030ea <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003082:	4b1d      	ldr	r3, [pc, #116]	; (80030f8 <HAL_RCC_GetSysClockFreq+0x104>)
 8003084:	68db      	ldr	r3, [r3, #12]
 8003086:	f003 0303 	and.w	r3, r3, #3
 800308a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	2b02      	cmp	r3, #2
 8003090:	d002      	beq.n	8003098 <HAL_RCC_GetSysClockFreq+0xa4>
 8003092:	2b03      	cmp	r3, #3
 8003094:	d003      	beq.n	800309e <HAL_RCC_GetSysClockFreq+0xaa>
 8003096:	e005      	b.n	80030a4 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003098:	4b19      	ldr	r3, [pc, #100]	; (8003100 <HAL_RCC_GetSysClockFreq+0x10c>)
 800309a:	617b      	str	r3, [r7, #20]
      break;
 800309c:	e005      	b.n	80030aa <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800309e:	4b19      	ldr	r3, [pc, #100]	; (8003104 <HAL_RCC_GetSysClockFreq+0x110>)
 80030a0:	617b      	str	r3, [r7, #20]
      break;
 80030a2:	e002      	b.n	80030aa <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80030a4:	69fb      	ldr	r3, [r7, #28]
 80030a6:	617b      	str	r3, [r7, #20]
      break;
 80030a8:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80030aa:	4b13      	ldr	r3, [pc, #76]	; (80030f8 <HAL_RCC_GetSysClockFreq+0x104>)
 80030ac:	68db      	ldr	r3, [r3, #12]
 80030ae:	091b      	lsrs	r3, r3, #4
 80030b0:	f003 0307 	and.w	r3, r3, #7
 80030b4:	3301      	adds	r3, #1
 80030b6:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80030b8:	4b0f      	ldr	r3, [pc, #60]	; (80030f8 <HAL_RCC_GetSysClockFreq+0x104>)
 80030ba:	68db      	ldr	r3, [r3, #12]
 80030bc:	0a1b      	lsrs	r3, r3, #8
 80030be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80030c2:	697a      	ldr	r2, [r7, #20]
 80030c4:	fb02 f203 	mul.w	r2, r2, r3
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80030ce:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80030d0:	4b09      	ldr	r3, [pc, #36]	; (80030f8 <HAL_RCC_GetSysClockFreq+0x104>)
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	0e5b      	lsrs	r3, r3, #25
 80030d6:	f003 0303 	and.w	r3, r3, #3
 80030da:	3301      	adds	r3, #1
 80030dc:	005b      	lsls	r3, r3, #1
 80030de:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80030e0:	697a      	ldr	r2, [r7, #20]
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80030e8:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80030ea:	69bb      	ldr	r3, [r7, #24]
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	3724      	adds	r7, #36	; 0x24
 80030f0:	46bd      	mov	sp, r7
 80030f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f6:	4770      	bx	lr
 80030f8:	40021000 	.word	0x40021000
 80030fc:	08008450 	.word	0x08008450
 8003100:	00f42400 	.word	0x00f42400
 8003104:	007a1200 	.word	0x007a1200

08003108 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003108:	b480      	push	{r7}
 800310a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800310c:	4b03      	ldr	r3, [pc, #12]	; (800311c <HAL_RCC_GetHCLKFreq+0x14>)
 800310e:	681b      	ldr	r3, [r3, #0]
}
 8003110:	4618      	mov	r0, r3
 8003112:	46bd      	mov	sp, r7
 8003114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003118:	4770      	bx	lr
 800311a:	bf00      	nop
 800311c:	20000000 	.word	0x20000000

08003120 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b086      	sub	sp, #24
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003128:	2300      	movs	r3, #0
 800312a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800312c:	4b2a      	ldr	r3, [pc, #168]	; (80031d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800312e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003130:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003134:	2b00      	cmp	r3, #0
 8003136:	d003      	beq.n	8003140 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003138:	f7ff f9e0 	bl	80024fc <HAL_PWREx_GetVoltageRange>
 800313c:	6178      	str	r0, [r7, #20]
 800313e:	e014      	b.n	800316a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003140:	4b25      	ldr	r3, [pc, #148]	; (80031d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003142:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003144:	4a24      	ldr	r2, [pc, #144]	; (80031d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003146:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800314a:	6593      	str	r3, [r2, #88]	; 0x58
 800314c:	4b22      	ldr	r3, [pc, #136]	; (80031d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800314e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003150:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003154:	60fb      	str	r3, [r7, #12]
 8003156:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003158:	f7ff f9d0 	bl	80024fc <HAL_PWREx_GetVoltageRange>
 800315c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800315e:	4b1e      	ldr	r3, [pc, #120]	; (80031d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003160:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003162:	4a1d      	ldr	r2, [pc, #116]	; (80031d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003164:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003168:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800316a:	697b      	ldr	r3, [r7, #20]
 800316c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003170:	d10b      	bne.n	800318a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2b80      	cmp	r3, #128	; 0x80
 8003176:	d919      	bls.n	80031ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2ba0      	cmp	r3, #160	; 0xa0
 800317c:	d902      	bls.n	8003184 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800317e:	2302      	movs	r3, #2
 8003180:	613b      	str	r3, [r7, #16]
 8003182:	e013      	b.n	80031ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003184:	2301      	movs	r3, #1
 8003186:	613b      	str	r3, [r7, #16]
 8003188:	e010      	b.n	80031ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2b80      	cmp	r3, #128	; 0x80
 800318e:	d902      	bls.n	8003196 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003190:	2303      	movs	r3, #3
 8003192:	613b      	str	r3, [r7, #16]
 8003194:	e00a      	b.n	80031ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2b80      	cmp	r3, #128	; 0x80
 800319a:	d102      	bne.n	80031a2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800319c:	2302      	movs	r3, #2
 800319e:	613b      	str	r3, [r7, #16]
 80031a0:	e004      	b.n	80031ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2b70      	cmp	r3, #112	; 0x70
 80031a6:	d101      	bne.n	80031ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80031a8:	2301      	movs	r3, #1
 80031aa:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80031ac:	4b0b      	ldr	r3, [pc, #44]	; (80031dc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f023 0207 	bic.w	r2, r3, #7
 80031b4:	4909      	ldr	r1, [pc, #36]	; (80031dc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80031b6:	693b      	ldr	r3, [r7, #16]
 80031b8:	4313      	orrs	r3, r2
 80031ba:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80031bc:	4b07      	ldr	r3, [pc, #28]	; (80031dc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f003 0307 	and.w	r3, r3, #7
 80031c4:	693a      	ldr	r2, [r7, #16]
 80031c6:	429a      	cmp	r2, r3
 80031c8:	d001      	beq.n	80031ce <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	e000      	b.n	80031d0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80031ce:	2300      	movs	r3, #0
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	3718      	adds	r7, #24
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}
 80031d8:	40021000 	.word	0x40021000
 80031dc:	40022000 	.word	0x40022000

080031e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b086      	sub	sp, #24
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80031e8:	2300      	movs	r3, #0
 80031ea:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80031ec:	2300      	movs	r3, #0
 80031ee:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d03f      	beq.n	800327c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003200:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003204:	d01c      	beq.n	8003240 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8003206:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800320a:	d802      	bhi.n	8003212 <HAL_RCCEx_PeriphCLKConfig+0x32>
 800320c:	2b00      	cmp	r3, #0
 800320e:	d00e      	beq.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8003210:	e01f      	b.n	8003252 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8003212:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003216:	d003      	beq.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8003218:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800321c:	d01c      	beq.n	8003258 <HAL_RCCEx_PeriphCLKConfig+0x78>
 800321e:	e018      	b.n	8003252 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003220:	4b85      	ldr	r3, [pc, #532]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003222:	68db      	ldr	r3, [r3, #12]
 8003224:	4a84      	ldr	r2, [pc, #528]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003226:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800322a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800322c:	e015      	b.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	3304      	adds	r3, #4
 8003232:	2100      	movs	r1, #0
 8003234:	4618      	mov	r0, r3
 8003236:	f000 fadb 	bl	80037f0 <RCCEx_PLLSAI1_Config>
 800323a:	4603      	mov	r3, r0
 800323c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800323e:	e00c      	b.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	3320      	adds	r3, #32
 8003244:	2100      	movs	r1, #0
 8003246:	4618      	mov	r0, r3
 8003248:	f000 fbc2 	bl	80039d0 <RCCEx_PLLSAI2_Config>
 800324c:	4603      	mov	r3, r0
 800324e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003250:	e003      	b.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003252:	2301      	movs	r3, #1
 8003254:	74fb      	strb	r3, [r7, #19]
      break;
 8003256:	e000      	b.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8003258:	bf00      	nop
    }

    if(ret == HAL_OK)
 800325a:	7cfb      	ldrb	r3, [r7, #19]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d10b      	bne.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003260:	4b75      	ldr	r3, [pc, #468]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003262:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003266:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800326e:	4972      	ldr	r1, [pc, #456]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003270:	4313      	orrs	r3, r2
 8003272:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003276:	e001      	b.n	800327c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003278:	7cfb      	ldrb	r3, [r7, #19]
 800327a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003284:	2b00      	cmp	r3, #0
 8003286:	d03f      	beq.n	8003308 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800328c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003290:	d01c      	beq.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0xec>
 8003292:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003296:	d802      	bhi.n	800329e <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8003298:	2b00      	cmp	r3, #0
 800329a:	d00e      	beq.n	80032ba <HAL_RCCEx_PeriphCLKConfig+0xda>
 800329c:	e01f      	b.n	80032de <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800329e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80032a2:	d003      	beq.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0xcc>
 80032a4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80032a8:	d01c      	beq.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x104>
 80032aa:	e018      	b.n	80032de <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80032ac:	4b62      	ldr	r3, [pc, #392]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80032ae:	68db      	ldr	r3, [r3, #12]
 80032b0:	4a61      	ldr	r2, [pc, #388]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80032b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032b6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80032b8:	e015      	b.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	3304      	adds	r3, #4
 80032be:	2100      	movs	r1, #0
 80032c0:	4618      	mov	r0, r3
 80032c2:	f000 fa95 	bl	80037f0 <RCCEx_PLLSAI1_Config>
 80032c6:	4603      	mov	r3, r0
 80032c8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80032ca:	e00c      	b.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	3320      	adds	r3, #32
 80032d0:	2100      	movs	r1, #0
 80032d2:	4618      	mov	r0, r3
 80032d4:	f000 fb7c 	bl	80039d0 <RCCEx_PLLSAI2_Config>
 80032d8:	4603      	mov	r3, r0
 80032da:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80032dc:	e003      	b.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80032de:	2301      	movs	r3, #1
 80032e0:	74fb      	strb	r3, [r7, #19]
      break;
 80032e2:	e000      	b.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80032e4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80032e6:	7cfb      	ldrb	r3, [r7, #19]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d10b      	bne.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80032ec:	4b52      	ldr	r3, [pc, #328]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80032ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032f2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80032fa:	494f      	ldr	r1, [pc, #316]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80032fc:	4313      	orrs	r3, r2
 80032fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003302:	e001      	b.n	8003308 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003304:	7cfb      	ldrb	r3, [r7, #19]
 8003306:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003310:	2b00      	cmp	r3, #0
 8003312:	f000 80a0 	beq.w	8003456 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003316:	2300      	movs	r3, #0
 8003318:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800331a:	4b47      	ldr	r3, [pc, #284]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800331c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800331e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003322:	2b00      	cmp	r3, #0
 8003324:	d101      	bne.n	800332a <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8003326:	2301      	movs	r3, #1
 8003328:	e000      	b.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x14c>
 800332a:	2300      	movs	r3, #0
 800332c:	2b00      	cmp	r3, #0
 800332e:	d00d      	beq.n	800334c <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003330:	4b41      	ldr	r3, [pc, #260]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003332:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003334:	4a40      	ldr	r2, [pc, #256]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003336:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800333a:	6593      	str	r3, [r2, #88]	; 0x58
 800333c:	4b3e      	ldr	r3, [pc, #248]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800333e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003340:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003344:	60bb      	str	r3, [r7, #8]
 8003346:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003348:	2301      	movs	r3, #1
 800334a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800334c:	4b3b      	ldr	r3, [pc, #236]	; (800343c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a3a      	ldr	r2, [pc, #232]	; (800343c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003352:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003356:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003358:	f7fd fd2e 	bl	8000db8 <HAL_GetTick>
 800335c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800335e:	e009      	b.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003360:	f7fd fd2a 	bl	8000db8 <HAL_GetTick>
 8003364:	4602      	mov	r2, r0
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	1ad3      	subs	r3, r2, r3
 800336a:	2b02      	cmp	r3, #2
 800336c:	d902      	bls.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 800336e:	2303      	movs	r3, #3
 8003370:	74fb      	strb	r3, [r7, #19]
        break;
 8003372:	e005      	b.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003374:	4b31      	ldr	r3, [pc, #196]	; (800343c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800337c:	2b00      	cmp	r3, #0
 800337e:	d0ef      	beq.n	8003360 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8003380:	7cfb      	ldrb	r3, [r7, #19]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d15c      	bne.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003386:	4b2c      	ldr	r3, [pc, #176]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003388:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800338c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003390:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003392:	697b      	ldr	r3, [r7, #20]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d01f      	beq.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800339e:	697a      	ldr	r2, [r7, #20]
 80033a0:	429a      	cmp	r2, r3
 80033a2:	d019      	beq.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80033a4:	4b24      	ldr	r3, [pc, #144]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80033a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033ae:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80033b0:	4b21      	ldr	r3, [pc, #132]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80033b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033b6:	4a20      	ldr	r2, [pc, #128]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80033b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80033c0:	4b1d      	ldr	r3, [pc, #116]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80033c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033c6:	4a1c      	ldr	r2, [pc, #112]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80033c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80033cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80033d0:	4a19      	ldr	r2, [pc, #100]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80033d2:	697b      	ldr	r3, [r7, #20]
 80033d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	f003 0301 	and.w	r3, r3, #1
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d016      	beq.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033e2:	f7fd fce9 	bl	8000db8 <HAL_GetTick>
 80033e6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033e8:	e00b      	b.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033ea:	f7fd fce5 	bl	8000db8 <HAL_GetTick>
 80033ee:	4602      	mov	r2, r0
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	1ad3      	subs	r3, r2, r3
 80033f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d902      	bls.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 80033fc:	2303      	movs	r3, #3
 80033fe:	74fb      	strb	r3, [r7, #19]
            break;
 8003400:	e006      	b.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003402:	4b0d      	ldr	r3, [pc, #52]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003404:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003408:	f003 0302 	and.w	r3, r3, #2
 800340c:	2b00      	cmp	r3, #0
 800340e:	d0ec      	beq.n	80033ea <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8003410:	7cfb      	ldrb	r3, [r7, #19]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d10c      	bne.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003416:	4b08      	ldr	r3, [pc, #32]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003418:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800341c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003426:	4904      	ldr	r1, [pc, #16]	; (8003438 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003428:	4313      	orrs	r3, r2
 800342a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800342e:	e009      	b.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003430:	7cfb      	ldrb	r3, [r7, #19]
 8003432:	74bb      	strb	r3, [r7, #18]
 8003434:	e006      	b.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8003436:	bf00      	nop
 8003438:	40021000 	.word	0x40021000
 800343c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003440:	7cfb      	ldrb	r3, [r7, #19]
 8003442:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003444:	7c7b      	ldrb	r3, [r7, #17]
 8003446:	2b01      	cmp	r3, #1
 8003448:	d105      	bne.n	8003456 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800344a:	4ba6      	ldr	r3, [pc, #664]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800344c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800344e:	4aa5      	ldr	r2, [pc, #660]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003450:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003454:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f003 0301 	and.w	r3, r3, #1
 800345e:	2b00      	cmp	r3, #0
 8003460:	d00a      	beq.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003462:	4ba0      	ldr	r3, [pc, #640]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003464:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003468:	f023 0203 	bic.w	r2, r3, #3
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003470:	499c      	ldr	r1, [pc, #624]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003472:	4313      	orrs	r3, r2
 8003474:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f003 0302 	and.w	r3, r3, #2
 8003480:	2b00      	cmp	r3, #0
 8003482:	d00a      	beq.n	800349a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003484:	4b97      	ldr	r3, [pc, #604]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003486:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800348a:	f023 020c 	bic.w	r2, r3, #12
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003492:	4994      	ldr	r1, [pc, #592]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003494:	4313      	orrs	r3, r2
 8003496:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f003 0304 	and.w	r3, r3, #4
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d00a      	beq.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80034a6:	4b8f      	ldr	r3, [pc, #572]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80034a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034ac:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b4:	498b      	ldr	r1, [pc, #556]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80034b6:	4313      	orrs	r3, r2
 80034b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f003 0308 	and.w	r3, r3, #8
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d00a      	beq.n	80034de <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80034c8:	4b86      	ldr	r3, [pc, #536]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80034ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034ce:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034d6:	4983      	ldr	r1, [pc, #524]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80034d8:	4313      	orrs	r3, r2
 80034da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 0310 	and.w	r3, r3, #16
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d00a      	beq.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80034ea:	4b7e      	ldr	r3, [pc, #504]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80034ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034f0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80034f8:	497a      	ldr	r1, [pc, #488]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80034fa:	4313      	orrs	r3, r2
 80034fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f003 0320 	and.w	r3, r3, #32
 8003508:	2b00      	cmp	r3, #0
 800350a:	d00a      	beq.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800350c:	4b75      	ldr	r3, [pc, #468]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800350e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003512:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800351a:	4972      	ldr	r1, [pc, #456]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800351c:	4313      	orrs	r3, r2
 800351e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800352a:	2b00      	cmp	r3, #0
 800352c:	d00a      	beq.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800352e:	4b6d      	ldr	r3, [pc, #436]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003530:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003534:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800353c:	4969      	ldr	r1, [pc, #420]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800353e:	4313      	orrs	r3, r2
 8003540:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800354c:	2b00      	cmp	r3, #0
 800354e:	d00a      	beq.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003550:	4b64      	ldr	r3, [pc, #400]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003552:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003556:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800355e:	4961      	ldr	r1, [pc, #388]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003560:	4313      	orrs	r3, r2
 8003562:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800356e:	2b00      	cmp	r3, #0
 8003570:	d00a      	beq.n	8003588 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003572:	4b5c      	ldr	r3, [pc, #368]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003574:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003578:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003580:	4958      	ldr	r1, [pc, #352]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003582:	4313      	orrs	r3, r2
 8003584:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003590:	2b00      	cmp	r3, #0
 8003592:	d00a      	beq.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003594:	4b53      	ldr	r3, [pc, #332]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003596:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800359a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035a2:	4950      	ldr	r1, [pc, #320]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80035a4:	4313      	orrs	r3, r2
 80035a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d00a      	beq.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80035b6:	4b4b      	ldr	r3, [pc, #300]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80035b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035bc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035c4:	4947      	ldr	r1, [pc, #284]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80035c6:	4313      	orrs	r3, r2
 80035c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d00a      	beq.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80035d8:	4b42      	ldr	r3, [pc, #264]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80035da:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80035de:	f023 0203 	bic.w	r2, r3, #3
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035e6:	493f      	ldr	r1, [pc, #252]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80035e8:	4313      	orrs	r3, r2
 80035ea:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d028      	beq.n	800364c <HAL_RCCEx_PeriphCLKConfig+0x46c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80035fa:	4b3a      	ldr	r3, [pc, #232]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80035fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003600:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003608:	4936      	ldr	r1, [pc, #216]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800360a:	4313      	orrs	r3, r2
 800360c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003614:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003618:	d106      	bne.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0x448>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800361a:	4b32      	ldr	r3, [pc, #200]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800361c:	68db      	ldr	r3, [r3, #12]
 800361e:	4a31      	ldr	r2, [pc, #196]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003620:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003624:	60d3      	str	r3, [r2, #12]
 8003626:	e011      	b.n	800364c <HAL_RCCEx_PeriphCLKConfig+0x46c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800362c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003630:	d10c      	bne.n	800364c <HAL_RCCEx_PeriphCLKConfig+0x46c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	3304      	adds	r3, #4
 8003636:	2101      	movs	r1, #1
 8003638:	4618      	mov	r0, r3
 800363a:	f000 f8d9 	bl	80037f0 <RCCEx_PLLSAI1_Config>
 800363e:	4603      	mov	r3, r0
 8003640:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003642:	7cfb      	ldrb	r3, [r7, #19]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d001      	beq.n	800364c <HAL_RCCEx_PeriphCLKConfig+0x46c>
        {
          /* set overall return value */
          status = ret;
 8003648:	7cfb      	ldrb	r3, [r7, #19]
 800364a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003654:	2b00      	cmp	r3, #0
 8003656:	d028      	beq.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0x4ca>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003658:	4b22      	ldr	r3, [pc, #136]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800365a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800365e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003666:	491f      	ldr	r1, [pc, #124]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003668:	4313      	orrs	r3, r2
 800366a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003672:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003676:	d106      	bne.n	8003686 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003678:	4b1a      	ldr	r3, [pc, #104]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800367a:	68db      	ldr	r3, [r3, #12]
 800367c:	4a19      	ldr	r2, [pc, #100]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800367e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003682:	60d3      	str	r3, [r2, #12]
 8003684:	e011      	b.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0x4ca>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800368a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800368e:	d10c      	bne.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0x4ca>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	3304      	adds	r3, #4
 8003694:	2101      	movs	r1, #1
 8003696:	4618      	mov	r0, r3
 8003698:	f000 f8aa 	bl	80037f0 <RCCEx_PLLSAI1_Config>
 800369c:	4603      	mov	r3, r0
 800369e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80036a0:	7cfb      	ldrb	r3, [r7, #19]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d001      	beq.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0x4ca>
      {
        /* set overall return value */
        status = ret;
 80036a6:	7cfb      	ldrb	r3, [r7, #19]
 80036a8:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d02a      	beq.n	800370c <HAL_RCCEx_PeriphCLKConfig+0x52c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80036b6:	4b0b      	ldr	r3, [pc, #44]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80036b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036bc:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80036c4:	4907      	ldr	r1, [pc, #28]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80036c6:	4313      	orrs	r3, r2
 80036c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80036d0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80036d4:	d108      	bne.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036d6:	4b03      	ldr	r3, [pc, #12]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80036d8:	68db      	ldr	r3, [r3, #12]
 80036da:	4a02      	ldr	r2, [pc, #8]	; (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80036dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80036e0:	60d3      	str	r3, [r2, #12]
 80036e2:	e013      	b.n	800370c <HAL_RCCEx_PeriphCLKConfig+0x52c>
 80036e4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80036ec:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80036f0:	d10c      	bne.n	800370c <HAL_RCCEx_PeriphCLKConfig+0x52c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	3304      	adds	r3, #4
 80036f6:	2101      	movs	r1, #1
 80036f8:	4618      	mov	r0, r3
 80036fa:	f000 f879 	bl	80037f0 <RCCEx_PLLSAI1_Config>
 80036fe:	4603      	mov	r3, r0
 8003700:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003702:	7cfb      	ldrb	r3, [r7, #19]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d001      	beq.n	800370c <HAL_RCCEx_PeriphCLKConfig+0x52c>
      {
        /* set overall return value */
        status = ret;
 8003708:	7cfb      	ldrb	r3, [r7, #19]
 800370a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003714:	2b00      	cmp	r3, #0
 8003716:	d02f      	beq.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0x598>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003718:	4b2c      	ldr	r3, [pc, #176]	; (80037cc <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 800371a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800371e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003726:	4929      	ldr	r1, [pc, #164]	; (80037cc <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8003728:	4313      	orrs	r3, r2
 800372a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003732:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003736:	d10d      	bne.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x574>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	3304      	adds	r3, #4
 800373c:	2102      	movs	r1, #2
 800373e:	4618      	mov	r0, r3
 8003740:	f000 f856 	bl	80037f0 <RCCEx_PLLSAI1_Config>
 8003744:	4603      	mov	r3, r0
 8003746:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003748:	7cfb      	ldrb	r3, [r7, #19]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d014      	beq.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0x598>
      {
        /* set overall return value */
        status = ret;
 800374e:	7cfb      	ldrb	r3, [r7, #19]
 8003750:	74bb      	strb	r3, [r7, #18]
 8003752:	e011      	b.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0x598>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003758:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800375c:	d10c      	bne.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0x598>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	3320      	adds	r3, #32
 8003762:	2102      	movs	r1, #2
 8003764:	4618      	mov	r0, r3
 8003766:	f000 f933 	bl	80039d0 <RCCEx_PLLSAI2_Config>
 800376a:	4603      	mov	r3, r0
 800376c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800376e:	7cfb      	ldrb	r3, [r7, #19]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d001      	beq.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0x598>
      {
        /* set overall return value */
        status = ret;
 8003774:	7cfb      	ldrb	r3, [r7, #19]
 8003776:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003780:	2b00      	cmp	r3, #0
 8003782:	d00b      	beq.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003784:	4b11      	ldr	r3, [pc, #68]	; (80037cc <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8003786:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800378a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003794:	490d      	ldr	r1, [pc, #52]	; (80037cc <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8003796:	4313      	orrs	r3, r2
 8003798:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d00b      	beq.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80037a8:	4b08      	ldr	r3, [pc, #32]	; (80037cc <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 80037aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037ae:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80037b8:	4904      	ldr	r1, [pc, #16]	; (80037cc <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 80037ba:	4313      	orrs	r3, r2
 80037bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80037c0:	7cbb      	ldrb	r3, [r7, #18]
}
 80037c2:	4618      	mov	r0, r3
 80037c4:	3718      	adds	r7, #24
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bd80      	pop	{r7, pc}
 80037ca:	bf00      	nop
 80037cc:	40021000 	.word	0x40021000

080037d0 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80037d0:	b480      	push	{r7}
 80037d2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80037d4:	4b05      	ldr	r3, [pc, #20]	; (80037ec <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a04      	ldr	r2, [pc, #16]	; (80037ec <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80037da:	f043 0304 	orr.w	r3, r3, #4
 80037de:	6013      	str	r3, [r2, #0]
}
 80037e0:	bf00      	nop
 80037e2:	46bd      	mov	sp, r7
 80037e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e8:	4770      	bx	lr
 80037ea:	bf00      	nop
 80037ec:	40021000 	.word	0x40021000

080037f0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b084      	sub	sp, #16
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
 80037f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80037fa:	2300      	movs	r3, #0
 80037fc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80037fe:	4b73      	ldr	r3, [pc, #460]	; (80039cc <RCCEx_PLLSAI1_Config+0x1dc>)
 8003800:	68db      	ldr	r3, [r3, #12]
 8003802:	f003 0303 	and.w	r3, r3, #3
 8003806:	2b00      	cmp	r3, #0
 8003808:	d018      	beq.n	800383c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800380a:	4b70      	ldr	r3, [pc, #448]	; (80039cc <RCCEx_PLLSAI1_Config+0x1dc>)
 800380c:	68db      	ldr	r3, [r3, #12]
 800380e:	f003 0203 	and.w	r2, r3, #3
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	429a      	cmp	r2, r3
 8003818:	d10d      	bne.n	8003836 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
       ||
 800381e:	2b00      	cmp	r3, #0
 8003820:	d009      	beq.n	8003836 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003822:	4b6a      	ldr	r3, [pc, #424]	; (80039cc <RCCEx_PLLSAI1_Config+0x1dc>)
 8003824:	68db      	ldr	r3, [r3, #12]
 8003826:	091b      	lsrs	r3, r3, #4
 8003828:	f003 0307 	and.w	r3, r3, #7
 800382c:	1c5a      	adds	r2, r3, #1
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	685b      	ldr	r3, [r3, #4]
       ||
 8003832:	429a      	cmp	r2, r3
 8003834:	d044      	beq.n	80038c0 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8003836:	2301      	movs	r3, #1
 8003838:	73fb      	strb	r3, [r7, #15]
 800383a:	e041      	b.n	80038c0 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	2b02      	cmp	r3, #2
 8003842:	d00c      	beq.n	800385e <RCCEx_PLLSAI1_Config+0x6e>
 8003844:	2b03      	cmp	r3, #3
 8003846:	d013      	beq.n	8003870 <RCCEx_PLLSAI1_Config+0x80>
 8003848:	2b01      	cmp	r3, #1
 800384a:	d120      	bne.n	800388e <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800384c:	4b5f      	ldr	r3, [pc, #380]	; (80039cc <RCCEx_PLLSAI1_Config+0x1dc>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f003 0302 	and.w	r3, r3, #2
 8003854:	2b00      	cmp	r3, #0
 8003856:	d11d      	bne.n	8003894 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8003858:	2301      	movs	r3, #1
 800385a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800385c:	e01a      	b.n	8003894 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800385e:	4b5b      	ldr	r3, [pc, #364]	; (80039cc <RCCEx_PLLSAI1_Config+0x1dc>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003866:	2b00      	cmp	r3, #0
 8003868:	d116      	bne.n	8003898 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 800386a:	2301      	movs	r3, #1
 800386c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800386e:	e013      	b.n	8003898 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003870:	4b56      	ldr	r3, [pc, #344]	; (80039cc <RCCEx_PLLSAI1_Config+0x1dc>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003878:	2b00      	cmp	r3, #0
 800387a:	d10f      	bne.n	800389c <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800387c:	4b53      	ldr	r3, [pc, #332]	; (80039cc <RCCEx_PLLSAI1_Config+0x1dc>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003884:	2b00      	cmp	r3, #0
 8003886:	d109      	bne.n	800389c <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8003888:	2301      	movs	r3, #1
 800388a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800388c:	e006      	b.n	800389c <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	73fb      	strb	r3, [r7, #15]
      break;
 8003892:	e004      	b.n	800389e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003894:	bf00      	nop
 8003896:	e002      	b.n	800389e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003898:	bf00      	nop
 800389a:	e000      	b.n	800389e <RCCEx_PLLSAI1_Config+0xae>
      break;
 800389c:	bf00      	nop
    }

    if(status == HAL_OK)
 800389e:	7bfb      	ldrb	r3, [r7, #15]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d10d      	bne.n	80038c0 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80038a4:	4b49      	ldr	r3, [pc, #292]	; (80039cc <RCCEx_PLLSAI1_Config+0x1dc>)
 80038a6:	68db      	ldr	r3, [r3, #12]
 80038a8:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6819      	ldr	r1, [r3, #0]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	3b01      	subs	r3, #1
 80038b6:	011b      	lsls	r3, r3, #4
 80038b8:	430b      	orrs	r3, r1
 80038ba:	4944      	ldr	r1, [pc, #272]	; (80039cc <RCCEx_PLLSAI1_Config+0x1dc>)
 80038bc:	4313      	orrs	r3, r2
 80038be:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80038c0:	7bfb      	ldrb	r3, [r7, #15]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d17c      	bne.n	80039c0 <RCCEx_PLLSAI1_Config+0x1d0>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80038c6:	4b41      	ldr	r3, [pc, #260]	; (80039cc <RCCEx_PLLSAI1_Config+0x1dc>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a40      	ldr	r2, [pc, #256]	; (80039cc <RCCEx_PLLSAI1_Config+0x1dc>)
 80038cc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80038d0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038d2:	f7fd fa71 	bl	8000db8 <HAL_GetTick>
 80038d6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80038d8:	e009      	b.n	80038ee <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80038da:	f7fd fa6d 	bl	8000db8 <HAL_GetTick>
 80038de:	4602      	mov	r2, r0
 80038e0:	68bb      	ldr	r3, [r7, #8]
 80038e2:	1ad3      	subs	r3, r2, r3
 80038e4:	2b02      	cmp	r3, #2
 80038e6:	d902      	bls.n	80038ee <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 80038e8:	2303      	movs	r3, #3
 80038ea:	73fb      	strb	r3, [r7, #15]
        break;
 80038ec:	e005      	b.n	80038fa <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80038ee:	4b37      	ldr	r3, [pc, #220]	; (80039cc <RCCEx_PLLSAI1_Config+0x1dc>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d1ef      	bne.n	80038da <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80038fa:	7bfb      	ldrb	r3, [r7, #15]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d15f      	bne.n	80039c0 <RCCEx_PLLSAI1_Config+0x1d0>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d110      	bne.n	8003928 <RCCEx_PLLSAI1_Config+0x138>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003906:	4b31      	ldr	r3, [pc, #196]	; (80039cc <RCCEx_PLLSAI1_Config+0x1dc>)
 8003908:	691b      	ldr	r3, [r3, #16]
 800390a:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800390e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003912:	687a      	ldr	r2, [r7, #4]
 8003914:	6892      	ldr	r2, [r2, #8]
 8003916:	0211      	lsls	r1, r2, #8
 8003918:	687a      	ldr	r2, [r7, #4]
 800391a:	68d2      	ldr	r2, [r2, #12]
 800391c:	06d2      	lsls	r2, r2, #27
 800391e:	430a      	orrs	r2, r1
 8003920:	492a      	ldr	r1, [pc, #168]	; (80039cc <RCCEx_PLLSAI1_Config+0x1dc>)
 8003922:	4313      	orrs	r3, r2
 8003924:	610b      	str	r3, [r1, #16]
 8003926:	e027      	b.n	8003978 <RCCEx_PLLSAI1_Config+0x188>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	2b01      	cmp	r3, #1
 800392c:	d112      	bne.n	8003954 <RCCEx_PLLSAI1_Config+0x164>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800392e:	4b27      	ldr	r3, [pc, #156]	; (80039cc <RCCEx_PLLSAI1_Config+0x1dc>)
 8003930:	691b      	ldr	r3, [r3, #16]
 8003932:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003936:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800393a:	687a      	ldr	r2, [r7, #4]
 800393c:	6892      	ldr	r2, [r2, #8]
 800393e:	0211      	lsls	r1, r2, #8
 8003940:	687a      	ldr	r2, [r7, #4]
 8003942:	6912      	ldr	r2, [r2, #16]
 8003944:	0852      	lsrs	r2, r2, #1
 8003946:	3a01      	subs	r2, #1
 8003948:	0552      	lsls	r2, r2, #21
 800394a:	430a      	orrs	r2, r1
 800394c:	491f      	ldr	r1, [pc, #124]	; (80039cc <RCCEx_PLLSAI1_Config+0x1dc>)
 800394e:	4313      	orrs	r3, r2
 8003950:	610b      	str	r3, [r1, #16]
 8003952:	e011      	b.n	8003978 <RCCEx_PLLSAI1_Config+0x188>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003954:	4b1d      	ldr	r3, [pc, #116]	; (80039cc <RCCEx_PLLSAI1_Config+0x1dc>)
 8003956:	691b      	ldr	r3, [r3, #16]
 8003958:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800395c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003960:	687a      	ldr	r2, [r7, #4]
 8003962:	6892      	ldr	r2, [r2, #8]
 8003964:	0211      	lsls	r1, r2, #8
 8003966:	687a      	ldr	r2, [r7, #4]
 8003968:	6952      	ldr	r2, [r2, #20]
 800396a:	0852      	lsrs	r2, r2, #1
 800396c:	3a01      	subs	r2, #1
 800396e:	0652      	lsls	r2, r2, #25
 8003970:	430a      	orrs	r2, r1
 8003972:	4916      	ldr	r1, [pc, #88]	; (80039cc <RCCEx_PLLSAI1_Config+0x1dc>)
 8003974:	4313      	orrs	r3, r2
 8003976:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003978:	4b14      	ldr	r3, [pc, #80]	; (80039cc <RCCEx_PLLSAI1_Config+0x1dc>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a13      	ldr	r2, [pc, #76]	; (80039cc <RCCEx_PLLSAI1_Config+0x1dc>)
 800397e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003982:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003984:	f7fd fa18 	bl	8000db8 <HAL_GetTick>
 8003988:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800398a:	e009      	b.n	80039a0 <RCCEx_PLLSAI1_Config+0x1b0>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800398c:	f7fd fa14 	bl	8000db8 <HAL_GetTick>
 8003990:	4602      	mov	r2, r0
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	1ad3      	subs	r3, r2, r3
 8003996:	2b02      	cmp	r3, #2
 8003998:	d902      	bls.n	80039a0 <RCCEx_PLLSAI1_Config+0x1b0>
        {
          status = HAL_TIMEOUT;
 800399a:	2303      	movs	r3, #3
 800399c:	73fb      	strb	r3, [r7, #15]
          break;
 800399e:	e005      	b.n	80039ac <RCCEx_PLLSAI1_Config+0x1bc>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80039a0:	4b0a      	ldr	r3, [pc, #40]	; (80039cc <RCCEx_PLLSAI1_Config+0x1dc>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d0ef      	beq.n	800398c <RCCEx_PLLSAI1_Config+0x19c>
        }
      }

      if(status == HAL_OK)
 80039ac:	7bfb      	ldrb	r3, [r7, #15]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d106      	bne.n	80039c0 <RCCEx_PLLSAI1_Config+0x1d0>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80039b2:	4b06      	ldr	r3, [pc, #24]	; (80039cc <RCCEx_PLLSAI1_Config+0x1dc>)
 80039b4:	691a      	ldr	r2, [r3, #16]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	699b      	ldr	r3, [r3, #24]
 80039ba:	4904      	ldr	r1, [pc, #16]	; (80039cc <RCCEx_PLLSAI1_Config+0x1dc>)
 80039bc:	4313      	orrs	r3, r2
 80039be:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80039c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80039c2:	4618      	mov	r0, r3
 80039c4:	3710      	adds	r7, #16
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}
 80039ca:	bf00      	nop
 80039cc:	40021000 	.word	0x40021000

080039d0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b084      	sub	sp, #16
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
 80039d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80039da:	2300      	movs	r3, #0
 80039dc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80039de:	4b68      	ldr	r3, [pc, #416]	; (8003b80 <RCCEx_PLLSAI2_Config+0x1b0>)
 80039e0:	68db      	ldr	r3, [r3, #12]
 80039e2:	f003 0303 	and.w	r3, r3, #3
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d018      	beq.n	8003a1c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80039ea:	4b65      	ldr	r3, [pc, #404]	; (8003b80 <RCCEx_PLLSAI2_Config+0x1b0>)
 80039ec:	68db      	ldr	r3, [r3, #12]
 80039ee:	f003 0203 	and.w	r2, r3, #3
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	429a      	cmp	r2, r3
 80039f8:	d10d      	bne.n	8003a16 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
       ||
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d009      	beq.n	8003a16 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003a02:	4b5f      	ldr	r3, [pc, #380]	; (8003b80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003a04:	68db      	ldr	r3, [r3, #12]
 8003a06:	091b      	lsrs	r3, r3, #4
 8003a08:	f003 0307 	and.w	r3, r3, #7
 8003a0c:	1c5a      	adds	r2, r3, #1
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	685b      	ldr	r3, [r3, #4]
       ||
 8003a12:	429a      	cmp	r2, r3
 8003a14:	d044      	beq.n	8003aa0 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	73fb      	strb	r3, [r7, #15]
 8003a1a:	e041      	b.n	8003aa0 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	2b02      	cmp	r3, #2
 8003a22:	d00c      	beq.n	8003a3e <RCCEx_PLLSAI2_Config+0x6e>
 8003a24:	2b03      	cmp	r3, #3
 8003a26:	d013      	beq.n	8003a50 <RCCEx_PLLSAI2_Config+0x80>
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	d120      	bne.n	8003a6e <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003a2c:	4b54      	ldr	r3, [pc, #336]	; (8003b80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f003 0302 	and.w	r3, r3, #2
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d11d      	bne.n	8003a74 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a3c:	e01a      	b.n	8003a74 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003a3e:	4b50      	ldr	r3, [pc, #320]	; (8003b80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d116      	bne.n	8003a78 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a4e:	e013      	b.n	8003a78 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003a50:	4b4b      	ldr	r3, [pc, #300]	; (8003b80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d10f      	bne.n	8003a7c <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003a5c:	4b48      	ldr	r3, [pc, #288]	; (8003b80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d109      	bne.n	8003a7c <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003a6c:	e006      	b.n	8003a7c <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	73fb      	strb	r3, [r7, #15]
      break;
 8003a72:	e004      	b.n	8003a7e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003a74:	bf00      	nop
 8003a76:	e002      	b.n	8003a7e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003a78:	bf00      	nop
 8003a7a:	e000      	b.n	8003a7e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003a7c:	bf00      	nop
    }

    if(status == HAL_OK)
 8003a7e:	7bfb      	ldrb	r3, [r7, #15]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d10d      	bne.n	8003aa0 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003a84:	4b3e      	ldr	r3, [pc, #248]	; (8003b80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003a86:	68db      	ldr	r3, [r3, #12]
 8003a88:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6819      	ldr	r1, [r3, #0]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	3b01      	subs	r3, #1
 8003a96:	011b      	lsls	r3, r3, #4
 8003a98:	430b      	orrs	r3, r1
 8003a9a:	4939      	ldr	r1, [pc, #228]	; (8003b80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003a9c:	4313      	orrs	r3, r2
 8003a9e:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003aa0:	7bfb      	ldrb	r3, [r7, #15]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d166      	bne.n	8003b74 <RCCEx_PLLSAI2_Config+0x1a4>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003aa6:	4b36      	ldr	r3, [pc, #216]	; (8003b80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4a35      	ldr	r2, [pc, #212]	; (8003b80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003aac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ab0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ab2:	f7fd f981 	bl	8000db8 <HAL_GetTick>
 8003ab6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003ab8:	e009      	b.n	8003ace <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003aba:	f7fd f97d 	bl	8000db8 <HAL_GetTick>
 8003abe:	4602      	mov	r2, r0
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	1ad3      	subs	r3, r2, r3
 8003ac4:	2b02      	cmp	r3, #2
 8003ac6:	d902      	bls.n	8003ace <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8003ac8:	2303      	movs	r3, #3
 8003aca:	73fb      	strb	r3, [r7, #15]
        break;
 8003acc:	e005      	b.n	8003ada <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003ace:	4b2c      	ldr	r3, [pc, #176]	; (8003b80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d1ef      	bne.n	8003aba <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8003ada:	7bfb      	ldrb	r3, [r7, #15]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d149      	bne.n	8003b74 <RCCEx_PLLSAI2_Config+0x1a4>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d110      	bne.n	8003b08 <RCCEx_PLLSAI2_Config+0x138>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003ae6:	4b26      	ldr	r3, [pc, #152]	; (8003b80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003ae8:	695b      	ldr	r3, [r3, #20]
 8003aea:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8003aee:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003af2:	687a      	ldr	r2, [r7, #4]
 8003af4:	6892      	ldr	r2, [r2, #8]
 8003af6:	0211      	lsls	r1, r2, #8
 8003af8:	687a      	ldr	r2, [r7, #4]
 8003afa:	68d2      	ldr	r2, [r2, #12]
 8003afc:	06d2      	lsls	r2, r2, #27
 8003afe:	430a      	orrs	r2, r1
 8003b00:	491f      	ldr	r1, [pc, #124]	; (8003b80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003b02:	4313      	orrs	r3, r2
 8003b04:	614b      	str	r3, [r1, #20]
 8003b06:	e011      	b.n	8003b2c <RCCEx_PLLSAI2_Config+0x15c>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003b08:	4b1d      	ldr	r3, [pc, #116]	; (8003b80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003b0a:	695b      	ldr	r3, [r3, #20]
 8003b0c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003b10:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003b14:	687a      	ldr	r2, [r7, #4]
 8003b16:	6892      	ldr	r2, [r2, #8]
 8003b18:	0211      	lsls	r1, r2, #8
 8003b1a:	687a      	ldr	r2, [r7, #4]
 8003b1c:	6912      	ldr	r2, [r2, #16]
 8003b1e:	0852      	lsrs	r2, r2, #1
 8003b20:	3a01      	subs	r2, #1
 8003b22:	0652      	lsls	r2, r2, #25
 8003b24:	430a      	orrs	r2, r1
 8003b26:	4916      	ldr	r1, [pc, #88]	; (8003b80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003b2c:	4b14      	ldr	r3, [pc, #80]	; (8003b80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a13      	ldr	r2, [pc, #76]	; (8003b80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003b32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b36:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b38:	f7fd f93e 	bl	8000db8 <HAL_GetTick>
 8003b3c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003b3e:	e009      	b.n	8003b54 <RCCEx_PLLSAI2_Config+0x184>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003b40:	f7fd f93a 	bl	8000db8 <HAL_GetTick>
 8003b44:	4602      	mov	r2, r0
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	1ad3      	subs	r3, r2, r3
 8003b4a:	2b02      	cmp	r3, #2
 8003b4c:	d902      	bls.n	8003b54 <RCCEx_PLLSAI2_Config+0x184>
        {
          status = HAL_TIMEOUT;
 8003b4e:	2303      	movs	r3, #3
 8003b50:	73fb      	strb	r3, [r7, #15]
          break;
 8003b52:	e005      	b.n	8003b60 <RCCEx_PLLSAI2_Config+0x190>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003b54:	4b0a      	ldr	r3, [pc, #40]	; (8003b80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d0ef      	beq.n	8003b40 <RCCEx_PLLSAI2_Config+0x170>
        }
      }

      if(status == HAL_OK)
 8003b60:	7bfb      	ldrb	r3, [r7, #15]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d106      	bne.n	8003b74 <RCCEx_PLLSAI2_Config+0x1a4>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003b66:	4b06      	ldr	r3, [pc, #24]	; (8003b80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003b68:	695a      	ldr	r2, [r3, #20]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	695b      	ldr	r3, [r3, #20]
 8003b6e:	4904      	ldr	r1, [pc, #16]	; (8003b80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003b70:	4313      	orrs	r3, r2
 8003b72:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003b74:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b76:	4618      	mov	r0, r3
 8003b78:	3710      	adds	r7, #16
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}
 8003b7e:	bf00      	nop
 8003b80:	40021000 	.word	0x40021000

08003b84 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b082      	sub	sp, #8
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d101      	bne.n	8003b96 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003b92:	2301      	movs	r3, #1
 8003b94:	e049      	b.n	8003c2a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b9c:	b2db      	uxtb	r3, r3
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d106      	bne.n	8003bb0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003baa:	6878      	ldr	r0, [r7, #4]
 8003bac:	f7fc ffb4 	bl	8000b18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2202      	movs	r2, #2
 8003bb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681a      	ldr	r2, [r3, #0]
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	3304      	adds	r3, #4
 8003bc0:	4619      	mov	r1, r3
 8003bc2:	4610      	mov	r0, r2
 8003bc4:	f000 f958 	bl	8003e78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2201      	movs	r2, #1
 8003bcc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2201      	movs	r2, #1
 8003bdc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2201      	movs	r2, #1
 8003be4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2201      	movs	r2, #1
 8003bec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2201      	movs	r2, #1
 8003bf4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2201      	movs	r2, #1
 8003c04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2201      	movs	r2, #1
 8003c14:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2201      	movs	r2, #1
 8003c1c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2201      	movs	r2, #1
 8003c24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003c28:	2300      	movs	r3, #0
}
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	3708      	adds	r7, #8
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}
	...

08003c34 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b085      	sub	sp, #20
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c42:	b2db      	uxtb	r3, r3
 8003c44:	2b01      	cmp	r3, #1
 8003c46:	d001      	beq.n	8003c4c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	e047      	b.n	8003cdc <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2202      	movs	r2, #2
 8003c50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	4a23      	ldr	r2, [pc, #140]	; (8003ce8 <HAL_TIM_Base_Start+0xb4>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d01d      	beq.n	8003c9a <HAL_TIM_Base_Start+0x66>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c66:	d018      	beq.n	8003c9a <HAL_TIM_Base_Start+0x66>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a1f      	ldr	r2, [pc, #124]	; (8003cec <HAL_TIM_Base_Start+0xb8>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d013      	beq.n	8003c9a <HAL_TIM_Base_Start+0x66>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4a1e      	ldr	r2, [pc, #120]	; (8003cf0 <HAL_TIM_Base_Start+0xbc>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d00e      	beq.n	8003c9a <HAL_TIM_Base_Start+0x66>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a1c      	ldr	r2, [pc, #112]	; (8003cf4 <HAL_TIM_Base_Start+0xc0>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d009      	beq.n	8003c9a <HAL_TIM_Base_Start+0x66>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a1b      	ldr	r2, [pc, #108]	; (8003cf8 <HAL_TIM_Base_Start+0xc4>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d004      	beq.n	8003c9a <HAL_TIM_Base_Start+0x66>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a19      	ldr	r2, [pc, #100]	; (8003cfc <HAL_TIM_Base_Start+0xc8>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d115      	bne.n	8003cc6 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	689a      	ldr	r2, [r3, #8]
 8003ca0:	4b17      	ldr	r3, [pc, #92]	; (8003d00 <HAL_TIM_Base_Start+0xcc>)
 8003ca2:	4013      	ands	r3, r2
 8003ca4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2b06      	cmp	r3, #6
 8003caa:	d015      	beq.n	8003cd8 <HAL_TIM_Base_Start+0xa4>
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cb2:	d011      	beq.n	8003cd8 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	681a      	ldr	r2, [r3, #0]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f042 0201 	orr.w	r2, r2, #1
 8003cc2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cc4:	e008      	b.n	8003cd8 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	681a      	ldr	r2, [r3, #0]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f042 0201 	orr.w	r2, r2, #1
 8003cd4:	601a      	str	r2, [r3, #0]
 8003cd6:	e000      	b.n	8003cda <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cd8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003cda:	2300      	movs	r3, #0
}
 8003cdc:	4618      	mov	r0, r3
 8003cde:	3714      	adds	r7, #20
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce6:	4770      	bx	lr
 8003ce8:	40012c00 	.word	0x40012c00
 8003cec:	40000400 	.word	0x40000400
 8003cf0:	40000800 	.word	0x40000800
 8003cf4:	40000c00 	.word	0x40000c00
 8003cf8:	40013400 	.word	0x40013400
 8003cfc:	40014000 	.word	0x40014000
 8003d00:	00010007 	.word	0x00010007

08003d04 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b084      	sub	sp, #16
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
 8003d0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d14:	2b01      	cmp	r3, #1
 8003d16:	d101      	bne.n	8003d1c <HAL_TIM_ConfigClockSource+0x18>
 8003d18:	2302      	movs	r3, #2
 8003d1a:	e0a8      	b.n	8003e6e <HAL_TIM_ConfigClockSource+0x16a>
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2201      	movs	r2, #1
 8003d20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2202      	movs	r2, #2
 8003d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d3a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003d3e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003d46:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	68fa      	ldr	r2, [r7, #12]
 8003d4e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	2b40      	cmp	r3, #64	; 0x40
 8003d56:	d067      	beq.n	8003e28 <HAL_TIM_ConfigClockSource+0x124>
 8003d58:	2b40      	cmp	r3, #64	; 0x40
 8003d5a:	d80b      	bhi.n	8003d74 <HAL_TIM_ConfigClockSource+0x70>
 8003d5c:	2b10      	cmp	r3, #16
 8003d5e:	d073      	beq.n	8003e48 <HAL_TIM_ConfigClockSource+0x144>
 8003d60:	2b10      	cmp	r3, #16
 8003d62:	d802      	bhi.n	8003d6a <HAL_TIM_ConfigClockSource+0x66>
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d06f      	beq.n	8003e48 <HAL_TIM_ConfigClockSource+0x144>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003d68:	e078      	b.n	8003e5c <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8003d6a:	2b20      	cmp	r3, #32
 8003d6c:	d06c      	beq.n	8003e48 <HAL_TIM_ConfigClockSource+0x144>
 8003d6e:	2b30      	cmp	r3, #48	; 0x30
 8003d70:	d06a      	beq.n	8003e48 <HAL_TIM_ConfigClockSource+0x144>
      break;
 8003d72:	e073      	b.n	8003e5c <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8003d74:	2b70      	cmp	r3, #112	; 0x70
 8003d76:	d00d      	beq.n	8003d94 <HAL_TIM_ConfigClockSource+0x90>
 8003d78:	2b70      	cmp	r3, #112	; 0x70
 8003d7a:	d804      	bhi.n	8003d86 <HAL_TIM_ConfigClockSource+0x82>
 8003d7c:	2b50      	cmp	r3, #80	; 0x50
 8003d7e:	d033      	beq.n	8003de8 <HAL_TIM_ConfigClockSource+0xe4>
 8003d80:	2b60      	cmp	r3, #96	; 0x60
 8003d82:	d041      	beq.n	8003e08 <HAL_TIM_ConfigClockSource+0x104>
      break;
 8003d84:	e06a      	b.n	8003e5c <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8003d86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d8a:	d066      	beq.n	8003e5a <HAL_TIM_ConfigClockSource+0x156>
 8003d8c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d90:	d017      	beq.n	8003dc2 <HAL_TIM_ConfigClockSource+0xbe>
      break;
 8003d92:	e063      	b.n	8003e5c <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6818      	ldr	r0, [r3, #0]
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	6899      	ldr	r1, [r3, #8]
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	685a      	ldr	r2, [r3, #4]
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	68db      	ldr	r3, [r3, #12]
 8003da4:	f000 f97c 	bl	80040a0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	689b      	ldr	r3, [r3, #8]
 8003dae:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003db6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	68fa      	ldr	r2, [r7, #12]
 8003dbe:	609a      	str	r2, [r3, #8]
      break;
 8003dc0:	e04c      	b.n	8003e5c <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6818      	ldr	r0, [r3, #0]
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	6899      	ldr	r1, [r3, #8]
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	685a      	ldr	r2, [r3, #4]
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	68db      	ldr	r3, [r3, #12]
 8003dd2:	f000 f965 	bl	80040a0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	689a      	ldr	r2, [r3, #8]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003de4:	609a      	str	r2, [r3, #8]
      break;
 8003de6:	e039      	b.n	8003e5c <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6818      	ldr	r0, [r3, #0]
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	6859      	ldr	r1, [r3, #4]
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	68db      	ldr	r3, [r3, #12]
 8003df4:	461a      	mov	r2, r3
 8003df6:	f000 f8d9 	bl	8003fac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	2150      	movs	r1, #80	; 0x50
 8003e00:	4618      	mov	r0, r3
 8003e02:	f000 f932 	bl	800406a <TIM_ITRx_SetConfig>
      break;
 8003e06:	e029      	b.n	8003e5c <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6818      	ldr	r0, [r3, #0]
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	6859      	ldr	r1, [r3, #4]
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	68db      	ldr	r3, [r3, #12]
 8003e14:	461a      	mov	r2, r3
 8003e16:	f000 f8f8 	bl	800400a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	2160      	movs	r1, #96	; 0x60
 8003e20:	4618      	mov	r0, r3
 8003e22:	f000 f922 	bl	800406a <TIM_ITRx_SetConfig>
      break;
 8003e26:	e019      	b.n	8003e5c <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6818      	ldr	r0, [r3, #0]
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	6859      	ldr	r1, [r3, #4]
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	68db      	ldr	r3, [r3, #12]
 8003e34:	461a      	mov	r2, r3
 8003e36:	f000 f8b9 	bl	8003fac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	2140      	movs	r1, #64	; 0x40
 8003e40:	4618      	mov	r0, r3
 8003e42:	f000 f912 	bl	800406a <TIM_ITRx_SetConfig>
      break;
 8003e46:	e009      	b.n	8003e5c <HAL_TIM_ConfigClockSource+0x158>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681a      	ldr	r2, [r3, #0]
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4619      	mov	r1, r3
 8003e52:	4610      	mov	r0, r2
 8003e54:	f000 f909 	bl	800406a <TIM_ITRx_SetConfig>
        break;
 8003e58:	e000      	b.n	8003e5c <HAL_TIM_ConfigClockSource+0x158>
      break;
 8003e5a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2201      	movs	r2, #1
 8003e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2200      	movs	r2, #0
 8003e68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003e6c:	2300      	movs	r3, #0
}
 8003e6e:	4618      	mov	r0, r3
 8003e70:	3710      	adds	r7, #16
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bd80      	pop	{r7, pc}
	...

08003e78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b085      	sub	sp, #20
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
 8003e80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	4a40      	ldr	r2, [pc, #256]	; (8003f8c <TIM_Base_SetConfig+0x114>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d013      	beq.n	8003eb8 <TIM_Base_SetConfig+0x40>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e96:	d00f      	beq.n	8003eb8 <TIM_Base_SetConfig+0x40>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	4a3d      	ldr	r2, [pc, #244]	; (8003f90 <TIM_Base_SetConfig+0x118>)
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d00b      	beq.n	8003eb8 <TIM_Base_SetConfig+0x40>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	4a3c      	ldr	r2, [pc, #240]	; (8003f94 <TIM_Base_SetConfig+0x11c>)
 8003ea4:	4293      	cmp	r3, r2
 8003ea6:	d007      	beq.n	8003eb8 <TIM_Base_SetConfig+0x40>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	4a3b      	ldr	r2, [pc, #236]	; (8003f98 <TIM_Base_SetConfig+0x120>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d003      	beq.n	8003eb8 <TIM_Base_SetConfig+0x40>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	4a3a      	ldr	r2, [pc, #232]	; (8003f9c <TIM_Base_SetConfig+0x124>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d108      	bne.n	8003eca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ebe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	68fa      	ldr	r2, [r7, #12]
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	4a2f      	ldr	r2, [pc, #188]	; (8003f8c <TIM_Base_SetConfig+0x114>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d01f      	beq.n	8003f12 <TIM_Base_SetConfig+0x9a>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ed8:	d01b      	beq.n	8003f12 <TIM_Base_SetConfig+0x9a>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	4a2c      	ldr	r2, [pc, #176]	; (8003f90 <TIM_Base_SetConfig+0x118>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d017      	beq.n	8003f12 <TIM_Base_SetConfig+0x9a>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	4a2b      	ldr	r2, [pc, #172]	; (8003f94 <TIM_Base_SetConfig+0x11c>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d013      	beq.n	8003f12 <TIM_Base_SetConfig+0x9a>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	4a2a      	ldr	r2, [pc, #168]	; (8003f98 <TIM_Base_SetConfig+0x120>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d00f      	beq.n	8003f12 <TIM_Base_SetConfig+0x9a>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	4a29      	ldr	r2, [pc, #164]	; (8003f9c <TIM_Base_SetConfig+0x124>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d00b      	beq.n	8003f12 <TIM_Base_SetConfig+0x9a>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	4a28      	ldr	r2, [pc, #160]	; (8003fa0 <TIM_Base_SetConfig+0x128>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d007      	beq.n	8003f12 <TIM_Base_SetConfig+0x9a>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	4a27      	ldr	r2, [pc, #156]	; (8003fa4 <TIM_Base_SetConfig+0x12c>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d003      	beq.n	8003f12 <TIM_Base_SetConfig+0x9a>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	4a26      	ldr	r2, [pc, #152]	; (8003fa8 <TIM_Base_SetConfig+0x130>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d108      	bne.n	8003f24 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	68db      	ldr	r3, [r3, #12]
 8003f1e:	68fa      	ldr	r2, [r7, #12]
 8003f20:	4313      	orrs	r3, r2
 8003f22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	695b      	ldr	r3, [r3, #20]
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	68fa      	ldr	r2, [r7, #12]
 8003f36:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	689a      	ldr	r2, [r3, #8]
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	681a      	ldr	r2, [r3, #0]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	4a10      	ldr	r2, [pc, #64]	; (8003f8c <TIM_Base_SetConfig+0x114>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d00f      	beq.n	8003f70 <TIM_Base_SetConfig+0xf8>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	4a12      	ldr	r2, [pc, #72]	; (8003f9c <TIM_Base_SetConfig+0x124>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d00b      	beq.n	8003f70 <TIM_Base_SetConfig+0xf8>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	4a11      	ldr	r2, [pc, #68]	; (8003fa0 <TIM_Base_SetConfig+0x128>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d007      	beq.n	8003f70 <TIM_Base_SetConfig+0xf8>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	4a10      	ldr	r2, [pc, #64]	; (8003fa4 <TIM_Base_SetConfig+0x12c>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d003      	beq.n	8003f70 <TIM_Base_SetConfig+0xf8>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	4a0f      	ldr	r2, [pc, #60]	; (8003fa8 <TIM_Base_SetConfig+0x130>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d103      	bne.n	8003f78 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	691a      	ldr	r2, [r3, #16]
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	615a      	str	r2, [r3, #20]
}
 8003f7e:	bf00      	nop
 8003f80:	3714      	adds	r7, #20
 8003f82:	46bd      	mov	sp, r7
 8003f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f88:	4770      	bx	lr
 8003f8a:	bf00      	nop
 8003f8c:	40012c00 	.word	0x40012c00
 8003f90:	40000400 	.word	0x40000400
 8003f94:	40000800 	.word	0x40000800
 8003f98:	40000c00 	.word	0x40000c00
 8003f9c:	40013400 	.word	0x40013400
 8003fa0:	40014000 	.word	0x40014000
 8003fa4:	40014400 	.word	0x40014400
 8003fa8:	40014800 	.word	0x40014800

08003fac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003fac:	b480      	push	{r7}
 8003fae:	b087      	sub	sp, #28
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	60f8      	str	r0, [r7, #12]
 8003fb4:	60b9      	str	r1, [r7, #8]
 8003fb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	6a1b      	ldr	r3, [r3, #32]
 8003fbc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	6a1b      	ldr	r3, [r3, #32]
 8003fc2:	f023 0201 	bic.w	r2, r3, #1
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	699b      	ldr	r3, [r3, #24]
 8003fce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003fd0:	693b      	ldr	r3, [r7, #16]
 8003fd2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003fd6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	011b      	lsls	r3, r3, #4
 8003fdc:	693a      	ldr	r2, [r7, #16]
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003fe2:	697b      	ldr	r3, [r7, #20]
 8003fe4:	f023 030a 	bic.w	r3, r3, #10
 8003fe8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003fea:	697a      	ldr	r2, [r7, #20]
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	693a      	ldr	r2, [r7, #16]
 8003ff6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	697a      	ldr	r2, [r7, #20]
 8003ffc:	621a      	str	r2, [r3, #32]
}
 8003ffe:	bf00      	nop
 8004000:	371c      	adds	r7, #28
 8004002:	46bd      	mov	sp, r7
 8004004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004008:	4770      	bx	lr

0800400a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800400a:	b480      	push	{r7}
 800400c:	b087      	sub	sp, #28
 800400e:	af00      	add	r7, sp, #0
 8004010:	60f8      	str	r0, [r7, #12]
 8004012:	60b9      	str	r1, [r7, #8]
 8004014:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	6a1b      	ldr	r3, [r3, #32]
 800401a:	f023 0210 	bic.w	r2, r3, #16
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	699b      	ldr	r3, [r3, #24]
 8004026:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	6a1b      	ldr	r3, [r3, #32]
 800402c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800402e:	697b      	ldr	r3, [r7, #20]
 8004030:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004034:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	031b      	lsls	r3, r3, #12
 800403a:	697a      	ldr	r2, [r7, #20]
 800403c:	4313      	orrs	r3, r2
 800403e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004046:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	011b      	lsls	r3, r3, #4
 800404c:	693a      	ldr	r2, [r7, #16]
 800404e:	4313      	orrs	r3, r2
 8004050:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	697a      	ldr	r2, [r7, #20]
 8004056:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	693a      	ldr	r2, [r7, #16]
 800405c:	621a      	str	r2, [r3, #32]
}
 800405e:	bf00      	nop
 8004060:	371c      	adds	r7, #28
 8004062:	46bd      	mov	sp, r7
 8004064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004068:	4770      	bx	lr

0800406a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800406a:	b480      	push	{r7}
 800406c:	b085      	sub	sp, #20
 800406e:	af00      	add	r7, sp, #0
 8004070:	6078      	str	r0, [r7, #4]
 8004072:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	689b      	ldr	r3, [r3, #8]
 8004078:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004080:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004082:	683a      	ldr	r2, [r7, #0]
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	4313      	orrs	r3, r2
 8004088:	f043 0307 	orr.w	r3, r3, #7
 800408c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	68fa      	ldr	r2, [r7, #12]
 8004092:	609a      	str	r2, [r3, #8]
}
 8004094:	bf00      	nop
 8004096:	3714      	adds	r7, #20
 8004098:	46bd      	mov	sp, r7
 800409a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409e:	4770      	bx	lr

080040a0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80040a0:	b480      	push	{r7}
 80040a2:	b087      	sub	sp, #28
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	60f8      	str	r0, [r7, #12]
 80040a8:	60b9      	str	r1, [r7, #8]
 80040aa:	607a      	str	r2, [r7, #4]
 80040ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	689b      	ldr	r3, [r3, #8]
 80040b2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80040ba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	021a      	lsls	r2, r3, #8
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	431a      	orrs	r2, r3
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	4313      	orrs	r3, r2
 80040c8:	697a      	ldr	r2, [r7, #20]
 80040ca:	4313      	orrs	r3, r2
 80040cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	697a      	ldr	r2, [r7, #20]
 80040d2:	609a      	str	r2, [r3, #8]
}
 80040d4:	bf00      	nop
 80040d6:	371c      	adds	r7, #28
 80040d8:	46bd      	mov	sp, r7
 80040da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040de:	4770      	bx	lr

080040e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80040e0:	b480      	push	{r7}
 80040e2:	b085      	sub	sp, #20
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
 80040e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040f0:	2b01      	cmp	r3, #1
 80040f2:	d101      	bne.n	80040f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80040f4:	2302      	movs	r3, #2
 80040f6:	e068      	b.n	80041ca <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2201      	movs	r2, #1
 80040fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2202      	movs	r2, #2
 8004104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	689b      	ldr	r3, [r3, #8]
 8004116:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4a2e      	ldr	r2, [pc, #184]	; (80041d8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d004      	beq.n	800412c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4a2d      	ldr	r2, [pc, #180]	; (80041dc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004128:	4293      	cmp	r3, r2
 800412a:	d108      	bne.n	800413e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004132:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	68fa      	ldr	r2, [r7, #12]
 800413a:	4313      	orrs	r3, r2
 800413c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004144:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	68fa      	ldr	r2, [r7, #12]
 800414c:	4313      	orrs	r3, r2
 800414e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	68fa      	ldr	r2, [r7, #12]
 8004156:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4a1e      	ldr	r2, [pc, #120]	; (80041d8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d01d      	beq.n	800419e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800416a:	d018      	beq.n	800419e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a1b      	ldr	r2, [pc, #108]	; (80041e0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d013      	beq.n	800419e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a1a      	ldr	r2, [pc, #104]	; (80041e4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d00e      	beq.n	800419e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a18      	ldr	r2, [pc, #96]	; (80041e8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d009      	beq.n	800419e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4a13      	ldr	r2, [pc, #76]	; (80041dc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004190:	4293      	cmp	r3, r2
 8004192:	d004      	beq.n	800419e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a14      	ldr	r2, [pc, #80]	; (80041ec <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d10c      	bne.n	80041b8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800419e:	68bb      	ldr	r3, [r7, #8]
 80041a0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80041a4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	68ba      	ldr	r2, [r7, #8]
 80041ac:	4313      	orrs	r3, r2
 80041ae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	68ba      	ldr	r2, [r7, #8]
 80041b6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2201      	movs	r2, #1
 80041bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2200      	movs	r2, #0
 80041c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80041c8:	2300      	movs	r3, #0
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	3714      	adds	r7, #20
 80041ce:	46bd      	mov	sp, r7
 80041d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d4:	4770      	bx	lr
 80041d6:	bf00      	nop
 80041d8:	40012c00 	.word	0x40012c00
 80041dc:	40013400 	.word	0x40013400
 80041e0:	40000400 	.word	0x40000400
 80041e4:	40000800 	.word	0x40000800
 80041e8:	40000c00 	.word	0x40000c00
 80041ec:	40014000 	.word	0x40014000

080041f0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80041f0:	b084      	sub	sp, #16
 80041f2:	b580      	push	{r7, lr}
 80041f4:	b084      	sub	sp, #16
 80041f6:	af00      	add	r7, sp, #0
 80041f8:	6078      	str	r0, [r7, #4]
 80041fa:	f107 001c 	add.w	r0, r7, #28
 80041fe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004202:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004204:	2b01      	cmp	r3, #1
 8004206:	d122      	bne.n	800424e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800420c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	68db      	ldr	r3, [r3, #12]
 8004218:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800421c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004220:	687a      	ldr	r2, [r7, #4]
 8004222:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	68db      	ldr	r3, [r3, #12]
 8004228:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004230:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004232:	2b01      	cmp	r3, #1
 8004234:	d105      	bne.n	8004242 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	68db      	ldr	r3, [r3, #12]
 800423a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8004242:	6878      	ldr	r0, [r7, #4]
 8004244:	f001 f9da 	bl	80055fc <USB_CoreReset>
 8004248:	4603      	mov	r3, r0
 800424a:	73fb      	strb	r3, [r7, #15]
 800424c:	e01a      	b.n	8004284 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	68db      	ldr	r3, [r3, #12]
 8004252:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800425a:	6878      	ldr	r0, [r7, #4]
 800425c:	f001 f9ce 	bl	80055fc <USB_CoreReset>
 8004260:	4603      	mov	r3, r0
 8004262:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004264:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004266:	2b00      	cmp	r3, #0
 8004268:	d106      	bne.n	8004278 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800426e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	639a      	str	r2, [r3, #56]	; 0x38
 8004276:	e005      	b.n	8004284 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800427c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  return ret;
 8004284:	7bfb      	ldrb	r3, [r7, #15]
}
 8004286:	4618      	mov	r0, r3
 8004288:	3710      	adds	r7, #16
 800428a:	46bd      	mov	sp, r7
 800428c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004290:	b004      	add	sp, #16
 8004292:	4770      	bx	lr

08004294 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8004294:	b480      	push	{r7}
 8004296:	b087      	sub	sp, #28
 8004298:	af00      	add	r7, sp, #0
 800429a:	60f8      	str	r0, [r7, #12]
 800429c:	60b9      	str	r1, [r7, #8]
 800429e:	4613      	mov	r3, r2
 80042a0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80042a2:	79fb      	ldrb	r3, [r7, #7]
 80042a4:	2b02      	cmp	r3, #2
 80042a6:	d165      	bne.n	8004374 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	4a3e      	ldr	r2, [pc, #248]	; (80043a4 <USB_SetTurnaroundTime+0x110>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d906      	bls.n	80042be <USB_SetTurnaroundTime+0x2a>
 80042b0:	68bb      	ldr	r3, [r7, #8]
 80042b2:	4a3d      	ldr	r2, [pc, #244]	; (80043a8 <USB_SetTurnaroundTime+0x114>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d802      	bhi.n	80042be <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80042b8:	230f      	movs	r3, #15
 80042ba:	617b      	str	r3, [r7, #20]
 80042bc:	e05c      	b.n	8004378 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80042be:	68bb      	ldr	r3, [r7, #8]
 80042c0:	4a39      	ldr	r2, [pc, #228]	; (80043a8 <USB_SetTurnaroundTime+0x114>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d906      	bls.n	80042d4 <USB_SetTurnaroundTime+0x40>
 80042c6:	68bb      	ldr	r3, [r7, #8]
 80042c8:	4a38      	ldr	r2, [pc, #224]	; (80043ac <USB_SetTurnaroundTime+0x118>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d802      	bhi.n	80042d4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80042ce:	230e      	movs	r3, #14
 80042d0:	617b      	str	r3, [r7, #20]
 80042d2:	e051      	b.n	8004378 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	4a35      	ldr	r2, [pc, #212]	; (80043ac <USB_SetTurnaroundTime+0x118>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d906      	bls.n	80042ea <USB_SetTurnaroundTime+0x56>
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	4a34      	ldr	r2, [pc, #208]	; (80043b0 <USB_SetTurnaroundTime+0x11c>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d802      	bhi.n	80042ea <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80042e4:	230d      	movs	r3, #13
 80042e6:	617b      	str	r3, [r7, #20]
 80042e8:	e046      	b.n	8004378 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80042ea:	68bb      	ldr	r3, [r7, #8]
 80042ec:	4a30      	ldr	r2, [pc, #192]	; (80043b0 <USB_SetTurnaroundTime+0x11c>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d906      	bls.n	8004300 <USB_SetTurnaroundTime+0x6c>
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	4a2f      	ldr	r2, [pc, #188]	; (80043b4 <USB_SetTurnaroundTime+0x120>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d802      	bhi.n	8004300 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80042fa:	230c      	movs	r3, #12
 80042fc:	617b      	str	r3, [r7, #20]
 80042fe:	e03b      	b.n	8004378 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8004300:	68bb      	ldr	r3, [r7, #8]
 8004302:	4a2c      	ldr	r2, [pc, #176]	; (80043b4 <USB_SetTurnaroundTime+0x120>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d906      	bls.n	8004316 <USB_SetTurnaroundTime+0x82>
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	4a2b      	ldr	r2, [pc, #172]	; (80043b8 <USB_SetTurnaroundTime+0x124>)
 800430c:	4293      	cmp	r3, r2
 800430e:	d802      	bhi.n	8004316 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8004310:	230b      	movs	r3, #11
 8004312:	617b      	str	r3, [r7, #20]
 8004314:	e030      	b.n	8004378 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8004316:	68bb      	ldr	r3, [r7, #8]
 8004318:	4a27      	ldr	r2, [pc, #156]	; (80043b8 <USB_SetTurnaroundTime+0x124>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d906      	bls.n	800432c <USB_SetTurnaroundTime+0x98>
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	4a26      	ldr	r2, [pc, #152]	; (80043bc <USB_SetTurnaroundTime+0x128>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d802      	bhi.n	800432c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8004326:	230a      	movs	r3, #10
 8004328:	617b      	str	r3, [r7, #20]
 800432a:	e025      	b.n	8004378 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	4a23      	ldr	r2, [pc, #140]	; (80043bc <USB_SetTurnaroundTime+0x128>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d906      	bls.n	8004342 <USB_SetTurnaroundTime+0xae>
 8004334:	68bb      	ldr	r3, [r7, #8]
 8004336:	4a22      	ldr	r2, [pc, #136]	; (80043c0 <USB_SetTurnaroundTime+0x12c>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d802      	bhi.n	8004342 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800433c:	2309      	movs	r3, #9
 800433e:	617b      	str	r3, [r7, #20]
 8004340:	e01a      	b.n	8004378 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8004342:	68bb      	ldr	r3, [r7, #8]
 8004344:	4a1e      	ldr	r2, [pc, #120]	; (80043c0 <USB_SetTurnaroundTime+0x12c>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d906      	bls.n	8004358 <USB_SetTurnaroundTime+0xc4>
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	4a1d      	ldr	r2, [pc, #116]	; (80043c4 <USB_SetTurnaroundTime+0x130>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d802      	bhi.n	8004358 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8004352:	2308      	movs	r3, #8
 8004354:	617b      	str	r3, [r7, #20]
 8004356:	e00f      	b.n	8004378 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	4a1a      	ldr	r2, [pc, #104]	; (80043c4 <USB_SetTurnaroundTime+0x130>)
 800435c:	4293      	cmp	r3, r2
 800435e:	d906      	bls.n	800436e <USB_SetTurnaroundTime+0xda>
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	4a19      	ldr	r2, [pc, #100]	; (80043c8 <USB_SetTurnaroundTime+0x134>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d802      	bhi.n	800436e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8004368:	2307      	movs	r3, #7
 800436a:	617b      	str	r3, [r7, #20]
 800436c:	e004      	b.n	8004378 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800436e:	2306      	movs	r3, #6
 8004370:	617b      	str	r3, [r7, #20]
 8004372:	e001      	b.n	8004378 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8004374:	2309      	movs	r3, #9
 8004376:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	68db      	ldr	r3, [r3, #12]
 800437c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	68da      	ldr	r2, [r3, #12]
 8004388:	697b      	ldr	r3, [r7, #20]
 800438a:	029b      	lsls	r3, r3, #10
 800438c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8004390:	431a      	orrs	r2, r3
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004396:	2300      	movs	r3, #0
}
 8004398:	4618      	mov	r0, r3
 800439a:	371c      	adds	r7, #28
 800439c:	46bd      	mov	sp, r7
 800439e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a2:	4770      	bx	lr
 80043a4:	00d8acbf 	.word	0x00d8acbf
 80043a8:	00e4e1bf 	.word	0x00e4e1bf
 80043ac:	00f423ff 	.word	0x00f423ff
 80043b0:	0106737f 	.word	0x0106737f
 80043b4:	011a499f 	.word	0x011a499f
 80043b8:	01312cff 	.word	0x01312cff
 80043bc:	014ca43f 	.word	0x014ca43f
 80043c0:	016e35ff 	.word	0x016e35ff
 80043c4:	01a6ab1f 	.word	0x01a6ab1f
 80043c8:	01e847ff 	.word	0x01e847ff

080043cc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80043cc:	b480      	push	{r7}
 80043ce:	b083      	sub	sp, #12
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	689b      	ldr	r3, [r3, #8]
 80043d8:	f043 0201 	orr.w	r2, r3, #1
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80043e0:	2300      	movs	r3, #0
}
 80043e2:	4618      	mov	r0, r3
 80043e4:	370c      	adds	r7, #12
 80043e6:	46bd      	mov	sp, r7
 80043e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ec:	4770      	bx	lr

080043ee <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80043ee:	b480      	push	{r7}
 80043f0:	b083      	sub	sp, #12
 80043f2:	af00      	add	r7, sp, #0
 80043f4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	689b      	ldr	r3, [r3, #8]
 80043fa:	f023 0201 	bic.w	r2, r3, #1
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004402:	2300      	movs	r3, #0
}
 8004404:	4618      	mov	r0, r3
 8004406:	370c      	adds	r7, #12
 8004408:	46bd      	mov	sp, r7
 800440a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440e:	4770      	bx	lr

08004410 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b082      	sub	sp, #8
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
 8004418:	460b      	mov	r3, r1
 800441a:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	68db      	ldr	r3, [r3, #12]
 8004420:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004428:	78fb      	ldrb	r3, [r7, #3]
 800442a:	2b01      	cmp	r3, #1
 800442c:	d106      	bne.n	800443c <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	68db      	ldr	r3, [r3, #12]
 8004432:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	60da      	str	r2, [r3, #12]
 800443a:	e00b      	b.n	8004454 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800443c:	78fb      	ldrb	r3, [r7, #3]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d106      	bne.n	8004450 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	68db      	ldr	r3, [r3, #12]
 8004446:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	60da      	str	r2, [r3, #12]
 800444e:	e001      	b.n	8004454 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8004450:	2301      	movs	r3, #1
 8004452:	e003      	b.n	800445c <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8004454:	2032      	movs	r0, #50	; 0x32
 8004456:	f7fc fcbb 	bl	8000dd0 <HAL_Delay>

  return HAL_OK;
 800445a:	2300      	movs	r3, #0
}
 800445c:	4618      	mov	r0, r3
 800445e:	3708      	adds	r7, #8
 8004460:	46bd      	mov	sp, r7
 8004462:	bd80      	pop	{r7, pc}

08004464 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004464:	b084      	sub	sp, #16
 8004466:	b580      	push	{r7, lr}
 8004468:	b086      	sub	sp, #24
 800446a:	af00      	add	r7, sp, #0
 800446c:	6078      	str	r0, [r7, #4]
 800446e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8004472:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004476:	2300      	movs	r3, #0
 8004478:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800447e:	2300      	movs	r3, #0
 8004480:	613b      	str	r3, [r7, #16]
 8004482:	e009      	b.n	8004498 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004484:	687a      	ldr	r2, [r7, #4]
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	3340      	adds	r3, #64	; 0x40
 800448a:	009b      	lsls	r3, r3, #2
 800448c:	4413      	add	r3, r2
 800448e:	2200      	movs	r2, #0
 8004490:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	3301      	adds	r3, #1
 8004496:	613b      	str	r3, [r7, #16]
 8004498:	693b      	ldr	r3, [r7, #16]
 800449a:	2b0e      	cmp	r3, #14
 800449c:	d9f2      	bls.n	8004484 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800449e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d11c      	bne.n	80044de <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	68fa      	ldr	r2, [r7, #12]
 80044ae:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80044b2:	f043 0302 	orr.w	r3, r3, #2
 80044b6:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044bc:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	601a      	str	r2, [r3, #0]
 80044dc:	e005      	b.n	80044ea <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044e2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80044f0:	461a      	mov	r2, r3
 80044f2:	2300      	movs	r3, #0
 80044f4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80044fc:	4619      	mov	r1, r3
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004504:	461a      	mov	r2, r3
 8004506:	680b      	ldr	r3, [r1, #0]
 8004508:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800450a:	2103      	movs	r1, #3
 800450c:	6878      	ldr	r0, [r7, #4]
 800450e:	f000 f93d 	bl	800478c <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004512:	2110      	movs	r1, #16
 8004514:	6878      	ldr	r0, [r7, #4]
 8004516:	f000 f8f1 	bl	80046fc <USB_FlushTxFifo>
 800451a:	4603      	mov	r3, r0
 800451c:	2b00      	cmp	r3, #0
 800451e:	d001      	beq.n	8004524 <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 8004520:	2301      	movs	r3, #1
 8004522:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004524:	6878      	ldr	r0, [r7, #4]
 8004526:	f000 f90f 	bl	8004748 <USB_FlushRxFifo>
 800452a:	4603      	mov	r3, r0
 800452c:	2b00      	cmp	r3, #0
 800452e:	d001      	beq.n	8004534 <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 8004530:	2301      	movs	r3, #1
 8004532:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800453a:	461a      	mov	r2, r3
 800453c:	2300      	movs	r3, #0
 800453e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004546:	461a      	mov	r2, r3
 8004548:	2300      	movs	r3, #0
 800454a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004552:	461a      	mov	r2, r3
 8004554:	2300      	movs	r3, #0
 8004556:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004558:	2300      	movs	r3, #0
 800455a:	613b      	str	r3, [r7, #16]
 800455c:	e043      	b.n	80045e6 <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800455e:	693b      	ldr	r3, [r7, #16]
 8004560:	015a      	lsls	r2, r3, #5
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	4413      	add	r3, r2
 8004566:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004570:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004574:	d118      	bne.n	80045a8 <USB_DevInit+0x144>
    {
      if (i == 0U)
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d10a      	bne.n	8004592 <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800457c:	693b      	ldr	r3, [r7, #16]
 800457e:	015a      	lsls	r2, r3, #5
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	4413      	add	r3, r2
 8004584:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004588:	461a      	mov	r2, r3
 800458a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800458e:	6013      	str	r3, [r2, #0]
 8004590:	e013      	b.n	80045ba <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004592:	693b      	ldr	r3, [r7, #16]
 8004594:	015a      	lsls	r2, r3, #5
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	4413      	add	r3, r2
 800459a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800459e:	461a      	mov	r2, r3
 80045a0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80045a4:	6013      	str	r3, [r2, #0]
 80045a6:	e008      	b.n	80045ba <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80045a8:	693b      	ldr	r3, [r7, #16]
 80045aa:	015a      	lsls	r2, r3, #5
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	4413      	add	r3, r2
 80045b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80045b4:	461a      	mov	r2, r3
 80045b6:	2300      	movs	r3, #0
 80045b8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	015a      	lsls	r2, r3, #5
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	4413      	add	r3, r2
 80045c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80045c6:	461a      	mov	r2, r3
 80045c8:	2300      	movs	r3, #0
 80045ca:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	015a      	lsls	r2, r3, #5
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	4413      	add	r3, r2
 80045d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80045d8:	461a      	mov	r2, r3
 80045da:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80045de:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80045e0:	693b      	ldr	r3, [r7, #16]
 80045e2:	3301      	adds	r3, #1
 80045e4:	613b      	str	r3, [r7, #16]
 80045e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045e8:	693a      	ldr	r2, [r7, #16]
 80045ea:	429a      	cmp	r2, r3
 80045ec:	d3b7      	bcc.n	800455e <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80045ee:	2300      	movs	r3, #0
 80045f0:	613b      	str	r3, [r7, #16]
 80045f2:	e043      	b.n	800467c <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80045f4:	693b      	ldr	r3, [r7, #16]
 80045f6:	015a      	lsls	r2, r3, #5
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	4413      	add	r3, r2
 80045fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004606:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800460a:	d118      	bne.n	800463e <USB_DevInit+0x1da>
    {
      if (i == 0U)
 800460c:	693b      	ldr	r3, [r7, #16]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d10a      	bne.n	8004628 <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004612:	693b      	ldr	r3, [r7, #16]
 8004614:	015a      	lsls	r2, r3, #5
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	4413      	add	r3, r2
 800461a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800461e:	461a      	mov	r2, r3
 8004620:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004624:	6013      	str	r3, [r2, #0]
 8004626:	e013      	b.n	8004650 <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004628:	693b      	ldr	r3, [r7, #16]
 800462a:	015a      	lsls	r2, r3, #5
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	4413      	add	r3, r2
 8004630:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004634:	461a      	mov	r2, r3
 8004636:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800463a:	6013      	str	r3, [r2, #0]
 800463c:	e008      	b.n	8004650 <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800463e:	693b      	ldr	r3, [r7, #16]
 8004640:	015a      	lsls	r2, r3, #5
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	4413      	add	r3, r2
 8004646:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800464a:	461a      	mov	r2, r3
 800464c:	2300      	movs	r3, #0
 800464e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	015a      	lsls	r2, r3, #5
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	4413      	add	r3, r2
 8004658:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800465c:	461a      	mov	r2, r3
 800465e:	2300      	movs	r3, #0
 8004660:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004662:	693b      	ldr	r3, [r7, #16]
 8004664:	015a      	lsls	r2, r3, #5
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	4413      	add	r3, r2
 800466a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800466e:	461a      	mov	r2, r3
 8004670:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004674:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	3301      	adds	r3, #1
 800467a:	613b      	str	r3, [r7, #16]
 800467c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800467e:	693a      	ldr	r2, [r7, #16]
 8004680:	429a      	cmp	r2, r3
 8004682:	d3b7      	bcc.n	80045f4 <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800468a:	691b      	ldr	r3, [r3, #16]
 800468c:	68fa      	ldr	r2, [r7, #12]
 800468e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004692:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004696:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2200      	movs	r2, #0
 800469c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80046a4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	699b      	ldr	r3, [r3, #24]
 80046aa:	f043 0210 	orr.w	r2, r3, #16
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	699a      	ldr	r2, [r3, #24]
 80046b6:	4b10      	ldr	r3, [pc, #64]	; (80046f8 <USB_DevInit+0x294>)
 80046b8:	4313      	orrs	r3, r2
 80046ba:	687a      	ldr	r2, [r7, #4]
 80046bc:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80046be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d005      	beq.n	80046d0 <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	699b      	ldr	r3, [r3, #24]
 80046c8:	f043 0208 	orr.w	r2, r3, #8
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80046d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80046d2:	2b01      	cmp	r3, #1
 80046d4:	d107      	bne.n	80046e6 <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	699b      	ldr	r3, [r3, #24]
 80046da:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80046de:	f043 0304 	orr.w	r3, r3, #4
 80046e2:	687a      	ldr	r2, [r7, #4]
 80046e4:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80046e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80046e8:	4618      	mov	r0, r3
 80046ea:	3718      	adds	r7, #24
 80046ec:	46bd      	mov	sp, r7
 80046ee:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80046f2:	b004      	add	sp, #16
 80046f4:	4770      	bx	lr
 80046f6:	bf00      	nop
 80046f8:	803c3800 	.word	0x803c3800

080046fc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80046fc:	b480      	push	{r7}
 80046fe:	b085      	sub	sp, #20
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
 8004704:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8004706:	2300      	movs	r3, #0
 8004708:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	019b      	lsls	r3, r3, #6
 800470e:	f043 0220 	orr.w	r2, r3, #32
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	3301      	adds	r3, #1
 800471a:	60fb      	str	r3, [r7, #12]
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	4a09      	ldr	r2, [pc, #36]	; (8004744 <USB_FlushTxFifo+0x48>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d901      	bls.n	8004728 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8004724:	2303      	movs	r3, #3
 8004726:	e006      	b.n	8004736 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	691b      	ldr	r3, [r3, #16]
 800472c:	f003 0320 	and.w	r3, r3, #32
 8004730:	2b20      	cmp	r3, #32
 8004732:	d0f0      	beq.n	8004716 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8004734:	2300      	movs	r3, #0
}
 8004736:	4618      	mov	r0, r3
 8004738:	3714      	adds	r7, #20
 800473a:	46bd      	mov	sp, r7
 800473c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004740:	4770      	bx	lr
 8004742:	bf00      	nop
 8004744:	00030d40 	.word	0x00030d40

08004748 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004748:	b480      	push	{r7}
 800474a:	b085      	sub	sp, #20
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8004750:	2300      	movs	r3, #0
 8004752:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2210      	movs	r2, #16
 8004758:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	3301      	adds	r3, #1
 800475e:	60fb      	str	r3, [r7, #12]
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	4a09      	ldr	r2, [pc, #36]	; (8004788 <USB_FlushRxFifo+0x40>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d901      	bls.n	800476c <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8004768:	2303      	movs	r3, #3
 800476a:	e006      	b.n	800477a <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	691b      	ldr	r3, [r3, #16]
 8004770:	f003 0310 	and.w	r3, r3, #16
 8004774:	2b10      	cmp	r3, #16
 8004776:	d0f0      	beq.n	800475a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8004778:	2300      	movs	r3, #0
}
 800477a:	4618      	mov	r0, r3
 800477c:	3714      	adds	r7, #20
 800477e:	46bd      	mov	sp, r7
 8004780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004784:	4770      	bx	lr
 8004786:	bf00      	nop
 8004788:	00030d40 	.word	0x00030d40

0800478c <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800478c:	b480      	push	{r7}
 800478e:	b085      	sub	sp, #20
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
 8004794:	460b      	mov	r3, r1
 8004796:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047a2:	681a      	ldr	r2, [r3, #0]
 80047a4:	78fb      	ldrb	r3, [r7, #3]
 80047a6:	68f9      	ldr	r1, [r7, #12]
 80047a8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80047ac:	4313      	orrs	r3, r2
 80047ae:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80047b0:	2300      	movs	r3, #0
}
 80047b2:	4618      	mov	r0, r3
 80047b4:	3714      	adds	r7, #20
 80047b6:	46bd      	mov	sp, r7
 80047b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047bc:	4770      	bx	lr

080047be <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80047be:	b480      	push	{r7}
 80047c0:	b087      	sub	sp, #28
 80047c2:	af00      	add	r7, sp, #0
 80047c4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80047ca:	693b      	ldr	r3, [r7, #16]
 80047cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047d0:	689b      	ldr	r3, [r3, #8]
 80047d2:	f003 0306 	and.w	r3, r3, #6
 80047d6:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	2b02      	cmp	r3, #2
 80047dc:	d002      	beq.n	80047e4 <USB_GetDevSpeed+0x26>
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	2b06      	cmp	r3, #6
 80047e2:	d102      	bne.n	80047ea <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80047e4:	2302      	movs	r3, #2
 80047e6:	75fb      	strb	r3, [r7, #23]
 80047e8:	e001      	b.n	80047ee <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 80047ea:	230f      	movs	r3, #15
 80047ec:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80047ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	371c      	adds	r7, #28
 80047f4:	46bd      	mov	sp, r7
 80047f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fa:	4770      	bx	lr

080047fc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80047fc:	b480      	push	{r7}
 80047fe:	b085      	sub	sp, #20
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
 8004804:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	781b      	ldrb	r3, [r3, #0]
 800480e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	785b      	ldrb	r3, [r3, #1]
 8004814:	2b01      	cmp	r3, #1
 8004816:	d13a      	bne.n	800488e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800481e:	69da      	ldr	r2, [r3, #28]
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	781b      	ldrb	r3, [r3, #0]
 8004824:	f003 030f 	and.w	r3, r3, #15
 8004828:	2101      	movs	r1, #1
 800482a:	fa01 f303 	lsl.w	r3, r1, r3
 800482e:	b29b      	uxth	r3, r3
 8004830:	68f9      	ldr	r1, [r7, #12]
 8004832:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004836:	4313      	orrs	r3, r2
 8004838:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800483a:	68bb      	ldr	r3, [r7, #8]
 800483c:	015a      	lsls	r2, r3, #5
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	4413      	add	r3, r2
 8004842:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800484c:	2b00      	cmp	r3, #0
 800484e:	d155      	bne.n	80048fc <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	015a      	lsls	r2, r3, #5
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	4413      	add	r3, r2
 8004858:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	689b      	ldr	r3, [r3, #8]
 8004862:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	78db      	ldrb	r3, [r3, #3]
 800486a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800486c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800486e:	68bb      	ldr	r3, [r7, #8]
 8004870:	059b      	lsls	r3, r3, #22
 8004872:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004874:	4313      	orrs	r3, r2
 8004876:	68ba      	ldr	r2, [r7, #8]
 8004878:	0151      	lsls	r1, r2, #5
 800487a:	68fa      	ldr	r2, [r7, #12]
 800487c:	440a      	add	r2, r1
 800487e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004882:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004886:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800488a:	6013      	str	r3, [r2, #0]
 800488c:	e036      	b.n	80048fc <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004894:	69da      	ldr	r2, [r3, #28]
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	781b      	ldrb	r3, [r3, #0]
 800489a:	f003 030f 	and.w	r3, r3, #15
 800489e:	2101      	movs	r1, #1
 80048a0:	fa01 f303 	lsl.w	r3, r1, r3
 80048a4:	041b      	lsls	r3, r3, #16
 80048a6:	68f9      	ldr	r1, [r7, #12]
 80048a8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80048ac:	4313      	orrs	r3, r2
 80048ae:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	015a      	lsls	r2, r3, #5
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	4413      	add	r3, r2
 80048b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d11a      	bne.n	80048fc <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80048c6:	68bb      	ldr	r3, [r7, #8]
 80048c8:	015a      	lsls	r2, r3, #5
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	4413      	add	r3, r2
 80048ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	689b      	ldr	r3, [r3, #8]
 80048d8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	78db      	ldrb	r3, [r3, #3]
 80048e0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80048e2:	430b      	orrs	r3, r1
 80048e4:	4313      	orrs	r3, r2
 80048e6:	68ba      	ldr	r2, [r7, #8]
 80048e8:	0151      	lsls	r1, r2, #5
 80048ea:	68fa      	ldr	r2, [r7, #12]
 80048ec:	440a      	add	r2, r1
 80048ee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80048f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80048fa:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80048fc:	2300      	movs	r3, #0
}
 80048fe:	4618      	mov	r0, r3
 8004900:	3714      	adds	r7, #20
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr
	...

0800490c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800490c:	b480      	push	{r7}
 800490e:	b085      	sub	sp, #20
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
 8004914:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	781b      	ldrb	r3, [r3, #0]
 800491e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	785b      	ldrb	r3, [r3, #1]
 8004924:	2b01      	cmp	r3, #1
 8004926:	d161      	bne.n	80049ec <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	015a      	lsls	r2, r3, #5
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	4413      	add	r3, r2
 8004930:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800493a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800493e:	d11f      	bne.n	8004980 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8004940:	68bb      	ldr	r3, [r7, #8]
 8004942:	015a      	lsls	r2, r3, #5
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	4413      	add	r3, r2
 8004948:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	68ba      	ldr	r2, [r7, #8]
 8004950:	0151      	lsls	r1, r2, #5
 8004952:	68fa      	ldr	r2, [r7, #12]
 8004954:	440a      	add	r2, r1
 8004956:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800495a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800495e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	015a      	lsls	r2, r3, #5
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	4413      	add	r3, r2
 8004968:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	68ba      	ldr	r2, [r7, #8]
 8004970:	0151      	lsls	r1, r2, #5
 8004972:	68fa      	ldr	r2, [r7, #12]
 8004974:	440a      	add	r2, r1
 8004976:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800497a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800497e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004986:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	781b      	ldrb	r3, [r3, #0]
 800498c:	f003 030f 	and.w	r3, r3, #15
 8004990:	2101      	movs	r1, #1
 8004992:	fa01 f303 	lsl.w	r3, r1, r3
 8004996:	b29b      	uxth	r3, r3
 8004998:	43db      	mvns	r3, r3
 800499a:	68f9      	ldr	r1, [r7, #12]
 800499c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80049a0:	4013      	ands	r3, r2
 80049a2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80049aa:	69da      	ldr	r2, [r3, #28]
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	781b      	ldrb	r3, [r3, #0]
 80049b0:	f003 030f 	and.w	r3, r3, #15
 80049b4:	2101      	movs	r1, #1
 80049b6:	fa01 f303 	lsl.w	r3, r1, r3
 80049ba:	b29b      	uxth	r3, r3
 80049bc:	43db      	mvns	r3, r3
 80049be:	68f9      	ldr	r1, [r7, #12]
 80049c0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80049c4:	4013      	ands	r3, r2
 80049c6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80049c8:	68bb      	ldr	r3, [r7, #8]
 80049ca:	015a      	lsls	r2, r3, #5
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	4413      	add	r3, r2
 80049d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80049d4:	681a      	ldr	r2, [r3, #0]
 80049d6:	68bb      	ldr	r3, [r7, #8]
 80049d8:	0159      	lsls	r1, r3, #5
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	440b      	add	r3, r1
 80049de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80049e2:	4619      	mov	r1, r3
 80049e4:	4b35      	ldr	r3, [pc, #212]	; (8004abc <USB_DeactivateEndpoint+0x1b0>)
 80049e6:	4013      	ands	r3, r2
 80049e8:	600b      	str	r3, [r1, #0]
 80049ea:	e060      	b.n	8004aae <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80049ec:	68bb      	ldr	r3, [r7, #8]
 80049ee:	015a      	lsls	r2, r3, #5
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	4413      	add	r3, r2
 80049f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80049fe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004a02:	d11f      	bne.n	8004a44 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004a04:	68bb      	ldr	r3, [r7, #8]
 8004a06:	015a      	lsls	r2, r3, #5
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	4413      	add	r3, r2
 8004a0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	68ba      	ldr	r2, [r7, #8]
 8004a14:	0151      	lsls	r1, r2, #5
 8004a16:	68fa      	ldr	r2, [r7, #12]
 8004a18:	440a      	add	r2, r1
 8004a1a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004a1e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004a22:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	015a      	lsls	r2, r3, #5
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	4413      	add	r3, r2
 8004a2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	68ba      	ldr	r2, [r7, #8]
 8004a34:	0151      	lsls	r1, r2, #5
 8004a36:	68fa      	ldr	r2, [r7, #12]
 8004a38:	440a      	add	r2, r1
 8004a3a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004a3e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004a42:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a4a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	781b      	ldrb	r3, [r3, #0]
 8004a50:	f003 030f 	and.w	r3, r3, #15
 8004a54:	2101      	movs	r1, #1
 8004a56:	fa01 f303 	lsl.w	r3, r1, r3
 8004a5a:	041b      	lsls	r3, r3, #16
 8004a5c:	43db      	mvns	r3, r3
 8004a5e:	68f9      	ldr	r1, [r7, #12]
 8004a60:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004a64:	4013      	ands	r3, r2
 8004a66:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a6e:	69da      	ldr	r2, [r3, #28]
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	781b      	ldrb	r3, [r3, #0]
 8004a74:	f003 030f 	and.w	r3, r3, #15
 8004a78:	2101      	movs	r1, #1
 8004a7a:	fa01 f303 	lsl.w	r3, r1, r3
 8004a7e:	041b      	lsls	r3, r3, #16
 8004a80:	43db      	mvns	r3, r3
 8004a82:	68f9      	ldr	r1, [r7, #12]
 8004a84:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004a88:	4013      	ands	r3, r2
 8004a8a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	015a      	lsls	r2, r3, #5
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	4413      	add	r3, r2
 8004a94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a98:	681a      	ldr	r2, [r3, #0]
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	0159      	lsls	r1, r3, #5
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	440b      	add	r3, r1
 8004aa2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004aa6:	4619      	mov	r1, r3
 8004aa8:	4b05      	ldr	r3, [pc, #20]	; (8004ac0 <USB_DeactivateEndpoint+0x1b4>)
 8004aaa:	4013      	ands	r3, r2
 8004aac:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8004aae:	2300      	movs	r3, #0
}
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	3714      	adds	r7, #20
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aba:	4770      	bx	lr
 8004abc:	ec337800 	.word	0xec337800
 8004ac0:	eff37800 	.word	0xeff37800

08004ac4 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b086      	sub	sp, #24
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
 8004acc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	781b      	ldrb	r3, [r3, #0]
 8004ad6:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	785b      	ldrb	r3, [r3, #1]
 8004adc:	2b01      	cmp	r3, #1
 8004ade:	f040 810a 	bne.w	8004cf6 <USB_EPStartXfer+0x232>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	695b      	ldr	r3, [r3, #20]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d132      	bne.n	8004b50 <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	015a      	lsls	r2, r3, #5
 8004aee:	697b      	ldr	r3, [r7, #20]
 8004af0:	4413      	add	r3, r2
 8004af2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004af6:	691b      	ldr	r3, [r3, #16]
 8004af8:	693a      	ldr	r2, [r7, #16]
 8004afa:	0151      	lsls	r1, r2, #5
 8004afc:	697a      	ldr	r2, [r7, #20]
 8004afe:	440a      	add	r2, r1
 8004b00:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004b04:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004b08:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004b0c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004b0e:	693b      	ldr	r3, [r7, #16]
 8004b10:	015a      	lsls	r2, r3, #5
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	4413      	add	r3, r2
 8004b16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b1a:	691b      	ldr	r3, [r3, #16]
 8004b1c:	693a      	ldr	r2, [r7, #16]
 8004b1e:	0151      	lsls	r1, r2, #5
 8004b20:	697a      	ldr	r2, [r7, #20]
 8004b22:	440a      	add	r2, r1
 8004b24:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004b28:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004b2c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004b2e:	693b      	ldr	r3, [r7, #16]
 8004b30:	015a      	lsls	r2, r3, #5
 8004b32:	697b      	ldr	r3, [r7, #20]
 8004b34:	4413      	add	r3, r2
 8004b36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b3a:	691b      	ldr	r3, [r3, #16]
 8004b3c:	693a      	ldr	r2, [r7, #16]
 8004b3e:	0151      	lsls	r1, r2, #5
 8004b40:	697a      	ldr	r2, [r7, #20]
 8004b42:	440a      	add	r2, r1
 8004b44:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004b48:	0cdb      	lsrs	r3, r3, #19
 8004b4a:	04db      	lsls	r3, r3, #19
 8004b4c:	6113      	str	r3, [r2, #16]
 8004b4e:	e074      	b.n	8004c3a <USB_EPStartXfer+0x176>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	015a      	lsls	r2, r3, #5
 8004b54:	697b      	ldr	r3, [r7, #20]
 8004b56:	4413      	add	r3, r2
 8004b58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b5c:	691b      	ldr	r3, [r3, #16]
 8004b5e:	693a      	ldr	r2, [r7, #16]
 8004b60:	0151      	lsls	r1, r2, #5
 8004b62:	697a      	ldr	r2, [r7, #20]
 8004b64:	440a      	add	r2, r1
 8004b66:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004b6a:	0cdb      	lsrs	r3, r3, #19
 8004b6c:	04db      	lsls	r3, r3, #19
 8004b6e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004b70:	693b      	ldr	r3, [r7, #16]
 8004b72:	015a      	lsls	r2, r3, #5
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	4413      	add	r3, r2
 8004b78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b7c:	691b      	ldr	r3, [r3, #16]
 8004b7e:	693a      	ldr	r2, [r7, #16]
 8004b80:	0151      	lsls	r1, r2, #5
 8004b82:	697a      	ldr	r2, [r7, #20]
 8004b84:	440a      	add	r2, r1
 8004b86:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004b8a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004b8e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004b92:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8004b94:	693b      	ldr	r3, [r7, #16]
 8004b96:	015a      	lsls	r2, r3, #5
 8004b98:	697b      	ldr	r3, [r7, #20]
 8004b9a:	4413      	add	r3, r2
 8004b9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ba0:	691a      	ldr	r2, [r3, #16]
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	6959      	ldr	r1, [r3, #20]
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	689b      	ldr	r3, [r3, #8]
 8004baa:	440b      	add	r3, r1
 8004bac:	1e59      	subs	r1, r3, #1
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	689b      	ldr	r3, [r3, #8]
 8004bb2:	fbb1 f3f3 	udiv	r3, r1, r3
 8004bb6:	04d9      	lsls	r1, r3, #19
 8004bb8:	4baf      	ldr	r3, [pc, #700]	; (8004e78 <USB_EPStartXfer+0x3b4>)
 8004bba:	400b      	ands	r3, r1
 8004bbc:	6939      	ldr	r1, [r7, #16]
 8004bbe:	0148      	lsls	r0, r1, #5
 8004bc0:	6979      	ldr	r1, [r7, #20]
 8004bc2:	4401      	add	r1, r0
 8004bc4:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004bcc:	693b      	ldr	r3, [r7, #16]
 8004bce:	015a      	lsls	r2, r3, #5
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	4413      	add	r3, r2
 8004bd4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004bd8:	691a      	ldr	r2, [r3, #16]
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	695b      	ldr	r3, [r3, #20]
 8004bde:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004be2:	6939      	ldr	r1, [r7, #16]
 8004be4:	0148      	lsls	r0, r1, #5
 8004be6:	6979      	ldr	r1, [r7, #20]
 8004be8:	4401      	add	r1, r0
 8004bea:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	78db      	ldrb	r3, [r3, #3]
 8004bf6:	2b01      	cmp	r3, #1
 8004bf8:	d11f      	bne.n	8004c3a <USB_EPStartXfer+0x176>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	015a      	lsls	r2, r3, #5
 8004bfe:	697b      	ldr	r3, [r7, #20]
 8004c00:	4413      	add	r3, r2
 8004c02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c06:	691b      	ldr	r3, [r3, #16]
 8004c08:	693a      	ldr	r2, [r7, #16]
 8004c0a:	0151      	lsls	r1, r2, #5
 8004c0c:	697a      	ldr	r2, [r7, #20]
 8004c0e:	440a      	add	r2, r1
 8004c10:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004c14:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8004c18:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	015a      	lsls	r2, r3, #5
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	4413      	add	r3, r2
 8004c22:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c26:	691b      	ldr	r3, [r3, #16]
 8004c28:	693a      	ldr	r2, [r7, #16]
 8004c2a:	0151      	lsls	r1, r2, #5
 8004c2c:	697a      	ldr	r2, [r7, #20]
 8004c2e:	440a      	add	r2, r1
 8004c30:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004c34:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004c38:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004c3a:	693b      	ldr	r3, [r7, #16]
 8004c3c:	015a      	lsls	r2, r3, #5
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	4413      	add	r3, r2
 8004c42:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	693a      	ldr	r2, [r7, #16]
 8004c4a:	0151      	lsls	r1, r2, #5
 8004c4c:	697a      	ldr	r2, [r7, #20]
 8004c4e:	440a      	add	r2, r1
 8004c50:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004c54:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004c58:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	78db      	ldrb	r3, [r3, #3]
 8004c5e:	2b01      	cmp	r3, #1
 8004c60:	d015      	beq.n	8004c8e <USB_EPStartXfer+0x1ca>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	695b      	ldr	r3, [r3, #20]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	f000 8100 	beq.w	8004e6c <USB_EPStartXfer+0x3a8>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004c6c:	697b      	ldr	r3, [r7, #20]
 8004c6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c72:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	781b      	ldrb	r3, [r3, #0]
 8004c78:	f003 030f 	and.w	r3, r3, #15
 8004c7c:	2101      	movs	r1, #1
 8004c7e:	fa01 f303 	lsl.w	r3, r1, r3
 8004c82:	6979      	ldr	r1, [r7, #20]
 8004c84:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	634b      	str	r3, [r1, #52]	; 0x34
 8004c8c:	e0ee      	b.n	8004e6c <USB_EPStartXfer+0x3a8>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004c8e:	697b      	ldr	r3, [r7, #20]
 8004c90:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c94:	689b      	ldr	r3, [r3, #8]
 8004c96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d110      	bne.n	8004cc0 <USB_EPStartXfer+0x1fc>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004c9e:	693b      	ldr	r3, [r7, #16]
 8004ca0:	015a      	lsls	r2, r3, #5
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	4413      	add	r3, r2
 8004ca6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	693a      	ldr	r2, [r7, #16]
 8004cae:	0151      	lsls	r1, r2, #5
 8004cb0:	697a      	ldr	r2, [r7, #20]
 8004cb2:	440a      	add	r2, r1
 8004cb4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004cb8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004cbc:	6013      	str	r3, [r2, #0]
 8004cbe:	e00f      	b.n	8004ce0 <USB_EPStartXfer+0x21c>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004cc0:	693b      	ldr	r3, [r7, #16]
 8004cc2:	015a      	lsls	r2, r3, #5
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	4413      	add	r3, r2
 8004cc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	693a      	ldr	r2, [r7, #16]
 8004cd0:	0151      	lsls	r1, r2, #5
 8004cd2:	697a      	ldr	r2, [r7, #20]
 8004cd4:	440a      	add	r2, r1
 8004cd6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004cda:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004cde:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	68d9      	ldr	r1, [r3, #12]
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	781a      	ldrb	r2, [r3, #0]
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	695b      	ldr	r3, [r3, #20]
 8004cec:	b29b      	uxth	r3, r3
 8004cee:	6878      	ldr	r0, [r7, #4]
 8004cf0:	f000 f9e2 	bl	80050b8 <USB_WritePacket>
 8004cf4:	e0ba      	b.n	8004e6c <USB_EPStartXfer+0x3a8>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004cf6:	693b      	ldr	r3, [r7, #16]
 8004cf8:	015a      	lsls	r2, r3, #5
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	4413      	add	r3, r2
 8004cfe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d02:	691b      	ldr	r3, [r3, #16]
 8004d04:	693a      	ldr	r2, [r7, #16]
 8004d06:	0151      	lsls	r1, r2, #5
 8004d08:	697a      	ldr	r2, [r7, #20]
 8004d0a:	440a      	add	r2, r1
 8004d0c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004d10:	0cdb      	lsrs	r3, r3, #19
 8004d12:	04db      	lsls	r3, r3, #19
 8004d14:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004d16:	693b      	ldr	r3, [r7, #16]
 8004d18:	015a      	lsls	r2, r3, #5
 8004d1a:	697b      	ldr	r3, [r7, #20]
 8004d1c:	4413      	add	r3, r2
 8004d1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d22:	691b      	ldr	r3, [r3, #16]
 8004d24:	693a      	ldr	r2, [r7, #16]
 8004d26:	0151      	lsls	r1, r2, #5
 8004d28:	697a      	ldr	r2, [r7, #20]
 8004d2a:	440a      	add	r2, r1
 8004d2c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004d30:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004d34:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004d38:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	695b      	ldr	r3, [r3, #20]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d123      	bne.n	8004d8a <USB_EPStartXfer+0x2c6>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8004d42:	693b      	ldr	r3, [r7, #16]
 8004d44:	015a      	lsls	r2, r3, #5
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	4413      	add	r3, r2
 8004d4a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d4e:	691a      	ldr	r2, [r3, #16]
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	689b      	ldr	r3, [r3, #8]
 8004d54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d58:	6939      	ldr	r1, [r7, #16]
 8004d5a:	0148      	lsls	r0, r1, #5
 8004d5c:	6979      	ldr	r1, [r7, #20]
 8004d5e:	4401      	add	r1, r0
 8004d60:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004d64:	4313      	orrs	r3, r2
 8004d66:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004d68:	693b      	ldr	r3, [r7, #16]
 8004d6a:	015a      	lsls	r2, r3, #5
 8004d6c:	697b      	ldr	r3, [r7, #20]
 8004d6e:	4413      	add	r3, r2
 8004d70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d74:	691b      	ldr	r3, [r3, #16]
 8004d76:	693a      	ldr	r2, [r7, #16]
 8004d78:	0151      	lsls	r1, r2, #5
 8004d7a:	697a      	ldr	r2, [r7, #20]
 8004d7c:	440a      	add	r2, r1
 8004d7e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004d82:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004d86:	6113      	str	r3, [r2, #16]
 8004d88:	e033      	b.n	8004df2 <USB_EPStartXfer+0x32e>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	695a      	ldr	r2, [r3, #20]
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	689b      	ldr	r3, [r3, #8]
 8004d92:	4413      	add	r3, r2
 8004d94:	1e5a      	subs	r2, r3, #1
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	689b      	ldr	r3, [r3, #8]
 8004d9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d9e:	81fb      	strh	r3, [r7, #14]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8004da0:	693b      	ldr	r3, [r7, #16]
 8004da2:	015a      	lsls	r2, r3, #5
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	4413      	add	r3, r2
 8004da8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004dac:	691a      	ldr	r2, [r3, #16]
 8004dae:	89fb      	ldrh	r3, [r7, #14]
 8004db0:	04d9      	lsls	r1, r3, #19
 8004db2:	4b31      	ldr	r3, [pc, #196]	; (8004e78 <USB_EPStartXfer+0x3b4>)
 8004db4:	400b      	ands	r3, r1
 8004db6:	6939      	ldr	r1, [r7, #16]
 8004db8:	0148      	lsls	r0, r1, #5
 8004dba:	6979      	ldr	r1, [r7, #20]
 8004dbc:	4401      	add	r1, r0
 8004dbe:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8004dc6:	693b      	ldr	r3, [r7, #16]
 8004dc8:	015a      	lsls	r2, r3, #5
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	4413      	add	r3, r2
 8004dce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004dd2:	691a      	ldr	r2, [r3, #16]
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	689b      	ldr	r3, [r3, #8]
 8004dd8:	89f9      	ldrh	r1, [r7, #14]
 8004dda:	fb01 f303 	mul.w	r3, r1, r3
 8004dde:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004de2:	6939      	ldr	r1, [r7, #16]
 8004de4:	0148      	lsls	r0, r1, #5
 8004de6:	6979      	ldr	r1, [r7, #20]
 8004de8:	4401      	add	r1, r0
 8004dea:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004dee:	4313      	orrs	r3, r2
 8004df0:	610b      	str	r3, [r1, #16]
    }

    if (ep->type == EP_TYPE_ISOC)
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	78db      	ldrb	r3, [r3, #3]
 8004df6:	2b01      	cmp	r3, #1
 8004df8:	d128      	bne.n	8004e4c <USB_EPStartXfer+0x388>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004dfa:	697b      	ldr	r3, [r7, #20]
 8004dfc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004e00:	689b      	ldr	r3, [r3, #8]
 8004e02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d110      	bne.n	8004e2c <USB_EPStartXfer+0x368>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8004e0a:	693b      	ldr	r3, [r7, #16]
 8004e0c:	015a      	lsls	r2, r3, #5
 8004e0e:	697b      	ldr	r3, [r7, #20]
 8004e10:	4413      	add	r3, r2
 8004e12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	693a      	ldr	r2, [r7, #16]
 8004e1a:	0151      	lsls	r1, r2, #5
 8004e1c:	697a      	ldr	r2, [r7, #20]
 8004e1e:	440a      	add	r2, r1
 8004e20:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004e24:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004e28:	6013      	str	r3, [r2, #0]
 8004e2a:	e00f      	b.n	8004e4c <USB_EPStartXfer+0x388>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8004e2c:	693b      	ldr	r3, [r7, #16]
 8004e2e:	015a      	lsls	r2, r3, #5
 8004e30:	697b      	ldr	r3, [r7, #20]
 8004e32:	4413      	add	r3, r2
 8004e34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	693a      	ldr	r2, [r7, #16]
 8004e3c:	0151      	lsls	r1, r2, #5
 8004e3e:	697a      	ldr	r2, [r7, #20]
 8004e40:	440a      	add	r2, r1
 8004e42:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004e46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e4a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8004e4c:	693b      	ldr	r3, [r7, #16]
 8004e4e:	015a      	lsls	r2, r3, #5
 8004e50:	697b      	ldr	r3, [r7, #20]
 8004e52:	4413      	add	r3, r2
 8004e54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	693a      	ldr	r2, [r7, #16]
 8004e5c:	0151      	lsls	r1, r2, #5
 8004e5e:	697a      	ldr	r2, [r7, #20]
 8004e60:	440a      	add	r2, r1
 8004e62:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004e66:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004e6a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004e6c:	2300      	movs	r3, #0
}
 8004e6e:	4618      	mov	r0, r3
 8004e70:	3718      	adds	r7, #24
 8004e72:	46bd      	mov	sp, r7
 8004e74:	bd80      	pop	{r7, pc}
 8004e76:	bf00      	nop
 8004e78:	1ff80000 	.word	0x1ff80000

08004e7c <USB_EP0StartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	b085      	sub	sp, #20
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
 8004e84:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	781b      	ldrb	r3, [r3, #0]
 8004e8e:	60bb      	str	r3, [r7, #8]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	785b      	ldrb	r3, [r3, #1]
 8004e94:	2b01      	cmp	r3, #1
 8004e96:	f040 80ab 	bne.w	8004ff0 <USB_EP0StartXfer+0x174>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	695b      	ldr	r3, [r3, #20]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d132      	bne.n	8004f08 <USB_EP0StartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004ea2:	68bb      	ldr	r3, [r7, #8]
 8004ea4:	015a      	lsls	r2, r3, #5
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	4413      	add	r3, r2
 8004eaa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004eae:	691b      	ldr	r3, [r3, #16]
 8004eb0:	68ba      	ldr	r2, [r7, #8]
 8004eb2:	0151      	lsls	r1, r2, #5
 8004eb4:	68fa      	ldr	r2, [r7, #12]
 8004eb6:	440a      	add	r2, r1
 8004eb8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004ebc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004ec0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004ec4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004ec6:	68bb      	ldr	r3, [r7, #8]
 8004ec8:	015a      	lsls	r2, r3, #5
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	4413      	add	r3, r2
 8004ece:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ed2:	691b      	ldr	r3, [r3, #16]
 8004ed4:	68ba      	ldr	r2, [r7, #8]
 8004ed6:	0151      	lsls	r1, r2, #5
 8004ed8:	68fa      	ldr	r2, [r7, #12]
 8004eda:	440a      	add	r2, r1
 8004edc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004ee0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004ee4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	015a      	lsls	r2, r3, #5
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	4413      	add	r3, r2
 8004eee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ef2:	691b      	ldr	r3, [r3, #16]
 8004ef4:	68ba      	ldr	r2, [r7, #8]
 8004ef6:	0151      	lsls	r1, r2, #5
 8004ef8:	68fa      	ldr	r2, [r7, #12]
 8004efa:	440a      	add	r2, r1
 8004efc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004f00:	0cdb      	lsrs	r3, r3, #19
 8004f02:	04db      	lsls	r3, r3, #19
 8004f04:	6113      	str	r3, [r2, #16]
 8004f06:	e04e      	b.n	8004fa6 <USB_EP0StartXfer+0x12a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	015a      	lsls	r2, r3, #5
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	4413      	add	r3, r2
 8004f10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f14:	691b      	ldr	r3, [r3, #16]
 8004f16:	68ba      	ldr	r2, [r7, #8]
 8004f18:	0151      	lsls	r1, r2, #5
 8004f1a:	68fa      	ldr	r2, [r7, #12]
 8004f1c:	440a      	add	r2, r1
 8004f1e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004f22:	0cdb      	lsrs	r3, r3, #19
 8004f24:	04db      	lsls	r3, r3, #19
 8004f26:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004f28:	68bb      	ldr	r3, [r7, #8]
 8004f2a:	015a      	lsls	r2, r3, #5
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	4413      	add	r3, r2
 8004f30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f34:	691b      	ldr	r3, [r3, #16]
 8004f36:	68ba      	ldr	r2, [r7, #8]
 8004f38:	0151      	lsls	r1, r2, #5
 8004f3a:	68fa      	ldr	r2, [r7, #12]
 8004f3c:	440a      	add	r2, r1
 8004f3e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004f42:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004f46:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004f4a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	695a      	ldr	r2, [r3, #20]
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	689b      	ldr	r3, [r3, #8]
 8004f54:	429a      	cmp	r2, r3
 8004f56:	d903      	bls.n	8004f60 <USB_EP0StartXfer+0xe4>
      {
        ep->xfer_len = ep->maxpacket;
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	689a      	ldr	r2, [r3, #8]
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	015a      	lsls	r2, r3, #5
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	4413      	add	r3, r2
 8004f68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f6c:	691b      	ldr	r3, [r3, #16]
 8004f6e:	68ba      	ldr	r2, [r7, #8]
 8004f70:	0151      	lsls	r1, r2, #5
 8004f72:	68fa      	ldr	r2, [r7, #12]
 8004f74:	440a      	add	r2, r1
 8004f76:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004f7a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004f7e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004f80:	68bb      	ldr	r3, [r7, #8]
 8004f82:	015a      	lsls	r2, r3, #5
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	4413      	add	r3, r2
 8004f88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f8c:	691a      	ldr	r2, [r3, #16]
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	695b      	ldr	r3, [r3, #20]
 8004f92:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f96:	68b9      	ldr	r1, [r7, #8]
 8004f98:	0148      	lsls	r0, r1, #5
 8004f9a:	68f9      	ldr	r1, [r7, #12]
 8004f9c:	4401      	add	r1, r0
 8004f9e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	610b      	str	r3, [r1, #16]
    }

    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004fa6:	68bb      	ldr	r3, [r7, #8]
 8004fa8:	015a      	lsls	r2, r3, #5
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	4413      	add	r3, r2
 8004fae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	68ba      	ldr	r2, [r7, #8]
 8004fb6:	0151      	lsls	r1, r2, #5
 8004fb8:	68fa      	ldr	r2, [r7, #12]
 8004fba:	440a      	add	r2, r1
 8004fbc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004fc0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004fc4:	6013      	str	r3, [r2, #0]

    /* Enable the Tx FIFO Empty Interrupt for this EP */
    if (ep->xfer_len > 0U)
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	695b      	ldr	r3, [r3, #20]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d06d      	beq.n	80050aa <USB_EP0StartXfer+0x22e>
    {
      USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004fd4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	781b      	ldrb	r3, [r3, #0]
 8004fda:	f003 030f 	and.w	r3, r3, #15
 8004fde:	2101      	movs	r1, #1
 8004fe0:	fa01 f303 	lsl.w	r3, r1, r3
 8004fe4:	68f9      	ldr	r1, [r7, #12]
 8004fe6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004fea:	4313      	orrs	r3, r2
 8004fec:	634b      	str	r3, [r1, #52]	; 0x34
 8004fee:	e05c      	b.n	80050aa <USB_EP0StartXfer+0x22e>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004ff0:	68bb      	ldr	r3, [r7, #8]
 8004ff2:	015a      	lsls	r2, r3, #5
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	4413      	add	r3, r2
 8004ff8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ffc:	691b      	ldr	r3, [r3, #16]
 8004ffe:	68ba      	ldr	r2, [r7, #8]
 8005000:	0151      	lsls	r1, r2, #5
 8005002:	68fa      	ldr	r2, [r7, #12]
 8005004:	440a      	add	r2, r1
 8005006:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800500a:	0cdb      	lsrs	r3, r3, #19
 800500c:	04db      	lsls	r3, r3, #19
 800500e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	015a      	lsls	r2, r3, #5
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	4413      	add	r3, r2
 8005018:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800501c:	691b      	ldr	r3, [r3, #16]
 800501e:	68ba      	ldr	r2, [r7, #8]
 8005020:	0151      	lsls	r1, r2, #5
 8005022:	68fa      	ldr	r2, [r7, #12]
 8005024:	440a      	add	r2, r1
 8005026:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800502a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800502e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005032:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	695b      	ldr	r3, [r3, #20]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d003      	beq.n	8005044 <USB_EP0StartXfer+0x1c8>
    {
      ep->xfer_len = ep->maxpacket;
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	689a      	ldr	r2, [r3, #8]
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	015a      	lsls	r2, r3, #5
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	4413      	add	r3, r2
 800504c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005050:	691b      	ldr	r3, [r3, #16]
 8005052:	68ba      	ldr	r2, [r7, #8]
 8005054:	0151      	lsls	r1, r2, #5
 8005056:	68fa      	ldr	r2, [r7, #12]
 8005058:	440a      	add	r2, r1
 800505a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800505e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005062:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	015a      	lsls	r2, r3, #5
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	4413      	add	r3, r2
 800506c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005070:	691a      	ldr	r2, [r3, #16]
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	689b      	ldr	r3, [r3, #8]
 8005076:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800507a:	68b9      	ldr	r1, [r7, #8]
 800507c:	0148      	lsls	r0, r1, #5
 800507e:	68f9      	ldr	r1, [r7, #12]
 8005080:	4401      	add	r1, r0
 8005082:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005086:	4313      	orrs	r3, r2
 8005088:	610b      	str	r3, [r1, #16]

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800508a:	68bb      	ldr	r3, [r7, #8]
 800508c:	015a      	lsls	r2, r3, #5
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	4413      	add	r3, r2
 8005092:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	68ba      	ldr	r2, [r7, #8]
 800509a:	0151      	lsls	r1, r2, #5
 800509c:	68fa      	ldr	r2, [r7, #12]
 800509e:	440a      	add	r2, r1
 80050a0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80050a4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80050a8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80050aa:	2300      	movs	r3, #0
}
 80050ac:	4618      	mov	r0, r3
 80050ae:	3714      	adds	r7, #20
 80050b0:	46bd      	mov	sp, r7
 80050b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b6:	4770      	bx	lr

080050b8 <USB_WritePacket>:
  * @param  ch_ep_num  endpoint or host channel number
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len)
{
 80050b8:	b480      	push	{r7}
 80050ba:	b089      	sub	sp, #36	; 0x24
 80050bc:	af00      	add	r7, sp, #0
 80050be:	60f8      	str	r0, [r7, #12]
 80050c0:	60b9      	str	r1, [r7, #8]
 80050c2:	4611      	mov	r1, r2
 80050c4:	461a      	mov	r2, r3
 80050c6:	460b      	mov	r3, r1
 80050c8:	71fb      	strb	r3, [r7, #7]
 80050ca:	4613      	mov	r3, r2
 80050cc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 80050d2:	68bb      	ldr	r3, [r7, #8]
 80050d4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  count32b = ((uint32_t)len + 3U) / 4U;
 80050d6:	88bb      	ldrh	r3, [r7, #4]
 80050d8:	3303      	adds	r3, #3
 80050da:	089b      	lsrs	r3, r3, #2
 80050dc:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 80050de:	2300      	movs	r3, #0
 80050e0:	61bb      	str	r3, [r7, #24]
 80050e2:	e00f      	b.n	8005104 <USB_WritePacket+0x4c>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80050e4:	79fb      	ldrb	r3, [r7, #7]
 80050e6:	031a      	lsls	r2, r3, #12
 80050e8:	697b      	ldr	r3, [r7, #20]
 80050ea:	4413      	add	r3, r2
 80050ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80050f0:	461a      	mov	r2, r3
 80050f2:	69fb      	ldr	r3, [r7, #28]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	6013      	str	r3, [r2, #0]
    pSrc++;
 80050f8:	69fb      	ldr	r3, [r7, #28]
 80050fa:	3304      	adds	r3, #4
 80050fc:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 80050fe:	69bb      	ldr	r3, [r7, #24]
 8005100:	3301      	adds	r3, #1
 8005102:	61bb      	str	r3, [r7, #24]
 8005104:	69ba      	ldr	r2, [r7, #24]
 8005106:	693b      	ldr	r3, [r7, #16]
 8005108:	429a      	cmp	r2, r3
 800510a:	d3eb      	bcc.n	80050e4 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 800510c:	2300      	movs	r3, #0
}
 800510e:	4618      	mov	r0, r3
 8005110:	3724      	adds	r7, #36	; 0x24
 8005112:	46bd      	mov	sp, r7
 8005114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005118:	4770      	bx	lr

0800511a <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800511a:	b480      	push	{r7}
 800511c:	b089      	sub	sp, #36	; 0x24
 800511e:	af00      	add	r7, sp, #0
 8005120:	60f8      	str	r0, [r7, #12]
 8005122:	60b9      	str	r1, [r7, #8]
 8005124:	4613      	mov	r3, r2
 8005126:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8005130:	88fb      	ldrh	r3, [r7, #6]
 8005132:	3303      	adds	r3, #3
 8005134:	089b      	lsrs	r3, r3, #2
 8005136:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8005138:	2300      	movs	r3, #0
 800513a:	61bb      	str	r3, [r7, #24]
 800513c:	e00b      	b.n	8005156 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800513e:	697b      	ldr	r3, [r7, #20]
 8005140:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005144:	681a      	ldr	r2, [r3, #0]
 8005146:	69fb      	ldr	r3, [r7, #28]
 8005148:	601a      	str	r2, [r3, #0]
    pDest++;
 800514a:	69fb      	ldr	r3, [r7, #28]
 800514c:	3304      	adds	r3, #4
 800514e:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8005150:	69bb      	ldr	r3, [r7, #24]
 8005152:	3301      	adds	r3, #1
 8005154:	61bb      	str	r3, [r7, #24]
 8005156:	69ba      	ldr	r2, [r7, #24]
 8005158:	693b      	ldr	r3, [r7, #16]
 800515a:	429a      	cmp	r2, r3
 800515c:	d3ef      	bcc.n	800513e <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800515e:	69fb      	ldr	r3, [r7, #28]
}
 8005160:	4618      	mov	r0, r3
 8005162:	3724      	adds	r7, #36	; 0x24
 8005164:	46bd      	mov	sp, r7
 8005166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516a:	4770      	bx	lr

0800516c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800516c:	b480      	push	{r7}
 800516e:	b085      	sub	sp, #20
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
 8005174:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	781b      	ldrb	r3, [r3, #0]
 800517e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	785b      	ldrb	r3, [r3, #1]
 8005184:	2b01      	cmp	r3, #1
 8005186:	d12c      	bne.n	80051e2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005188:	68bb      	ldr	r3, [r7, #8]
 800518a:	015a      	lsls	r2, r3, #5
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	4413      	add	r3, r2
 8005190:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	2b00      	cmp	r3, #0
 8005198:	db12      	blt.n	80051c0 <USB_EPSetStall+0x54>
 800519a:	68bb      	ldr	r3, [r7, #8]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d00f      	beq.n	80051c0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	015a      	lsls	r2, r3, #5
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	4413      	add	r3, r2
 80051a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	68ba      	ldr	r2, [r7, #8]
 80051b0:	0151      	lsls	r1, r2, #5
 80051b2:	68fa      	ldr	r2, [r7, #12]
 80051b4:	440a      	add	r2, r1
 80051b6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80051ba:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80051be:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80051c0:	68bb      	ldr	r3, [r7, #8]
 80051c2:	015a      	lsls	r2, r3, #5
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	4413      	add	r3, r2
 80051c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	68ba      	ldr	r2, [r7, #8]
 80051d0:	0151      	lsls	r1, r2, #5
 80051d2:	68fa      	ldr	r2, [r7, #12]
 80051d4:	440a      	add	r2, r1
 80051d6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80051da:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80051de:	6013      	str	r3, [r2, #0]
 80051e0:	e02b      	b.n	800523a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80051e2:	68bb      	ldr	r3, [r7, #8]
 80051e4:	015a      	lsls	r2, r3, #5
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	4413      	add	r3, r2
 80051ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	db12      	blt.n	800521a <USB_EPSetStall+0xae>
 80051f4:	68bb      	ldr	r3, [r7, #8]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d00f      	beq.n	800521a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80051fa:	68bb      	ldr	r3, [r7, #8]
 80051fc:	015a      	lsls	r2, r3, #5
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	4413      	add	r3, r2
 8005202:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	68ba      	ldr	r2, [r7, #8]
 800520a:	0151      	lsls	r1, r2, #5
 800520c:	68fa      	ldr	r2, [r7, #12]
 800520e:	440a      	add	r2, r1
 8005210:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005214:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005218:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	015a      	lsls	r2, r3, #5
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	4413      	add	r3, r2
 8005222:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	68ba      	ldr	r2, [r7, #8]
 800522a:	0151      	lsls	r1, r2, #5
 800522c:	68fa      	ldr	r2, [r7, #12]
 800522e:	440a      	add	r2, r1
 8005230:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005234:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005238:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800523a:	2300      	movs	r3, #0
}
 800523c:	4618      	mov	r0, r3
 800523e:	3714      	adds	r7, #20
 8005240:	46bd      	mov	sp, r7
 8005242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005246:	4770      	bx	lr

08005248 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005248:	b480      	push	{r7}
 800524a:	b085      	sub	sp, #20
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
 8005250:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	781b      	ldrb	r3, [r3, #0]
 800525a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	785b      	ldrb	r3, [r3, #1]
 8005260:	2b01      	cmp	r3, #1
 8005262:	d128      	bne.n	80052b6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	015a      	lsls	r2, r3, #5
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	4413      	add	r3, r2
 800526c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	68ba      	ldr	r2, [r7, #8]
 8005274:	0151      	lsls	r1, r2, #5
 8005276:	68fa      	ldr	r2, [r7, #12]
 8005278:	440a      	add	r2, r1
 800527a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800527e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005282:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	78db      	ldrb	r3, [r3, #3]
 8005288:	2b03      	cmp	r3, #3
 800528a:	d003      	beq.n	8005294 <USB_EPClearStall+0x4c>
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	78db      	ldrb	r3, [r3, #3]
 8005290:	2b02      	cmp	r3, #2
 8005292:	d138      	bne.n	8005306 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	015a      	lsls	r2, r3, #5
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	4413      	add	r3, r2
 800529c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	68ba      	ldr	r2, [r7, #8]
 80052a4:	0151      	lsls	r1, r2, #5
 80052a6:	68fa      	ldr	r2, [r7, #12]
 80052a8:	440a      	add	r2, r1
 80052aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80052ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052b2:	6013      	str	r3, [r2, #0]
 80052b4:	e027      	b.n	8005306 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80052b6:	68bb      	ldr	r3, [r7, #8]
 80052b8:	015a      	lsls	r2, r3, #5
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	4413      	add	r3, r2
 80052be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	68ba      	ldr	r2, [r7, #8]
 80052c6:	0151      	lsls	r1, r2, #5
 80052c8:	68fa      	ldr	r2, [r7, #12]
 80052ca:	440a      	add	r2, r1
 80052cc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80052d0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80052d4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	78db      	ldrb	r3, [r3, #3]
 80052da:	2b03      	cmp	r3, #3
 80052dc:	d003      	beq.n	80052e6 <USB_EPClearStall+0x9e>
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	78db      	ldrb	r3, [r3, #3]
 80052e2:	2b02      	cmp	r3, #2
 80052e4:	d10f      	bne.n	8005306 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80052e6:	68bb      	ldr	r3, [r7, #8]
 80052e8:	015a      	lsls	r2, r3, #5
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	4413      	add	r3, r2
 80052ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	68ba      	ldr	r2, [r7, #8]
 80052f6:	0151      	lsls	r1, r2, #5
 80052f8:	68fa      	ldr	r2, [r7, #12]
 80052fa:	440a      	add	r2, r1
 80052fc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005300:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005304:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8005306:	2300      	movs	r3, #0
}
 8005308:	4618      	mov	r0, r3
 800530a:	3714      	adds	r7, #20
 800530c:	46bd      	mov	sp, r7
 800530e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005312:	4770      	bx	lr

08005314 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8005314:	b480      	push	{r7}
 8005316:	b085      	sub	sp, #20
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
 800531c:	460b      	mov	r3, r1
 800531e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	68fa      	ldr	r2, [r7, #12]
 800532e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005332:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005336:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800533e:	681a      	ldr	r2, [r3, #0]
 8005340:	78fb      	ldrb	r3, [r7, #3]
 8005342:	011b      	lsls	r3, r3, #4
 8005344:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8005348:	68f9      	ldr	r1, [r7, #12]
 800534a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800534e:	4313      	orrs	r3, r2
 8005350:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8005352:	2300      	movs	r3, #0
}
 8005354:	4618      	mov	r0, r3
 8005356:	3714      	adds	r7, #20
 8005358:	46bd      	mov	sp, r7
 800535a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535e:	4770      	bx	lr

08005360 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005360:	b480      	push	{r7}
 8005362:	b085      	sub	sp, #20
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	68fa      	ldr	r2, [r7, #12]
 8005376:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800537a:	f023 0303 	bic.w	r3, r3, #3
 800537e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005386:	685b      	ldr	r3, [r3, #4]
 8005388:	68fa      	ldr	r2, [r7, #12]
 800538a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800538e:	f023 0302 	bic.w	r3, r3, #2
 8005392:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005394:	2300      	movs	r3, #0
}
 8005396:	4618      	mov	r0, r3
 8005398:	3714      	adds	r7, #20
 800539a:	46bd      	mov	sp, r7
 800539c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a0:	4770      	bx	lr

080053a2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80053a2:	b480      	push	{r7}
 80053a4:	b085      	sub	sp, #20
 80053a6:	af00      	add	r7, sp, #0
 80053a8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	68fa      	ldr	r2, [r7, #12]
 80053b8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80053bc:	f023 0303 	bic.w	r3, r3, #3
 80053c0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80053c8:	685b      	ldr	r3, [r3, #4]
 80053ca:	68fa      	ldr	r2, [r7, #12]
 80053cc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80053d0:	f043 0302 	orr.w	r3, r3, #2
 80053d4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80053d6:	2300      	movs	r3, #0
}
 80053d8:	4618      	mov	r0, r3
 80053da:	3714      	adds	r7, #20
 80053dc:	46bd      	mov	sp, r7
 80053de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e2:	4770      	bx	lr

080053e4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80053e4:	b480      	push	{r7}
 80053e6:	b085      	sub	sp, #20
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	695b      	ldr	r3, [r3, #20]
 80053f0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	699b      	ldr	r3, [r3, #24]
 80053f6:	68fa      	ldr	r2, [r7, #12]
 80053f8:	4013      	ands	r3, r2
 80053fa:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80053fc:	68fb      	ldr	r3, [r7, #12]
}
 80053fe:	4618      	mov	r0, r3
 8005400:	3714      	adds	r7, #20
 8005402:	46bd      	mov	sp, r7
 8005404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005408:	4770      	bx	lr

0800540a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800540a:	b480      	push	{r7}
 800540c:	b085      	sub	sp, #20
 800540e:	af00      	add	r7, sp, #0
 8005410:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800541c:	699b      	ldr	r3, [r3, #24]
 800541e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005426:	69db      	ldr	r3, [r3, #28]
 8005428:	68ba      	ldr	r2, [r7, #8]
 800542a:	4013      	ands	r3, r2
 800542c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800542e:	68bb      	ldr	r3, [r7, #8]
 8005430:	0c1b      	lsrs	r3, r3, #16
}
 8005432:	4618      	mov	r0, r3
 8005434:	3714      	adds	r7, #20
 8005436:	46bd      	mov	sp, r7
 8005438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543c:	4770      	bx	lr

0800543e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800543e:	b480      	push	{r7}
 8005440:	b085      	sub	sp, #20
 8005442:	af00      	add	r7, sp, #0
 8005444:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005450:	699b      	ldr	r3, [r3, #24]
 8005452:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800545a:	69db      	ldr	r3, [r3, #28]
 800545c:	68ba      	ldr	r2, [r7, #8]
 800545e:	4013      	ands	r3, r2
 8005460:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	b29b      	uxth	r3, r3
}
 8005466:	4618      	mov	r0, r3
 8005468:	3714      	adds	r7, #20
 800546a:	46bd      	mov	sp, r7
 800546c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005470:	4770      	bx	lr

08005472 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005472:	b480      	push	{r7}
 8005474:	b085      	sub	sp, #20
 8005476:	af00      	add	r7, sp, #0
 8005478:	6078      	str	r0, [r7, #4]
 800547a:	460b      	mov	r3, r1
 800547c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8005482:	78fb      	ldrb	r3, [r7, #3]
 8005484:	015a      	lsls	r2, r3, #5
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	4413      	add	r3, r2
 800548a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800548e:	689b      	ldr	r3, [r3, #8]
 8005490:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005498:	695b      	ldr	r3, [r3, #20]
 800549a:	68ba      	ldr	r2, [r7, #8]
 800549c:	4013      	ands	r3, r2
 800549e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80054a0:	68bb      	ldr	r3, [r7, #8]
}
 80054a2:	4618      	mov	r0, r3
 80054a4:	3714      	adds	r7, #20
 80054a6:	46bd      	mov	sp, r7
 80054a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ac:	4770      	bx	lr

080054ae <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80054ae:	b480      	push	{r7}
 80054b0:	b087      	sub	sp, #28
 80054b2:	af00      	add	r7, sp, #0
 80054b4:	6078      	str	r0, [r7, #4]
 80054b6:	460b      	mov	r3, r1
 80054b8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 80054be:	697b      	ldr	r3, [r7, #20]
 80054c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80054c4:	691b      	ldr	r3, [r3, #16]
 80054c6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80054c8:	697b      	ldr	r3, [r7, #20]
 80054ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80054ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054d0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80054d2:	78fb      	ldrb	r3, [r7, #3]
 80054d4:	f003 030f 	and.w	r3, r3, #15
 80054d8:	68fa      	ldr	r2, [r7, #12]
 80054da:	fa22 f303 	lsr.w	r3, r2, r3
 80054de:	01db      	lsls	r3, r3, #7
 80054e0:	b2db      	uxtb	r3, r3
 80054e2:	693a      	ldr	r2, [r7, #16]
 80054e4:	4313      	orrs	r3, r2
 80054e6:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80054e8:	78fb      	ldrb	r3, [r7, #3]
 80054ea:	015a      	lsls	r2, r3, #5
 80054ec:	697b      	ldr	r3, [r7, #20]
 80054ee:	4413      	add	r3, r2
 80054f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80054f4:	689b      	ldr	r3, [r3, #8]
 80054f6:	693a      	ldr	r2, [r7, #16]
 80054f8:	4013      	ands	r3, r2
 80054fa:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80054fc:	68bb      	ldr	r3, [r7, #8]
}
 80054fe:	4618      	mov	r0, r3
 8005500:	371c      	adds	r7, #28
 8005502:	46bd      	mov	sp, r7
 8005504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005508:	4770      	bx	lr

0800550a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800550a:	b480      	push	{r7}
 800550c:	b083      	sub	sp, #12
 800550e:	af00      	add	r7, sp, #0
 8005510:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	695b      	ldr	r3, [r3, #20]
 8005516:	f003 0301 	and.w	r3, r3, #1
}
 800551a:	4618      	mov	r0, r3
 800551c:	370c      	adds	r7, #12
 800551e:	46bd      	mov	sp, r7
 8005520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005524:	4770      	bx	lr

08005526 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8005526:	b480      	push	{r7}
 8005528:	b085      	sub	sp, #20
 800552a:	af00      	add	r7, sp, #0
 800552c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	68fa      	ldr	r2, [r7, #12]
 800553c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005540:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8005544:	f023 0307 	bic.w	r3, r3, #7
 8005548:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005550:	685b      	ldr	r3, [r3, #4]
 8005552:	68fa      	ldr	r2, [r7, #12]
 8005554:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005558:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800555c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800555e:	2300      	movs	r3, #0
}
 8005560:	4618      	mov	r0, r3
 8005562:	3714      	adds	r7, #20
 8005564:	46bd      	mov	sp, r7
 8005566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556a:	4770      	bx	lr

0800556c <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 800556c:	b480      	push	{r7}
 800556e:	b085      	sub	sp, #20
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
 8005574:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	333c      	adds	r3, #60	; 0x3c
 800557e:	3304      	adds	r3, #4
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	4a1c      	ldr	r2, [pc, #112]	; (80055f8 <USB_EP0_OutStart+0x8c>)
 8005588:	4293      	cmp	r3, r2
 800558a:	d90a      	bls.n	80055a2 <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005598:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800559c:	d101      	bne.n	80055a2 <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 800559e:	2300      	movs	r3, #0
 80055a0:	e024      	b.n	80055ec <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80055a8:	461a      	mov	r2, r3
 80055aa:	2300      	movs	r3, #0
 80055ac:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80055b4:	691b      	ldr	r3, [r3, #16]
 80055b6:	68fa      	ldr	r2, [r7, #12]
 80055b8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80055bc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80055c0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80055c8:	691b      	ldr	r3, [r3, #16]
 80055ca:	68fa      	ldr	r2, [r7, #12]
 80055cc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80055d0:	f043 0318 	orr.w	r3, r3, #24
 80055d4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80055dc:	691b      	ldr	r3, [r3, #16]
 80055de:	68fa      	ldr	r2, [r7, #12]
 80055e0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80055e4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80055e8:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 80055ea:	2300      	movs	r3, #0
}
 80055ec:	4618      	mov	r0, r3
 80055ee:	3714      	adds	r7, #20
 80055f0:	46bd      	mov	sp, r7
 80055f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f6:	4770      	bx	lr
 80055f8:	4f54300a 	.word	0x4f54300a

080055fc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80055fc:	b480      	push	{r7}
 80055fe:	b085      	sub	sp, #20
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8005604:	2300      	movs	r3, #0
 8005606:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	3301      	adds	r3, #1
 800560c:	60fb      	str	r3, [r7, #12]
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	4a13      	ldr	r2, [pc, #76]	; (8005660 <USB_CoreReset+0x64>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d901      	bls.n	800561a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005616:	2303      	movs	r3, #3
 8005618:	e01b      	b.n	8005652 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	691b      	ldr	r3, [r3, #16]
 800561e:	2b00      	cmp	r3, #0
 8005620:	daf2      	bge.n	8005608 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005622:	2300      	movs	r3, #0
 8005624:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	691b      	ldr	r3, [r3, #16]
 800562a:	f043 0201 	orr.w	r2, r3, #1
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	3301      	adds	r3, #1
 8005636:	60fb      	str	r3, [r7, #12]
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	4a09      	ldr	r2, [pc, #36]	; (8005660 <USB_CoreReset+0x64>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d901      	bls.n	8005644 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005640:	2303      	movs	r3, #3
 8005642:	e006      	b.n	8005652 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	691b      	ldr	r3, [r3, #16]
 8005648:	f003 0301 	and.w	r3, r3, #1
 800564c:	2b01      	cmp	r3, #1
 800564e:	d0f0      	beq.n	8005632 <USB_CoreReset+0x36>

  return HAL_OK;
 8005650:	2300      	movs	r3, #0
}
 8005652:	4618      	mov	r0, r3
 8005654:	3714      	adds	r7, #20
 8005656:	46bd      	mov	sp, r7
 8005658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565c:	4770      	bx	lr
 800565e:	bf00      	nop
 8005660:	00030d40 	.word	0x00030d40

08005664 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b084      	sub	sp, #16
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
 800566c:	460b      	mov	r3, r1
 800566e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005670:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8005674:	f002 fa72 	bl	8007b5c <malloc>
 8005678:	4603      	mov	r3, r0
 800567a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d105      	bne.n	800568e <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2200      	movs	r2, #0
 8005686:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800568a:	2302      	movs	r3, #2
 800568c:	e066      	b.n	800575c <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	68fa      	ldr	r2, [r7, #12]
 8005692:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	7c1b      	ldrb	r3, [r3, #16]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d119      	bne.n	80056d2 <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800569e:	f44f 7300 	mov.w	r3, #512	; 0x200
 80056a2:	2202      	movs	r2, #2
 80056a4:	2181      	movs	r1, #129	; 0x81
 80056a6:	6878      	ldr	r0, [r7, #4]
 80056a8:	f002 f814 	bl	80076d4 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2201      	movs	r2, #1
 80056b0:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80056b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80056b6:	2202      	movs	r2, #2
 80056b8:	2101      	movs	r1, #1
 80056ba:	6878      	ldr	r0, [r7, #4]
 80056bc:	f002 f80a 	bl	80076d4 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2201      	movs	r2, #1
 80056c4:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2210      	movs	r2, #16
 80056cc:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 80056d0:	e016      	b.n	8005700 <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80056d2:	2340      	movs	r3, #64	; 0x40
 80056d4:	2202      	movs	r2, #2
 80056d6:	2181      	movs	r1, #129	; 0x81
 80056d8:	6878      	ldr	r0, [r7, #4]
 80056da:	f001 fffb 	bl	80076d4 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2201      	movs	r2, #1
 80056e2:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80056e4:	2340      	movs	r3, #64	; 0x40
 80056e6:	2202      	movs	r2, #2
 80056e8:	2101      	movs	r1, #1
 80056ea:	6878      	ldr	r0, [r7, #4]
 80056ec:	f001 fff2 	bl	80076d4 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2201      	movs	r2, #1
 80056f4:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2210      	movs	r2, #16
 80056fc:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8005700:	2308      	movs	r3, #8
 8005702:	2203      	movs	r2, #3
 8005704:	2182      	movs	r1, #130	; 0x82
 8005706:	6878      	ldr	r0, [r7, #4]
 8005708:	f001 ffe4 	bl	80076d4 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2201      	movs	r2, #1
 8005710:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	2200      	movs	r2, #0
 8005722:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	2200      	movs	r2, #0
 800572a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	7c1b      	ldrb	r3, [r3, #16]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d109      	bne.n	800574a <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800573c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005740:	2101      	movs	r1, #1
 8005742:	6878      	ldr	r0, [r7, #4]
 8005744:	f002 f940 	bl	80079c8 <USBD_LL_PrepareReceive>
 8005748:	e007      	b.n	800575a <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005750:	2340      	movs	r3, #64	; 0x40
 8005752:	2101      	movs	r1, #1
 8005754:	6878      	ldr	r0, [r7, #4]
 8005756:	f002 f937 	bl	80079c8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800575a:	2300      	movs	r3, #0
}
 800575c:	4618      	mov	r0, r3
 800575e:	3710      	adds	r7, #16
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}

08005764 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b082      	sub	sp, #8
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
 800576c:	460b      	mov	r3, r1
 800576e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8005770:	2181      	movs	r1, #129	; 0x81
 8005772:	6878      	ldr	r0, [r7, #4]
 8005774:	f001 ffec 	bl	8007750 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2200      	movs	r2, #0
 800577c:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800577e:	2101      	movs	r1, #1
 8005780:	6878      	ldr	r0, [r7, #4]
 8005782:	f001 ffe5 	bl	8007750 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2200      	movs	r2, #0
 800578a:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800578e:	2182      	movs	r1, #130	; 0x82
 8005790:	6878      	ldr	r0, [r7, #4]
 8005792:	f001 ffdd 	bl	8007750 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2200      	movs	r2, #0
 800579a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2200      	movs	r2, #0
 80057a2:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d00e      	beq.n	80057ce <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80057c0:	4618      	mov	r0, r3
 80057c2:	f002 f9d3 	bl	8007b6c <free>
    pdev->pClassData = NULL;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2200      	movs	r2, #0
 80057ca:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 80057ce:	2300      	movs	r3, #0
}
 80057d0:	4618      	mov	r0, r3
 80057d2:	3708      	adds	r7, #8
 80057d4:	46bd      	mov	sp, r7
 80057d6:	bd80      	pop	{r7, pc}

080057d8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b086      	sub	sp, #24
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
 80057e0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80057e8:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 80057ea:	2300      	movs	r3, #0
 80057ec:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 80057ee:	2300      	movs	r3, #0
 80057f0:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 80057f2:	2300      	movs	r3, #0
 80057f4:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	781b      	ldrb	r3, [r3, #0]
 80057fa:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d03a      	beq.n	8005878 <USBD_CDC_Setup+0xa0>
 8005802:	2b20      	cmp	r3, #32
 8005804:	f040 8097 	bne.w	8005936 <USBD_CDC_Setup+0x15e>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	88db      	ldrh	r3, [r3, #6]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d029      	beq.n	8005864 <USBD_CDC_Setup+0x8c>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	781b      	ldrb	r3, [r3, #0]
 8005814:	b25b      	sxtb	r3, r3
 8005816:	2b00      	cmp	r3, #0
 8005818:	da11      	bge.n	800583e <USBD_CDC_Setup+0x66>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005820:	689b      	ldr	r3, [r3, #8]
 8005822:	683a      	ldr	r2, [r7, #0]
 8005824:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8005826:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005828:	683a      	ldr	r2, [r7, #0]
 800582a:	88d2      	ldrh	r2, [r2, #6]
 800582c:	4798      	blx	r3
                                                            req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 800582e:	6939      	ldr	r1, [r7, #16]
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	88db      	ldrh	r3, [r3, #6]
 8005834:	461a      	mov	r2, r3
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	f001 facf 	bl	8006dda <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800583c:	e082      	b.n	8005944 <USBD_CDC_Setup+0x16c>
          hcdc->CmdOpCode = req->bRequest;
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	785a      	ldrb	r2, [r3, #1]
 8005842:	693b      	ldr	r3, [r7, #16]
 8005844:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	88db      	ldrh	r3, [r3, #6]
 800584c:	b2da      	uxtb	r2, r3
 800584e:	693b      	ldr	r3, [r7, #16]
 8005850:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8005854:	6939      	ldr	r1, [r7, #16]
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	88db      	ldrh	r3, [r3, #6]
 800585a:	461a      	mov	r2, r3
 800585c:	6878      	ldr	r0, [r7, #4]
 800585e:	f001 fae8 	bl	8006e32 <USBD_CtlPrepareRx>
      break;
 8005862:	e06f      	b.n	8005944 <USBD_CDC_Setup+0x16c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800586a:	689b      	ldr	r3, [r3, #8]
 800586c:	683a      	ldr	r2, [r7, #0]
 800586e:	7850      	ldrb	r0, [r2, #1]
 8005870:	2200      	movs	r2, #0
 8005872:	6839      	ldr	r1, [r7, #0]
 8005874:	4798      	blx	r3
      break;
 8005876:	e065      	b.n	8005944 <USBD_CDC_Setup+0x16c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	785b      	ldrb	r3, [r3, #1]
 800587c:	2b0b      	cmp	r3, #11
 800587e:	d84f      	bhi.n	8005920 <USBD_CDC_Setup+0x148>
 8005880:	a201      	add	r2, pc, #4	; (adr r2, 8005888 <USBD_CDC_Setup+0xb0>)
 8005882:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005886:	bf00      	nop
 8005888:	080058b9 	.word	0x080058b9
 800588c:	0800592f 	.word	0x0800592f
 8005890:	08005921 	.word	0x08005921
 8005894:	08005921 	.word	0x08005921
 8005898:	08005921 	.word	0x08005921
 800589c:	08005921 	.word	0x08005921
 80058a0:	08005921 	.word	0x08005921
 80058a4:	08005921 	.word	0x08005921
 80058a8:	08005921 	.word	0x08005921
 80058ac:	08005921 	.word	0x08005921
 80058b0:	080058e1 	.word	0x080058e1
 80058b4:	08005909 	.word	0x08005909
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80058be:	2b03      	cmp	r3, #3
 80058c0:	d107      	bne.n	80058d2 <USBD_CDC_Setup+0xfa>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80058c2:	f107 030c 	add.w	r3, r7, #12
 80058c6:	2202      	movs	r2, #2
 80058c8:	4619      	mov	r1, r3
 80058ca:	6878      	ldr	r0, [r7, #4]
 80058cc:	f001 fa85 	bl	8006dda <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80058d0:	e030      	b.n	8005934 <USBD_CDC_Setup+0x15c>
            USBD_CtlError(pdev, req);
 80058d2:	6839      	ldr	r1, [r7, #0]
 80058d4:	6878      	ldr	r0, [r7, #4]
 80058d6:	f001 fa0f 	bl	8006cf8 <USBD_CtlError>
            ret = USBD_FAIL;
 80058da:	2303      	movs	r3, #3
 80058dc:	75fb      	strb	r3, [r7, #23]
          break;
 80058de:	e029      	b.n	8005934 <USBD_CDC_Setup+0x15c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80058e6:	2b03      	cmp	r3, #3
 80058e8:	d107      	bne.n	80058fa <USBD_CDC_Setup+0x122>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80058ea:	f107 030f 	add.w	r3, r7, #15
 80058ee:	2201      	movs	r2, #1
 80058f0:	4619      	mov	r1, r3
 80058f2:	6878      	ldr	r0, [r7, #4]
 80058f4:	f001 fa71 	bl	8006dda <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80058f8:	e01c      	b.n	8005934 <USBD_CDC_Setup+0x15c>
            USBD_CtlError(pdev, req);
 80058fa:	6839      	ldr	r1, [r7, #0]
 80058fc:	6878      	ldr	r0, [r7, #4]
 80058fe:	f001 f9fb 	bl	8006cf8 <USBD_CtlError>
            ret = USBD_FAIL;
 8005902:	2303      	movs	r3, #3
 8005904:	75fb      	strb	r3, [r7, #23]
          break;
 8005906:	e015      	b.n	8005934 <USBD_CDC_Setup+0x15c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800590e:	2b03      	cmp	r3, #3
 8005910:	d00f      	beq.n	8005932 <USBD_CDC_Setup+0x15a>
          {
            USBD_CtlError(pdev, req);
 8005912:	6839      	ldr	r1, [r7, #0]
 8005914:	6878      	ldr	r0, [r7, #4]
 8005916:	f001 f9ef 	bl	8006cf8 <USBD_CtlError>
            ret = USBD_FAIL;
 800591a:	2303      	movs	r3, #3
 800591c:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800591e:	e008      	b.n	8005932 <USBD_CDC_Setup+0x15a>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8005920:	6839      	ldr	r1, [r7, #0]
 8005922:	6878      	ldr	r0, [r7, #4]
 8005924:	f001 f9e8 	bl	8006cf8 <USBD_CtlError>
          ret = USBD_FAIL;
 8005928:	2303      	movs	r3, #3
 800592a:	75fb      	strb	r3, [r7, #23]
          break;
 800592c:	e002      	b.n	8005934 <USBD_CDC_Setup+0x15c>
          break;
 800592e:	bf00      	nop
 8005930:	e008      	b.n	8005944 <USBD_CDC_Setup+0x16c>
          break;
 8005932:	bf00      	nop
      }
      break;
 8005934:	e006      	b.n	8005944 <USBD_CDC_Setup+0x16c>

    default:
      USBD_CtlError(pdev, req);
 8005936:	6839      	ldr	r1, [r7, #0]
 8005938:	6878      	ldr	r0, [r7, #4]
 800593a:	f001 f9dd 	bl	8006cf8 <USBD_CtlError>
      ret = USBD_FAIL;
 800593e:	2303      	movs	r3, #3
 8005940:	75fb      	strb	r3, [r7, #23]
      break;
 8005942:	bf00      	nop
  }

  return (uint8_t)ret;
 8005944:	7dfb      	ldrb	r3, [r7, #23]
}
 8005946:	4618      	mov	r0, r3
 8005948:	3718      	adds	r7, #24
 800594a:	46bd      	mov	sp, r7
 800594c:	bd80      	pop	{r7, pc}
 800594e:	bf00      	nop

08005950 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	b084      	sub	sp, #16
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
 8005958:	460b      	mov	r3, r1
 800595a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8005962:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800596a:	2b00      	cmp	r3, #0
 800596c:	d101      	bne.n	8005972 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800596e:	2303      	movs	r3, #3
 8005970:	e04f      	b.n	8005a12 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005978:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800597a:	78fa      	ldrb	r2, [r7, #3]
 800597c:	6879      	ldr	r1, [r7, #4]
 800597e:	4613      	mov	r3, r2
 8005980:	009b      	lsls	r3, r3, #2
 8005982:	4413      	add	r3, r2
 8005984:	009b      	lsls	r3, r3, #2
 8005986:	440b      	add	r3, r1
 8005988:	3318      	adds	r3, #24
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d029      	beq.n	80059e4 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8005990:	78fa      	ldrb	r2, [r7, #3]
 8005992:	6879      	ldr	r1, [r7, #4]
 8005994:	4613      	mov	r3, r2
 8005996:	009b      	lsls	r3, r3, #2
 8005998:	4413      	add	r3, r2
 800599a:	009b      	lsls	r3, r3, #2
 800599c:	440b      	add	r3, r1
 800599e:	3318      	adds	r3, #24
 80059a0:	681a      	ldr	r2, [r3, #0]
 80059a2:	78f9      	ldrb	r1, [r7, #3]
 80059a4:	68f8      	ldr	r0, [r7, #12]
 80059a6:	460b      	mov	r3, r1
 80059a8:	00db      	lsls	r3, r3, #3
 80059aa:	1a5b      	subs	r3, r3, r1
 80059ac:	009b      	lsls	r3, r3, #2
 80059ae:	4403      	add	r3, r0
 80059b0:	3344      	adds	r3, #68	; 0x44
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	fbb2 f1f3 	udiv	r1, r2, r3
 80059b8:	fb03 f301 	mul.w	r3, r3, r1
 80059bc:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d110      	bne.n	80059e4 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 80059c2:	78fa      	ldrb	r2, [r7, #3]
 80059c4:	6879      	ldr	r1, [r7, #4]
 80059c6:	4613      	mov	r3, r2
 80059c8:	009b      	lsls	r3, r3, #2
 80059ca:	4413      	add	r3, r2
 80059cc:	009b      	lsls	r3, r3, #2
 80059ce:	440b      	add	r3, r1
 80059d0:	3318      	adds	r3, #24
 80059d2:	2200      	movs	r2, #0
 80059d4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80059d6:	78f9      	ldrb	r1, [r7, #3]
 80059d8:	2300      	movs	r3, #0
 80059da:	2200      	movs	r2, #0
 80059dc:	6878      	ldr	r0, [r7, #4]
 80059de:	f001 ffbb 	bl	8007958 <USBD_LL_Transmit>
 80059e2:	e015      	b.n	8005a10 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 80059e4:	68bb      	ldr	r3, [r7, #8]
 80059e6:	2200      	movs	r2, #0
 80059e8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80059f2:	691b      	ldr	r3, [r3, #16]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d00b      	beq.n	8005a10 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80059fe:	691b      	ldr	r3, [r3, #16]
 8005a00:	68ba      	ldr	r2, [r7, #8]
 8005a02:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8005a06:	68ba      	ldr	r2, [r7, #8]
 8005a08:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8005a0c:	78fa      	ldrb	r2, [r7, #3]
 8005a0e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8005a10:	2300      	movs	r3, #0
}
 8005a12:	4618      	mov	r0, r3
 8005a14:	3710      	adds	r7, #16
 8005a16:	46bd      	mov	sp, r7
 8005a18:	bd80      	pop	{r7, pc}

08005a1a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005a1a:	b580      	push	{r7, lr}
 8005a1c:	b084      	sub	sp, #16
 8005a1e:	af00      	add	r7, sp, #0
 8005a20:	6078      	str	r0, [r7, #4]
 8005a22:	460b      	mov	r3, r1
 8005a24:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005a2c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d101      	bne.n	8005a3c <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8005a38:	2303      	movs	r3, #3
 8005a3a:	e015      	b.n	8005a68 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8005a3c:	78fb      	ldrb	r3, [r7, #3]
 8005a3e:	4619      	mov	r1, r3
 8005a40:	6878      	ldr	r0, [r7, #4]
 8005a42:	f001 fff9 	bl	8007a38 <USBD_LL_GetRxDataSize>
 8005a46:	4602      	mov	r2, r0
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005a54:	68db      	ldr	r3, [r3, #12]
 8005a56:	68fa      	ldr	r2, [r7, #12]
 8005a58:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8005a5c:	68fa      	ldr	r2, [r7, #12]
 8005a5e:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8005a62:	4611      	mov	r1, r2
 8005a64:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8005a66:	2300      	movs	r3, #0
}
 8005a68:	4618      	mov	r0, r3
 8005a6a:	3710      	adds	r7, #16
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bd80      	pop	{r7, pc}

08005a70 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b084      	sub	sp, #16
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005a7e:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d015      	beq.n	8005ab6 <USBD_CDC_EP0_RxReady+0x46>
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8005a90:	2bff      	cmp	r3, #255	; 0xff
 8005a92:	d010      	beq.n	8005ab6 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005a9a:	689b      	ldr	r3, [r3, #8]
 8005a9c:	68fa      	ldr	r2, [r7, #12]
 8005a9e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8005aa2:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8005aa4:	68fa      	ldr	r2, [r7, #12]
 8005aa6:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8005aaa:	b292      	uxth	r2, r2
 8005aac:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	22ff      	movs	r2, #255	; 0xff
 8005ab2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8005ab6:	2300      	movs	r3, #0
}
 8005ab8:	4618      	mov	r0, r3
 8005aba:	3710      	adds	r7, #16
 8005abc:	46bd      	mov	sp, r7
 8005abe:	bd80      	pop	{r7, pc}

08005ac0 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8005ac0:	b480      	push	{r7}
 8005ac2:	b083      	sub	sp, #12
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2243      	movs	r2, #67	; 0x43
 8005acc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8005ace:	4b03      	ldr	r3, [pc, #12]	; (8005adc <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	370c      	adds	r7, #12
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ada:	4770      	bx	lr
 8005adc:	20000094 	.word	0x20000094

08005ae0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8005ae0:	b480      	push	{r7}
 8005ae2:	b083      	sub	sp, #12
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2243      	movs	r2, #67	; 0x43
 8005aec:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8005aee:	4b03      	ldr	r3, [pc, #12]	; (8005afc <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8005af0:	4618      	mov	r0, r3
 8005af2:	370c      	adds	r7, #12
 8005af4:	46bd      	mov	sp, r7
 8005af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afa:	4770      	bx	lr
 8005afc:	20000050 	.word	0x20000050

08005b00 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8005b00:	b480      	push	{r7}
 8005b02:	b083      	sub	sp, #12
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2243      	movs	r2, #67	; 0x43
 8005b0c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8005b0e:	4b03      	ldr	r3, [pc, #12]	; (8005b1c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8005b10:	4618      	mov	r0, r3
 8005b12:	370c      	adds	r7, #12
 8005b14:	46bd      	mov	sp, r7
 8005b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1a:	4770      	bx	lr
 8005b1c:	200000d8 	.word	0x200000d8

08005b20 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b083      	sub	sp, #12
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	220a      	movs	r2, #10
 8005b2c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8005b2e:	4b03      	ldr	r3, [pc, #12]	; (8005b3c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8005b30:	4618      	mov	r0, r3
 8005b32:	370c      	adds	r7, #12
 8005b34:	46bd      	mov	sp, r7
 8005b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3a:	4770      	bx	lr
 8005b3c:	2000000c 	.word	0x2000000c

08005b40 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8005b40:	b480      	push	{r7}
 8005b42:	b083      	sub	sp, #12
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
 8005b48:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d101      	bne.n	8005b54 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8005b50:	2303      	movs	r3, #3
 8005b52:	e004      	b.n	8005b5e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	683a      	ldr	r2, [r7, #0]
 8005b58:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8005b5c:	2300      	movs	r3, #0
}
 8005b5e:	4618      	mov	r0, r3
 8005b60:	370c      	adds	r7, #12
 8005b62:	46bd      	mov	sp, r7
 8005b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b68:	4770      	bx	lr

08005b6a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8005b6a:	b480      	push	{r7}
 8005b6c:	b087      	sub	sp, #28
 8005b6e:	af00      	add	r7, sp, #0
 8005b70:	60f8      	str	r0, [r7, #12]
 8005b72:	60b9      	str	r1, [r7, #8]
 8005b74:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005b7c:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8005b7e:	697b      	ldr	r3, [r7, #20]
 8005b80:	68ba      	ldr	r2, [r7, #8]
 8005b82:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8005b86:	697b      	ldr	r3, [r7, #20]
 8005b88:	687a      	ldr	r2, [r7, #4]
 8005b8a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8005b8e:	2300      	movs	r3, #0
}
 8005b90:	4618      	mov	r0, r3
 8005b92:	371c      	adds	r7, #28
 8005b94:	46bd      	mov	sp, r7
 8005b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9a:	4770      	bx	lr

08005b9c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8005b9c:	b480      	push	{r7}
 8005b9e:	b085      	sub	sp, #20
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
 8005ba4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005bac:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	683a      	ldr	r2, [r7, #0]
 8005bb2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8005bb6:	2300      	movs	r3, #0
}
 8005bb8:	4618      	mov	r0, r3
 8005bba:	3714      	adds	r7, #20
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc2:	4770      	bx	lr

08005bc4 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b084      	sub	sp, #16
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005bd2:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8005bd4:	2301      	movs	r3, #1
 8005bd6:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d101      	bne.n	8005be6 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8005be2:	2303      	movs	r3, #3
 8005be4:	e01a      	b.n	8005c1c <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d114      	bne.n	8005c1a <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8005bf0:	68bb      	ldr	r3, [r7, #8]
 8005bf2:	2201      	movs	r2, #1
 8005bf4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8005bf8:	68bb      	ldr	r3, [r7, #8]
 8005bfa:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8005c02:	68bb      	ldr	r3, [r7, #8]
 8005c04:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8005c08:	68bb      	ldr	r3, [r7, #8]
 8005c0a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8005c0e:	2181      	movs	r1, #129	; 0x81
 8005c10:	6878      	ldr	r0, [r7, #4]
 8005c12:	f001 fea1 	bl	8007958 <USBD_LL_Transmit>

    ret = USBD_OK;
 8005c16:	2300      	movs	r3, #0
 8005c18:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8005c1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	3710      	adds	r7, #16
 8005c20:	46bd      	mov	sp, r7
 8005c22:	bd80      	pop	{r7, pc}

08005c24 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b084      	sub	sp, #16
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005c32:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d101      	bne.n	8005c42 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8005c3e:	2303      	movs	r3, #3
 8005c40:	e016      	b.n	8005c70 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	7c1b      	ldrb	r3, [r3, #16]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d109      	bne.n	8005c5e <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005c50:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005c54:	2101      	movs	r1, #1
 8005c56:	6878      	ldr	r0, [r7, #4]
 8005c58:	f001 feb6 	bl	80079c8 <USBD_LL_PrepareReceive>
 8005c5c:	e007      	b.n	8005c6e <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005c64:	2340      	movs	r3, #64	; 0x40
 8005c66:	2101      	movs	r1, #1
 8005c68:	6878      	ldr	r0, [r7, #4]
 8005c6a:	f001 fead 	bl	80079c8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005c6e:	2300      	movs	r3, #0
}
 8005c70:	4618      	mov	r0, r3
 8005c72:	3710      	adds	r7, #16
 8005c74:	46bd      	mov	sp, r7
 8005c76:	bd80      	pop	{r7, pc}

08005c78 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b086      	sub	sp, #24
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	60f8      	str	r0, [r7, #12]
 8005c80:	60b9      	str	r1, [r7, #8]
 8005c82:	4613      	mov	r3, r2
 8005c84:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d101      	bne.n	8005c90 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8005c8c:	2303      	movs	r3, #3
 8005c8e:	e01f      	b.n	8005cd0 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	2200      	movs	r2, #0
 8005c94:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d003      	beq.n	8005cb6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	68ba      	ldr	r2, [r7, #8]
 8005cb2:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	2201      	movs	r2, #1
 8005cba:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	79fa      	ldrb	r2, [r7, #7]
 8005cc2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8005cc4:	68f8      	ldr	r0, [r7, #12]
 8005cc6:	f001 fc87 	bl	80075d8 <USBD_LL_Init>
 8005cca:	4603      	mov	r3, r0
 8005ccc:	75fb      	strb	r3, [r7, #23]

  return ret;
 8005cce:	7dfb      	ldrb	r3, [r7, #23]
}
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	3718      	adds	r7, #24
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	bd80      	pop	{r7, pc}

08005cd8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b084      	sub	sp, #16
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
 8005ce0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d101      	bne.n	8005cf0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8005cec:	2303      	movs	r3, #3
 8005cee:	e016      	b.n	8005d1e <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	683a      	ldr	r2, [r7, #0]
 8005cf4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005cfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d00b      	beq.n	8005d1c <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005d0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d0c:	f107 020e 	add.w	r2, r7, #14
 8005d10:	4610      	mov	r0, r2
 8005d12:	4798      	blx	r3
 8005d14:	4602      	mov	r2, r0
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8005d1c:	2300      	movs	r3, #0
}
 8005d1e:	4618      	mov	r0, r3
 8005d20:	3710      	adds	r7, #16
 8005d22:	46bd      	mov	sp, r7
 8005d24:	bd80      	pop	{r7, pc}

08005d26 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8005d26:	b580      	push	{r7, lr}
 8005d28:	b082      	sub	sp, #8
 8005d2a:	af00      	add	r7, sp, #0
 8005d2c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f001 fc9e 	bl	8007670 <USBD_LL_Start>
 8005d34:	4603      	mov	r3, r0
}
 8005d36:	4618      	mov	r0, r3
 8005d38:	3708      	adds	r7, #8
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	bd80      	pop	{r7, pc}

08005d3e <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8005d3e:	b480      	push	{r7}
 8005d40:	b083      	sub	sp, #12
 8005d42:	af00      	add	r7, sp, #0
 8005d44:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8005d46:	2300      	movs	r3, #0
}
 8005d48:	4618      	mov	r0, r3
 8005d4a:	370c      	adds	r7, #12
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d52:	4770      	bx	lr

08005d54 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b084      	sub	sp, #16
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
 8005d5c:	460b      	mov	r3, r1
 8005d5e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8005d60:	2303      	movs	r3, #3
 8005d62:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d009      	beq.n	8005d82 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	78fa      	ldrb	r2, [r7, #3]
 8005d78:	4611      	mov	r1, r2
 8005d7a:	6878      	ldr	r0, [r7, #4]
 8005d7c:	4798      	blx	r3
 8005d7e:	4603      	mov	r3, r0
 8005d80:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8005d82:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d84:	4618      	mov	r0, r3
 8005d86:	3710      	adds	r7, #16
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	bd80      	pop	{r7, pc}

08005d8c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b082      	sub	sp, #8
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
 8005d94:	460b      	mov	r3, r1
 8005d96:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d007      	beq.n	8005db2 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	78fa      	ldrb	r2, [r7, #3]
 8005dac:	4611      	mov	r1, r2
 8005dae:	6878      	ldr	r0, [r7, #4]
 8005db0:	4798      	blx	r3
  }

  return USBD_OK;
 8005db2:	2300      	movs	r3, #0
}
 8005db4:	4618      	mov	r0, r3
 8005db6:	3708      	adds	r7, #8
 8005db8:	46bd      	mov	sp, r7
 8005dba:	bd80      	pop	{r7, pc}

08005dbc <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b084      	sub	sp, #16
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
 8005dc4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005dcc:	6839      	ldr	r1, [r7, #0]
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f000 ff58 	bl	8006c84 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2201      	movs	r2, #1
 8005dd8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8005de2:	461a      	mov	r2, r3
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8005df0:	f003 031f 	and.w	r3, r3, #31
 8005df4:	2b01      	cmp	r3, #1
 8005df6:	d00e      	beq.n	8005e16 <USBD_LL_SetupStage+0x5a>
 8005df8:	2b01      	cmp	r3, #1
 8005dfa:	d302      	bcc.n	8005e02 <USBD_LL_SetupStage+0x46>
 8005dfc:	2b02      	cmp	r3, #2
 8005dfe:	d014      	beq.n	8005e2a <USBD_LL_SetupStage+0x6e>
 8005e00:	e01d      	b.n	8005e3e <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005e08:	4619      	mov	r1, r3
 8005e0a:	6878      	ldr	r0, [r7, #4]
 8005e0c:	f000 fa18 	bl	8006240 <USBD_StdDevReq>
 8005e10:	4603      	mov	r3, r0
 8005e12:	73fb      	strb	r3, [r7, #15]
      break;
 8005e14:	e020      	b.n	8005e58 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005e1c:	4619      	mov	r1, r3
 8005e1e:	6878      	ldr	r0, [r7, #4]
 8005e20:	f000 fa7c 	bl	800631c <USBD_StdItfReq>
 8005e24:	4603      	mov	r3, r0
 8005e26:	73fb      	strb	r3, [r7, #15]
      break;
 8005e28:	e016      	b.n	8005e58 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005e30:	4619      	mov	r1, r3
 8005e32:	6878      	ldr	r0, [r7, #4]
 8005e34:	f000 fab8 	bl	80063a8 <USBD_StdEPReq>
 8005e38:	4603      	mov	r3, r0
 8005e3a:	73fb      	strb	r3, [r7, #15]
      break;
 8005e3c:	e00c      	b.n	8005e58 <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8005e44:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005e48:	b2db      	uxtb	r3, r3
 8005e4a:	4619      	mov	r1, r3
 8005e4c:	6878      	ldr	r0, [r7, #4]
 8005e4e:	f001 fcb5 	bl	80077bc <USBD_LL_StallEP>
 8005e52:	4603      	mov	r3, r0
 8005e54:	73fb      	strb	r3, [r7, #15]
      break;
 8005e56:	bf00      	nop
  }

  return ret;
 8005e58:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	3710      	adds	r7, #16
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	bd80      	pop	{r7, pc}

08005e62 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8005e62:	b580      	push	{r7, lr}
 8005e64:	b086      	sub	sp, #24
 8005e66:	af00      	add	r7, sp, #0
 8005e68:	60f8      	str	r0, [r7, #12]
 8005e6a:	460b      	mov	r3, r1
 8005e6c:	607a      	str	r2, [r7, #4]
 8005e6e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8005e70:	7afb      	ldrb	r3, [r7, #11]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d137      	bne.n	8005ee6 <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8005e7c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005e84:	2b03      	cmp	r3, #3
 8005e86:	d14a      	bne.n	8005f1e <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8005e88:	693b      	ldr	r3, [r7, #16]
 8005e8a:	689a      	ldr	r2, [r3, #8]
 8005e8c:	693b      	ldr	r3, [r7, #16]
 8005e8e:	68db      	ldr	r3, [r3, #12]
 8005e90:	429a      	cmp	r2, r3
 8005e92:	d913      	bls.n	8005ebc <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8005e94:	693b      	ldr	r3, [r7, #16]
 8005e96:	689a      	ldr	r2, [r3, #8]
 8005e98:	693b      	ldr	r3, [r7, #16]
 8005e9a:	68db      	ldr	r3, [r3, #12]
 8005e9c:	1ad2      	subs	r2, r2, r3
 8005e9e:	693b      	ldr	r3, [r7, #16]
 8005ea0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8005ea2:	693b      	ldr	r3, [r7, #16]
 8005ea4:	68da      	ldr	r2, [r3, #12]
 8005ea6:	693b      	ldr	r3, [r7, #16]
 8005ea8:	689b      	ldr	r3, [r3, #8]
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	bf28      	it	cs
 8005eae:	4613      	movcs	r3, r2
 8005eb0:	461a      	mov	r2, r3
 8005eb2:	6879      	ldr	r1, [r7, #4]
 8005eb4:	68f8      	ldr	r0, [r7, #12]
 8005eb6:	f000 ffd9 	bl	8006e6c <USBD_CtlContinueRx>
 8005eba:	e030      	b.n	8005f1e <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005ec2:	691b      	ldr	r3, [r3, #16]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d00a      	beq.n	8005ede <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8005ece:	2b03      	cmp	r3, #3
 8005ed0:	d105      	bne.n	8005ede <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005ed8:	691b      	ldr	r3, [r3, #16]
 8005eda:	68f8      	ldr	r0, [r7, #12]
 8005edc:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 8005ede:	68f8      	ldr	r0, [r7, #12]
 8005ee0:	f000 ffd5 	bl	8006e8e <USBD_CtlSendStatus>
 8005ee4:	e01b      	b.n	8005f1e <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005eec:	699b      	ldr	r3, [r3, #24]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d013      	beq.n	8005f1a <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8005ef8:	2b03      	cmp	r3, #3
 8005efa:	d10e      	bne.n	8005f1a <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005f02:	699b      	ldr	r3, [r3, #24]
 8005f04:	7afa      	ldrb	r2, [r7, #11]
 8005f06:	4611      	mov	r1, r2
 8005f08:	68f8      	ldr	r0, [r7, #12]
 8005f0a:	4798      	blx	r3
 8005f0c:	4603      	mov	r3, r0
 8005f0e:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 8005f10:	7dfb      	ldrb	r3, [r7, #23]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d003      	beq.n	8005f1e <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 8005f16:	7dfb      	ldrb	r3, [r7, #23]
 8005f18:	e002      	b.n	8005f20 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8005f1a:	2303      	movs	r3, #3
 8005f1c:	e000      	b.n	8005f20 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 8005f1e:	2300      	movs	r3, #0
}
 8005f20:	4618      	mov	r0, r3
 8005f22:	3718      	adds	r7, #24
 8005f24:	46bd      	mov	sp, r7
 8005f26:	bd80      	pop	{r7, pc}

08005f28 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b086      	sub	sp, #24
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	60f8      	str	r0, [r7, #12]
 8005f30:	460b      	mov	r3, r1
 8005f32:	607a      	str	r2, [r7, #4]
 8005f34:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8005f36:	7afb      	ldrb	r3, [r7, #11]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d16a      	bne.n	8006012 <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	3314      	adds	r3, #20
 8005f40:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005f48:	2b02      	cmp	r3, #2
 8005f4a:	d155      	bne.n	8005ff8 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 8005f4c:	693b      	ldr	r3, [r7, #16]
 8005f4e:	689a      	ldr	r2, [r3, #8]
 8005f50:	693b      	ldr	r3, [r7, #16]
 8005f52:	68db      	ldr	r3, [r3, #12]
 8005f54:	429a      	cmp	r2, r3
 8005f56:	d914      	bls.n	8005f82 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8005f58:	693b      	ldr	r3, [r7, #16]
 8005f5a:	689a      	ldr	r2, [r3, #8]
 8005f5c:	693b      	ldr	r3, [r7, #16]
 8005f5e:	68db      	ldr	r3, [r3, #12]
 8005f60:	1ad2      	subs	r2, r2, r3
 8005f62:	693b      	ldr	r3, [r7, #16]
 8005f64:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8005f66:	693b      	ldr	r3, [r7, #16]
 8005f68:	689b      	ldr	r3, [r3, #8]
 8005f6a:	461a      	mov	r2, r3
 8005f6c:	6879      	ldr	r1, [r7, #4]
 8005f6e:	68f8      	ldr	r0, [r7, #12]
 8005f70:	f000 ff4e 	bl	8006e10 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005f74:	2300      	movs	r3, #0
 8005f76:	2200      	movs	r2, #0
 8005f78:	2100      	movs	r1, #0
 8005f7a:	68f8      	ldr	r0, [r7, #12]
 8005f7c:	f001 fd24 	bl	80079c8 <USBD_LL_PrepareReceive>
 8005f80:	e03a      	b.n	8005ff8 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8005f82:	693b      	ldr	r3, [r7, #16]
 8005f84:	68da      	ldr	r2, [r3, #12]
 8005f86:	693b      	ldr	r3, [r7, #16]
 8005f88:	689b      	ldr	r3, [r3, #8]
 8005f8a:	429a      	cmp	r2, r3
 8005f8c:	d11c      	bne.n	8005fc8 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8005f8e:	693b      	ldr	r3, [r7, #16]
 8005f90:	685a      	ldr	r2, [r3, #4]
 8005f92:	693b      	ldr	r3, [r7, #16]
 8005f94:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8005f96:	429a      	cmp	r2, r3
 8005f98:	d316      	bcc.n	8005fc8 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8005f9a:	693b      	ldr	r3, [r7, #16]
 8005f9c:	685a      	ldr	r2, [r3, #4]
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8005fa4:	429a      	cmp	r2, r3
 8005fa6:	d20f      	bcs.n	8005fc8 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8005fa8:	2200      	movs	r2, #0
 8005faa:	2100      	movs	r1, #0
 8005fac:	68f8      	ldr	r0, [r7, #12]
 8005fae:	f000 ff2f 	bl	8006e10 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005fba:	2300      	movs	r3, #0
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	2100      	movs	r1, #0
 8005fc0:	68f8      	ldr	r0, [r7, #12]
 8005fc2:	f001 fd01 	bl	80079c8 <USBD_LL_PrepareReceive>
 8005fc6:	e017      	b.n	8005ff8 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005fce:	68db      	ldr	r3, [r3, #12]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d00a      	beq.n	8005fea <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8005fda:	2b03      	cmp	r3, #3
 8005fdc:	d105      	bne.n	8005fea <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005fe4:	68db      	ldr	r3, [r3, #12]
 8005fe6:	68f8      	ldr	r0, [r7, #12]
 8005fe8:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8005fea:	2180      	movs	r1, #128	; 0x80
 8005fec:	68f8      	ldr	r0, [r7, #12]
 8005fee:	f001 fbe5 	bl	80077bc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8005ff2:	68f8      	ldr	r0, [r7, #12]
 8005ff4:	f000 ff5e 	bl	8006eb4 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8005ffe:	2b01      	cmp	r3, #1
 8006000:	d123      	bne.n	800604a <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8006002:	68f8      	ldr	r0, [r7, #12]
 8006004:	f7ff fe9b 	bl	8005d3e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	2200      	movs	r2, #0
 800600c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8006010:	e01b      	b.n	800604a <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006018:	695b      	ldr	r3, [r3, #20]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d013      	beq.n	8006046 <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8006024:	2b03      	cmp	r3, #3
 8006026:	d10e      	bne.n	8006046 <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800602e:	695b      	ldr	r3, [r3, #20]
 8006030:	7afa      	ldrb	r2, [r7, #11]
 8006032:	4611      	mov	r1, r2
 8006034:	68f8      	ldr	r0, [r7, #12]
 8006036:	4798      	blx	r3
 8006038:	4603      	mov	r3, r0
 800603a:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800603c:	7dfb      	ldrb	r3, [r7, #23]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d003      	beq.n	800604a <USBD_LL_DataInStage+0x122>
    {
      return ret;
 8006042:	7dfb      	ldrb	r3, [r7, #23]
 8006044:	e002      	b.n	800604c <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8006046:	2303      	movs	r3, #3
 8006048:	e000      	b.n	800604c <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 800604a:	2300      	movs	r3, #0
}
 800604c:	4618      	mov	r0, r3
 800604e:	3718      	adds	r7, #24
 8006050:	46bd      	mov	sp, r7
 8006052:	bd80      	pop	{r7, pc}

08006054 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8006054:	b580      	push	{r7, lr}
 8006056:	b082      	sub	sp, #8
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2201      	movs	r2, #1
 8006060:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2200      	movs	r2, #0
 8006068:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2200      	movs	r2, #0
 8006070:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	2200      	movs	r2, #0
 8006076:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006080:	2b00      	cmp	r3, #0
 8006082:	d009      	beq.n	8006098 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800608a:	685b      	ldr	r3, [r3, #4]
 800608c:	687a      	ldr	r2, [r7, #4]
 800608e:	6852      	ldr	r2, [r2, #4]
 8006090:	b2d2      	uxtb	r2, r2
 8006092:	4611      	mov	r1, r2
 8006094:	6878      	ldr	r0, [r7, #4]
 8006096:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006098:	2340      	movs	r3, #64	; 0x40
 800609a:	2200      	movs	r2, #0
 800609c:	2100      	movs	r1, #0
 800609e:	6878      	ldr	r0, [r7, #4]
 80060a0:	f001 fb18 	bl	80076d4 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2201      	movs	r2, #1
 80060a8:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2240      	movs	r2, #64	; 0x40
 80060b0:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80060b4:	2340      	movs	r3, #64	; 0x40
 80060b6:	2200      	movs	r2, #0
 80060b8:	2180      	movs	r1, #128	; 0x80
 80060ba:	6878      	ldr	r0, [r7, #4]
 80060bc:	f001 fb0a 	bl	80076d4 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2201      	movs	r2, #1
 80060c4:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2240      	movs	r2, #64	; 0x40
 80060ca:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 80060cc:	2300      	movs	r3, #0
}
 80060ce:	4618      	mov	r0, r3
 80060d0:	3708      	adds	r7, #8
 80060d2:	46bd      	mov	sp, r7
 80060d4:	bd80      	pop	{r7, pc}

080060d6 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80060d6:	b480      	push	{r7}
 80060d8:	b083      	sub	sp, #12
 80060da:	af00      	add	r7, sp, #0
 80060dc:	6078      	str	r0, [r7, #4]
 80060de:	460b      	mov	r3, r1
 80060e0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	78fa      	ldrb	r2, [r7, #3]
 80060e6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80060e8:	2300      	movs	r3, #0
}
 80060ea:	4618      	mov	r0, r3
 80060ec:	370c      	adds	r7, #12
 80060ee:	46bd      	mov	sp, r7
 80060f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f4:	4770      	bx	lr

080060f6 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80060f6:	b480      	push	{r7}
 80060f8:	b083      	sub	sp, #12
 80060fa:	af00      	add	r7, sp, #0
 80060fc:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2204      	movs	r2, #4
 800610e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8006112:	2300      	movs	r3, #0
}
 8006114:	4618      	mov	r0, r3
 8006116:	370c      	adds	r7, #12
 8006118:	46bd      	mov	sp, r7
 800611a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611e:	4770      	bx	lr

08006120 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8006120:	b480      	push	{r7}
 8006122:	b083      	sub	sp, #12
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800612e:	2b04      	cmp	r3, #4
 8006130:	d105      	bne.n	800613e <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800613e:	2300      	movs	r3, #0
}
 8006140:	4618      	mov	r0, r3
 8006142:	370c      	adds	r7, #12
 8006144:	46bd      	mov	sp, r7
 8006146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614a:	4770      	bx	lr

0800614c <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800614c:	b580      	push	{r7, lr}
 800614e:	b082      	sub	sp, #8
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800615a:	2b03      	cmp	r3, #3
 800615c:	d10b      	bne.n	8006176 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006164:	69db      	ldr	r3, [r3, #28]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d005      	beq.n	8006176 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006170:	69db      	ldr	r3, [r3, #28]
 8006172:	6878      	ldr	r0, [r7, #4]
 8006174:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006176:	2300      	movs	r3, #0
}
 8006178:	4618      	mov	r0, r3
 800617a:	3708      	adds	r7, #8
 800617c:	46bd      	mov	sp, r7
 800617e:	bd80      	pop	{r7, pc}

08006180 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8006180:	b480      	push	{r7}
 8006182:	b083      	sub	sp, #12
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
 8006188:	460b      	mov	r3, r1
 800618a:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800618c:	2300      	movs	r3, #0
}
 800618e:	4618      	mov	r0, r3
 8006190:	370c      	adds	r7, #12
 8006192:	46bd      	mov	sp, r7
 8006194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006198:	4770      	bx	lr

0800619a <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800619a:	b480      	push	{r7}
 800619c:	b083      	sub	sp, #12
 800619e:	af00      	add	r7, sp, #0
 80061a0:	6078      	str	r0, [r7, #4]
 80061a2:	460b      	mov	r3, r1
 80061a4:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 80061a6:	2300      	movs	r3, #0
}
 80061a8:	4618      	mov	r0, r3
 80061aa:	370c      	adds	r7, #12
 80061ac:	46bd      	mov	sp, r7
 80061ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b2:	4770      	bx	lr

080061b4 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80061b4:	b480      	push	{r7}
 80061b6:	b083      	sub	sp, #12
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80061bc:	2300      	movs	r3, #0
}
 80061be:	4618      	mov	r0, r3
 80061c0:	370c      	adds	r7, #12
 80061c2:	46bd      	mov	sp, r7
 80061c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c8:	4770      	bx	lr

080061ca <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80061ca:	b580      	push	{r7, lr}
 80061cc:	b082      	sub	sp, #8
 80061ce:	af00      	add	r7, sp, #0
 80061d0:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2201      	movs	r2, #1
 80061d6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d009      	beq.n	80061f8 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80061ea:	685b      	ldr	r3, [r3, #4]
 80061ec:	687a      	ldr	r2, [r7, #4]
 80061ee:	6852      	ldr	r2, [r2, #4]
 80061f0:	b2d2      	uxtb	r2, r2
 80061f2:	4611      	mov	r1, r2
 80061f4:	6878      	ldr	r0, [r7, #4]
 80061f6:	4798      	blx	r3
  }

  return USBD_OK;
 80061f8:	2300      	movs	r3, #0
}
 80061fa:	4618      	mov	r0, r3
 80061fc:	3708      	adds	r7, #8
 80061fe:	46bd      	mov	sp, r7
 8006200:	bd80      	pop	{r7, pc}

08006202 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8006202:	b480      	push	{r7}
 8006204:	b087      	sub	sp, #28
 8006206:	af00      	add	r7, sp, #0
 8006208:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800620e:	697b      	ldr	r3, [r7, #20]
 8006210:	781b      	ldrb	r3, [r3, #0]
 8006212:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8006214:	697b      	ldr	r3, [r7, #20]
 8006216:	3301      	adds	r3, #1
 8006218:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800621a:	697b      	ldr	r3, [r7, #20]
 800621c:	781b      	ldrb	r3, [r3, #0]
 800621e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8006220:	8a3b      	ldrh	r3, [r7, #16]
 8006222:	021b      	lsls	r3, r3, #8
 8006224:	b21a      	sxth	r2, r3
 8006226:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800622a:	4313      	orrs	r3, r2
 800622c:	b21b      	sxth	r3, r3
 800622e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8006230:	89fb      	ldrh	r3, [r7, #14]
}
 8006232:	4618      	mov	r0, r3
 8006234:	371c      	adds	r7, #28
 8006236:	46bd      	mov	sp, r7
 8006238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623c:	4770      	bx	lr
	...

08006240 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b084      	sub	sp, #16
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
 8006248:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800624a:	2300      	movs	r3, #0
 800624c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	781b      	ldrb	r3, [r3, #0]
 8006252:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006256:	2b20      	cmp	r3, #32
 8006258:	d004      	beq.n	8006264 <USBD_StdDevReq+0x24>
 800625a:	2b40      	cmp	r3, #64	; 0x40
 800625c:	d002      	beq.n	8006264 <USBD_StdDevReq+0x24>
 800625e:	2b00      	cmp	r3, #0
 8006260:	d00a      	beq.n	8006278 <USBD_StdDevReq+0x38>
 8006262:	e050      	b.n	8006306 <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800626a:	689b      	ldr	r3, [r3, #8]
 800626c:	6839      	ldr	r1, [r7, #0]
 800626e:	6878      	ldr	r0, [r7, #4]
 8006270:	4798      	blx	r3
 8006272:	4603      	mov	r3, r0
 8006274:	73fb      	strb	r3, [r7, #15]
    break;
 8006276:	e04b      	b.n	8006310 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	785b      	ldrb	r3, [r3, #1]
 800627c:	2b09      	cmp	r3, #9
 800627e:	d83c      	bhi.n	80062fa <USBD_StdDevReq+0xba>
 8006280:	a201      	add	r2, pc, #4	; (adr r2, 8006288 <USBD_StdDevReq+0x48>)
 8006282:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006286:	bf00      	nop
 8006288:	080062dd 	.word	0x080062dd
 800628c:	080062f1 	.word	0x080062f1
 8006290:	080062fb 	.word	0x080062fb
 8006294:	080062e7 	.word	0x080062e7
 8006298:	080062fb 	.word	0x080062fb
 800629c:	080062bb 	.word	0x080062bb
 80062a0:	080062b1 	.word	0x080062b1
 80062a4:	080062fb 	.word	0x080062fb
 80062a8:	080062d3 	.word	0x080062d3
 80062ac:	080062c5 	.word	0x080062c5
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 80062b0:	6839      	ldr	r1, [r7, #0]
 80062b2:	6878      	ldr	r0, [r7, #4]
 80062b4:	f000 f9d0 	bl	8006658 <USBD_GetDescriptor>
      break;
 80062b8:	e024      	b.n	8006304 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 80062ba:	6839      	ldr	r1, [r7, #0]
 80062bc:	6878      	ldr	r0, [r7, #4]
 80062be:	f000 fb5f 	bl	8006980 <USBD_SetAddress>
      break;
 80062c2:	e01f      	b.n	8006304 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 80062c4:	6839      	ldr	r1, [r7, #0]
 80062c6:	6878      	ldr	r0, [r7, #4]
 80062c8:	f000 fb9c 	bl	8006a04 <USBD_SetConfig>
 80062cc:	4603      	mov	r3, r0
 80062ce:	73fb      	strb	r3, [r7, #15]
      break;
 80062d0:	e018      	b.n	8006304 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 80062d2:	6839      	ldr	r1, [r7, #0]
 80062d4:	6878      	ldr	r0, [r7, #4]
 80062d6:	f000 fc39 	bl	8006b4c <USBD_GetConfig>
      break;
 80062da:	e013      	b.n	8006304 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 80062dc:	6839      	ldr	r1, [r7, #0]
 80062de:	6878      	ldr	r0, [r7, #4]
 80062e0:	f000 fc68 	bl	8006bb4 <USBD_GetStatus>
      break;
 80062e4:	e00e      	b.n	8006304 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 80062e6:	6839      	ldr	r1, [r7, #0]
 80062e8:	6878      	ldr	r0, [r7, #4]
 80062ea:	f000 fc96 	bl	8006c1a <USBD_SetFeature>
      break;
 80062ee:	e009      	b.n	8006304 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 80062f0:	6839      	ldr	r1, [r7, #0]
 80062f2:	6878      	ldr	r0, [r7, #4]
 80062f4:	f000 fca5 	bl	8006c42 <USBD_ClrFeature>
      break;
 80062f8:	e004      	b.n	8006304 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 80062fa:	6839      	ldr	r1, [r7, #0]
 80062fc:	6878      	ldr	r0, [r7, #4]
 80062fe:	f000 fcfb 	bl	8006cf8 <USBD_CtlError>
      break;
 8006302:	bf00      	nop
    }
    break;
 8006304:	e004      	b.n	8006310 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 8006306:	6839      	ldr	r1, [r7, #0]
 8006308:	6878      	ldr	r0, [r7, #4]
 800630a:	f000 fcf5 	bl	8006cf8 <USBD_CtlError>
    break;
 800630e:	bf00      	nop
  }

  return ret;
 8006310:	7bfb      	ldrb	r3, [r7, #15]
}
 8006312:	4618      	mov	r0, r3
 8006314:	3710      	adds	r7, #16
 8006316:	46bd      	mov	sp, r7
 8006318:	bd80      	pop	{r7, pc}
 800631a:	bf00      	nop

0800631c <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b084      	sub	sp, #16
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
 8006324:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006326:	2300      	movs	r3, #0
 8006328:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	781b      	ldrb	r3, [r3, #0]
 800632e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006332:	2b20      	cmp	r3, #32
 8006334:	d003      	beq.n	800633e <USBD_StdItfReq+0x22>
 8006336:	2b40      	cmp	r3, #64	; 0x40
 8006338:	d001      	beq.n	800633e <USBD_StdItfReq+0x22>
 800633a:	2b00      	cmp	r3, #0
 800633c:	d12a      	bne.n	8006394 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006344:	3b01      	subs	r3, #1
 8006346:	2b02      	cmp	r3, #2
 8006348:	d81d      	bhi.n	8006386 <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	889b      	ldrh	r3, [r3, #4]
 800634e:	b2db      	uxtb	r3, r3
 8006350:	2b01      	cmp	r3, #1
 8006352:	d813      	bhi.n	800637c <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800635a:	689b      	ldr	r3, [r3, #8]
 800635c:	6839      	ldr	r1, [r7, #0]
 800635e:	6878      	ldr	r0, [r7, #4]
 8006360:	4798      	blx	r3
 8006362:	4603      	mov	r3, r0
 8006364:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	88db      	ldrh	r3, [r3, #6]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d110      	bne.n	8006390 <USBD_StdItfReq+0x74>
 800636e:	7bfb      	ldrb	r3, [r7, #15]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d10d      	bne.n	8006390 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 8006374:	6878      	ldr	r0, [r7, #4]
 8006376:	f000 fd8a 	bl	8006e8e <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800637a:	e009      	b.n	8006390 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 800637c:	6839      	ldr	r1, [r7, #0]
 800637e:	6878      	ldr	r0, [r7, #4]
 8006380:	f000 fcba 	bl	8006cf8 <USBD_CtlError>
      break;
 8006384:	e004      	b.n	8006390 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 8006386:	6839      	ldr	r1, [r7, #0]
 8006388:	6878      	ldr	r0, [r7, #4]
 800638a:	f000 fcb5 	bl	8006cf8 <USBD_CtlError>
      break;
 800638e:	e000      	b.n	8006392 <USBD_StdItfReq+0x76>
      break;
 8006390:	bf00      	nop
    }
    break;
 8006392:	e004      	b.n	800639e <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 8006394:	6839      	ldr	r1, [r7, #0]
 8006396:	6878      	ldr	r0, [r7, #4]
 8006398:	f000 fcae 	bl	8006cf8 <USBD_CtlError>
    break;
 800639c:	bf00      	nop
  }

  return ret;
 800639e:	7bfb      	ldrb	r3, [r7, #15]
}
 80063a0:	4618      	mov	r0, r3
 80063a2:	3710      	adds	r7, #16
 80063a4:	46bd      	mov	sp, r7
 80063a6:	bd80      	pop	{r7, pc}

080063a8 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80063a8:	b580      	push	{r7, lr}
 80063aa:	b084      	sub	sp, #16
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
 80063b0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80063b2:	2300      	movs	r3, #0
 80063b4:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	889b      	ldrh	r3, [r3, #4]
 80063ba:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	781b      	ldrb	r3, [r3, #0]
 80063c0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80063c4:	2b20      	cmp	r3, #32
 80063c6:	d004      	beq.n	80063d2 <USBD_StdEPReq+0x2a>
 80063c8:	2b40      	cmp	r3, #64	; 0x40
 80063ca:	d002      	beq.n	80063d2 <USBD_StdEPReq+0x2a>
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d00a      	beq.n	80063e6 <USBD_StdEPReq+0x3e>
 80063d0:	e137      	b.n	8006642 <USBD_StdEPReq+0x29a>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80063d8:	689b      	ldr	r3, [r3, #8]
 80063da:	6839      	ldr	r1, [r7, #0]
 80063dc:	6878      	ldr	r0, [r7, #4]
 80063de:	4798      	blx	r3
 80063e0:	4603      	mov	r3, r0
 80063e2:	73fb      	strb	r3, [r7, #15]
    break;
 80063e4:	e132      	b.n	800664c <USBD_StdEPReq+0x2a4>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	785b      	ldrb	r3, [r3, #1]
 80063ea:	2b01      	cmp	r3, #1
 80063ec:	d03e      	beq.n	800646c <USBD_StdEPReq+0xc4>
 80063ee:	2b03      	cmp	r3, #3
 80063f0:	d002      	beq.n	80063f8 <USBD_StdEPReq+0x50>
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d079      	beq.n	80064ea <USBD_StdEPReq+0x142>
 80063f6:	e11e      	b.n	8006636 <USBD_StdEPReq+0x28e>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80063fe:	2b02      	cmp	r3, #2
 8006400:	d002      	beq.n	8006408 <USBD_StdEPReq+0x60>
 8006402:	2b03      	cmp	r3, #3
 8006404:	d015      	beq.n	8006432 <USBD_StdEPReq+0x8a>
 8006406:	e02b      	b.n	8006460 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006408:	7bbb      	ldrb	r3, [r7, #14]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d00c      	beq.n	8006428 <USBD_StdEPReq+0x80>
 800640e:	7bbb      	ldrb	r3, [r7, #14]
 8006410:	2b80      	cmp	r3, #128	; 0x80
 8006412:	d009      	beq.n	8006428 <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8006414:	7bbb      	ldrb	r3, [r7, #14]
 8006416:	4619      	mov	r1, r3
 8006418:	6878      	ldr	r0, [r7, #4]
 800641a:	f001 f9cf 	bl	80077bc <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800641e:	2180      	movs	r1, #128	; 0x80
 8006420:	6878      	ldr	r0, [r7, #4]
 8006422:	f001 f9cb 	bl	80077bc <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8006426:	e020      	b.n	800646a <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 8006428:	6839      	ldr	r1, [r7, #0]
 800642a:	6878      	ldr	r0, [r7, #4]
 800642c:	f000 fc64 	bl	8006cf8 <USBD_CtlError>
        break;
 8006430:	e01b      	b.n	800646a <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	885b      	ldrh	r3, [r3, #2]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d10e      	bne.n	8006458 <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800643a:	7bbb      	ldrb	r3, [r7, #14]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d00b      	beq.n	8006458 <USBD_StdEPReq+0xb0>
 8006440:	7bbb      	ldrb	r3, [r7, #14]
 8006442:	2b80      	cmp	r3, #128	; 0x80
 8006444:	d008      	beq.n	8006458 <USBD_StdEPReq+0xb0>
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	88db      	ldrh	r3, [r3, #6]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d104      	bne.n	8006458 <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 800644e:	7bbb      	ldrb	r3, [r7, #14]
 8006450:	4619      	mov	r1, r3
 8006452:	6878      	ldr	r0, [r7, #4]
 8006454:	f001 f9b2 	bl	80077bc <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 8006458:	6878      	ldr	r0, [r7, #4]
 800645a:	f000 fd18 	bl	8006e8e <USBD_CtlSendStatus>

        break;
 800645e:	e004      	b.n	800646a <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 8006460:	6839      	ldr	r1, [r7, #0]
 8006462:	6878      	ldr	r0, [r7, #4]
 8006464:	f000 fc48 	bl	8006cf8 <USBD_CtlError>
        break;
 8006468:	bf00      	nop
      }
      break;
 800646a:	e0e9      	b.n	8006640 <USBD_StdEPReq+0x298>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006472:	2b02      	cmp	r3, #2
 8006474:	d002      	beq.n	800647c <USBD_StdEPReq+0xd4>
 8006476:	2b03      	cmp	r3, #3
 8006478:	d015      	beq.n	80064a6 <USBD_StdEPReq+0xfe>
 800647a:	e02f      	b.n	80064dc <USBD_StdEPReq+0x134>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800647c:	7bbb      	ldrb	r3, [r7, #14]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d00c      	beq.n	800649c <USBD_StdEPReq+0xf4>
 8006482:	7bbb      	ldrb	r3, [r7, #14]
 8006484:	2b80      	cmp	r3, #128	; 0x80
 8006486:	d009      	beq.n	800649c <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8006488:	7bbb      	ldrb	r3, [r7, #14]
 800648a:	4619      	mov	r1, r3
 800648c:	6878      	ldr	r0, [r7, #4]
 800648e:	f001 f995 	bl	80077bc <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8006492:	2180      	movs	r1, #128	; 0x80
 8006494:	6878      	ldr	r0, [r7, #4]
 8006496:	f001 f991 	bl	80077bc <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800649a:	e025      	b.n	80064e8 <USBD_StdEPReq+0x140>
          USBD_CtlError(pdev, req);
 800649c:	6839      	ldr	r1, [r7, #0]
 800649e:	6878      	ldr	r0, [r7, #4]
 80064a0:	f000 fc2a 	bl	8006cf8 <USBD_CtlError>
        break;
 80064a4:	e020      	b.n	80064e8 <USBD_StdEPReq+0x140>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	885b      	ldrh	r3, [r3, #2]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d11b      	bne.n	80064e6 <USBD_StdEPReq+0x13e>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 80064ae:	7bbb      	ldrb	r3, [r7, #14]
 80064b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d004      	beq.n	80064c2 <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80064b8:	7bbb      	ldrb	r3, [r7, #14]
 80064ba:	4619      	mov	r1, r3
 80064bc:	6878      	ldr	r0, [r7, #4]
 80064be:	f001 f9b3 	bl	8007828 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 80064c2:	6878      	ldr	r0, [r7, #4]
 80064c4:	f000 fce3 	bl	8006e8e <USBD_CtlSendStatus>
          ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80064ce:	689b      	ldr	r3, [r3, #8]
 80064d0:	6839      	ldr	r1, [r7, #0]
 80064d2:	6878      	ldr	r0, [r7, #4]
 80064d4:	4798      	blx	r3
 80064d6:	4603      	mov	r3, r0
 80064d8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80064da:	e004      	b.n	80064e6 <USBD_StdEPReq+0x13e>

      default:
        USBD_CtlError(pdev, req);
 80064dc:	6839      	ldr	r1, [r7, #0]
 80064de:	6878      	ldr	r0, [r7, #4]
 80064e0:	f000 fc0a 	bl	8006cf8 <USBD_CtlError>
        break;
 80064e4:	e000      	b.n	80064e8 <USBD_StdEPReq+0x140>
        break;
 80064e6:	bf00      	nop
      }
      break;
 80064e8:	e0aa      	b.n	8006640 <USBD_StdEPReq+0x298>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80064f0:	2b02      	cmp	r3, #2
 80064f2:	d002      	beq.n	80064fa <USBD_StdEPReq+0x152>
 80064f4:	2b03      	cmp	r3, #3
 80064f6:	d032      	beq.n	800655e <USBD_StdEPReq+0x1b6>
 80064f8:	e097      	b.n	800662a <USBD_StdEPReq+0x282>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80064fa:	7bbb      	ldrb	r3, [r7, #14]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d007      	beq.n	8006510 <USBD_StdEPReq+0x168>
 8006500:	7bbb      	ldrb	r3, [r7, #14]
 8006502:	2b80      	cmp	r3, #128	; 0x80
 8006504:	d004      	beq.n	8006510 <USBD_StdEPReq+0x168>
        {
          USBD_CtlError(pdev, req);
 8006506:	6839      	ldr	r1, [r7, #0]
 8006508:	6878      	ldr	r0, [r7, #4]
 800650a:	f000 fbf5 	bl	8006cf8 <USBD_CtlError>
          break;
 800650e:	e091      	b.n	8006634 <USBD_StdEPReq+0x28c>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006510:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006514:	2b00      	cmp	r3, #0
 8006516:	da0b      	bge.n	8006530 <USBD_StdEPReq+0x188>
 8006518:	7bbb      	ldrb	r3, [r7, #14]
 800651a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800651e:	4613      	mov	r3, r2
 8006520:	009b      	lsls	r3, r3, #2
 8006522:	4413      	add	r3, r2
 8006524:	009b      	lsls	r3, r3, #2
 8006526:	3310      	adds	r3, #16
 8006528:	687a      	ldr	r2, [r7, #4]
 800652a:	4413      	add	r3, r2
 800652c:	3304      	adds	r3, #4
 800652e:	e00b      	b.n	8006548 <USBD_StdEPReq+0x1a0>
              &pdev->ep_out[ep_addr & 0x7FU];
 8006530:	7bbb      	ldrb	r3, [r7, #14]
 8006532:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006536:	4613      	mov	r3, r2
 8006538:	009b      	lsls	r3, r3, #2
 800653a:	4413      	add	r3, r2
 800653c:	009b      	lsls	r3, r3, #2
 800653e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006542:	687a      	ldr	r2, [r7, #4]
 8006544:	4413      	add	r3, r2
 8006546:	3304      	adds	r3, #4
 8006548:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 800654a:	68bb      	ldr	r3, [r7, #8]
 800654c:	2200      	movs	r2, #0
 800654e:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006550:	68bb      	ldr	r3, [r7, #8]
 8006552:	2202      	movs	r2, #2
 8006554:	4619      	mov	r1, r3
 8006556:	6878      	ldr	r0, [r7, #4]
 8006558:	f000 fc3f 	bl	8006dda <USBD_CtlSendData>
        break;
 800655c:	e06a      	b.n	8006634 <USBD_StdEPReq+0x28c>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 800655e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006562:	2b00      	cmp	r3, #0
 8006564:	da11      	bge.n	800658a <USBD_StdEPReq+0x1e2>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006566:	7bbb      	ldrb	r3, [r7, #14]
 8006568:	f003 020f 	and.w	r2, r3, #15
 800656c:	6879      	ldr	r1, [r7, #4]
 800656e:	4613      	mov	r3, r2
 8006570:	009b      	lsls	r3, r3, #2
 8006572:	4413      	add	r3, r2
 8006574:	009b      	lsls	r3, r3, #2
 8006576:	440b      	add	r3, r1
 8006578:	3324      	adds	r3, #36	; 0x24
 800657a:	881b      	ldrh	r3, [r3, #0]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d117      	bne.n	80065b0 <USBD_StdEPReq+0x208>
          {
            USBD_CtlError(pdev, req);
 8006580:	6839      	ldr	r1, [r7, #0]
 8006582:	6878      	ldr	r0, [r7, #4]
 8006584:	f000 fbb8 	bl	8006cf8 <USBD_CtlError>
            break;
 8006588:	e054      	b.n	8006634 <USBD_StdEPReq+0x28c>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800658a:	7bbb      	ldrb	r3, [r7, #14]
 800658c:	f003 020f 	and.w	r2, r3, #15
 8006590:	6879      	ldr	r1, [r7, #4]
 8006592:	4613      	mov	r3, r2
 8006594:	009b      	lsls	r3, r3, #2
 8006596:	4413      	add	r3, r2
 8006598:	009b      	lsls	r3, r3, #2
 800659a:	440b      	add	r3, r1
 800659c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80065a0:	881b      	ldrh	r3, [r3, #0]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d104      	bne.n	80065b0 <USBD_StdEPReq+0x208>
          {
            USBD_CtlError(pdev, req);
 80065a6:	6839      	ldr	r1, [r7, #0]
 80065a8:	6878      	ldr	r0, [r7, #4]
 80065aa:	f000 fba5 	bl	8006cf8 <USBD_CtlError>
            break;
 80065ae:	e041      	b.n	8006634 <USBD_StdEPReq+0x28c>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80065b0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	da0b      	bge.n	80065d0 <USBD_StdEPReq+0x228>
 80065b8:	7bbb      	ldrb	r3, [r7, #14]
 80065ba:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80065be:	4613      	mov	r3, r2
 80065c0:	009b      	lsls	r3, r3, #2
 80065c2:	4413      	add	r3, r2
 80065c4:	009b      	lsls	r3, r3, #2
 80065c6:	3310      	adds	r3, #16
 80065c8:	687a      	ldr	r2, [r7, #4]
 80065ca:	4413      	add	r3, r2
 80065cc:	3304      	adds	r3, #4
 80065ce:	e00b      	b.n	80065e8 <USBD_StdEPReq+0x240>
              &pdev->ep_out[ep_addr & 0x7FU];
 80065d0:	7bbb      	ldrb	r3, [r7, #14]
 80065d2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80065d6:	4613      	mov	r3, r2
 80065d8:	009b      	lsls	r3, r3, #2
 80065da:	4413      	add	r3, r2
 80065dc:	009b      	lsls	r3, r3, #2
 80065de:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80065e2:	687a      	ldr	r2, [r7, #4]
 80065e4:	4413      	add	r3, r2
 80065e6:	3304      	adds	r3, #4
 80065e8:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80065ea:	7bbb      	ldrb	r3, [r7, #14]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d002      	beq.n	80065f6 <USBD_StdEPReq+0x24e>
 80065f0:	7bbb      	ldrb	r3, [r7, #14]
 80065f2:	2b80      	cmp	r3, #128	; 0x80
 80065f4:	d103      	bne.n	80065fe <USBD_StdEPReq+0x256>
          {
            pep->status = 0x0000U;
 80065f6:	68bb      	ldr	r3, [r7, #8]
 80065f8:	2200      	movs	r2, #0
 80065fa:	601a      	str	r2, [r3, #0]
 80065fc:	e00e      	b.n	800661c <USBD_StdEPReq+0x274>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80065fe:	7bbb      	ldrb	r3, [r7, #14]
 8006600:	4619      	mov	r1, r3
 8006602:	6878      	ldr	r0, [r7, #4]
 8006604:	f001 f946 	bl	8007894 <USBD_LL_IsStallEP>
 8006608:	4603      	mov	r3, r0
 800660a:	2b00      	cmp	r3, #0
 800660c:	d003      	beq.n	8006616 <USBD_StdEPReq+0x26e>
          {
            pep->status = 0x0001U;
 800660e:	68bb      	ldr	r3, [r7, #8]
 8006610:	2201      	movs	r2, #1
 8006612:	601a      	str	r2, [r3, #0]
 8006614:	e002      	b.n	800661c <USBD_StdEPReq+0x274>
          }
          else
          {
            pep->status = 0x0000U;
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	2200      	movs	r2, #0
 800661a:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800661c:	68bb      	ldr	r3, [r7, #8]
 800661e:	2202      	movs	r2, #2
 8006620:	4619      	mov	r1, r3
 8006622:	6878      	ldr	r0, [r7, #4]
 8006624:	f000 fbd9 	bl	8006dda <USBD_CtlSendData>
          break;
 8006628:	e004      	b.n	8006634 <USBD_StdEPReq+0x28c>

      default:
        USBD_CtlError(pdev, req);
 800662a:	6839      	ldr	r1, [r7, #0]
 800662c:	6878      	ldr	r0, [r7, #4]
 800662e:	f000 fb63 	bl	8006cf8 <USBD_CtlError>
        break;
 8006632:	bf00      	nop
      }
      break;
 8006634:	e004      	b.n	8006640 <USBD_StdEPReq+0x298>

    default:
      USBD_CtlError(pdev, req);
 8006636:	6839      	ldr	r1, [r7, #0]
 8006638:	6878      	ldr	r0, [r7, #4]
 800663a:	f000 fb5d 	bl	8006cf8 <USBD_CtlError>
      break;
 800663e:	bf00      	nop
    }
    break;
 8006640:	e004      	b.n	800664c <USBD_StdEPReq+0x2a4>

  default:
    USBD_CtlError(pdev, req);
 8006642:	6839      	ldr	r1, [r7, #0]
 8006644:	6878      	ldr	r0, [r7, #4]
 8006646:	f000 fb57 	bl	8006cf8 <USBD_CtlError>
    break;
 800664a:	bf00      	nop
  }

  return ret;
 800664c:	7bfb      	ldrb	r3, [r7, #15]
}
 800664e:	4618      	mov	r0, r3
 8006650:	3710      	adds	r7, #16
 8006652:	46bd      	mov	sp, r7
 8006654:	bd80      	pop	{r7, pc}
	...

08006658 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b084      	sub	sp, #16
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
 8006660:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006662:	2300      	movs	r3, #0
 8006664:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8006666:	2300      	movs	r3, #0
 8006668:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800666a:	2300      	movs	r3, #0
 800666c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	885b      	ldrh	r3, [r3, #2]
 8006672:	0a1b      	lsrs	r3, r3, #8
 8006674:	b29b      	uxth	r3, r3
 8006676:	3b01      	subs	r3, #1
 8006678:	2b0e      	cmp	r3, #14
 800667a:	f200 8152 	bhi.w	8006922 <USBD_GetDescriptor+0x2ca>
 800667e:	a201      	add	r2, pc, #4	; (adr r2, 8006684 <USBD_GetDescriptor+0x2c>)
 8006680:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006684:	080066f5 	.word	0x080066f5
 8006688:	0800670d 	.word	0x0800670d
 800668c:	0800674d 	.word	0x0800674d
 8006690:	08006923 	.word	0x08006923
 8006694:	08006923 	.word	0x08006923
 8006698:	080068c3 	.word	0x080068c3
 800669c:	080068ef 	.word	0x080068ef
 80066a0:	08006923 	.word	0x08006923
 80066a4:	08006923 	.word	0x08006923
 80066a8:	08006923 	.word	0x08006923
 80066ac:	08006923 	.word	0x08006923
 80066b0:	08006923 	.word	0x08006923
 80066b4:	08006923 	.word	0x08006923
 80066b8:	08006923 	.word	0x08006923
 80066bc:	080066c1 	.word	0x080066c1
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
  case USB_DESC_TYPE_BOS:
    if (pdev->pDesc->GetBOSDescriptor != NULL)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80066c6:	69db      	ldr	r3, [r3, #28]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d00b      	beq.n	80066e4 <USBD_GetDescriptor+0x8c>
    {
      pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80066d2:	69db      	ldr	r3, [r3, #28]
 80066d4:	687a      	ldr	r2, [r7, #4]
 80066d6:	7c12      	ldrb	r2, [r2, #16]
 80066d8:	f107 0108 	add.w	r1, r7, #8
 80066dc:	4610      	mov	r0, r2
 80066de:	4798      	blx	r3
 80066e0:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 80066e2:	e126      	b.n	8006932 <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 80066e4:	6839      	ldr	r1, [r7, #0]
 80066e6:	6878      	ldr	r0, [r7, #4]
 80066e8:	f000 fb06 	bl	8006cf8 <USBD_CtlError>
      err++;
 80066ec:	7afb      	ldrb	r3, [r7, #11]
 80066ee:	3301      	adds	r3, #1
 80066f0:	72fb      	strb	r3, [r7, #11]
    break;
 80066f2:	e11e      	b.n	8006932 <USBD_GetDescriptor+0x2da>
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	687a      	ldr	r2, [r7, #4]
 80066fe:	7c12      	ldrb	r2, [r2, #16]
 8006700:	f107 0108 	add.w	r1, r7, #8
 8006704:	4610      	mov	r0, r2
 8006706:	4798      	blx	r3
 8006708:	60f8      	str	r0, [r7, #12]
    break;
 800670a:	e112      	b.n	8006932 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	7c1b      	ldrb	r3, [r3, #16]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d10d      	bne.n	8006730 <USBD_GetDescriptor+0xd8>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800671a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800671c:	f107 0208 	add.w	r2, r7, #8
 8006720:	4610      	mov	r0, r2
 8006722:	4798      	blx	r3
 8006724:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	3301      	adds	r3, #1
 800672a:	2202      	movs	r2, #2
 800672c:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800672e:	e100      	b.n	8006932 <USBD_GetDescriptor+0x2da>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006738:	f107 0208 	add.w	r2, r7, #8
 800673c:	4610      	mov	r0, r2
 800673e:	4798      	blx	r3
 8006740:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	3301      	adds	r3, #1
 8006746:	2202      	movs	r2, #2
 8006748:	701a      	strb	r2, [r3, #0]
    break;
 800674a:	e0f2      	b.n	8006932 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	885b      	ldrh	r3, [r3, #2]
 8006750:	b2db      	uxtb	r3, r3
 8006752:	2b05      	cmp	r3, #5
 8006754:	f200 80ac 	bhi.w	80068b0 <USBD_GetDescriptor+0x258>
 8006758:	a201      	add	r2, pc, #4	; (adr r2, 8006760 <USBD_GetDescriptor+0x108>)
 800675a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800675e:	bf00      	nop
 8006760:	08006779 	.word	0x08006779
 8006764:	080067ad 	.word	0x080067ad
 8006768:	080067e1 	.word	0x080067e1
 800676c:	08006815 	.word	0x08006815
 8006770:	08006849 	.word	0x08006849
 8006774:	0800687d 	.word	0x0800687d
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800677e:	685b      	ldr	r3, [r3, #4]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d00b      	beq.n	800679c <USBD_GetDescriptor+0x144>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800678a:	685b      	ldr	r3, [r3, #4]
 800678c:	687a      	ldr	r2, [r7, #4]
 800678e:	7c12      	ldrb	r2, [r2, #16]
 8006790:	f107 0108 	add.w	r1, r7, #8
 8006794:	4610      	mov	r0, r2
 8006796:	4798      	blx	r3
 8006798:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800679a:	e091      	b.n	80068c0 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800679c:	6839      	ldr	r1, [r7, #0]
 800679e:	6878      	ldr	r0, [r7, #4]
 80067a0:	f000 faaa 	bl	8006cf8 <USBD_CtlError>
        err++;
 80067a4:	7afb      	ldrb	r3, [r7, #11]
 80067a6:	3301      	adds	r3, #1
 80067a8:	72fb      	strb	r3, [r7, #11]
      break;
 80067aa:	e089      	b.n	80068c0 <USBD_GetDescriptor+0x268>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80067b2:	689b      	ldr	r3, [r3, #8]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d00b      	beq.n	80067d0 <USBD_GetDescriptor+0x178>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80067be:	689b      	ldr	r3, [r3, #8]
 80067c0:	687a      	ldr	r2, [r7, #4]
 80067c2:	7c12      	ldrb	r2, [r2, #16]
 80067c4:	f107 0108 	add.w	r1, r7, #8
 80067c8:	4610      	mov	r0, r2
 80067ca:	4798      	blx	r3
 80067cc:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80067ce:	e077      	b.n	80068c0 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 80067d0:	6839      	ldr	r1, [r7, #0]
 80067d2:	6878      	ldr	r0, [r7, #4]
 80067d4:	f000 fa90 	bl	8006cf8 <USBD_CtlError>
        err++;
 80067d8:	7afb      	ldrb	r3, [r7, #11]
 80067da:	3301      	adds	r3, #1
 80067dc:	72fb      	strb	r3, [r7, #11]
      break;
 80067de:	e06f      	b.n	80068c0 <USBD_GetDescriptor+0x268>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80067e6:	68db      	ldr	r3, [r3, #12]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d00b      	beq.n	8006804 <USBD_GetDescriptor+0x1ac>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80067f2:	68db      	ldr	r3, [r3, #12]
 80067f4:	687a      	ldr	r2, [r7, #4]
 80067f6:	7c12      	ldrb	r2, [r2, #16]
 80067f8:	f107 0108 	add.w	r1, r7, #8
 80067fc:	4610      	mov	r0, r2
 80067fe:	4798      	blx	r3
 8006800:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006802:	e05d      	b.n	80068c0 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 8006804:	6839      	ldr	r1, [r7, #0]
 8006806:	6878      	ldr	r0, [r7, #4]
 8006808:	f000 fa76 	bl	8006cf8 <USBD_CtlError>
        err++;
 800680c:	7afb      	ldrb	r3, [r7, #11]
 800680e:	3301      	adds	r3, #1
 8006810:	72fb      	strb	r3, [r7, #11]
      break;
 8006812:	e055      	b.n	80068c0 <USBD_GetDescriptor+0x268>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800681a:	691b      	ldr	r3, [r3, #16]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d00b      	beq.n	8006838 <USBD_GetDescriptor+0x1e0>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006826:	691b      	ldr	r3, [r3, #16]
 8006828:	687a      	ldr	r2, [r7, #4]
 800682a:	7c12      	ldrb	r2, [r2, #16]
 800682c:	f107 0108 	add.w	r1, r7, #8
 8006830:	4610      	mov	r0, r2
 8006832:	4798      	blx	r3
 8006834:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006836:	e043      	b.n	80068c0 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 8006838:	6839      	ldr	r1, [r7, #0]
 800683a:	6878      	ldr	r0, [r7, #4]
 800683c:	f000 fa5c 	bl	8006cf8 <USBD_CtlError>
        err++;
 8006840:	7afb      	ldrb	r3, [r7, #11]
 8006842:	3301      	adds	r3, #1
 8006844:	72fb      	strb	r3, [r7, #11]
      break;
 8006846:	e03b      	b.n	80068c0 <USBD_GetDescriptor+0x268>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800684e:	695b      	ldr	r3, [r3, #20]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d00b      	beq.n	800686c <USBD_GetDescriptor+0x214>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800685a:	695b      	ldr	r3, [r3, #20]
 800685c:	687a      	ldr	r2, [r7, #4]
 800685e:	7c12      	ldrb	r2, [r2, #16]
 8006860:	f107 0108 	add.w	r1, r7, #8
 8006864:	4610      	mov	r0, r2
 8006866:	4798      	blx	r3
 8006868:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800686a:	e029      	b.n	80068c0 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800686c:	6839      	ldr	r1, [r7, #0]
 800686e:	6878      	ldr	r0, [r7, #4]
 8006870:	f000 fa42 	bl	8006cf8 <USBD_CtlError>
        err++;
 8006874:	7afb      	ldrb	r3, [r7, #11]
 8006876:	3301      	adds	r3, #1
 8006878:	72fb      	strb	r3, [r7, #11]
      break;
 800687a:	e021      	b.n	80068c0 <USBD_GetDescriptor+0x268>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006882:	699b      	ldr	r3, [r3, #24]
 8006884:	2b00      	cmp	r3, #0
 8006886:	d00b      	beq.n	80068a0 <USBD_GetDescriptor+0x248>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800688e:	699b      	ldr	r3, [r3, #24]
 8006890:	687a      	ldr	r2, [r7, #4]
 8006892:	7c12      	ldrb	r2, [r2, #16]
 8006894:	f107 0108 	add.w	r1, r7, #8
 8006898:	4610      	mov	r0, r2
 800689a:	4798      	blx	r3
 800689c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800689e:	e00f      	b.n	80068c0 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 80068a0:	6839      	ldr	r1, [r7, #0]
 80068a2:	6878      	ldr	r0, [r7, #4]
 80068a4:	f000 fa28 	bl	8006cf8 <USBD_CtlError>
        err++;
 80068a8:	7afb      	ldrb	r3, [r7, #11]
 80068aa:	3301      	adds	r3, #1
 80068ac:	72fb      	strb	r3, [r7, #11]
      break;
 80068ae:	e007      	b.n	80068c0 <USBD_GetDescriptor+0x268>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 80068b0:	6839      	ldr	r1, [r7, #0]
 80068b2:	6878      	ldr	r0, [r7, #4]
 80068b4:	f000 fa20 	bl	8006cf8 <USBD_CtlError>
      err++;
 80068b8:	7afb      	ldrb	r3, [r7, #11]
 80068ba:	3301      	adds	r3, #1
 80068bc:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 80068be:	bf00      	nop
    }
    break;
 80068c0:	e037      	b.n	8006932 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	7c1b      	ldrb	r3, [r3, #16]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d109      	bne.n	80068de <USBD_GetDescriptor+0x286>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80068d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068d2:	f107 0208 	add.w	r2, r7, #8
 80068d6:	4610      	mov	r0, r2
 80068d8:	4798      	blx	r3
 80068da:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 80068dc:	e029      	b.n	8006932 <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 80068de:	6839      	ldr	r1, [r7, #0]
 80068e0:	6878      	ldr	r0, [r7, #4]
 80068e2:	f000 fa09 	bl	8006cf8 <USBD_CtlError>
      err++;
 80068e6:	7afb      	ldrb	r3, [r7, #11]
 80068e8:	3301      	adds	r3, #1
 80068ea:	72fb      	strb	r3, [r7, #11]
    break;
 80068ec:	e021      	b.n	8006932 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	7c1b      	ldrb	r3, [r3, #16]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d10d      	bne.n	8006912 <USBD_GetDescriptor+0x2ba>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80068fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068fe:	f107 0208 	add.w	r2, r7, #8
 8006902:	4610      	mov	r0, r2
 8006904:	4798      	blx	r3
 8006906:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	3301      	adds	r3, #1
 800690c:	2207      	movs	r2, #7
 800690e:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8006910:	e00f      	b.n	8006932 <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 8006912:	6839      	ldr	r1, [r7, #0]
 8006914:	6878      	ldr	r0, [r7, #4]
 8006916:	f000 f9ef 	bl	8006cf8 <USBD_CtlError>
      err++;
 800691a:	7afb      	ldrb	r3, [r7, #11]
 800691c:	3301      	adds	r3, #1
 800691e:	72fb      	strb	r3, [r7, #11]
    break;
 8006920:	e007      	b.n	8006932 <USBD_GetDescriptor+0x2da>

  default:
    USBD_CtlError(pdev, req);
 8006922:	6839      	ldr	r1, [r7, #0]
 8006924:	6878      	ldr	r0, [r7, #4]
 8006926:	f000 f9e7 	bl	8006cf8 <USBD_CtlError>
    err++;
 800692a:	7afb      	ldrb	r3, [r7, #11]
 800692c:	3301      	adds	r3, #1
 800692e:	72fb      	strb	r3, [r7, #11]
    break;
 8006930:	bf00      	nop
  }

  if (err != 0U)
 8006932:	7afb      	ldrb	r3, [r7, #11]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d11e      	bne.n	8006976 <USBD_GetDescriptor+0x31e>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	88db      	ldrh	r3, [r3, #6]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d016      	beq.n	800696e <USBD_GetDescriptor+0x316>
    {
      if (len != 0U)
 8006940:	893b      	ldrh	r3, [r7, #8]
 8006942:	2b00      	cmp	r3, #0
 8006944:	d00e      	beq.n	8006964 <USBD_GetDescriptor+0x30c>
      {
        len = MIN(len, req->wLength);
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	88da      	ldrh	r2, [r3, #6]
 800694a:	893b      	ldrh	r3, [r7, #8]
 800694c:	4293      	cmp	r3, r2
 800694e:	bf28      	it	cs
 8006950:	4613      	movcs	r3, r2
 8006952:	b29b      	uxth	r3, r3
 8006954:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 8006956:	893b      	ldrh	r3, [r7, #8]
 8006958:	461a      	mov	r2, r3
 800695a:	68f9      	ldr	r1, [r7, #12]
 800695c:	6878      	ldr	r0, [r7, #4]
 800695e:	f000 fa3c 	bl	8006dda <USBD_CtlSendData>
 8006962:	e009      	b.n	8006978 <USBD_GetDescriptor+0x320>
      }
      else
      {
        USBD_CtlError(pdev, req);
 8006964:	6839      	ldr	r1, [r7, #0]
 8006966:	6878      	ldr	r0, [r7, #4]
 8006968:	f000 f9c6 	bl	8006cf8 <USBD_CtlError>
 800696c:	e004      	b.n	8006978 <USBD_GetDescriptor+0x320>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 800696e:	6878      	ldr	r0, [r7, #4]
 8006970:	f000 fa8d 	bl	8006e8e <USBD_CtlSendStatus>
 8006974:	e000      	b.n	8006978 <USBD_GetDescriptor+0x320>
    return;
 8006976:	bf00      	nop
    }
  }
}
 8006978:	3710      	adds	r7, #16
 800697a:	46bd      	mov	sp, r7
 800697c:	bd80      	pop	{r7, pc}
 800697e:	bf00      	nop

08006980 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006980:	b580      	push	{r7, lr}
 8006982:	b084      	sub	sp, #16
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
 8006988:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	889b      	ldrh	r3, [r3, #4]
 800698e:	2b00      	cmp	r3, #0
 8006990:	d130      	bne.n	80069f4 <USBD_SetAddress+0x74>
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	88db      	ldrh	r3, [r3, #6]
 8006996:	2b00      	cmp	r3, #0
 8006998:	d12c      	bne.n	80069f4 <USBD_SetAddress+0x74>
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	885b      	ldrh	r3, [r3, #2]
 800699e:	2b7f      	cmp	r3, #127	; 0x7f
 80069a0:	d828      	bhi.n	80069f4 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80069a2:	683b      	ldr	r3, [r7, #0]
 80069a4:	885b      	ldrh	r3, [r3, #2]
 80069a6:	b2db      	uxtb	r3, r3
 80069a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80069ac:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80069b4:	2b03      	cmp	r3, #3
 80069b6:	d104      	bne.n	80069c2 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 80069b8:	6839      	ldr	r1, [r7, #0]
 80069ba:	6878      	ldr	r0, [r7, #4]
 80069bc:	f000 f99c 	bl	8006cf8 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80069c0:	e01c      	b.n	80069fc <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	7bfa      	ldrb	r2, [r7, #15]
 80069c6:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80069ca:	7bfb      	ldrb	r3, [r7, #15]
 80069cc:	4619      	mov	r1, r3
 80069ce:	6878      	ldr	r0, [r7, #4]
 80069d0:	f000 ff8c 	bl	80078ec <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80069d4:	6878      	ldr	r0, [r7, #4]
 80069d6:	f000 fa5a 	bl	8006e8e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80069da:	7bfb      	ldrb	r3, [r7, #15]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d004      	beq.n	80069ea <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2202      	movs	r2, #2
 80069e4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80069e8:	e008      	b.n	80069fc <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2201      	movs	r2, #1
 80069ee:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80069f2:	e003      	b.n	80069fc <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80069f4:	6839      	ldr	r1, [r7, #0]
 80069f6:	6878      	ldr	r0, [r7, #4]
 80069f8:	f000 f97e 	bl	8006cf8 <USBD_CtlError>
  }
}
 80069fc:	bf00      	nop
 80069fe:	3710      	adds	r7, #16
 8006a00:	46bd      	mov	sp, r7
 8006a02:	bd80      	pop	{r7, pc}

08006a04 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b084      	sub	sp, #16
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
 8006a0c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006a0e:	2300      	movs	r3, #0
 8006a10:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	885b      	ldrh	r3, [r3, #2]
 8006a16:	b2da      	uxtb	r2, r3
 8006a18:	4b4b      	ldr	r3, [pc, #300]	; (8006b48 <USBD_SetConfig+0x144>)
 8006a1a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8006a1c:	4b4a      	ldr	r3, [pc, #296]	; (8006b48 <USBD_SetConfig+0x144>)
 8006a1e:	781b      	ldrb	r3, [r3, #0]
 8006a20:	2b01      	cmp	r3, #1
 8006a22:	d905      	bls.n	8006a30 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8006a24:	6839      	ldr	r1, [r7, #0]
 8006a26:	6878      	ldr	r0, [r7, #4]
 8006a28:	f000 f966 	bl	8006cf8 <USBD_CtlError>
    return USBD_FAIL;
 8006a2c:	2303      	movs	r3, #3
 8006a2e:	e087      	b.n	8006b40 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006a36:	2b02      	cmp	r3, #2
 8006a38:	d002      	beq.n	8006a40 <USBD_SetConfig+0x3c>
 8006a3a:	2b03      	cmp	r3, #3
 8006a3c:	d025      	beq.n	8006a8a <USBD_SetConfig+0x86>
 8006a3e:	e071      	b.n	8006b24 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 8006a40:	4b41      	ldr	r3, [pc, #260]	; (8006b48 <USBD_SetConfig+0x144>)
 8006a42:	781b      	ldrb	r3, [r3, #0]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d01c      	beq.n	8006a82 <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 8006a48:	4b3f      	ldr	r3, [pc, #252]	; (8006b48 <USBD_SetConfig+0x144>)
 8006a4a:	781b      	ldrb	r3, [r3, #0]
 8006a4c:	461a      	mov	r2, r3
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 8006a52:	4b3d      	ldr	r3, [pc, #244]	; (8006b48 <USBD_SetConfig+0x144>)
 8006a54:	781b      	ldrb	r3, [r3, #0]
 8006a56:	4619      	mov	r1, r3
 8006a58:	6878      	ldr	r0, [r7, #4]
 8006a5a:	f7ff f97b 	bl	8005d54 <USBD_SetClassConfig>
 8006a5e:	4603      	mov	r3, r0
 8006a60:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 8006a62:	7bfb      	ldrb	r3, [r7, #15]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d004      	beq.n	8006a72 <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 8006a68:	6839      	ldr	r1, [r7, #0]
 8006a6a:	6878      	ldr	r0, [r7, #4]
 8006a6c:	f000 f944 	bl	8006cf8 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8006a70:	e065      	b.n	8006b3e <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 8006a72:	6878      	ldr	r0, [r7, #4]
 8006a74:	f000 fa0b 	bl	8006e8e <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2203      	movs	r2, #3
 8006a7c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 8006a80:	e05d      	b.n	8006b3e <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 8006a82:	6878      	ldr	r0, [r7, #4]
 8006a84:	f000 fa03 	bl	8006e8e <USBD_CtlSendStatus>
    break;
 8006a88:	e059      	b.n	8006b3e <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 8006a8a:	4b2f      	ldr	r3, [pc, #188]	; (8006b48 <USBD_SetConfig+0x144>)
 8006a8c:	781b      	ldrb	r3, [r3, #0]
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d112      	bne.n	8006ab8 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2202      	movs	r2, #2
 8006a96:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 8006a9a:	4b2b      	ldr	r3, [pc, #172]	; (8006b48 <USBD_SetConfig+0x144>)
 8006a9c:	781b      	ldrb	r3, [r3, #0]
 8006a9e:	461a      	mov	r2, r3
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8006aa4:	4b28      	ldr	r3, [pc, #160]	; (8006b48 <USBD_SetConfig+0x144>)
 8006aa6:	781b      	ldrb	r3, [r3, #0]
 8006aa8:	4619      	mov	r1, r3
 8006aaa:	6878      	ldr	r0, [r7, #4]
 8006aac:	f7ff f96e 	bl	8005d8c <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 8006ab0:	6878      	ldr	r0, [r7, #4]
 8006ab2:	f000 f9ec 	bl	8006e8e <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8006ab6:	e042      	b.n	8006b3e <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 8006ab8:	4b23      	ldr	r3, [pc, #140]	; (8006b48 <USBD_SetConfig+0x144>)
 8006aba:	781b      	ldrb	r3, [r3, #0]
 8006abc:	461a      	mov	r2, r3
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	429a      	cmp	r2, r3
 8006ac4:	d02a      	beq.n	8006b1c <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	685b      	ldr	r3, [r3, #4]
 8006aca:	b2db      	uxtb	r3, r3
 8006acc:	4619      	mov	r1, r3
 8006ace:	6878      	ldr	r0, [r7, #4]
 8006ad0:	f7ff f95c 	bl	8005d8c <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 8006ad4:	4b1c      	ldr	r3, [pc, #112]	; (8006b48 <USBD_SetConfig+0x144>)
 8006ad6:	781b      	ldrb	r3, [r3, #0]
 8006ad8:	461a      	mov	r2, r3
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 8006ade:	4b1a      	ldr	r3, [pc, #104]	; (8006b48 <USBD_SetConfig+0x144>)
 8006ae0:	781b      	ldrb	r3, [r3, #0]
 8006ae2:	4619      	mov	r1, r3
 8006ae4:	6878      	ldr	r0, [r7, #4]
 8006ae6:	f7ff f935 	bl	8005d54 <USBD_SetClassConfig>
 8006aea:	4603      	mov	r3, r0
 8006aec:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 8006aee:	7bfb      	ldrb	r3, [r7, #15]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d00f      	beq.n	8006b14 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 8006af4:	6839      	ldr	r1, [r7, #0]
 8006af6:	6878      	ldr	r0, [r7, #4]
 8006af8:	f000 f8fe 	bl	8006cf8 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	685b      	ldr	r3, [r3, #4]
 8006b00:	b2db      	uxtb	r3, r3
 8006b02:	4619      	mov	r1, r3
 8006b04:	6878      	ldr	r0, [r7, #4]
 8006b06:	f7ff f941 	bl	8005d8c <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	2202      	movs	r2, #2
 8006b0e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 8006b12:	e014      	b.n	8006b3e <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 8006b14:	6878      	ldr	r0, [r7, #4]
 8006b16:	f000 f9ba 	bl	8006e8e <USBD_CtlSendStatus>
    break;
 8006b1a:	e010      	b.n	8006b3e <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 8006b1c:	6878      	ldr	r0, [r7, #4]
 8006b1e:	f000 f9b6 	bl	8006e8e <USBD_CtlSendStatus>
    break;
 8006b22:	e00c      	b.n	8006b3e <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 8006b24:	6839      	ldr	r1, [r7, #0]
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f000 f8e6 	bl	8006cf8 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 8006b2c:	4b06      	ldr	r3, [pc, #24]	; (8006b48 <USBD_SetConfig+0x144>)
 8006b2e:	781b      	ldrb	r3, [r3, #0]
 8006b30:	4619      	mov	r1, r3
 8006b32:	6878      	ldr	r0, [r7, #4]
 8006b34:	f7ff f92a 	bl	8005d8c <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 8006b38:	2303      	movs	r3, #3
 8006b3a:	73fb      	strb	r3, [r7, #15]
    break;
 8006b3c:	bf00      	nop
  }

  return ret;
 8006b3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b40:	4618      	mov	r0, r3
 8006b42:	3710      	adds	r7, #16
 8006b44:	46bd      	mov	sp, r7
 8006b46:	bd80      	pop	{r7, pc}
 8006b48:	20000260 	.word	0x20000260

08006b4c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b082      	sub	sp, #8
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
 8006b54:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	88db      	ldrh	r3, [r3, #6]
 8006b5a:	2b01      	cmp	r3, #1
 8006b5c:	d004      	beq.n	8006b68 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8006b5e:	6839      	ldr	r1, [r7, #0]
 8006b60:	6878      	ldr	r0, [r7, #4]
 8006b62:	f000 f8c9 	bl	8006cf8 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 8006b66:	e021      	b.n	8006bac <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006b6e:	2b01      	cmp	r3, #1
 8006b70:	db17      	blt.n	8006ba2 <USBD_GetConfig+0x56>
 8006b72:	2b02      	cmp	r3, #2
 8006b74:	dd02      	ble.n	8006b7c <USBD_GetConfig+0x30>
 8006b76:	2b03      	cmp	r3, #3
 8006b78:	d00b      	beq.n	8006b92 <USBD_GetConfig+0x46>
 8006b7a:	e012      	b.n	8006ba2 <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2200      	movs	r2, #0
 8006b80:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	3308      	adds	r3, #8
 8006b86:	2201      	movs	r2, #1
 8006b88:	4619      	mov	r1, r3
 8006b8a:	6878      	ldr	r0, [r7, #4]
 8006b8c:	f000 f925 	bl	8006dda <USBD_CtlSendData>
      break;
 8006b90:	e00c      	b.n	8006bac <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	3304      	adds	r3, #4
 8006b96:	2201      	movs	r2, #1
 8006b98:	4619      	mov	r1, r3
 8006b9a:	6878      	ldr	r0, [r7, #4]
 8006b9c:	f000 f91d 	bl	8006dda <USBD_CtlSendData>
      break;
 8006ba0:	e004      	b.n	8006bac <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 8006ba2:	6839      	ldr	r1, [r7, #0]
 8006ba4:	6878      	ldr	r0, [r7, #4]
 8006ba6:	f000 f8a7 	bl	8006cf8 <USBD_CtlError>
      break;
 8006baa:	bf00      	nop
}
 8006bac:	bf00      	nop
 8006bae:	3708      	adds	r7, #8
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	bd80      	pop	{r7, pc}

08006bb4 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006bb4:	b580      	push	{r7, lr}
 8006bb6:	b082      	sub	sp, #8
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]
 8006bbc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006bc4:	3b01      	subs	r3, #1
 8006bc6:	2b02      	cmp	r3, #2
 8006bc8:	d81e      	bhi.n	8006c08 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 8006bca:	683b      	ldr	r3, [r7, #0]
 8006bcc:	88db      	ldrh	r3, [r3, #6]
 8006bce:	2b02      	cmp	r3, #2
 8006bd0:	d004      	beq.n	8006bdc <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 8006bd2:	6839      	ldr	r1, [r7, #0]
 8006bd4:	6878      	ldr	r0, [r7, #4]
 8006bd6:	f000 f88f 	bl	8006cf8 <USBD_CtlError>
      break;
 8006bda:	e01a      	b.n	8006c12 <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2201      	movs	r2, #1
 8006be0:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d005      	beq.n	8006bf8 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	68db      	ldr	r3, [r3, #12]
 8006bf0:	f043 0202 	orr.w	r2, r3, #2
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	330c      	adds	r3, #12
 8006bfc:	2202      	movs	r2, #2
 8006bfe:	4619      	mov	r1, r3
 8006c00:	6878      	ldr	r0, [r7, #4]
 8006c02:	f000 f8ea 	bl	8006dda <USBD_CtlSendData>
    break;
 8006c06:	e004      	b.n	8006c12 <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 8006c08:	6839      	ldr	r1, [r7, #0]
 8006c0a:	6878      	ldr	r0, [r7, #4]
 8006c0c:	f000 f874 	bl	8006cf8 <USBD_CtlError>
    break;
 8006c10:	bf00      	nop
  }
}
 8006c12:	bf00      	nop
 8006c14:	3708      	adds	r7, #8
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bd80      	pop	{r7, pc}

08006c1a <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006c1a:	b580      	push	{r7, lr}
 8006c1c:	b082      	sub	sp, #8
 8006c1e:	af00      	add	r7, sp, #0
 8006c20:	6078      	str	r0, [r7, #4]
 8006c22:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	885b      	ldrh	r3, [r3, #2]
 8006c28:	2b01      	cmp	r3, #1
 8006c2a:	d106      	bne.n	8006c3a <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2201      	movs	r2, #1
 8006c30:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8006c34:	6878      	ldr	r0, [r7, #4]
 8006c36:	f000 f92a 	bl	8006e8e <USBD_CtlSendStatus>
  }
}
 8006c3a:	bf00      	nop
 8006c3c:	3708      	adds	r7, #8
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	bd80      	pop	{r7, pc}

08006c42 <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006c42:	b580      	push	{r7, lr}
 8006c44:	b082      	sub	sp, #8
 8006c46:	af00      	add	r7, sp, #0
 8006c48:	6078      	str	r0, [r7, #4]
 8006c4a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006c52:	3b01      	subs	r3, #1
 8006c54:	2b02      	cmp	r3, #2
 8006c56:	d80b      	bhi.n	8006c70 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	885b      	ldrh	r3, [r3, #2]
 8006c5c:	2b01      	cmp	r3, #1
 8006c5e:	d10c      	bne.n	8006c7a <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2200      	movs	r2, #0
 8006c64:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8006c68:	6878      	ldr	r0, [r7, #4]
 8006c6a:	f000 f910 	bl	8006e8e <USBD_CtlSendStatus>
      }
      break;
 8006c6e:	e004      	b.n	8006c7a <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8006c70:	6839      	ldr	r1, [r7, #0]
 8006c72:	6878      	ldr	r0, [r7, #4]
 8006c74:	f000 f840 	bl	8006cf8 <USBD_CtlError>
      break;
 8006c78:	e000      	b.n	8006c7c <USBD_ClrFeature+0x3a>
      break;
 8006c7a:	bf00      	nop
  }
}
 8006c7c:	bf00      	nop
 8006c7e:	3708      	adds	r7, #8
 8006c80:	46bd      	mov	sp, r7
 8006c82:	bd80      	pop	{r7, pc}

08006c84 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b084      	sub	sp, #16
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
 8006c8c:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	781a      	ldrb	r2, [r3, #0]
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	3301      	adds	r3, #1
 8006c9e:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	781a      	ldrb	r2, [r3, #0]
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	3301      	adds	r3, #1
 8006cac:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8006cae:	68f8      	ldr	r0, [r7, #12]
 8006cb0:	f7ff faa7 	bl	8006202 <SWAPBYTE>
 8006cb4:	4603      	mov	r3, r0
 8006cb6:	461a      	mov	r2, r3
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	3301      	adds	r3, #1
 8006cc0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	3301      	adds	r3, #1
 8006cc6:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8006cc8:	68f8      	ldr	r0, [r7, #12]
 8006cca:	f7ff fa9a 	bl	8006202 <SWAPBYTE>
 8006cce:	4603      	mov	r3, r0
 8006cd0:	461a      	mov	r2, r3
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	3301      	adds	r3, #1
 8006cda:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	3301      	adds	r3, #1
 8006ce0:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8006ce2:	68f8      	ldr	r0, [r7, #12]
 8006ce4:	f7ff fa8d 	bl	8006202 <SWAPBYTE>
 8006ce8:	4603      	mov	r3, r0
 8006cea:	461a      	mov	r2, r3
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	80da      	strh	r2, [r3, #6]
}
 8006cf0:	bf00      	nop
 8006cf2:	3710      	adds	r7, #16
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	bd80      	pop	{r7, pc}

08006cf8 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	b082      	sub	sp, #8
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
 8006d00:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8006d02:	2180      	movs	r1, #128	; 0x80
 8006d04:	6878      	ldr	r0, [r7, #4]
 8006d06:	f000 fd59 	bl	80077bc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8006d0a:	2100      	movs	r1, #0
 8006d0c:	6878      	ldr	r0, [r7, #4]
 8006d0e:	f000 fd55 	bl	80077bc <USBD_LL_StallEP>
}
 8006d12:	bf00      	nop
 8006d14:	3708      	adds	r7, #8
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bd80      	pop	{r7, pc}

08006d1a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8006d1a:	b580      	push	{r7, lr}
 8006d1c:	b086      	sub	sp, #24
 8006d1e:	af00      	add	r7, sp, #0
 8006d20:	60f8      	str	r0, [r7, #12]
 8006d22:	60b9      	str	r1, [r7, #8]
 8006d24:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8006d26:	2300      	movs	r3, #0
 8006d28:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d036      	beq.n	8006d9e <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8006d34:	6938      	ldr	r0, [r7, #16]
 8006d36:	f000 f836 	bl	8006da6 <USBD_GetLen>
 8006d3a:	4603      	mov	r3, r0
 8006d3c:	3301      	adds	r3, #1
 8006d3e:	b29b      	uxth	r3, r3
 8006d40:	005b      	lsls	r3, r3, #1
 8006d42:	b29a      	uxth	r2, r3
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8006d48:	7dfb      	ldrb	r3, [r7, #23]
 8006d4a:	68ba      	ldr	r2, [r7, #8]
 8006d4c:	4413      	add	r3, r2
 8006d4e:	687a      	ldr	r2, [r7, #4]
 8006d50:	7812      	ldrb	r2, [r2, #0]
 8006d52:	701a      	strb	r2, [r3, #0]
  idx++;
 8006d54:	7dfb      	ldrb	r3, [r7, #23]
 8006d56:	3301      	adds	r3, #1
 8006d58:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8006d5a:	7dfb      	ldrb	r3, [r7, #23]
 8006d5c:	68ba      	ldr	r2, [r7, #8]
 8006d5e:	4413      	add	r3, r2
 8006d60:	2203      	movs	r2, #3
 8006d62:	701a      	strb	r2, [r3, #0]
  idx++;
 8006d64:	7dfb      	ldrb	r3, [r7, #23]
 8006d66:	3301      	adds	r3, #1
 8006d68:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8006d6a:	e013      	b.n	8006d94 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8006d6c:	7dfb      	ldrb	r3, [r7, #23]
 8006d6e:	68ba      	ldr	r2, [r7, #8]
 8006d70:	4413      	add	r3, r2
 8006d72:	693a      	ldr	r2, [r7, #16]
 8006d74:	7812      	ldrb	r2, [r2, #0]
 8006d76:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8006d78:	693b      	ldr	r3, [r7, #16]
 8006d7a:	3301      	adds	r3, #1
 8006d7c:	613b      	str	r3, [r7, #16]
    idx++;
 8006d7e:	7dfb      	ldrb	r3, [r7, #23]
 8006d80:	3301      	adds	r3, #1
 8006d82:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8006d84:	7dfb      	ldrb	r3, [r7, #23]
 8006d86:	68ba      	ldr	r2, [r7, #8]
 8006d88:	4413      	add	r3, r2
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	701a      	strb	r2, [r3, #0]
    idx++;
 8006d8e:	7dfb      	ldrb	r3, [r7, #23]
 8006d90:	3301      	adds	r3, #1
 8006d92:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8006d94:	693b      	ldr	r3, [r7, #16]
 8006d96:	781b      	ldrb	r3, [r3, #0]
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d1e7      	bne.n	8006d6c <USBD_GetString+0x52>
 8006d9c:	e000      	b.n	8006da0 <USBD_GetString+0x86>
    return;
 8006d9e:	bf00      	nop
  }
}
 8006da0:	3718      	adds	r7, #24
 8006da2:	46bd      	mov	sp, r7
 8006da4:	bd80      	pop	{r7, pc}

08006da6 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8006da6:	b480      	push	{r7}
 8006da8:	b085      	sub	sp, #20
 8006daa:	af00      	add	r7, sp, #0
 8006dac:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8006dae:	2300      	movs	r3, #0
 8006db0:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8006db6:	e005      	b.n	8006dc4 <USBD_GetLen+0x1e>
  {
    len++;
 8006db8:	7bfb      	ldrb	r3, [r7, #15]
 8006dba:	3301      	adds	r3, #1
 8006dbc:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	3301      	adds	r3, #1
 8006dc2:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8006dc4:	68bb      	ldr	r3, [r7, #8]
 8006dc6:	781b      	ldrb	r3, [r3, #0]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d1f5      	bne.n	8006db8 <USBD_GetLen+0x12>
  }

  return len;
 8006dcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dce:	4618      	mov	r0, r3
 8006dd0:	3714      	adds	r7, #20
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd8:	4770      	bx	lr

08006dda <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8006dda:	b580      	push	{r7, lr}
 8006ddc:	b084      	sub	sp, #16
 8006dde:	af00      	add	r7, sp, #0
 8006de0:	60f8      	str	r0, [r7, #12]
 8006de2:	60b9      	str	r1, [r7, #8]
 8006de4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	2202      	movs	r2, #2
 8006dea:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	687a      	ldr	r2, [r7, #4]
 8006df2:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	687a      	ldr	r2, [r7, #4]
 8006df8:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	68ba      	ldr	r2, [r7, #8]
 8006dfe:	2100      	movs	r1, #0
 8006e00:	68f8      	ldr	r0, [r7, #12]
 8006e02:	f000 fda9 	bl	8007958 <USBD_LL_Transmit>

  return USBD_OK;
 8006e06:	2300      	movs	r3, #0
}
 8006e08:	4618      	mov	r0, r3
 8006e0a:	3710      	adds	r7, #16
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	bd80      	pop	{r7, pc}

08006e10 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b084      	sub	sp, #16
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	60f8      	str	r0, [r7, #12]
 8006e18:	60b9      	str	r1, [r7, #8]
 8006e1a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	68ba      	ldr	r2, [r7, #8]
 8006e20:	2100      	movs	r1, #0
 8006e22:	68f8      	ldr	r0, [r7, #12]
 8006e24:	f000 fd98 	bl	8007958 <USBD_LL_Transmit>

  return USBD_OK;
 8006e28:	2300      	movs	r3, #0
}
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	3710      	adds	r7, #16
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bd80      	pop	{r7, pc}

08006e32 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8006e32:	b580      	push	{r7, lr}
 8006e34:	b084      	sub	sp, #16
 8006e36:	af00      	add	r7, sp, #0
 8006e38:	60f8      	str	r0, [r7, #12]
 8006e3a:	60b9      	str	r1, [r7, #8]
 8006e3c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	2203      	movs	r2, #3
 8006e42:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	687a      	ldr	r2, [r7, #4]
 8006e4a:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	687a      	ldr	r2, [r7, #4]
 8006e52:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	68ba      	ldr	r2, [r7, #8]
 8006e5a:	2100      	movs	r1, #0
 8006e5c:	68f8      	ldr	r0, [r7, #12]
 8006e5e:	f000 fdb3 	bl	80079c8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006e62:	2300      	movs	r3, #0
}
 8006e64:	4618      	mov	r0, r3
 8006e66:	3710      	adds	r7, #16
 8006e68:	46bd      	mov	sp, r7
 8006e6a:	bd80      	pop	{r7, pc}

08006e6c <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8006e6c:	b580      	push	{r7, lr}
 8006e6e:	b084      	sub	sp, #16
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	60f8      	str	r0, [r7, #12]
 8006e74:	60b9      	str	r1, [r7, #8]
 8006e76:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	68ba      	ldr	r2, [r7, #8]
 8006e7c:	2100      	movs	r1, #0
 8006e7e:	68f8      	ldr	r0, [r7, #12]
 8006e80:	f000 fda2 	bl	80079c8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006e84:	2300      	movs	r3, #0
}
 8006e86:	4618      	mov	r0, r3
 8006e88:	3710      	adds	r7, #16
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	bd80      	pop	{r7, pc}

08006e8e <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8006e8e:	b580      	push	{r7, lr}
 8006e90:	b082      	sub	sp, #8
 8006e92:	af00      	add	r7, sp, #0
 8006e94:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2204      	movs	r2, #4
 8006e9a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8006e9e:	2300      	movs	r3, #0
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	2100      	movs	r1, #0
 8006ea4:	6878      	ldr	r0, [r7, #4]
 8006ea6:	f000 fd57 	bl	8007958 <USBD_LL_Transmit>

  return USBD_OK;
 8006eaa:	2300      	movs	r3, #0
}
 8006eac:	4618      	mov	r0, r3
 8006eae:	3708      	adds	r7, #8
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	bd80      	pop	{r7, pc}

08006eb4 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b082      	sub	sp, #8
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2205      	movs	r2, #5
 8006ec0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	2100      	movs	r1, #0
 8006eca:	6878      	ldr	r0, [r7, #4]
 8006ecc:	f000 fd7c 	bl	80079c8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006ed0:	2300      	movs	r3, #0
}
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	3708      	adds	r7, #8
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	bd80      	pop	{r7, pc}
	...

08006edc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8006edc:	b580      	push	{r7, lr}
 8006ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	4912      	ldr	r1, [pc, #72]	; (8006f2c <MX_USB_DEVICE_Init+0x50>)
 8006ee4:	4812      	ldr	r0, [pc, #72]	; (8006f30 <MX_USB_DEVICE_Init+0x54>)
 8006ee6:	f7fe fec7 	bl	8005c78 <USBD_Init>
 8006eea:	4603      	mov	r3, r0
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d001      	beq.n	8006ef4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8006ef0:	f7f9 fc40 	bl	8000774 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8006ef4:	490f      	ldr	r1, [pc, #60]	; (8006f34 <MX_USB_DEVICE_Init+0x58>)
 8006ef6:	480e      	ldr	r0, [pc, #56]	; (8006f30 <MX_USB_DEVICE_Init+0x54>)
 8006ef8:	f7fe feee 	bl	8005cd8 <USBD_RegisterClass>
 8006efc:	4603      	mov	r3, r0
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d001      	beq.n	8006f06 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8006f02:	f7f9 fc37 	bl	8000774 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8006f06:	490c      	ldr	r1, [pc, #48]	; (8006f38 <MX_USB_DEVICE_Init+0x5c>)
 8006f08:	4809      	ldr	r0, [pc, #36]	; (8006f30 <MX_USB_DEVICE_Init+0x54>)
 8006f0a:	f7fe fe19 	bl	8005b40 <USBD_CDC_RegisterInterface>
 8006f0e:	4603      	mov	r3, r0
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d001      	beq.n	8006f18 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8006f14:	f7f9 fc2e 	bl	8000774 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8006f18:	4805      	ldr	r0, [pc, #20]	; (8006f30 <MX_USB_DEVICE_Init+0x54>)
 8006f1a:	f7fe ff04 	bl	8005d26 <USBD_Start>
 8006f1e:	4603      	mov	r3, r0
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d001      	beq.n	8006f28 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8006f24:	f7f9 fc26 	bl	8000774 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8006f28:	bf00      	nop
 8006f2a:	bd80      	pop	{r7, pc}
 8006f2c:	20000130 	.word	0x20000130
 8006f30:	20000270 	.word	0x20000270
 8006f34:	20000018 	.word	0x20000018
 8006f38:	2000011c 	.word	0x2000011c

08006f3c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8006f3c:	b580      	push	{r7, lr}
 8006f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8006f40:	2200      	movs	r2, #0
 8006f42:	4905      	ldr	r1, [pc, #20]	; (8006f58 <CDC_Init_FS+0x1c>)
 8006f44:	4805      	ldr	r0, [pc, #20]	; (8006f5c <CDC_Init_FS+0x20>)
 8006f46:	f7fe fe10 	bl	8005b6a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8006f4a:	4905      	ldr	r1, [pc, #20]	; (8006f60 <CDC_Init_FS+0x24>)
 8006f4c:	4803      	ldr	r0, [pc, #12]	; (8006f5c <CDC_Init_FS+0x20>)
 8006f4e:	f7fe fe25 	bl	8005b9c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8006f52:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8006f54:	4618      	mov	r0, r3
 8006f56:	bd80      	pop	{r7, pc}
 8006f58:	20000d40 	.word	0x20000d40
 8006f5c:	20000270 	.word	0x20000270
 8006f60:	20000540 	.word	0x20000540

08006f64 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8006f64:	b480      	push	{r7}
 8006f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8006f68:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f72:	4770      	bx	lr

08006f74 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8006f74:	b480      	push	{r7}
 8006f76:	b083      	sub	sp, #12
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	4603      	mov	r3, r0
 8006f7c:	6039      	str	r1, [r7, #0]
 8006f7e:	71fb      	strb	r3, [r7, #7]
 8006f80:	4613      	mov	r3, r2
 8006f82:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8006f84:	79fb      	ldrb	r3, [r7, #7]
 8006f86:	2b23      	cmp	r3, #35	; 0x23
 8006f88:	d84a      	bhi.n	8007020 <CDC_Control_FS+0xac>
 8006f8a:	a201      	add	r2, pc, #4	; (adr r2, 8006f90 <CDC_Control_FS+0x1c>)
 8006f8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f90:	08007021 	.word	0x08007021
 8006f94:	08007021 	.word	0x08007021
 8006f98:	08007021 	.word	0x08007021
 8006f9c:	08007021 	.word	0x08007021
 8006fa0:	08007021 	.word	0x08007021
 8006fa4:	08007021 	.word	0x08007021
 8006fa8:	08007021 	.word	0x08007021
 8006fac:	08007021 	.word	0x08007021
 8006fb0:	08007021 	.word	0x08007021
 8006fb4:	08007021 	.word	0x08007021
 8006fb8:	08007021 	.word	0x08007021
 8006fbc:	08007021 	.word	0x08007021
 8006fc0:	08007021 	.word	0x08007021
 8006fc4:	08007021 	.word	0x08007021
 8006fc8:	08007021 	.word	0x08007021
 8006fcc:	08007021 	.word	0x08007021
 8006fd0:	08007021 	.word	0x08007021
 8006fd4:	08007021 	.word	0x08007021
 8006fd8:	08007021 	.word	0x08007021
 8006fdc:	08007021 	.word	0x08007021
 8006fe0:	08007021 	.word	0x08007021
 8006fe4:	08007021 	.word	0x08007021
 8006fe8:	08007021 	.word	0x08007021
 8006fec:	08007021 	.word	0x08007021
 8006ff0:	08007021 	.word	0x08007021
 8006ff4:	08007021 	.word	0x08007021
 8006ff8:	08007021 	.word	0x08007021
 8006ffc:	08007021 	.word	0x08007021
 8007000:	08007021 	.word	0x08007021
 8007004:	08007021 	.word	0x08007021
 8007008:	08007021 	.word	0x08007021
 800700c:	08007021 	.word	0x08007021
 8007010:	08007021 	.word	0x08007021
 8007014:	08007021 	.word	0x08007021
 8007018:	08007021 	.word	0x08007021
 800701c:	08007021 	.word	0x08007021
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8007020:	bf00      	nop
  }

  return (USBD_OK);
 8007022:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8007024:	4618      	mov	r0, r3
 8007026:	370c      	adds	r7, #12
 8007028:	46bd      	mov	sp, r7
 800702a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702e:	4770      	bx	lr

08007030 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8007030:	b580      	push	{r7, lr}
 8007032:	b082      	sub	sp, #8
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
 8007038:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800703a:	6879      	ldr	r1, [r7, #4]
 800703c:	4805      	ldr	r0, [pc, #20]	; (8007054 <CDC_Receive_FS+0x24>)
 800703e:	f7fe fdad 	bl	8005b9c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8007042:	4804      	ldr	r0, [pc, #16]	; (8007054 <CDC_Receive_FS+0x24>)
 8007044:	f7fe fdee 	bl	8005c24 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8007048:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800704a:	4618      	mov	r0, r3
 800704c:	3708      	adds	r7, #8
 800704e:	46bd      	mov	sp, r7
 8007050:	bd80      	pop	{r7, pc}
 8007052:	bf00      	nop
 8007054:	20000270 	.word	0x20000270

08007058 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8007058:	b580      	push	{r7, lr}
 800705a:	b084      	sub	sp, #16
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]
 8007060:	460b      	mov	r3, r1
 8007062:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8007064:	2300      	movs	r3, #0
 8007066:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8007068:	4b0d      	ldr	r3, [pc, #52]	; (80070a0 <CDC_Transmit_FS+0x48>)
 800706a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800706e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8007070:	68bb      	ldr	r3, [r7, #8]
 8007072:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007076:	2b00      	cmp	r3, #0
 8007078:	d001      	beq.n	800707e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800707a:	2301      	movs	r3, #1
 800707c:	e00b      	b.n	8007096 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800707e:	887b      	ldrh	r3, [r7, #2]
 8007080:	461a      	mov	r2, r3
 8007082:	6879      	ldr	r1, [r7, #4]
 8007084:	4806      	ldr	r0, [pc, #24]	; (80070a0 <CDC_Transmit_FS+0x48>)
 8007086:	f7fe fd70 	bl	8005b6a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800708a:	4805      	ldr	r0, [pc, #20]	; (80070a0 <CDC_Transmit_FS+0x48>)
 800708c:	f7fe fd9a 	bl	8005bc4 <USBD_CDC_TransmitPacket>
 8007090:	4603      	mov	r3, r0
 8007092:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8007094:	7bfb      	ldrb	r3, [r7, #15]
}
 8007096:	4618      	mov	r0, r3
 8007098:	3710      	adds	r7, #16
 800709a:	46bd      	mov	sp, r7
 800709c:	bd80      	pop	{r7, pc}
 800709e:	bf00      	nop
 80070a0:	20000270 	.word	0x20000270

080070a4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80070a4:	b480      	push	{r7}
 80070a6:	b087      	sub	sp, #28
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	60f8      	str	r0, [r7, #12]
 80070ac:	60b9      	str	r1, [r7, #8]
 80070ae:	4613      	mov	r3, r2
 80070b0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80070b2:	2300      	movs	r3, #0
 80070b4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80070b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80070ba:	4618      	mov	r0, r3
 80070bc:	371c      	adds	r7, #28
 80070be:	46bd      	mov	sp, r7
 80070c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c4:	4770      	bx	lr
	...

080070c8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80070c8:	b480      	push	{r7}
 80070ca:	b083      	sub	sp, #12
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	4603      	mov	r3, r0
 80070d0:	6039      	str	r1, [r7, #0]
 80070d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	2212      	movs	r2, #18
 80070d8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80070da:	4b03      	ldr	r3, [pc, #12]	; (80070e8 <USBD_FS_DeviceDescriptor+0x20>)
}
 80070dc:	4618      	mov	r0, r3
 80070de:	370c      	adds	r7, #12
 80070e0:	46bd      	mov	sp, r7
 80070e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e6:	4770      	bx	lr
 80070e8:	20000150 	.word	0x20000150

080070ec <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80070ec:	b480      	push	{r7}
 80070ee:	b083      	sub	sp, #12
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	4603      	mov	r3, r0
 80070f4:	6039      	str	r1, [r7, #0]
 80070f6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	2204      	movs	r2, #4
 80070fc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80070fe:	4b03      	ldr	r3, [pc, #12]	; (800710c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8007100:	4618      	mov	r0, r3
 8007102:	370c      	adds	r7, #12
 8007104:	46bd      	mov	sp, r7
 8007106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710a:	4770      	bx	lr
 800710c:	20000170 	.word	0x20000170

08007110 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007110:	b580      	push	{r7, lr}
 8007112:	b082      	sub	sp, #8
 8007114:	af00      	add	r7, sp, #0
 8007116:	4603      	mov	r3, r0
 8007118:	6039      	str	r1, [r7, #0]
 800711a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800711c:	79fb      	ldrb	r3, [r7, #7]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d105      	bne.n	800712e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007122:	683a      	ldr	r2, [r7, #0]
 8007124:	4907      	ldr	r1, [pc, #28]	; (8007144 <USBD_FS_ProductStrDescriptor+0x34>)
 8007126:	4808      	ldr	r0, [pc, #32]	; (8007148 <USBD_FS_ProductStrDescriptor+0x38>)
 8007128:	f7ff fdf7 	bl	8006d1a <USBD_GetString>
 800712c:	e004      	b.n	8007138 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800712e:	683a      	ldr	r2, [r7, #0]
 8007130:	4904      	ldr	r1, [pc, #16]	; (8007144 <USBD_FS_ProductStrDescriptor+0x34>)
 8007132:	4805      	ldr	r0, [pc, #20]	; (8007148 <USBD_FS_ProductStrDescriptor+0x38>)
 8007134:	f7ff fdf1 	bl	8006d1a <USBD_GetString>
  }
  return USBD_StrDesc;
 8007138:	4b02      	ldr	r3, [pc, #8]	; (8007144 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800713a:	4618      	mov	r0, r3
 800713c:	3708      	adds	r7, #8
 800713e:	46bd      	mov	sp, r7
 8007140:	bd80      	pop	{r7, pc}
 8007142:	bf00      	nop
 8007144:	20001540 	.word	0x20001540
 8007148:	080083f8 	.word	0x080083f8

0800714c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b082      	sub	sp, #8
 8007150:	af00      	add	r7, sp, #0
 8007152:	4603      	mov	r3, r0
 8007154:	6039      	str	r1, [r7, #0]
 8007156:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007158:	683a      	ldr	r2, [r7, #0]
 800715a:	4904      	ldr	r1, [pc, #16]	; (800716c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800715c:	4804      	ldr	r0, [pc, #16]	; (8007170 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800715e:	f7ff fddc 	bl	8006d1a <USBD_GetString>
  return USBD_StrDesc;
 8007162:	4b02      	ldr	r3, [pc, #8]	; (800716c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8007164:	4618      	mov	r0, r3
 8007166:	3708      	adds	r7, #8
 8007168:	46bd      	mov	sp, r7
 800716a:	bd80      	pop	{r7, pc}
 800716c:	20001540 	.word	0x20001540
 8007170:	08008410 	.word	0x08008410

08007174 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007174:	b580      	push	{r7, lr}
 8007176:	b082      	sub	sp, #8
 8007178:	af00      	add	r7, sp, #0
 800717a:	4603      	mov	r3, r0
 800717c:	6039      	str	r1, [r7, #0]
 800717e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	221a      	movs	r2, #26
 8007184:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8007186:	f000 f855 	bl	8007234 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800718a:	4b02      	ldr	r3, [pc, #8]	; (8007194 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800718c:	4618      	mov	r0, r3
 800718e:	3708      	adds	r7, #8
 8007190:	46bd      	mov	sp, r7
 8007192:	bd80      	pop	{r7, pc}
 8007194:	20000174 	.word	0x20000174

08007198 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007198:	b580      	push	{r7, lr}
 800719a:	b082      	sub	sp, #8
 800719c:	af00      	add	r7, sp, #0
 800719e:	4603      	mov	r3, r0
 80071a0:	6039      	str	r1, [r7, #0]
 80071a2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80071a4:	79fb      	ldrb	r3, [r7, #7]
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d105      	bne.n	80071b6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80071aa:	683a      	ldr	r2, [r7, #0]
 80071ac:	4907      	ldr	r1, [pc, #28]	; (80071cc <USBD_FS_ConfigStrDescriptor+0x34>)
 80071ae:	4808      	ldr	r0, [pc, #32]	; (80071d0 <USBD_FS_ConfigStrDescriptor+0x38>)
 80071b0:	f7ff fdb3 	bl	8006d1a <USBD_GetString>
 80071b4:	e004      	b.n	80071c0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80071b6:	683a      	ldr	r2, [r7, #0]
 80071b8:	4904      	ldr	r1, [pc, #16]	; (80071cc <USBD_FS_ConfigStrDescriptor+0x34>)
 80071ba:	4805      	ldr	r0, [pc, #20]	; (80071d0 <USBD_FS_ConfigStrDescriptor+0x38>)
 80071bc:	f7ff fdad 	bl	8006d1a <USBD_GetString>
  }
  return USBD_StrDesc;
 80071c0:	4b02      	ldr	r3, [pc, #8]	; (80071cc <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80071c2:	4618      	mov	r0, r3
 80071c4:	3708      	adds	r7, #8
 80071c6:	46bd      	mov	sp, r7
 80071c8:	bd80      	pop	{r7, pc}
 80071ca:	bf00      	nop
 80071cc:	20001540 	.word	0x20001540
 80071d0:	08008424 	.word	0x08008424

080071d4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80071d4:	b580      	push	{r7, lr}
 80071d6:	b082      	sub	sp, #8
 80071d8:	af00      	add	r7, sp, #0
 80071da:	4603      	mov	r3, r0
 80071dc:	6039      	str	r1, [r7, #0]
 80071de:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80071e0:	79fb      	ldrb	r3, [r7, #7]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d105      	bne.n	80071f2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80071e6:	683a      	ldr	r2, [r7, #0]
 80071e8:	4907      	ldr	r1, [pc, #28]	; (8007208 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80071ea:	4808      	ldr	r0, [pc, #32]	; (800720c <USBD_FS_InterfaceStrDescriptor+0x38>)
 80071ec:	f7ff fd95 	bl	8006d1a <USBD_GetString>
 80071f0:	e004      	b.n	80071fc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80071f2:	683a      	ldr	r2, [r7, #0]
 80071f4:	4904      	ldr	r1, [pc, #16]	; (8007208 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80071f6:	4805      	ldr	r0, [pc, #20]	; (800720c <USBD_FS_InterfaceStrDescriptor+0x38>)
 80071f8:	f7ff fd8f 	bl	8006d1a <USBD_GetString>
  }
  return USBD_StrDesc;
 80071fc:	4b02      	ldr	r3, [pc, #8]	; (8007208 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80071fe:	4618      	mov	r0, r3
 8007200:	3708      	adds	r7, #8
 8007202:	46bd      	mov	sp, r7
 8007204:	bd80      	pop	{r7, pc}
 8007206:	bf00      	nop
 8007208:	20001540 	.word	0x20001540
 800720c:	08008430 	.word	0x08008430

08007210 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007210:	b480      	push	{r7}
 8007212:	b083      	sub	sp, #12
 8007214:	af00      	add	r7, sp, #0
 8007216:	4603      	mov	r3, r0
 8007218:	6039      	str	r1, [r7, #0]
 800721a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	220c      	movs	r2, #12
 8007220:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 8007222:	4b03      	ldr	r3, [pc, #12]	; (8007230 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8007224:	4618      	mov	r0, r3
 8007226:	370c      	adds	r7, #12
 8007228:	46bd      	mov	sp, r7
 800722a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722e:	4770      	bx	lr
 8007230:	20000164 	.word	0x20000164

08007234 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8007234:	b580      	push	{r7, lr}
 8007236:	b084      	sub	sp, #16
 8007238:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800723a:	4b0f      	ldr	r3, [pc, #60]	; (8007278 <Get_SerialNum+0x44>)
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8007240:	4b0e      	ldr	r3, [pc, #56]	; (800727c <Get_SerialNum+0x48>)
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8007246:	4b0e      	ldr	r3, [pc, #56]	; (8007280 <Get_SerialNum+0x4c>)
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800724c:	68fa      	ldr	r2, [r7, #12]
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	4413      	add	r3, r2
 8007252:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	2b00      	cmp	r3, #0
 8007258:	d009      	beq.n	800726e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800725a:	2208      	movs	r2, #8
 800725c:	4909      	ldr	r1, [pc, #36]	; (8007284 <Get_SerialNum+0x50>)
 800725e:	68f8      	ldr	r0, [r7, #12]
 8007260:	f000 f814 	bl	800728c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8007264:	2204      	movs	r2, #4
 8007266:	4908      	ldr	r1, [pc, #32]	; (8007288 <Get_SerialNum+0x54>)
 8007268:	68b8      	ldr	r0, [r7, #8]
 800726a:	f000 f80f 	bl	800728c <IntToUnicode>
  }
}
 800726e:	bf00      	nop
 8007270:	3710      	adds	r7, #16
 8007272:	46bd      	mov	sp, r7
 8007274:	bd80      	pop	{r7, pc}
 8007276:	bf00      	nop
 8007278:	1fff7590 	.word	0x1fff7590
 800727c:	1fff7594 	.word	0x1fff7594
 8007280:	1fff7598 	.word	0x1fff7598
 8007284:	20000176 	.word	0x20000176
 8007288:	20000186 	.word	0x20000186

0800728c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800728c:	b480      	push	{r7}
 800728e:	b087      	sub	sp, #28
 8007290:	af00      	add	r7, sp, #0
 8007292:	60f8      	str	r0, [r7, #12]
 8007294:	60b9      	str	r1, [r7, #8]
 8007296:	4613      	mov	r3, r2
 8007298:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800729a:	2300      	movs	r3, #0
 800729c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800729e:	2300      	movs	r3, #0
 80072a0:	75fb      	strb	r3, [r7, #23]
 80072a2:	e027      	b.n	80072f4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	0f1b      	lsrs	r3, r3, #28
 80072a8:	2b09      	cmp	r3, #9
 80072aa:	d80b      	bhi.n	80072c4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	0f1b      	lsrs	r3, r3, #28
 80072b0:	b2da      	uxtb	r2, r3
 80072b2:	7dfb      	ldrb	r3, [r7, #23]
 80072b4:	005b      	lsls	r3, r3, #1
 80072b6:	4619      	mov	r1, r3
 80072b8:	68bb      	ldr	r3, [r7, #8]
 80072ba:	440b      	add	r3, r1
 80072bc:	3230      	adds	r2, #48	; 0x30
 80072be:	b2d2      	uxtb	r2, r2
 80072c0:	701a      	strb	r2, [r3, #0]
 80072c2:	e00a      	b.n	80072da <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	0f1b      	lsrs	r3, r3, #28
 80072c8:	b2da      	uxtb	r2, r3
 80072ca:	7dfb      	ldrb	r3, [r7, #23]
 80072cc:	005b      	lsls	r3, r3, #1
 80072ce:	4619      	mov	r1, r3
 80072d0:	68bb      	ldr	r3, [r7, #8]
 80072d2:	440b      	add	r3, r1
 80072d4:	3237      	adds	r2, #55	; 0x37
 80072d6:	b2d2      	uxtb	r2, r2
 80072d8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	011b      	lsls	r3, r3, #4
 80072de:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80072e0:	7dfb      	ldrb	r3, [r7, #23]
 80072e2:	005b      	lsls	r3, r3, #1
 80072e4:	3301      	adds	r3, #1
 80072e6:	68ba      	ldr	r2, [r7, #8]
 80072e8:	4413      	add	r3, r2
 80072ea:	2200      	movs	r2, #0
 80072ec:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80072ee:	7dfb      	ldrb	r3, [r7, #23]
 80072f0:	3301      	adds	r3, #1
 80072f2:	75fb      	strb	r3, [r7, #23]
 80072f4:	7dfa      	ldrb	r2, [r7, #23]
 80072f6:	79fb      	ldrb	r3, [r7, #7]
 80072f8:	429a      	cmp	r2, r3
 80072fa:	d3d3      	bcc.n	80072a4 <IntToUnicode+0x18>
  }
}
 80072fc:	bf00      	nop
 80072fe:	371c      	adds	r7, #28
 8007300:	46bd      	mov	sp, r7
 8007302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007306:	4770      	bx	lr

08007308 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b08a      	sub	sp, #40	; 0x28
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007310:	f107 0314 	add.w	r3, r7, #20
 8007314:	2200      	movs	r2, #0
 8007316:	601a      	str	r2, [r3, #0]
 8007318:	605a      	str	r2, [r3, #4]
 800731a:	609a      	str	r2, [r3, #8]
 800731c:	60da      	str	r2, [r3, #12]
 800731e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007328:	d14e      	bne.n	80073c8 <HAL_PCD_MspInit+0xc0>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800732a:	4b29      	ldr	r3, [pc, #164]	; (80073d0 <HAL_PCD_MspInit+0xc8>)
 800732c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800732e:	4a28      	ldr	r2, [pc, #160]	; (80073d0 <HAL_PCD_MspInit+0xc8>)
 8007330:	f043 0301 	orr.w	r3, r3, #1
 8007334:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007336:	4b26      	ldr	r3, [pc, #152]	; (80073d0 <HAL_PCD_MspInit+0xc8>)
 8007338:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800733a:	f003 0301 	and.w	r3, r3, #1
 800733e:	613b      	str	r3, [r7, #16]
 8007340:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8007342:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8007346:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007348:	2302      	movs	r3, #2
 800734a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800734c:	2300      	movs	r3, #0
 800734e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007350:	2303      	movs	r3, #3
 8007352:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007354:	230a      	movs	r3, #10
 8007356:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007358:	f107 0314 	add.w	r3, r7, #20
 800735c:	4619      	mov	r1, r3
 800735e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007362:	f7f9 fe69 	bl	8001038 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007366:	4b1a      	ldr	r3, [pc, #104]	; (80073d0 <HAL_PCD_MspInit+0xc8>)
 8007368:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800736a:	4a19      	ldr	r2, [pc, #100]	; (80073d0 <HAL_PCD_MspInit+0xc8>)
 800736c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007370:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007372:	4b17      	ldr	r3, [pc, #92]	; (80073d0 <HAL_PCD_MspInit+0xc8>)
 8007374:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007376:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800737a:	60fb      	str	r3, [r7, #12]
 800737c:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800737e:	4b14      	ldr	r3, [pc, #80]	; (80073d0 <HAL_PCD_MspInit+0xc8>)
 8007380:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007382:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007386:	2b00      	cmp	r3, #0
 8007388:	d114      	bne.n	80073b4 <HAL_PCD_MspInit+0xac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800738a:	4b11      	ldr	r3, [pc, #68]	; (80073d0 <HAL_PCD_MspInit+0xc8>)
 800738c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800738e:	4a10      	ldr	r2, [pc, #64]	; (80073d0 <HAL_PCD_MspInit+0xc8>)
 8007390:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007394:	6593      	str	r3, [r2, #88]	; 0x58
 8007396:	4b0e      	ldr	r3, [pc, #56]	; (80073d0 <HAL_PCD_MspInit+0xc8>)
 8007398:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800739a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800739e:	60bb      	str	r3, [r7, #8]
 80073a0:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 80073a2:	f7fb f90f 	bl	80025c4 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 80073a6:	4b0a      	ldr	r3, [pc, #40]	; (80073d0 <HAL_PCD_MspInit+0xc8>)
 80073a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073aa:	4a09      	ldr	r2, [pc, #36]	; (80073d0 <HAL_PCD_MspInit+0xc8>)
 80073ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80073b0:	6593      	str	r3, [r2, #88]	; 0x58
 80073b2:	e001      	b.n	80073b8 <HAL_PCD_MspInit+0xb0>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 80073b4:	f7fb f906 	bl	80025c4 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80073b8:	2200      	movs	r2, #0
 80073ba:	2100      	movs	r1, #0
 80073bc:	2043      	movs	r0, #67	; 0x43
 80073be:	f7f9 fe04 	bl	8000fca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80073c2:	2043      	movs	r0, #67	; 0x43
 80073c4:	f7f9 fe1d 	bl	8001002 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80073c8:	bf00      	nop
 80073ca:	3728      	adds	r7, #40	; 0x28
 80073cc:	46bd      	mov	sp, r7
 80073ce:	bd80      	pop	{r7, pc}
 80073d0:	40021000 	.word	0x40021000

080073d4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80073d4:	b580      	push	{r7, lr}
 80073d6:	b082      	sub	sp, #8
 80073d8:	af00      	add	r7, sp, #0
 80073da:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80073e8:	4619      	mov	r1, r3
 80073ea:	4610      	mov	r0, r2
 80073ec:	f7fe fce6 	bl	8005dbc <USBD_LL_SetupStage>
}
 80073f0:	bf00      	nop
 80073f2:	3708      	adds	r7, #8
 80073f4:	46bd      	mov	sp, r7
 80073f6:	bd80      	pop	{r7, pc}

080073f8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80073f8:	b580      	push	{r7, lr}
 80073fa:	b082      	sub	sp, #8
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	6078      	str	r0, [r7, #4]
 8007400:	460b      	mov	r3, r1
 8007402:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800740a:	78fa      	ldrb	r2, [r7, #3]
 800740c:	6879      	ldr	r1, [r7, #4]
 800740e:	4613      	mov	r3, r2
 8007410:	00db      	lsls	r3, r3, #3
 8007412:	1a9b      	subs	r3, r3, r2
 8007414:	009b      	lsls	r3, r3, #2
 8007416:	440b      	add	r3, r1
 8007418:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800741c:	681a      	ldr	r2, [r3, #0]
 800741e:	78fb      	ldrb	r3, [r7, #3]
 8007420:	4619      	mov	r1, r3
 8007422:	f7fe fd1e 	bl	8005e62 <USBD_LL_DataOutStage>
}
 8007426:	bf00      	nop
 8007428:	3708      	adds	r7, #8
 800742a:	46bd      	mov	sp, r7
 800742c:	bd80      	pop	{r7, pc}

0800742e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800742e:	b580      	push	{r7, lr}
 8007430:	b082      	sub	sp, #8
 8007432:	af00      	add	r7, sp, #0
 8007434:	6078      	str	r0, [r7, #4]
 8007436:	460b      	mov	r3, r1
 8007438:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8007440:	78fa      	ldrb	r2, [r7, #3]
 8007442:	6879      	ldr	r1, [r7, #4]
 8007444:	4613      	mov	r3, r2
 8007446:	00db      	lsls	r3, r3, #3
 8007448:	1a9b      	subs	r3, r3, r2
 800744a:	009b      	lsls	r3, r3, #2
 800744c:	440b      	add	r3, r1
 800744e:	3348      	adds	r3, #72	; 0x48
 8007450:	681a      	ldr	r2, [r3, #0]
 8007452:	78fb      	ldrb	r3, [r7, #3]
 8007454:	4619      	mov	r1, r3
 8007456:	f7fe fd67 	bl	8005f28 <USBD_LL_DataInStage>
}
 800745a:	bf00      	nop
 800745c:	3708      	adds	r7, #8
 800745e:	46bd      	mov	sp, r7
 8007460:	bd80      	pop	{r7, pc}

08007462 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007462:	b580      	push	{r7, lr}
 8007464:	b082      	sub	sp, #8
 8007466:	af00      	add	r7, sp, #0
 8007468:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007470:	4618      	mov	r0, r3
 8007472:	f7fe fe6b 	bl	800614c <USBD_LL_SOF>
}
 8007476:	bf00      	nop
 8007478:	3708      	adds	r7, #8
 800747a:	46bd      	mov	sp, r7
 800747c:	bd80      	pop	{r7, pc}

0800747e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800747e:	b580      	push	{r7, lr}
 8007480:	b084      	sub	sp, #16
 8007482:	af00      	add	r7, sp, #0
 8007484:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8007486:	2301      	movs	r3, #1
 8007488:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	68db      	ldr	r3, [r3, #12]
 800748e:	2b02      	cmp	r3, #2
 8007490:	d001      	beq.n	8007496 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8007492:	f7f9 f96f 	bl	8000774 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800749c:	7bfa      	ldrb	r2, [r7, #15]
 800749e:	4611      	mov	r1, r2
 80074a0:	4618      	mov	r0, r3
 80074a2:	f7fe fe18 	bl	80060d6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80074ac:	4618      	mov	r0, r3
 80074ae:	f7fe fdd1 	bl	8006054 <USBD_LL_Reset>
}
 80074b2:	bf00      	nop
 80074b4:	3710      	adds	r7, #16
 80074b6:	46bd      	mov	sp, r7
 80074b8:	bd80      	pop	{r7, pc}
	...

080074bc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b082      	sub	sp, #8
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	687a      	ldr	r2, [r7, #4]
 80074d0:	6812      	ldr	r2, [r2, #0]
 80074d2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80074d6:	f043 0301 	orr.w	r3, r3, #1
 80074da:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80074e2:	4618      	mov	r0, r3
 80074e4:	f7fe fe07 	bl	80060f6 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	6a1b      	ldr	r3, [r3, #32]
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d005      	beq.n	80074fc <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80074f0:	4b04      	ldr	r3, [pc, #16]	; (8007504 <HAL_PCD_SuspendCallback+0x48>)
 80074f2:	691b      	ldr	r3, [r3, #16]
 80074f4:	4a03      	ldr	r2, [pc, #12]	; (8007504 <HAL_PCD_SuspendCallback+0x48>)
 80074f6:	f043 0306 	orr.w	r3, r3, #6
 80074fa:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80074fc:	bf00      	nop
 80074fe:	3708      	adds	r7, #8
 8007500:	46bd      	mov	sp, r7
 8007502:	bd80      	pop	{r7, pc}
 8007504:	e000ed00 	.word	0xe000ed00

08007508 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007508:	b580      	push	{r7, lr}
 800750a:	b082      	sub	sp, #8
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	687a      	ldr	r2, [r7, #4]
 800751c:	6812      	ldr	r2, [r2, #0]
 800751e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007522:	f023 0301 	bic.w	r3, r3, #1
 8007526:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	6a1b      	ldr	r3, [r3, #32]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d007      	beq.n	8007540 <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007530:	4b08      	ldr	r3, [pc, #32]	; (8007554 <HAL_PCD_ResumeCallback+0x4c>)
 8007532:	691b      	ldr	r3, [r3, #16]
 8007534:	4a07      	ldr	r2, [pc, #28]	; (8007554 <HAL_PCD_ResumeCallback+0x4c>)
 8007536:	f023 0306 	bic.w	r3, r3, #6
 800753a:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800753c:	f000 fade 	bl	8007afc <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007546:	4618      	mov	r0, r3
 8007548:	f7fe fdea 	bl	8006120 <USBD_LL_Resume>
}
 800754c:	bf00      	nop
 800754e:	3708      	adds	r7, #8
 8007550:	46bd      	mov	sp, r7
 8007552:	bd80      	pop	{r7, pc}
 8007554:	e000ed00 	.word	0xe000ed00

08007558 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007558:	b580      	push	{r7, lr}
 800755a:	b082      	sub	sp, #8
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
 8007560:	460b      	mov	r3, r1
 8007562:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800756a:	78fa      	ldrb	r2, [r7, #3]
 800756c:	4611      	mov	r1, r2
 800756e:	4618      	mov	r0, r3
 8007570:	f7fe fe13 	bl	800619a <USBD_LL_IsoOUTIncomplete>
}
 8007574:	bf00      	nop
 8007576:	3708      	adds	r7, #8
 8007578:	46bd      	mov	sp, r7
 800757a:	bd80      	pop	{r7, pc}

0800757c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800757c:	b580      	push	{r7, lr}
 800757e:	b082      	sub	sp, #8
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
 8007584:	460b      	mov	r3, r1
 8007586:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800758e:	78fa      	ldrb	r2, [r7, #3]
 8007590:	4611      	mov	r1, r2
 8007592:	4618      	mov	r0, r3
 8007594:	f7fe fdf4 	bl	8006180 <USBD_LL_IsoINIncomplete>
}
 8007598:	bf00      	nop
 800759a:	3708      	adds	r7, #8
 800759c:	46bd      	mov	sp, r7
 800759e:	bd80      	pop	{r7, pc}

080075a0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b082      	sub	sp, #8
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80075ae:	4618      	mov	r0, r3
 80075b0:	f7fe fe00 	bl	80061b4 <USBD_LL_DevConnected>
}
 80075b4:	bf00      	nop
 80075b6:	3708      	adds	r7, #8
 80075b8:	46bd      	mov	sp, r7
 80075ba:	bd80      	pop	{r7, pc}

080075bc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	b082      	sub	sp, #8
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80075ca:	4618      	mov	r0, r3
 80075cc:	f7fe fdfd 	bl	80061ca <USBD_LL_DevDisconnected>
}
 80075d0:	bf00      	nop
 80075d2:	3708      	adds	r7, #8
 80075d4:	46bd      	mov	sp, r7
 80075d6:	bd80      	pop	{r7, pc}

080075d8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b082      	sub	sp, #8
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	781b      	ldrb	r3, [r3, #0]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d13c      	bne.n	8007662 <USBD_LL_Init+0x8a>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80075e8:	4a20      	ldr	r2, [pc, #128]	; (800766c <USBD_LL_Init+0x94>)
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	4a1e      	ldr	r2, [pc, #120]	; (800766c <USBD_LL_Init+0x94>)
 80075f4:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80075f8:	4b1c      	ldr	r3, [pc, #112]	; (800766c <USBD_LL_Init+0x94>)
 80075fa:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80075fe:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8007600:	4b1a      	ldr	r3, [pc, #104]	; (800766c <USBD_LL_Init+0x94>)
 8007602:	2206      	movs	r2, #6
 8007604:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8007606:	4b19      	ldr	r3, [pc, #100]	; (800766c <USBD_LL_Init+0x94>)
 8007608:	2202      	movs	r2, #2
 800760a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800760c:	4b17      	ldr	r3, [pc, #92]	; (800766c <USBD_LL_Init+0x94>)
 800760e:	2202      	movs	r2, #2
 8007610:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8007612:	4b16      	ldr	r3, [pc, #88]	; (800766c <USBD_LL_Init+0x94>)
 8007614:	2200      	movs	r2, #0
 8007616:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8007618:	4b14      	ldr	r3, [pc, #80]	; (800766c <USBD_LL_Init+0x94>)
 800761a:	2200      	movs	r2, #0
 800761c:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800761e:	4b13      	ldr	r3, [pc, #76]	; (800766c <USBD_LL_Init+0x94>)
 8007620:	2200      	movs	r2, #0
 8007622:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8007624:	4b11      	ldr	r3, [pc, #68]	; (800766c <USBD_LL_Init+0x94>)
 8007626:	2200      	movs	r2, #0
 8007628:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800762a:	4b10      	ldr	r3, [pc, #64]	; (800766c <USBD_LL_Init+0x94>)
 800762c:	2200      	movs	r2, #0
 800762e:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8007630:	4b0e      	ldr	r3, [pc, #56]	; (800766c <USBD_LL_Init+0x94>)
 8007632:	2200      	movs	r2, #0
 8007634:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8007636:	480d      	ldr	r0, [pc, #52]	; (800766c <USBD_LL_Init+0x94>)
 8007638:	f7f9 fec0 	bl	80013bc <HAL_PCD_Init>
 800763c:	4603      	mov	r3, r0
 800763e:	2b00      	cmp	r3, #0
 8007640:	d001      	beq.n	8007646 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8007642:	f7f9 f897 	bl	8000774 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8007646:	2180      	movs	r1, #128	; 0x80
 8007648:	4808      	ldr	r0, [pc, #32]	; (800766c <USBD_LL_Init+0x94>)
 800764a:	f7fa ff22 	bl	8002492 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800764e:	2240      	movs	r2, #64	; 0x40
 8007650:	2100      	movs	r1, #0
 8007652:	4806      	ldr	r0, [pc, #24]	; (800766c <USBD_LL_Init+0x94>)
 8007654:	f7fa fed6 	bl	8002404 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8007658:	2280      	movs	r2, #128	; 0x80
 800765a:	2101      	movs	r1, #1
 800765c:	4803      	ldr	r0, [pc, #12]	; (800766c <USBD_LL_Init+0x94>)
 800765e:	f7fa fed1 	bl	8002404 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8007662:	2300      	movs	r3, #0
}
 8007664:	4618      	mov	r0, r3
 8007666:	3708      	adds	r7, #8
 8007668:	46bd      	mov	sp, r7
 800766a:	bd80      	pop	{r7, pc}
 800766c:	20001740 	.word	0x20001740

08007670 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8007670:	b580      	push	{r7, lr}
 8007672:	b084      	sub	sp, #16
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007678:	2300      	movs	r3, #0
 800767a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800767c:	2300      	movs	r3, #0
 800767e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8007686:	4618      	mov	r0, r3
 8007688:	f7f9 ffbc 	bl	8001604 <HAL_PCD_Start>
 800768c:	4603      	mov	r3, r0
 800768e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007690:	7bbb      	ldrb	r3, [r7, #14]
 8007692:	2b03      	cmp	r3, #3
 8007694:	d816      	bhi.n	80076c4 <USBD_LL_Start+0x54>
 8007696:	a201      	add	r2, pc, #4	; (adr r2, 800769c <USBD_LL_Start+0x2c>)
 8007698:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800769c:	080076ad 	.word	0x080076ad
 80076a0:	080076b3 	.word	0x080076b3
 80076a4:	080076b9 	.word	0x080076b9
 80076a8:	080076bf 	.word	0x080076bf
    case HAL_OK :
      usb_status = USBD_OK;
 80076ac:	2300      	movs	r3, #0
 80076ae:	73fb      	strb	r3, [r7, #15]
    break;
 80076b0:	e00b      	b.n	80076ca <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80076b2:	2303      	movs	r3, #3
 80076b4:	73fb      	strb	r3, [r7, #15]
    break;
 80076b6:	e008      	b.n	80076ca <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80076b8:	2301      	movs	r3, #1
 80076ba:	73fb      	strb	r3, [r7, #15]
    break;
 80076bc:	e005      	b.n	80076ca <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80076be:	2303      	movs	r3, #3
 80076c0:	73fb      	strb	r3, [r7, #15]
    break;
 80076c2:	e002      	b.n	80076ca <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 80076c4:	2303      	movs	r3, #3
 80076c6:	73fb      	strb	r3, [r7, #15]
    break;
 80076c8:	bf00      	nop
  }
  return usb_status;
 80076ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80076cc:	4618      	mov	r0, r3
 80076ce:	3710      	adds	r7, #16
 80076d0:	46bd      	mov	sp, r7
 80076d2:	bd80      	pop	{r7, pc}

080076d4 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	b084      	sub	sp, #16
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
 80076dc:	4608      	mov	r0, r1
 80076de:	4611      	mov	r1, r2
 80076e0:	461a      	mov	r2, r3
 80076e2:	4603      	mov	r3, r0
 80076e4:	70fb      	strb	r3, [r7, #3]
 80076e6:	460b      	mov	r3, r1
 80076e8:	70bb      	strb	r3, [r7, #2]
 80076ea:	4613      	mov	r3, r2
 80076ec:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80076ee:	2300      	movs	r3, #0
 80076f0:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80076f2:	2300      	movs	r3, #0
 80076f4:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80076fc:	78bb      	ldrb	r3, [r7, #2]
 80076fe:	883a      	ldrh	r2, [r7, #0]
 8007700:	78f9      	ldrb	r1, [r7, #3]
 8007702:	f7fa fb77 	bl	8001df4 <HAL_PCD_EP_Open>
 8007706:	4603      	mov	r3, r0
 8007708:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800770a:	7bbb      	ldrb	r3, [r7, #14]
 800770c:	2b03      	cmp	r3, #3
 800770e:	d817      	bhi.n	8007740 <USBD_LL_OpenEP+0x6c>
 8007710:	a201      	add	r2, pc, #4	; (adr r2, 8007718 <USBD_LL_OpenEP+0x44>)
 8007712:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007716:	bf00      	nop
 8007718:	08007729 	.word	0x08007729
 800771c:	0800772f 	.word	0x0800772f
 8007720:	08007735 	.word	0x08007735
 8007724:	0800773b 	.word	0x0800773b
    case HAL_OK :
      usb_status = USBD_OK;
 8007728:	2300      	movs	r3, #0
 800772a:	73fb      	strb	r3, [r7, #15]
    break;
 800772c:	e00b      	b.n	8007746 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800772e:	2303      	movs	r3, #3
 8007730:	73fb      	strb	r3, [r7, #15]
    break;
 8007732:	e008      	b.n	8007746 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007734:	2301      	movs	r3, #1
 8007736:	73fb      	strb	r3, [r7, #15]
    break;
 8007738:	e005      	b.n	8007746 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800773a:	2303      	movs	r3, #3
 800773c:	73fb      	strb	r3, [r7, #15]
    break;
 800773e:	e002      	b.n	8007746 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 8007740:	2303      	movs	r3, #3
 8007742:	73fb      	strb	r3, [r7, #15]
    break;
 8007744:	bf00      	nop
  }
  return usb_status;
 8007746:	7bfb      	ldrb	r3, [r7, #15]
}
 8007748:	4618      	mov	r0, r3
 800774a:	3710      	adds	r7, #16
 800774c:	46bd      	mov	sp, r7
 800774e:	bd80      	pop	{r7, pc}

08007750 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007750:	b580      	push	{r7, lr}
 8007752:	b084      	sub	sp, #16
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
 8007758:	460b      	mov	r3, r1
 800775a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800775c:	2300      	movs	r3, #0
 800775e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007760:	2300      	movs	r3, #0
 8007762:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800776a:	78fa      	ldrb	r2, [r7, #3]
 800776c:	4611      	mov	r1, r2
 800776e:	4618      	mov	r0, r3
 8007770:	f7fa fba8 	bl	8001ec4 <HAL_PCD_EP_Close>
 8007774:	4603      	mov	r3, r0
 8007776:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007778:	7bbb      	ldrb	r3, [r7, #14]
 800777a:	2b03      	cmp	r3, #3
 800777c:	d816      	bhi.n	80077ac <USBD_LL_CloseEP+0x5c>
 800777e:	a201      	add	r2, pc, #4	; (adr r2, 8007784 <USBD_LL_CloseEP+0x34>)
 8007780:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007784:	08007795 	.word	0x08007795
 8007788:	0800779b 	.word	0x0800779b
 800778c:	080077a1 	.word	0x080077a1
 8007790:	080077a7 	.word	0x080077a7
    case HAL_OK :
      usb_status = USBD_OK;
 8007794:	2300      	movs	r3, #0
 8007796:	73fb      	strb	r3, [r7, #15]
    break;
 8007798:	e00b      	b.n	80077b2 <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800779a:	2303      	movs	r3, #3
 800779c:	73fb      	strb	r3, [r7, #15]
    break;
 800779e:	e008      	b.n	80077b2 <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80077a0:	2301      	movs	r3, #1
 80077a2:	73fb      	strb	r3, [r7, #15]
    break;
 80077a4:	e005      	b.n	80077b2 <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80077a6:	2303      	movs	r3, #3
 80077a8:	73fb      	strb	r3, [r7, #15]
    break;
 80077aa:	e002      	b.n	80077b2 <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 80077ac:	2303      	movs	r3, #3
 80077ae:	73fb      	strb	r3, [r7, #15]
    break;
 80077b0:	bf00      	nop
  }
  return usb_status;
 80077b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80077b4:	4618      	mov	r0, r3
 80077b6:	3710      	adds	r7, #16
 80077b8:	46bd      	mov	sp, r7
 80077ba:	bd80      	pop	{r7, pc}

080077bc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b084      	sub	sp, #16
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]
 80077c4:	460b      	mov	r3, r1
 80077c6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80077c8:	2300      	movs	r3, #0
 80077ca:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80077cc:	2300      	movs	r3, #0
 80077ce:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80077d6:	78fa      	ldrb	r2, [r7, #3]
 80077d8:	4611      	mov	r1, r2
 80077da:	4618      	mov	r0, r3
 80077dc:	f7fa fc4f 	bl	800207e <HAL_PCD_EP_SetStall>
 80077e0:	4603      	mov	r3, r0
 80077e2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80077e4:	7bbb      	ldrb	r3, [r7, #14]
 80077e6:	2b03      	cmp	r3, #3
 80077e8:	d816      	bhi.n	8007818 <USBD_LL_StallEP+0x5c>
 80077ea:	a201      	add	r2, pc, #4	; (adr r2, 80077f0 <USBD_LL_StallEP+0x34>)
 80077ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077f0:	08007801 	.word	0x08007801
 80077f4:	08007807 	.word	0x08007807
 80077f8:	0800780d 	.word	0x0800780d
 80077fc:	08007813 	.word	0x08007813
    case HAL_OK :
      usb_status = USBD_OK;
 8007800:	2300      	movs	r3, #0
 8007802:	73fb      	strb	r3, [r7, #15]
    break;
 8007804:	e00b      	b.n	800781e <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007806:	2303      	movs	r3, #3
 8007808:	73fb      	strb	r3, [r7, #15]
    break;
 800780a:	e008      	b.n	800781e <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800780c:	2301      	movs	r3, #1
 800780e:	73fb      	strb	r3, [r7, #15]
    break;
 8007810:	e005      	b.n	800781e <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007812:	2303      	movs	r3, #3
 8007814:	73fb      	strb	r3, [r7, #15]
    break;
 8007816:	e002      	b.n	800781e <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8007818:	2303      	movs	r3, #3
 800781a:	73fb      	strb	r3, [r7, #15]
    break;
 800781c:	bf00      	nop
  }
  return usb_status;
 800781e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007820:	4618      	mov	r0, r3
 8007822:	3710      	adds	r7, #16
 8007824:	46bd      	mov	sp, r7
 8007826:	bd80      	pop	{r7, pc}

08007828 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007828:	b580      	push	{r7, lr}
 800782a:	b084      	sub	sp, #16
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]
 8007830:	460b      	mov	r3, r1
 8007832:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007834:	2300      	movs	r3, #0
 8007836:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007838:	2300      	movs	r3, #0
 800783a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8007842:	78fa      	ldrb	r2, [r7, #3]
 8007844:	4611      	mov	r1, r2
 8007846:	4618      	mov	r0, r3
 8007848:	f7fa fc7b 	bl	8002142 <HAL_PCD_EP_ClrStall>
 800784c:	4603      	mov	r3, r0
 800784e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007850:	7bbb      	ldrb	r3, [r7, #14]
 8007852:	2b03      	cmp	r3, #3
 8007854:	d816      	bhi.n	8007884 <USBD_LL_ClearStallEP+0x5c>
 8007856:	a201      	add	r2, pc, #4	; (adr r2, 800785c <USBD_LL_ClearStallEP+0x34>)
 8007858:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800785c:	0800786d 	.word	0x0800786d
 8007860:	08007873 	.word	0x08007873
 8007864:	08007879 	.word	0x08007879
 8007868:	0800787f 	.word	0x0800787f
    case HAL_OK :
      usb_status = USBD_OK;
 800786c:	2300      	movs	r3, #0
 800786e:	73fb      	strb	r3, [r7, #15]
    break;
 8007870:	e00b      	b.n	800788a <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007872:	2303      	movs	r3, #3
 8007874:	73fb      	strb	r3, [r7, #15]
    break;
 8007876:	e008      	b.n	800788a <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007878:	2301      	movs	r3, #1
 800787a:	73fb      	strb	r3, [r7, #15]
    break;
 800787c:	e005      	b.n	800788a <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800787e:	2303      	movs	r3, #3
 8007880:	73fb      	strb	r3, [r7, #15]
    break;
 8007882:	e002      	b.n	800788a <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8007884:	2303      	movs	r3, #3
 8007886:	73fb      	strb	r3, [r7, #15]
    break;
 8007888:	bf00      	nop
  }
  return usb_status;
 800788a:	7bfb      	ldrb	r3, [r7, #15]
}
 800788c:	4618      	mov	r0, r3
 800788e:	3710      	adds	r7, #16
 8007890:	46bd      	mov	sp, r7
 8007892:	bd80      	pop	{r7, pc}

08007894 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007894:	b480      	push	{r7}
 8007896:	b085      	sub	sp, #20
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
 800789c:	460b      	mov	r3, r1
 800789e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80078a6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80078a8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	da0b      	bge.n	80078c8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80078b0:	78fb      	ldrb	r3, [r7, #3]
 80078b2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80078b6:	68f9      	ldr	r1, [r7, #12]
 80078b8:	4613      	mov	r3, r2
 80078ba:	00db      	lsls	r3, r3, #3
 80078bc:	1a9b      	subs	r3, r3, r2
 80078be:	009b      	lsls	r3, r3, #2
 80078c0:	440b      	add	r3, r1
 80078c2:	333e      	adds	r3, #62	; 0x3e
 80078c4:	781b      	ldrb	r3, [r3, #0]
 80078c6:	e00b      	b.n	80078e0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80078c8:	78fb      	ldrb	r3, [r7, #3]
 80078ca:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80078ce:	68f9      	ldr	r1, [r7, #12]
 80078d0:	4613      	mov	r3, r2
 80078d2:	00db      	lsls	r3, r3, #3
 80078d4:	1a9b      	subs	r3, r3, r2
 80078d6:	009b      	lsls	r3, r3, #2
 80078d8:	440b      	add	r3, r1
 80078da:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80078de:	781b      	ldrb	r3, [r3, #0]
  }
}
 80078e0:	4618      	mov	r0, r3
 80078e2:	3714      	adds	r7, #20
 80078e4:	46bd      	mov	sp, r7
 80078e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ea:	4770      	bx	lr

080078ec <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b084      	sub	sp, #16
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
 80078f4:	460b      	mov	r3, r1
 80078f6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80078f8:	2300      	movs	r3, #0
 80078fa:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80078fc:	2300      	movs	r3, #0
 80078fe:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8007906:	78fa      	ldrb	r2, [r7, #3]
 8007908:	4611      	mov	r1, r2
 800790a:	4618      	mov	r0, r3
 800790c:	f7fa fa4d 	bl	8001daa <HAL_PCD_SetAddress>
 8007910:	4603      	mov	r3, r0
 8007912:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007914:	7bbb      	ldrb	r3, [r7, #14]
 8007916:	2b03      	cmp	r3, #3
 8007918:	d816      	bhi.n	8007948 <USBD_LL_SetUSBAddress+0x5c>
 800791a:	a201      	add	r2, pc, #4	; (adr r2, 8007920 <USBD_LL_SetUSBAddress+0x34>)
 800791c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007920:	08007931 	.word	0x08007931
 8007924:	08007937 	.word	0x08007937
 8007928:	0800793d 	.word	0x0800793d
 800792c:	08007943 	.word	0x08007943
    case HAL_OK :
      usb_status = USBD_OK;
 8007930:	2300      	movs	r3, #0
 8007932:	73fb      	strb	r3, [r7, #15]
    break;
 8007934:	e00b      	b.n	800794e <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007936:	2303      	movs	r3, #3
 8007938:	73fb      	strb	r3, [r7, #15]
    break;
 800793a:	e008      	b.n	800794e <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800793c:	2301      	movs	r3, #1
 800793e:	73fb      	strb	r3, [r7, #15]
    break;
 8007940:	e005      	b.n	800794e <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007942:	2303      	movs	r3, #3
 8007944:	73fb      	strb	r3, [r7, #15]
    break;
 8007946:	e002      	b.n	800794e <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 8007948:	2303      	movs	r3, #3
 800794a:	73fb      	strb	r3, [r7, #15]
    break;
 800794c:	bf00      	nop
  }
  return usb_status;
 800794e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007950:	4618      	mov	r0, r3
 8007952:	3710      	adds	r7, #16
 8007954:	46bd      	mov	sp, r7
 8007956:	bd80      	pop	{r7, pc}

08007958 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8007958:	b580      	push	{r7, lr}
 800795a:	b086      	sub	sp, #24
 800795c:	af00      	add	r7, sp, #0
 800795e:	60f8      	str	r0, [r7, #12]
 8007960:	607a      	str	r2, [r7, #4]
 8007962:	603b      	str	r3, [r7, #0]
 8007964:	460b      	mov	r3, r1
 8007966:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007968:	2300      	movs	r3, #0
 800796a:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800796c:	2300      	movs	r3, #0
 800796e:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8007976:	7af9      	ldrb	r1, [r7, #11]
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	687a      	ldr	r2, [r7, #4]
 800797c:	f7fa fb42 	bl	8002004 <HAL_PCD_EP_Transmit>
 8007980:	4603      	mov	r3, r0
 8007982:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8007984:	7dbb      	ldrb	r3, [r7, #22]
 8007986:	2b03      	cmp	r3, #3
 8007988:	d816      	bhi.n	80079b8 <USBD_LL_Transmit+0x60>
 800798a:	a201      	add	r2, pc, #4	; (adr r2, 8007990 <USBD_LL_Transmit+0x38>)
 800798c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007990:	080079a1 	.word	0x080079a1
 8007994:	080079a7 	.word	0x080079a7
 8007998:	080079ad 	.word	0x080079ad
 800799c:	080079b3 	.word	0x080079b3
    case HAL_OK :
      usb_status = USBD_OK;
 80079a0:	2300      	movs	r3, #0
 80079a2:	75fb      	strb	r3, [r7, #23]
    break;
 80079a4:	e00b      	b.n	80079be <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80079a6:	2303      	movs	r3, #3
 80079a8:	75fb      	strb	r3, [r7, #23]
    break;
 80079aa:	e008      	b.n	80079be <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80079ac:	2301      	movs	r3, #1
 80079ae:	75fb      	strb	r3, [r7, #23]
    break;
 80079b0:	e005      	b.n	80079be <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80079b2:	2303      	movs	r3, #3
 80079b4:	75fb      	strb	r3, [r7, #23]
    break;
 80079b6:	e002      	b.n	80079be <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 80079b8:	2303      	movs	r3, #3
 80079ba:	75fb      	strb	r3, [r7, #23]
    break;
 80079bc:	bf00      	nop
  }
  return usb_status;
 80079be:	7dfb      	ldrb	r3, [r7, #23]
}
 80079c0:	4618      	mov	r0, r3
 80079c2:	3718      	adds	r7, #24
 80079c4:	46bd      	mov	sp, r7
 80079c6:	bd80      	pop	{r7, pc}

080079c8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b086      	sub	sp, #24
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	60f8      	str	r0, [r7, #12]
 80079d0:	607a      	str	r2, [r7, #4]
 80079d2:	603b      	str	r3, [r7, #0]
 80079d4:	460b      	mov	r3, r1
 80079d6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80079d8:	2300      	movs	r3, #0
 80079da:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80079dc:	2300      	movs	r3, #0
 80079de:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80079e6:	7af9      	ldrb	r1, [r7, #11]
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	687a      	ldr	r2, [r7, #4]
 80079ec:	f7fa fab4 	bl	8001f58 <HAL_PCD_EP_Receive>
 80079f0:	4603      	mov	r3, r0
 80079f2:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 80079f4:	7dbb      	ldrb	r3, [r7, #22]
 80079f6:	2b03      	cmp	r3, #3
 80079f8:	d816      	bhi.n	8007a28 <USBD_LL_PrepareReceive+0x60>
 80079fa:	a201      	add	r2, pc, #4	; (adr r2, 8007a00 <USBD_LL_PrepareReceive+0x38>)
 80079fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a00:	08007a11 	.word	0x08007a11
 8007a04:	08007a17 	.word	0x08007a17
 8007a08:	08007a1d 	.word	0x08007a1d
 8007a0c:	08007a23 	.word	0x08007a23
    case HAL_OK :
      usb_status = USBD_OK;
 8007a10:	2300      	movs	r3, #0
 8007a12:	75fb      	strb	r3, [r7, #23]
    break;
 8007a14:	e00b      	b.n	8007a2e <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007a16:	2303      	movs	r3, #3
 8007a18:	75fb      	strb	r3, [r7, #23]
    break;
 8007a1a:	e008      	b.n	8007a2e <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007a1c:	2301      	movs	r3, #1
 8007a1e:	75fb      	strb	r3, [r7, #23]
    break;
 8007a20:	e005      	b.n	8007a2e <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007a22:	2303      	movs	r3, #3
 8007a24:	75fb      	strb	r3, [r7, #23]
    break;
 8007a26:	e002      	b.n	8007a2e <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 8007a28:	2303      	movs	r3, #3
 8007a2a:	75fb      	strb	r3, [r7, #23]
    break;
 8007a2c:	bf00      	nop
  }
  return usb_status;
 8007a2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a30:	4618      	mov	r0, r3
 8007a32:	3718      	adds	r7, #24
 8007a34:	46bd      	mov	sp, r7
 8007a36:	bd80      	pop	{r7, pc}

08007a38 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b082      	sub	sp, #8
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
 8007a40:	460b      	mov	r3, r1
 8007a42:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8007a4a:	78fa      	ldrb	r2, [r7, #3]
 8007a4c:	4611      	mov	r1, r2
 8007a4e:	4618      	mov	r0, r3
 8007a50:	f7fa fac0 	bl	8001fd4 <HAL_PCD_EP_GetRxCount>
 8007a54:	4603      	mov	r3, r0
}
 8007a56:	4618      	mov	r0, r3
 8007a58:	3708      	adds	r7, #8
 8007a5a:	46bd      	mov	sp, r7
 8007a5c:	bd80      	pop	{r7, pc}
	...

08007a60 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8007a60:	b580      	push	{r7, lr}
 8007a62:	b082      	sub	sp, #8
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	6078      	str	r0, [r7, #4]
 8007a68:	460b      	mov	r3, r1
 8007a6a:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8007a6c:	78fb      	ldrb	r3, [r7, #3]
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d002      	beq.n	8007a78 <HAL_PCDEx_LPM_Callback+0x18>
 8007a72:	2b01      	cmp	r3, #1
 8007a74:	d01f      	beq.n	8007ab6 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 8007a76:	e03b      	b.n	8007af0 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	6a1b      	ldr	r3, [r3, #32]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d007      	beq.n	8007a90 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8007a80:	f000 f83c 	bl	8007afc <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007a84:	4b1c      	ldr	r3, [pc, #112]	; (8007af8 <HAL_PCDEx_LPM_Callback+0x98>)
 8007a86:	691b      	ldr	r3, [r3, #16]
 8007a88:	4a1b      	ldr	r2, [pc, #108]	; (8007af8 <HAL_PCDEx_LPM_Callback+0x98>)
 8007a8a:	f023 0306 	bic.w	r3, r3, #6
 8007a8e:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	687a      	ldr	r2, [r7, #4]
 8007a9c:	6812      	ldr	r2, [r2, #0]
 8007a9e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007aa2:	f023 0301 	bic.w	r3, r3, #1
 8007aa6:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007aae:	4618      	mov	r0, r3
 8007ab0:	f7fe fb36 	bl	8006120 <USBD_LL_Resume>
    break;
 8007ab4:	e01c      	b.n	8007af0 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	687a      	ldr	r2, [r7, #4]
 8007ac2:	6812      	ldr	r2, [r2, #0]
 8007ac4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007ac8:	f043 0301 	orr.w	r3, r3, #1
 8007acc:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007ad4:	4618      	mov	r0, r3
 8007ad6:	f7fe fb0e 	bl	80060f6 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	6a1b      	ldr	r3, [r3, #32]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d005      	beq.n	8007aee <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007ae2:	4b05      	ldr	r3, [pc, #20]	; (8007af8 <HAL_PCDEx_LPM_Callback+0x98>)
 8007ae4:	691b      	ldr	r3, [r3, #16]
 8007ae6:	4a04      	ldr	r2, [pc, #16]	; (8007af8 <HAL_PCDEx_LPM_Callback+0x98>)
 8007ae8:	f043 0306 	orr.w	r3, r3, #6
 8007aec:	6113      	str	r3, [r2, #16]
    break;
 8007aee:	bf00      	nop
}
 8007af0:	bf00      	nop
 8007af2:	3708      	adds	r7, #8
 8007af4:	46bd      	mov	sp, r7
 8007af6:	bd80      	pop	{r7, pc}
 8007af8:	e000ed00 	.word	0xe000ed00

08007afc <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8007b00:	f7f8 fc96 	bl	8000430 <SystemClock_Config>
}
 8007b04:	bf00      	nop
 8007b06:	bd80      	pop	{r7, pc}

08007b08 <__errno>:
 8007b08:	4b01      	ldr	r3, [pc, #4]	; (8007b10 <__errno+0x8>)
 8007b0a:	6818      	ldr	r0, [r3, #0]
 8007b0c:	4770      	bx	lr
 8007b0e:	bf00      	nop
 8007b10:	20000190 	.word	0x20000190

08007b14 <__libc_init_array>:
 8007b14:	b570      	push	{r4, r5, r6, lr}
 8007b16:	4e0d      	ldr	r6, [pc, #52]	; (8007b4c <__libc_init_array+0x38>)
 8007b18:	4c0d      	ldr	r4, [pc, #52]	; (8007b50 <__libc_init_array+0x3c>)
 8007b1a:	1ba4      	subs	r4, r4, r6
 8007b1c:	10a4      	asrs	r4, r4, #2
 8007b1e:	2500      	movs	r5, #0
 8007b20:	42a5      	cmp	r5, r4
 8007b22:	d109      	bne.n	8007b38 <__libc_init_array+0x24>
 8007b24:	4e0b      	ldr	r6, [pc, #44]	; (8007b54 <__libc_init_array+0x40>)
 8007b26:	4c0c      	ldr	r4, [pc, #48]	; (8007b58 <__libc_init_array+0x44>)
 8007b28:	f000 fc36 	bl	8008398 <_init>
 8007b2c:	1ba4      	subs	r4, r4, r6
 8007b2e:	10a4      	asrs	r4, r4, #2
 8007b30:	2500      	movs	r5, #0
 8007b32:	42a5      	cmp	r5, r4
 8007b34:	d105      	bne.n	8007b42 <__libc_init_array+0x2e>
 8007b36:	bd70      	pop	{r4, r5, r6, pc}
 8007b38:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007b3c:	4798      	blx	r3
 8007b3e:	3501      	adds	r5, #1
 8007b40:	e7ee      	b.n	8007b20 <__libc_init_array+0xc>
 8007b42:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007b46:	4798      	blx	r3
 8007b48:	3501      	adds	r5, #1
 8007b4a:	e7f2      	b.n	8007b32 <__libc_init_array+0x1e>
 8007b4c:	080084b4 	.word	0x080084b4
 8007b50:	080084b4 	.word	0x080084b4
 8007b54:	080084b4 	.word	0x080084b4
 8007b58:	080084b8 	.word	0x080084b8

08007b5c <malloc>:
 8007b5c:	4b02      	ldr	r3, [pc, #8]	; (8007b68 <malloc+0xc>)
 8007b5e:	4601      	mov	r1, r0
 8007b60:	6818      	ldr	r0, [r3, #0]
 8007b62:	f000 b861 	b.w	8007c28 <_malloc_r>
 8007b66:	bf00      	nop
 8007b68:	20000190 	.word	0x20000190

08007b6c <free>:
 8007b6c:	4b02      	ldr	r3, [pc, #8]	; (8007b78 <free+0xc>)
 8007b6e:	4601      	mov	r1, r0
 8007b70:	6818      	ldr	r0, [r3, #0]
 8007b72:	f000 b80b 	b.w	8007b8c <_free_r>
 8007b76:	bf00      	nop
 8007b78:	20000190 	.word	0x20000190

08007b7c <memset>:
 8007b7c:	4402      	add	r2, r0
 8007b7e:	4603      	mov	r3, r0
 8007b80:	4293      	cmp	r3, r2
 8007b82:	d100      	bne.n	8007b86 <memset+0xa>
 8007b84:	4770      	bx	lr
 8007b86:	f803 1b01 	strb.w	r1, [r3], #1
 8007b8a:	e7f9      	b.n	8007b80 <memset+0x4>

08007b8c <_free_r>:
 8007b8c:	b538      	push	{r3, r4, r5, lr}
 8007b8e:	4605      	mov	r5, r0
 8007b90:	2900      	cmp	r1, #0
 8007b92:	d045      	beq.n	8007c20 <_free_r+0x94>
 8007b94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b98:	1f0c      	subs	r4, r1, #4
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	bfb8      	it	lt
 8007b9e:	18e4      	addlt	r4, r4, r3
 8007ba0:	f000 f8cc 	bl	8007d3c <__malloc_lock>
 8007ba4:	4a1f      	ldr	r2, [pc, #124]	; (8007c24 <_free_r+0x98>)
 8007ba6:	6813      	ldr	r3, [r2, #0]
 8007ba8:	4610      	mov	r0, r2
 8007baa:	b933      	cbnz	r3, 8007bba <_free_r+0x2e>
 8007bac:	6063      	str	r3, [r4, #4]
 8007bae:	6014      	str	r4, [r2, #0]
 8007bb0:	4628      	mov	r0, r5
 8007bb2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007bb6:	f000 b8c2 	b.w	8007d3e <__malloc_unlock>
 8007bba:	42a3      	cmp	r3, r4
 8007bbc:	d90c      	bls.n	8007bd8 <_free_r+0x4c>
 8007bbe:	6821      	ldr	r1, [r4, #0]
 8007bc0:	1862      	adds	r2, r4, r1
 8007bc2:	4293      	cmp	r3, r2
 8007bc4:	bf04      	itt	eq
 8007bc6:	681a      	ldreq	r2, [r3, #0]
 8007bc8:	685b      	ldreq	r3, [r3, #4]
 8007bca:	6063      	str	r3, [r4, #4]
 8007bcc:	bf04      	itt	eq
 8007bce:	1852      	addeq	r2, r2, r1
 8007bd0:	6022      	streq	r2, [r4, #0]
 8007bd2:	6004      	str	r4, [r0, #0]
 8007bd4:	e7ec      	b.n	8007bb0 <_free_r+0x24>
 8007bd6:	4613      	mov	r3, r2
 8007bd8:	685a      	ldr	r2, [r3, #4]
 8007bda:	b10a      	cbz	r2, 8007be0 <_free_r+0x54>
 8007bdc:	42a2      	cmp	r2, r4
 8007bde:	d9fa      	bls.n	8007bd6 <_free_r+0x4a>
 8007be0:	6819      	ldr	r1, [r3, #0]
 8007be2:	1858      	adds	r0, r3, r1
 8007be4:	42a0      	cmp	r0, r4
 8007be6:	d10b      	bne.n	8007c00 <_free_r+0x74>
 8007be8:	6820      	ldr	r0, [r4, #0]
 8007bea:	4401      	add	r1, r0
 8007bec:	1858      	adds	r0, r3, r1
 8007bee:	4282      	cmp	r2, r0
 8007bf0:	6019      	str	r1, [r3, #0]
 8007bf2:	d1dd      	bne.n	8007bb0 <_free_r+0x24>
 8007bf4:	6810      	ldr	r0, [r2, #0]
 8007bf6:	6852      	ldr	r2, [r2, #4]
 8007bf8:	605a      	str	r2, [r3, #4]
 8007bfa:	4401      	add	r1, r0
 8007bfc:	6019      	str	r1, [r3, #0]
 8007bfe:	e7d7      	b.n	8007bb0 <_free_r+0x24>
 8007c00:	d902      	bls.n	8007c08 <_free_r+0x7c>
 8007c02:	230c      	movs	r3, #12
 8007c04:	602b      	str	r3, [r5, #0]
 8007c06:	e7d3      	b.n	8007bb0 <_free_r+0x24>
 8007c08:	6820      	ldr	r0, [r4, #0]
 8007c0a:	1821      	adds	r1, r4, r0
 8007c0c:	428a      	cmp	r2, r1
 8007c0e:	bf04      	itt	eq
 8007c10:	6811      	ldreq	r1, [r2, #0]
 8007c12:	6852      	ldreq	r2, [r2, #4]
 8007c14:	6062      	str	r2, [r4, #4]
 8007c16:	bf04      	itt	eq
 8007c18:	1809      	addeq	r1, r1, r0
 8007c1a:	6021      	streq	r1, [r4, #0]
 8007c1c:	605c      	str	r4, [r3, #4]
 8007c1e:	e7c7      	b.n	8007bb0 <_free_r+0x24>
 8007c20:	bd38      	pop	{r3, r4, r5, pc}
 8007c22:	bf00      	nop
 8007c24:	20000264 	.word	0x20000264

08007c28 <_malloc_r>:
 8007c28:	b570      	push	{r4, r5, r6, lr}
 8007c2a:	1ccd      	adds	r5, r1, #3
 8007c2c:	f025 0503 	bic.w	r5, r5, #3
 8007c30:	3508      	adds	r5, #8
 8007c32:	2d0c      	cmp	r5, #12
 8007c34:	bf38      	it	cc
 8007c36:	250c      	movcc	r5, #12
 8007c38:	2d00      	cmp	r5, #0
 8007c3a:	4606      	mov	r6, r0
 8007c3c:	db01      	blt.n	8007c42 <_malloc_r+0x1a>
 8007c3e:	42a9      	cmp	r1, r5
 8007c40:	d903      	bls.n	8007c4a <_malloc_r+0x22>
 8007c42:	230c      	movs	r3, #12
 8007c44:	6033      	str	r3, [r6, #0]
 8007c46:	2000      	movs	r0, #0
 8007c48:	bd70      	pop	{r4, r5, r6, pc}
 8007c4a:	f000 f877 	bl	8007d3c <__malloc_lock>
 8007c4e:	4a21      	ldr	r2, [pc, #132]	; (8007cd4 <_malloc_r+0xac>)
 8007c50:	6814      	ldr	r4, [r2, #0]
 8007c52:	4621      	mov	r1, r4
 8007c54:	b991      	cbnz	r1, 8007c7c <_malloc_r+0x54>
 8007c56:	4c20      	ldr	r4, [pc, #128]	; (8007cd8 <_malloc_r+0xb0>)
 8007c58:	6823      	ldr	r3, [r4, #0]
 8007c5a:	b91b      	cbnz	r3, 8007c64 <_malloc_r+0x3c>
 8007c5c:	4630      	mov	r0, r6
 8007c5e:	f000 f83d 	bl	8007cdc <_sbrk_r>
 8007c62:	6020      	str	r0, [r4, #0]
 8007c64:	4629      	mov	r1, r5
 8007c66:	4630      	mov	r0, r6
 8007c68:	f000 f838 	bl	8007cdc <_sbrk_r>
 8007c6c:	1c43      	adds	r3, r0, #1
 8007c6e:	d124      	bne.n	8007cba <_malloc_r+0x92>
 8007c70:	230c      	movs	r3, #12
 8007c72:	6033      	str	r3, [r6, #0]
 8007c74:	4630      	mov	r0, r6
 8007c76:	f000 f862 	bl	8007d3e <__malloc_unlock>
 8007c7a:	e7e4      	b.n	8007c46 <_malloc_r+0x1e>
 8007c7c:	680b      	ldr	r3, [r1, #0]
 8007c7e:	1b5b      	subs	r3, r3, r5
 8007c80:	d418      	bmi.n	8007cb4 <_malloc_r+0x8c>
 8007c82:	2b0b      	cmp	r3, #11
 8007c84:	d90f      	bls.n	8007ca6 <_malloc_r+0x7e>
 8007c86:	600b      	str	r3, [r1, #0]
 8007c88:	50cd      	str	r5, [r1, r3]
 8007c8a:	18cc      	adds	r4, r1, r3
 8007c8c:	4630      	mov	r0, r6
 8007c8e:	f000 f856 	bl	8007d3e <__malloc_unlock>
 8007c92:	f104 000b 	add.w	r0, r4, #11
 8007c96:	1d23      	adds	r3, r4, #4
 8007c98:	f020 0007 	bic.w	r0, r0, #7
 8007c9c:	1ac3      	subs	r3, r0, r3
 8007c9e:	d0d3      	beq.n	8007c48 <_malloc_r+0x20>
 8007ca0:	425a      	negs	r2, r3
 8007ca2:	50e2      	str	r2, [r4, r3]
 8007ca4:	e7d0      	b.n	8007c48 <_malloc_r+0x20>
 8007ca6:	428c      	cmp	r4, r1
 8007ca8:	684b      	ldr	r3, [r1, #4]
 8007caa:	bf16      	itet	ne
 8007cac:	6063      	strne	r3, [r4, #4]
 8007cae:	6013      	streq	r3, [r2, #0]
 8007cb0:	460c      	movne	r4, r1
 8007cb2:	e7eb      	b.n	8007c8c <_malloc_r+0x64>
 8007cb4:	460c      	mov	r4, r1
 8007cb6:	6849      	ldr	r1, [r1, #4]
 8007cb8:	e7cc      	b.n	8007c54 <_malloc_r+0x2c>
 8007cba:	1cc4      	adds	r4, r0, #3
 8007cbc:	f024 0403 	bic.w	r4, r4, #3
 8007cc0:	42a0      	cmp	r0, r4
 8007cc2:	d005      	beq.n	8007cd0 <_malloc_r+0xa8>
 8007cc4:	1a21      	subs	r1, r4, r0
 8007cc6:	4630      	mov	r0, r6
 8007cc8:	f000 f808 	bl	8007cdc <_sbrk_r>
 8007ccc:	3001      	adds	r0, #1
 8007cce:	d0cf      	beq.n	8007c70 <_malloc_r+0x48>
 8007cd0:	6025      	str	r5, [r4, #0]
 8007cd2:	e7db      	b.n	8007c8c <_malloc_r+0x64>
 8007cd4:	20000264 	.word	0x20000264
 8007cd8:	20000268 	.word	0x20000268

08007cdc <_sbrk_r>:
 8007cdc:	b538      	push	{r3, r4, r5, lr}
 8007cde:	4c06      	ldr	r4, [pc, #24]	; (8007cf8 <_sbrk_r+0x1c>)
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	4605      	mov	r5, r0
 8007ce4:	4608      	mov	r0, r1
 8007ce6:	6023      	str	r3, [r4, #0]
 8007ce8:	f7f8 ff68 	bl	8000bbc <_sbrk>
 8007cec:	1c43      	adds	r3, r0, #1
 8007cee:	d102      	bne.n	8007cf6 <_sbrk_r+0x1a>
 8007cf0:	6823      	ldr	r3, [r4, #0]
 8007cf2:	b103      	cbz	r3, 8007cf6 <_sbrk_r+0x1a>
 8007cf4:	602b      	str	r3, [r5, #0]
 8007cf6:	bd38      	pop	{r3, r4, r5, pc}
 8007cf8:	20001b48 	.word	0x20001b48

08007cfc <siprintf>:
 8007cfc:	b40e      	push	{r1, r2, r3}
 8007cfe:	b500      	push	{lr}
 8007d00:	b09c      	sub	sp, #112	; 0x70
 8007d02:	ab1d      	add	r3, sp, #116	; 0x74
 8007d04:	9002      	str	r0, [sp, #8]
 8007d06:	9006      	str	r0, [sp, #24]
 8007d08:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007d0c:	4809      	ldr	r0, [pc, #36]	; (8007d34 <siprintf+0x38>)
 8007d0e:	9107      	str	r1, [sp, #28]
 8007d10:	9104      	str	r1, [sp, #16]
 8007d12:	4909      	ldr	r1, [pc, #36]	; (8007d38 <siprintf+0x3c>)
 8007d14:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d18:	9105      	str	r1, [sp, #20]
 8007d1a:	6800      	ldr	r0, [r0, #0]
 8007d1c:	9301      	str	r3, [sp, #4]
 8007d1e:	a902      	add	r1, sp, #8
 8007d20:	f000 f868 	bl	8007df4 <_svfiprintf_r>
 8007d24:	9b02      	ldr	r3, [sp, #8]
 8007d26:	2200      	movs	r2, #0
 8007d28:	701a      	strb	r2, [r3, #0]
 8007d2a:	b01c      	add	sp, #112	; 0x70
 8007d2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007d30:	b003      	add	sp, #12
 8007d32:	4770      	bx	lr
 8007d34:	20000190 	.word	0x20000190
 8007d38:	ffff0208 	.word	0xffff0208

08007d3c <__malloc_lock>:
 8007d3c:	4770      	bx	lr

08007d3e <__malloc_unlock>:
 8007d3e:	4770      	bx	lr

08007d40 <__ssputs_r>:
 8007d40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d44:	688e      	ldr	r6, [r1, #8]
 8007d46:	429e      	cmp	r6, r3
 8007d48:	4682      	mov	sl, r0
 8007d4a:	460c      	mov	r4, r1
 8007d4c:	4690      	mov	r8, r2
 8007d4e:	4699      	mov	r9, r3
 8007d50:	d837      	bhi.n	8007dc2 <__ssputs_r+0x82>
 8007d52:	898a      	ldrh	r2, [r1, #12]
 8007d54:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007d58:	d031      	beq.n	8007dbe <__ssputs_r+0x7e>
 8007d5a:	6825      	ldr	r5, [r4, #0]
 8007d5c:	6909      	ldr	r1, [r1, #16]
 8007d5e:	1a6f      	subs	r7, r5, r1
 8007d60:	6965      	ldr	r5, [r4, #20]
 8007d62:	2302      	movs	r3, #2
 8007d64:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007d68:	fb95 f5f3 	sdiv	r5, r5, r3
 8007d6c:	f109 0301 	add.w	r3, r9, #1
 8007d70:	443b      	add	r3, r7
 8007d72:	429d      	cmp	r5, r3
 8007d74:	bf38      	it	cc
 8007d76:	461d      	movcc	r5, r3
 8007d78:	0553      	lsls	r3, r2, #21
 8007d7a:	d530      	bpl.n	8007dde <__ssputs_r+0x9e>
 8007d7c:	4629      	mov	r1, r5
 8007d7e:	f7ff ff53 	bl	8007c28 <_malloc_r>
 8007d82:	4606      	mov	r6, r0
 8007d84:	b950      	cbnz	r0, 8007d9c <__ssputs_r+0x5c>
 8007d86:	230c      	movs	r3, #12
 8007d88:	f8ca 3000 	str.w	r3, [sl]
 8007d8c:	89a3      	ldrh	r3, [r4, #12]
 8007d8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d92:	81a3      	strh	r3, [r4, #12]
 8007d94:	f04f 30ff 	mov.w	r0, #4294967295
 8007d98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d9c:	463a      	mov	r2, r7
 8007d9e:	6921      	ldr	r1, [r4, #16]
 8007da0:	f000 faa8 	bl	80082f4 <memcpy>
 8007da4:	89a3      	ldrh	r3, [r4, #12]
 8007da6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007daa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007dae:	81a3      	strh	r3, [r4, #12]
 8007db0:	6126      	str	r6, [r4, #16]
 8007db2:	6165      	str	r5, [r4, #20]
 8007db4:	443e      	add	r6, r7
 8007db6:	1bed      	subs	r5, r5, r7
 8007db8:	6026      	str	r6, [r4, #0]
 8007dba:	60a5      	str	r5, [r4, #8]
 8007dbc:	464e      	mov	r6, r9
 8007dbe:	454e      	cmp	r6, r9
 8007dc0:	d900      	bls.n	8007dc4 <__ssputs_r+0x84>
 8007dc2:	464e      	mov	r6, r9
 8007dc4:	4632      	mov	r2, r6
 8007dc6:	4641      	mov	r1, r8
 8007dc8:	6820      	ldr	r0, [r4, #0]
 8007dca:	f000 fa9e 	bl	800830a <memmove>
 8007dce:	68a3      	ldr	r3, [r4, #8]
 8007dd0:	1b9b      	subs	r3, r3, r6
 8007dd2:	60a3      	str	r3, [r4, #8]
 8007dd4:	6823      	ldr	r3, [r4, #0]
 8007dd6:	441e      	add	r6, r3
 8007dd8:	6026      	str	r6, [r4, #0]
 8007dda:	2000      	movs	r0, #0
 8007ddc:	e7dc      	b.n	8007d98 <__ssputs_r+0x58>
 8007dde:	462a      	mov	r2, r5
 8007de0:	f000 faac 	bl	800833c <_realloc_r>
 8007de4:	4606      	mov	r6, r0
 8007de6:	2800      	cmp	r0, #0
 8007de8:	d1e2      	bne.n	8007db0 <__ssputs_r+0x70>
 8007dea:	6921      	ldr	r1, [r4, #16]
 8007dec:	4650      	mov	r0, sl
 8007dee:	f7ff fecd 	bl	8007b8c <_free_r>
 8007df2:	e7c8      	b.n	8007d86 <__ssputs_r+0x46>

08007df4 <_svfiprintf_r>:
 8007df4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007df8:	461d      	mov	r5, r3
 8007dfa:	898b      	ldrh	r3, [r1, #12]
 8007dfc:	061f      	lsls	r7, r3, #24
 8007dfe:	b09d      	sub	sp, #116	; 0x74
 8007e00:	4680      	mov	r8, r0
 8007e02:	460c      	mov	r4, r1
 8007e04:	4616      	mov	r6, r2
 8007e06:	d50f      	bpl.n	8007e28 <_svfiprintf_r+0x34>
 8007e08:	690b      	ldr	r3, [r1, #16]
 8007e0a:	b96b      	cbnz	r3, 8007e28 <_svfiprintf_r+0x34>
 8007e0c:	2140      	movs	r1, #64	; 0x40
 8007e0e:	f7ff ff0b 	bl	8007c28 <_malloc_r>
 8007e12:	6020      	str	r0, [r4, #0]
 8007e14:	6120      	str	r0, [r4, #16]
 8007e16:	b928      	cbnz	r0, 8007e24 <_svfiprintf_r+0x30>
 8007e18:	230c      	movs	r3, #12
 8007e1a:	f8c8 3000 	str.w	r3, [r8]
 8007e1e:	f04f 30ff 	mov.w	r0, #4294967295
 8007e22:	e0c8      	b.n	8007fb6 <_svfiprintf_r+0x1c2>
 8007e24:	2340      	movs	r3, #64	; 0x40
 8007e26:	6163      	str	r3, [r4, #20]
 8007e28:	2300      	movs	r3, #0
 8007e2a:	9309      	str	r3, [sp, #36]	; 0x24
 8007e2c:	2320      	movs	r3, #32
 8007e2e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007e32:	2330      	movs	r3, #48	; 0x30
 8007e34:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007e38:	9503      	str	r5, [sp, #12]
 8007e3a:	f04f 0b01 	mov.w	fp, #1
 8007e3e:	4637      	mov	r7, r6
 8007e40:	463d      	mov	r5, r7
 8007e42:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007e46:	b10b      	cbz	r3, 8007e4c <_svfiprintf_r+0x58>
 8007e48:	2b25      	cmp	r3, #37	; 0x25
 8007e4a:	d13e      	bne.n	8007eca <_svfiprintf_r+0xd6>
 8007e4c:	ebb7 0a06 	subs.w	sl, r7, r6
 8007e50:	d00b      	beq.n	8007e6a <_svfiprintf_r+0x76>
 8007e52:	4653      	mov	r3, sl
 8007e54:	4632      	mov	r2, r6
 8007e56:	4621      	mov	r1, r4
 8007e58:	4640      	mov	r0, r8
 8007e5a:	f7ff ff71 	bl	8007d40 <__ssputs_r>
 8007e5e:	3001      	adds	r0, #1
 8007e60:	f000 80a4 	beq.w	8007fac <_svfiprintf_r+0x1b8>
 8007e64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e66:	4453      	add	r3, sl
 8007e68:	9309      	str	r3, [sp, #36]	; 0x24
 8007e6a:	783b      	ldrb	r3, [r7, #0]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	f000 809d 	beq.w	8007fac <_svfiprintf_r+0x1b8>
 8007e72:	2300      	movs	r3, #0
 8007e74:	f04f 32ff 	mov.w	r2, #4294967295
 8007e78:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007e7c:	9304      	str	r3, [sp, #16]
 8007e7e:	9307      	str	r3, [sp, #28]
 8007e80:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007e84:	931a      	str	r3, [sp, #104]	; 0x68
 8007e86:	462f      	mov	r7, r5
 8007e88:	2205      	movs	r2, #5
 8007e8a:	f817 1b01 	ldrb.w	r1, [r7], #1
 8007e8e:	4850      	ldr	r0, [pc, #320]	; (8007fd0 <_svfiprintf_r+0x1dc>)
 8007e90:	f7f8 f9b6 	bl	8000200 <memchr>
 8007e94:	9b04      	ldr	r3, [sp, #16]
 8007e96:	b9d0      	cbnz	r0, 8007ece <_svfiprintf_r+0xda>
 8007e98:	06d9      	lsls	r1, r3, #27
 8007e9a:	bf44      	itt	mi
 8007e9c:	2220      	movmi	r2, #32
 8007e9e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007ea2:	071a      	lsls	r2, r3, #28
 8007ea4:	bf44      	itt	mi
 8007ea6:	222b      	movmi	r2, #43	; 0x2b
 8007ea8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007eac:	782a      	ldrb	r2, [r5, #0]
 8007eae:	2a2a      	cmp	r2, #42	; 0x2a
 8007eb0:	d015      	beq.n	8007ede <_svfiprintf_r+0xea>
 8007eb2:	9a07      	ldr	r2, [sp, #28]
 8007eb4:	462f      	mov	r7, r5
 8007eb6:	2000      	movs	r0, #0
 8007eb8:	250a      	movs	r5, #10
 8007eba:	4639      	mov	r1, r7
 8007ebc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007ec0:	3b30      	subs	r3, #48	; 0x30
 8007ec2:	2b09      	cmp	r3, #9
 8007ec4:	d94d      	bls.n	8007f62 <_svfiprintf_r+0x16e>
 8007ec6:	b1b8      	cbz	r0, 8007ef8 <_svfiprintf_r+0x104>
 8007ec8:	e00f      	b.n	8007eea <_svfiprintf_r+0xf6>
 8007eca:	462f      	mov	r7, r5
 8007ecc:	e7b8      	b.n	8007e40 <_svfiprintf_r+0x4c>
 8007ece:	4a40      	ldr	r2, [pc, #256]	; (8007fd0 <_svfiprintf_r+0x1dc>)
 8007ed0:	1a80      	subs	r0, r0, r2
 8007ed2:	fa0b f000 	lsl.w	r0, fp, r0
 8007ed6:	4318      	orrs	r0, r3
 8007ed8:	9004      	str	r0, [sp, #16]
 8007eda:	463d      	mov	r5, r7
 8007edc:	e7d3      	b.n	8007e86 <_svfiprintf_r+0x92>
 8007ede:	9a03      	ldr	r2, [sp, #12]
 8007ee0:	1d11      	adds	r1, r2, #4
 8007ee2:	6812      	ldr	r2, [r2, #0]
 8007ee4:	9103      	str	r1, [sp, #12]
 8007ee6:	2a00      	cmp	r2, #0
 8007ee8:	db01      	blt.n	8007eee <_svfiprintf_r+0xfa>
 8007eea:	9207      	str	r2, [sp, #28]
 8007eec:	e004      	b.n	8007ef8 <_svfiprintf_r+0x104>
 8007eee:	4252      	negs	r2, r2
 8007ef0:	f043 0302 	orr.w	r3, r3, #2
 8007ef4:	9207      	str	r2, [sp, #28]
 8007ef6:	9304      	str	r3, [sp, #16]
 8007ef8:	783b      	ldrb	r3, [r7, #0]
 8007efa:	2b2e      	cmp	r3, #46	; 0x2e
 8007efc:	d10c      	bne.n	8007f18 <_svfiprintf_r+0x124>
 8007efe:	787b      	ldrb	r3, [r7, #1]
 8007f00:	2b2a      	cmp	r3, #42	; 0x2a
 8007f02:	d133      	bne.n	8007f6c <_svfiprintf_r+0x178>
 8007f04:	9b03      	ldr	r3, [sp, #12]
 8007f06:	1d1a      	adds	r2, r3, #4
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	9203      	str	r2, [sp, #12]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	bfb8      	it	lt
 8007f10:	f04f 33ff 	movlt.w	r3, #4294967295
 8007f14:	3702      	adds	r7, #2
 8007f16:	9305      	str	r3, [sp, #20]
 8007f18:	4d2e      	ldr	r5, [pc, #184]	; (8007fd4 <_svfiprintf_r+0x1e0>)
 8007f1a:	7839      	ldrb	r1, [r7, #0]
 8007f1c:	2203      	movs	r2, #3
 8007f1e:	4628      	mov	r0, r5
 8007f20:	f7f8 f96e 	bl	8000200 <memchr>
 8007f24:	b138      	cbz	r0, 8007f36 <_svfiprintf_r+0x142>
 8007f26:	2340      	movs	r3, #64	; 0x40
 8007f28:	1b40      	subs	r0, r0, r5
 8007f2a:	fa03 f000 	lsl.w	r0, r3, r0
 8007f2e:	9b04      	ldr	r3, [sp, #16]
 8007f30:	4303      	orrs	r3, r0
 8007f32:	3701      	adds	r7, #1
 8007f34:	9304      	str	r3, [sp, #16]
 8007f36:	7839      	ldrb	r1, [r7, #0]
 8007f38:	4827      	ldr	r0, [pc, #156]	; (8007fd8 <_svfiprintf_r+0x1e4>)
 8007f3a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007f3e:	2206      	movs	r2, #6
 8007f40:	1c7e      	adds	r6, r7, #1
 8007f42:	f7f8 f95d 	bl	8000200 <memchr>
 8007f46:	2800      	cmp	r0, #0
 8007f48:	d038      	beq.n	8007fbc <_svfiprintf_r+0x1c8>
 8007f4a:	4b24      	ldr	r3, [pc, #144]	; (8007fdc <_svfiprintf_r+0x1e8>)
 8007f4c:	bb13      	cbnz	r3, 8007f94 <_svfiprintf_r+0x1a0>
 8007f4e:	9b03      	ldr	r3, [sp, #12]
 8007f50:	3307      	adds	r3, #7
 8007f52:	f023 0307 	bic.w	r3, r3, #7
 8007f56:	3308      	adds	r3, #8
 8007f58:	9303      	str	r3, [sp, #12]
 8007f5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f5c:	444b      	add	r3, r9
 8007f5e:	9309      	str	r3, [sp, #36]	; 0x24
 8007f60:	e76d      	b.n	8007e3e <_svfiprintf_r+0x4a>
 8007f62:	fb05 3202 	mla	r2, r5, r2, r3
 8007f66:	2001      	movs	r0, #1
 8007f68:	460f      	mov	r7, r1
 8007f6a:	e7a6      	b.n	8007eba <_svfiprintf_r+0xc6>
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	3701      	adds	r7, #1
 8007f70:	9305      	str	r3, [sp, #20]
 8007f72:	4619      	mov	r1, r3
 8007f74:	250a      	movs	r5, #10
 8007f76:	4638      	mov	r0, r7
 8007f78:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007f7c:	3a30      	subs	r2, #48	; 0x30
 8007f7e:	2a09      	cmp	r2, #9
 8007f80:	d903      	bls.n	8007f8a <_svfiprintf_r+0x196>
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d0c8      	beq.n	8007f18 <_svfiprintf_r+0x124>
 8007f86:	9105      	str	r1, [sp, #20]
 8007f88:	e7c6      	b.n	8007f18 <_svfiprintf_r+0x124>
 8007f8a:	fb05 2101 	mla	r1, r5, r1, r2
 8007f8e:	2301      	movs	r3, #1
 8007f90:	4607      	mov	r7, r0
 8007f92:	e7f0      	b.n	8007f76 <_svfiprintf_r+0x182>
 8007f94:	ab03      	add	r3, sp, #12
 8007f96:	9300      	str	r3, [sp, #0]
 8007f98:	4622      	mov	r2, r4
 8007f9a:	4b11      	ldr	r3, [pc, #68]	; (8007fe0 <_svfiprintf_r+0x1ec>)
 8007f9c:	a904      	add	r1, sp, #16
 8007f9e:	4640      	mov	r0, r8
 8007fa0:	f3af 8000 	nop.w
 8007fa4:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007fa8:	4681      	mov	r9, r0
 8007faa:	d1d6      	bne.n	8007f5a <_svfiprintf_r+0x166>
 8007fac:	89a3      	ldrh	r3, [r4, #12]
 8007fae:	065b      	lsls	r3, r3, #25
 8007fb0:	f53f af35 	bmi.w	8007e1e <_svfiprintf_r+0x2a>
 8007fb4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007fb6:	b01d      	add	sp, #116	; 0x74
 8007fb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fbc:	ab03      	add	r3, sp, #12
 8007fbe:	9300      	str	r3, [sp, #0]
 8007fc0:	4622      	mov	r2, r4
 8007fc2:	4b07      	ldr	r3, [pc, #28]	; (8007fe0 <_svfiprintf_r+0x1ec>)
 8007fc4:	a904      	add	r1, sp, #16
 8007fc6:	4640      	mov	r0, r8
 8007fc8:	f000 f882 	bl	80080d0 <_printf_i>
 8007fcc:	e7ea      	b.n	8007fa4 <_svfiprintf_r+0x1b0>
 8007fce:	bf00      	nop
 8007fd0:	08008480 	.word	0x08008480
 8007fd4:	08008486 	.word	0x08008486
 8007fd8:	0800848a 	.word	0x0800848a
 8007fdc:	00000000 	.word	0x00000000
 8007fe0:	08007d41 	.word	0x08007d41

08007fe4 <_printf_common>:
 8007fe4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007fe8:	4691      	mov	r9, r2
 8007fea:	461f      	mov	r7, r3
 8007fec:	688a      	ldr	r2, [r1, #8]
 8007fee:	690b      	ldr	r3, [r1, #16]
 8007ff0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007ff4:	4293      	cmp	r3, r2
 8007ff6:	bfb8      	it	lt
 8007ff8:	4613      	movlt	r3, r2
 8007ffa:	f8c9 3000 	str.w	r3, [r9]
 8007ffe:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008002:	4606      	mov	r6, r0
 8008004:	460c      	mov	r4, r1
 8008006:	b112      	cbz	r2, 800800e <_printf_common+0x2a>
 8008008:	3301      	adds	r3, #1
 800800a:	f8c9 3000 	str.w	r3, [r9]
 800800e:	6823      	ldr	r3, [r4, #0]
 8008010:	0699      	lsls	r1, r3, #26
 8008012:	bf42      	ittt	mi
 8008014:	f8d9 3000 	ldrmi.w	r3, [r9]
 8008018:	3302      	addmi	r3, #2
 800801a:	f8c9 3000 	strmi.w	r3, [r9]
 800801e:	6825      	ldr	r5, [r4, #0]
 8008020:	f015 0506 	ands.w	r5, r5, #6
 8008024:	d107      	bne.n	8008036 <_printf_common+0x52>
 8008026:	f104 0a19 	add.w	sl, r4, #25
 800802a:	68e3      	ldr	r3, [r4, #12]
 800802c:	f8d9 2000 	ldr.w	r2, [r9]
 8008030:	1a9b      	subs	r3, r3, r2
 8008032:	42ab      	cmp	r3, r5
 8008034:	dc28      	bgt.n	8008088 <_printf_common+0xa4>
 8008036:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800803a:	6822      	ldr	r2, [r4, #0]
 800803c:	3300      	adds	r3, #0
 800803e:	bf18      	it	ne
 8008040:	2301      	movne	r3, #1
 8008042:	0692      	lsls	r2, r2, #26
 8008044:	d42d      	bmi.n	80080a2 <_printf_common+0xbe>
 8008046:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800804a:	4639      	mov	r1, r7
 800804c:	4630      	mov	r0, r6
 800804e:	47c0      	blx	r8
 8008050:	3001      	adds	r0, #1
 8008052:	d020      	beq.n	8008096 <_printf_common+0xb2>
 8008054:	6823      	ldr	r3, [r4, #0]
 8008056:	68e5      	ldr	r5, [r4, #12]
 8008058:	f8d9 2000 	ldr.w	r2, [r9]
 800805c:	f003 0306 	and.w	r3, r3, #6
 8008060:	2b04      	cmp	r3, #4
 8008062:	bf08      	it	eq
 8008064:	1aad      	subeq	r5, r5, r2
 8008066:	68a3      	ldr	r3, [r4, #8]
 8008068:	6922      	ldr	r2, [r4, #16]
 800806a:	bf0c      	ite	eq
 800806c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008070:	2500      	movne	r5, #0
 8008072:	4293      	cmp	r3, r2
 8008074:	bfc4      	itt	gt
 8008076:	1a9b      	subgt	r3, r3, r2
 8008078:	18ed      	addgt	r5, r5, r3
 800807a:	f04f 0900 	mov.w	r9, #0
 800807e:	341a      	adds	r4, #26
 8008080:	454d      	cmp	r5, r9
 8008082:	d11a      	bne.n	80080ba <_printf_common+0xd6>
 8008084:	2000      	movs	r0, #0
 8008086:	e008      	b.n	800809a <_printf_common+0xb6>
 8008088:	2301      	movs	r3, #1
 800808a:	4652      	mov	r2, sl
 800808c:	4639      	mov	r1, r7
 800808e:	4630      	mov	r0, r6
 8008090:	47c0      	blx	r8
 8008092:	3001      	adds	r0, #1
 8008094:	d103      	bne.n	800809e <_printf_common+0xba>
 8008096:	f04f 30ff 	mov.w	r0, #4294967295
 800809a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800809e:	3501      	adds	r5, #1
 80080a0:	e7c3      	b.n	800802a <_printf_common+0x46>
 80080a2:	18e1      	adds	r1, r4, r3
 80080a4:	1c5a      	adds	r2, r3, #1
 80080a6:	2030      	movs	r0, #48	; 0x30
 80080a8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80080ac:	4422      	add	r2, r4
 80080ae:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80080b2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80080b6:	3302      	adds	r3, #2
 80080b8:	e7c5      	b.n	8008046 <_printf_common+0x62>
 80080ba:	2301      	movs	r3, #1
 80080bc:	4622      	mov	r2, r4
 80080be:	4639      	mov	r1, r7
 80080c0:	4630      	mov	r0, r6
 80080c2:	47c0      	blx	r8
 80080c4:	3001      	adds	r0, #1
 80080c6:	d0e6      	beq.n	8008096 <_printf_common+0xb2>
 80080c8:	f109 0901 	add.w	r9, r9, #1
 80080cc:	e7d8      	b.n	8008080 <_printf_common+0x9c>
	...

080080d0 <_printf_i>:
 80080d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80080d4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80080d8:	460c      	mov	r4, r1
 80080da:	7e09      	ldrb	r1, [r1, #24]
 80080dc:	b085      	sub	sp, #20
 80080de:	296e      	cmp	r1, #110	; 0x6e
 80080e0:	4617      	mov	r7, r2
 80080e2:	4606      	mov	r6, r0
 80080e4:	4698      	mov	r8, r3
 80080e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80080e8:	f000 80b3 	beq.w	8008252 <_printf_i+0x182>
 80080ec:	d822      	bhi.n	8008134 <_printf_i+0x64>
 80080ee:	2963      	cmp	r1, #99	; 0x63
 80080f0:	d036      	beq.n	8008160 <_printf_i+0x90>
 80080f2:	d80a      	bhi.n	800810a <_printf_i+0x3a>
 80080f4:	2900      	cmp	r1, #0
 80080f6:	f000 80b9 	beq.w	800826c <_printf_i+0x19c>
 80080fa:	2958      	cmp	r1, #88	; 0x58
 80080fc:	f000 8083 	beq.w	8008206 <_printf_i+0x136>
 8008100:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008104:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8008108:	e032      	b.n	8008170 <_printf_i+0xa0>
 800810a:	2964      	cmp	r1, #100	; 0x64
 800810c:	d001      	beq.n	8008112 <_printf_i+0x42>
 800810e:	2969      	cmp	r1, #105	; 0x69
 8008110:	d1f6      	bne.n	8008100 <_printf_i+0x30>
 8008112:	6820      	ldr	r0, [r4, #0]
 8008114:	6813      	ldr	r3, [r2, #0]
 8008116:	0605      	lsls	r5, r0, #24
 8008118:	f103 0104 	add.w	r1, r3, #4
 800811c:	d52a      	bpl.n	8008174 <_printf_i+0xa4>
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	6011      	str	r1, [r2, #0]
 8008122:	2b00      	cmp	r3, #0
 8008124:	da03      	bge.n	800812e <_printf_i+0x5e>
 8008126:	222d      	movs	r2, #45	; 0x2d
 8008128:	425b      	negs	r3, r3
 800812a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800812e:	486f      	ldr	r0, [pc, #444]	; (80082ec <_printf_i+0x21c>)
 8008130:	220a      	movs	r2, #10
 8008132:	e039      	b.n	80081a8 <_printf_i+0xd8>
 8008134:	2973      	cmp	r1, #115	; 0x73
 8008136:	f000 809d 	beq.w	8008274 <_printf_i+0x1a4>
 800813a:	d808      	bhi.n	800814e <_printf_i+0x7e>
 800813c:	296f      	cmp	r1, #111	; 0x6f
 800813e:	d020      	beq.n	8008182 <_printf_i+0xb2>
 8008140:	2970      	cmp	r1, #112	; 0x70
 8008142:	d1dd      	bne.n	8008100 <_printf_i+0x30>
 8008144:	6823      	ldr	r3, [r4, #0]
 8008146:	f043 0320 	orr.w	r3, r3, #32
 800814a:	6023      	str	r3, [r4, #0]
 800814c:	e003      	b.n	8008156 <_printf_i+0x86>
 800814e:	2975      	cmp	r1, #117	; 0x75
 8008150:	d017      	beq.n	8008182 <_printf_i+0xb2>
 8008152:	2978      	cmp	r1, #120	; 0x78
 8008154:	d1d4      	bne.n	8008100 <_printf_i+0x30>
 8008156:	2378      	movs	r3, #120	; 0x78
 8008158:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800815c:	4864      	ldr	r0, [pc, #400]	; (80082f0 <_printf_i+0x220>)
 800815e:	e055      	b.n	800820c <_printf_i+0x13c>
 8008160:	6813      	ldr	r3, [r2, #0]
 8008162:	1d19      	adds	r1, r3, #4
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	6011      	str	r1, [r2, #0]
 8008168:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800816c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008170:	2301      	movs	r3, #1
 8008172:	e08c      	b.n	800828e <_printf_i+0x1be>
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	6011      	str	r1, [r2, #0]
 8008178:	f010 0f40 	tst.w	r0, #64	; 0x40
 800817c:	bf18      	it	ne
 800817e:	b21b      	sxthne	r3, r3
 8008180:	e7cf      	b.n	8008122 <_printf_i+0x52>
 8008182:	6813      	ldr	r3, [r2, #0]
 8008184:	6825      	ldr	r5, [r4, #0]
 8008186:	1d18      	adds	r0, r3, #4
 8008188:	6010      	str	r0, [r2, #0]
 800818a:	0628      	lsls	r0, r5, #24
 800818c:	d501      	bpl.n	8008192 <_printf_i+0xc2>
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	e002      	b.n	8008198 <_printf_i+0xc8>
 8008192:	0668      	lsls	r0, r5, #25
 8008194:	d5fb      	bpl.n	800818e <_printf_i+0xbe>
 8008196:	881b      	ldrh	r3, [r3, #0]
 8008198:	4854      	ldr	r0, [pc, #336]	; (80082ec <_printf_i+0x21c>)
 800819a:	296f      	cmp	r1, #111	; 0x6f
 800819c:	bf14      	ite	ne
 800819e:	220a      	movne	r2, #10
 80081a0:	2208      	moveq	r2, #8
 80081a2:	2100      	movs	r1, #0
 80081a4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80081a8:	6865      	ldr	r5, [r4, #4]
 80081aa:	60a5      	str	r5, [r4, #8]
 80081ac:	2d00      	cmp	r5, #0
 80081ae:	f2c0 8095 	blt.w	80082dc <_printf_i+0x20c>
 80081b2:	6821      	ldr	r1, [r4, #0]
 80081b4:	f021 0104 	bic.w	r1, r1, #4
 80081b8:	6021      	str	r1, [r4, #0]
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d13d      	bne.n	800823a <_printf_i+0x16a>
 80081be:	2d00      	cmp	r5, #0
 80081c0:	f040 808e 	bne.w	80082e0 <_printf_i+0x210>
 80081c4:	4665      	mov	r5, ip
 80081c6:	2a08      	cmp	r2, #8
 80081c8:	d10b      	bne.n	80081e2 <_printf_i+0x112>
 80081ca:	6823      	ldr	r3, [r4, #0]
 80081cc:	07db      	lsls	r3, r3, #31
 80081ce:	d508      	bpl.n	80081e2 <_printf_i+0x112>
 80081d0:	6923      	ldr	r3, [r4, #16]
 80081d2:	6862      	ldr	r2, [r4, #4]
 80081d4:	429a      	cmp	r2, r3
 80081d6:	bfde      	ittt	le
 80081d8:	2330      	movle	r3, #48	; 0x30
 80081da:	f805 3c01 	strble.w	r3, [r5, #-1]
 80081de:	f105 35ff 	addle.w	r5, r5, #4294967295
 80081e2:	ebac 0305 	sub.w	r3, ip, r5
 80081e6:	6123      	str	r3, [r4, #16]
 80081e8:	f8cd 8000 	str.w	r8, [sp]
 80081ec:	463b      	mov	r3, r7
 80081ee:	aa03      	add	r2, sp, #12
 80081f0:	4621      	mov	r1, r4
 80081f2:	4630      	mov	r0, r6
 80081f4:	f7ff fef6 	bl	8007fe4 <_printf_common>
 80081f8:	3001      	adds	r0, #1
 80081fa:	d14d      	bne.n	8008298 <_printf_i+0x1c8>
 80081fc:	f04f 30ff 	mov.w	r0, #4294967295
 8008200:	b005      	add	sp, #20
 8008202:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008206:	4839      	ldr	r0, [pc, #228]	; (80082ec <_printf_i+0x21c>)
 8008208:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800820c:	6813      	ldr	r3, [r2, #0]
 800820e:	6821      	ldr	r1, [r4, #0]
 8008210:	1d1d      	adds	r5, r3, #4
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	6015      	str	r5, [r2, #0]
 8008216:	060a      	lsls	r2, r1, #24
 8008218:	d50b      	bpl.n	8008232 <_printf_i+0x162>
 800821a:	07ca      	lsls	r2, r1, #31
 800821c:	bf44      	itt	mi
 800821e:	f041 0120 	orrmi.w	r1, r1, #32
 8008222:	6021      	strmi	r1, [r4, #0]
 8008224:	b91b      	cbnz	r3, 800822e <_printf_i+0x15e>
 8008226:	6822      	ldr	r2, [r4, #0]
 8008228:	f022 0220 	bic.w	r2, r2, #32
 800822c:	6022      	str	r2, [r4, #0]
 800822e:	2210      	movs	r2, #16
 8008230:	e7b7      	b.n	80081a2 <_printf_i+0xd2>
 8008232:	064d      	lsls	r5, r1, #25
 8008234:	bf48      	it	mi
 8008236:	b29b      	uxthmi	r3, r3
 8008238:	e7ef      	b.n	800821a <_printf_i+0x14a>
 800823a:	4665      	mov	r5, ip
 800823c:	fbb3 f1f2 	udiv	r1, r3, r2
 8008240:	fb02 3311 	mls	r3, r2, r1, r3
 8008244:	5cc3      	ldrb	r3, [r0, r3]
 8008246:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800824a:	460b      	mov	r3, r1
 800824c:	2900      	cmp	r1, #0
 800824e:	d1f5      	bne.n	800823c <_printf_i+0x16c>
 8008250:	e7b9      	b.n	80081c6 <_printf_i+0xf6>
 8008252:	6813      	ldr	r3, [r2, #0]
 8008254:	6825      	ldr	r5, [r4, #0]
 8008256:	6961      	ldr	r1, [r4, #20]
 8008258:	1d18      	adds	r0, r3, #4
 800825a:	6010      	str	r0, [r2, #0]
 800825c:	0628      	lsls	r0, r5, #24
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	d501      	bpl.n	8008266 <_printf_i+0x196>
 8008262:	6019      	str	r1, [r3, #0]
 8008264:	e002      	b.n	800826c <_printf_i+0x19c>
 8008266:	066a      	lsls	r2, r5, #25
 8008268:	d5fb      	bpl.n	8008262 <_printf_i+0x192>
 800826a:	8019      	strh	r1, [r3, #0]
 800826c:	2300      	movs	r3, #0
 800826e:	6123      	str	r3, [r4, #16]
 8008270:	4665      	mov	r5, ip
 8008272:	e7b9      	b.n	80081e8 <_printf_i+0x118>
 8008274:	6813      	ldr	r3, [r2, #0]
 8008276:	1d19      	adds	r1, r3, #4
 8008278:	6011      	str	r1, [r2, #0]
 800827a:	681d      	ldr	r5, [r3, #0]
 800827c:	6862      	ldr	r2, [r4, #4]
 800827e:	2100      	movs	r1, #0
 8008280:	4628      	mov	r0, r5
 8008282:	f7f7 ffbd 	bl	8000200 <memchr>
 8008286:	b108      	cbz	r0, 800828c <_printf_i+0x1bc>
 8008288:	1b40      	subs	r0, r0, r5
 800828a:	6060      	str	r0, [r4, #4]
 800828c:	6863      	ldr	r3, [r4, #4]
 800828e:	6123      	str	r3, [r4, #16]
 8008290:	2300      	movs	r3, #0
 8008292:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008296:	e7a7      	b.n	80081e8 <_printf_i+0x118>
 8008298:	6923      	ldr	r3, [r4, #16]
 800829a:	462a      	mov	r2, r5
 800829c:	4639      	mov	r1, r7
 800829e:	4630      	mov	r0, r6
 80082a0:	47c0      	blx	r8
 80082a2:	3001      	adds	r0, #1
 80082a4:	d0aa      	beq.n	80081fc <_printf_i+0x12c>
 80082a6:	6823      	ldr	r3, [r4, #0]
 80082a8:	079b      	lsls	r3, r3, #30
 80082aa:	d413      	bmi.n	80082d4 <_printf_i+0x204>
 80082ac:	68e0      	ldr	r0, [r4, #12]
 80082ae:	9b03      	ldr	r3, [sp, #12]
 80082b0:	4298      	cmp	r0, r3
 80082b2:	bfb8      	it	lt
 80082b4:	4618      	movlt	r0, r3
 80082b6:	e7a3      	b.n	8008200 <_printf_i+0x130>
 80082b8:	2301      	movs	r3, #1
 80082ba:	464a      	mov	r2, r9
 80082bc:	4639      	mov	r1, r7
 80082be:	4630      	mov	r0, r6
 80082c0:	47c0      	blx	r8
 80082c2:	3001      	adds	r0, #1
 80082c4:	d09a      	beq.n	80081fc <_printf_i+0x12c>
 80082c6:	3501      	adds	r5, #1
 80082c8:	68e3      	ldr	r3, [r4, #12]
 80082ca:	9a03      	ldr	r2, [sp, #12]
 80082cc:	1a9b      	subs	r3, r3, r2
 80082ce:	42ab      	cmp	r3, r5
 80082d0:	dcf2      	bgt.n	80082b8 <_printf_i+0x1e8>
 80082d2:	e7eb      	b.n	80082ac <_printf_i+0x1dc>
 80082d4:	2500      	movs	r5, #0
 80082d6:	f104 0919 	add.w	r9, r4, #25
 80082da:	e7f5      	b.n	80082c8 <_printf_i+0x1f8>
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d1ac      	bne.n	800823a <_printf_i+0x16a>
 80082e0:	7803      	ldrb	r3, [r0, #0]
 80082e2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80082e6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80082ea:	e76c      	b.n	80081c6 <_printf_i+0xf6>
 80082ec:	08008491 	.word	0x08008491
 80082f0:	080084a2 	.word	0x080084a2

080082f4 <memcpy>:
 80082f4:	b510      	push	{r4, lr}
 80082f6:	1e43      	subs	r3, r0, #1
 80082f8:	440a      	add	r2, r1
 80082fa:	4291      	cmp	r1, r2
 80082fc:	d100      	bne.n	8008300 <memcpy+0xc>
 80082fe:	bd10      	pop	{r4, pc}
 8008300:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008304:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008308:	e7f7      	b.n	80082fa <memcpy+0x6>

0800830a <memmove>:
 800830a:	4288      	cmp	r0, r1
 800830c:	b510      	push	{r4, lr}
 800830e:	eb01 0302 	add.w	r3, r1, r2
 8008312:	d807      	bhi.n	8008324 <memmove+0x1a>
 8008314:	1e42      	subs	r2, r0, #1
 8008316:	4299      	cmp	r1, r3
 8008318:	d00a      	beq.n	8008330 <memmove+0x26>
 800831a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800831e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8008322:	e7f8      	b.n	8008316 <memmove+0xc>
 8008324:	4283      	cmp	r3, r0
 8008326:	d9f5      	bls.n	8008314 <memmove+0xa>
 8008328:	1881      	adds	r1, r0, r2
 800832a:	1ad2      	subs	r2, r2, r3
 800832c:	42d3      	cmn	r3, r2
 800832e:	d100      	bne.n	8008332 <memmove+0x28>
 8008330:	bd10      	pop	{r4, pc}
 8008332:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008336:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800833a:	e7f7      	b.n	800832c <memmove+0x22>

0800833c <_realloc_r>:
 800833c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800833e:	4607      	mov	r7, r0
 8008340:	4614      	mov	r4, r2
 8008342:	460e      	mov	r6, r1
 8008344:	b921      	cbnz	r1, 8008350 <_realloc_r+0x14>
 8008346:	4611      	mov	r1, r2
 8008348:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800834c:	f7ff bc6c 	b.w	8007c28 <_malloc_r>
 8008350:	b922      	cbnz	r2, 800835c <_realloc_r+0x20>
 8008352:	f7ff fc1b 	bl	8007b8c <_free_r>
 8008356:	4625      	mov	r5, r4
 8008358:	4628      	mov	r0, r5
 800835a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800835c:	f000 f814 	bl	8008388 <_malloc_usable_size_r>
 8008360:	42a0      	cmp	r0, r4
 8008362:	d20f      	bcs.n	8008384 <_realloc_r+0x48>
 8008364:	4621      	mov	r1, r4
 8008366:	4638      	mov	r0, r7
 8008368:	f7ff fc5e 	bl	8007c28 <_malloc_r>
 800836c:	4605      	mov	r5, r0
 800836e:	2800      	cmp	r0, #0
 8008370:	d0f2      	beq.n	8008358 <_realloc_r+0x1c>
 8008372:	4631      	mov	r1, r6
 8008374:	4622      	mov	r2, r4
 8008376:	f7ff ffbd 	bl	80082f4 <memcpy>
 800837a:	4631      	mov	r1, r6
 800837c:	4638      	mov	r0, r7
 800837e:	f7ff fc05 	bl	8007b8c <_free_r>
 8008382:	e7e9      	b.n	8008358 <_realloc_r+0x1c>
 8008384:	4635      	mov	r5, r6
 8008386:	e7e7      	b.n	8008358 <_realloc_r+0x1c>

08008388 <_malloc_usable_size_r>:
 8008388:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800838c:	1f18      	subs	r0, r3, #4
 800838e:	2b00      	cmp	r3, #0
 8008390:	bfbc      	itt	lt
 8008392:	580b      	ldrlt	r3, [r1, r0]
 8008394:	18c0      	addlt	r0, r0, r3
 8008396:	4770      	bx	lr

08008398 <_init>:
 8008398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800839a:	bf00      	nop
 800839c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800839e:	bc08      	pop	{r3}
 80083a0:	469e      	mov	lr, r3
 80083a2:	4770      	bx	lr

080083a4 <_fini>:
 80083a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083a6:	bf00      	nop
 80083a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083aa:	bc08      	pop	{r3}
 80083ac:	469e      	mov	lr, r3
 80083ae:	4770      	bx	lr
