type value_4bit = logic[4]

proc test_regBranch() =
    reg cycle_counter: value_4bit
    loop {
         if 1'b1 then
            set cycle_counter := !cycle_counter + 4'b0001
         else
            dprint "Never Taken" ()
    }
