<?xml version="1.0" encoding="UTF-8"?>
<config_list>
  <tool_config version="1.0.85" mwdt_version="R-2020.12" />
  <configuration name="BCRs" filename="bcr_contents.txt">
    <string><![CDATA[
	0x4	0x54		IDENTITY
	0x18	0x80000000	AUX_DCCM
	0x60	0x2		BCR_VER
	0x68	0x11		VECBASE_AC_BUILD
	0x6e	0x102		RF_BUILD
	0x72	0x8226105	D_CACHE_BUILD
	0x74	0x20a04		DCCM_BUILD
	0x75	0x506		TIMER_BUILD
	0x76	0x205		AP_BUILD
	0x77	0x246204	I_CACHE_BUILD
	0x78	0xb04		ICCM_BUILD
	0x7b	0x23206		MULTIPLY_BUILD
	0x7c	0x3		SWAP_BUILD
	0x7d	0x3		NORM_BUILD
	0x7e	0x2		MINMAX_BUILD
	0x7f	0x303		BARREL_BUILD
	0xc0	0x1a55206	BPU_BUILD
	0xc1	0x23e47402	ISA_CONFIG
	0xc5	0x2		STACK_REGION_BUILD
	0xcf	0x41080105	CLUSTER_BUILD
	0xda	0x4		VEC_BUILD
	0xe4	0x120404	STU_BUILD
	0xf3	0x70c1002	IRQ_BUILD
	0xf8	0x12101		ISA_PROFILE
	0xf9	0x30104		MICRO_ARCH_BUILD
	0x208	0x0		AUX_ICCM
	0x540	0x2ae415a9	VEC_BUILD0
	0x541	0x430d8a58	VEC_BUILD1
	0x542	0x80004		VEC_BUILD2
	0x544	0x90000000	AUX_VECMEM_REGION
]]></string>
  </configuration>
  <configuration name="mw_compiler" filename="ccac.arg">
    <string><![CDATA[
	-arcv2hs
	-core4
	-uarch_rev=1:4
	-Xcode_density
	-HL
	-Xatomic
	-Xll64
	-Xunaligned
	-Xdiv_rem=radix4
	-Xswap
	-Xbitscan
	-Xmpy_option=qmpyh
	-Xshift_assist
	-Xbarrel_shifter
	-Xtimer0
	-Xrtc
	-Xstack_check
	-dcache=32768,64,2,a
	-Hld_cycles=1
	-Hccm
	-Xstu=4
	-Xvdsp4
	-Xvec_width=512
	-Xvec_max_fetch_size=16
	-Xvec_num_slots=3
	-Xvec_super_with_scalar
	-Xvec_regs=40
	-Xvec_num_rd_ports=6
	-Xvec_num_acc=8
	-Xvec_num_mpy=2
	-Xvec_mpy32
	-Xvec_num_alu=3
	-Xvec_guard_bit_option=2
	-Xvec_stack_check
]]></string>
  </configuration>
  <configuration name="mw_debugger" filename="mdb.arg">
    <string><![CDATA[
	-arcv2hs 
	-core4 
	-uarch_rev=1:4 
	-Xcode_density 
	-rgf_num_banks=1 
	-rgf_num_wr_ports=2 
	-Xatomic 
	-Xll64 
	-Xunaligned 
	-Xdiv_rem=radix4 
	-Xswap 
	-Xbitscan 
	-Xmpy_option=qmpyh 
	-Xshift_assist 
	-Xbarrel_shifter 
	-Xtimer0 
	-Xtimer0_level=0 
	-Xrtc 
	-action_points=8 
	-ap_feature=1 
	-Xstack_check 
	-bpu_bc_entries=1024 
	-bpu_pt_entries=8192 
	-bpu_rs_entries=8 
	-bpu_bc_full_tag=1 
	-bpu_tosq_entries=5 
	-bpu_fb_entries=2 
	-interrupts=16 
	-interrupt_priorities=8 
	-ext_interrupts=12 
	-interrupt_base=0x0 
	-intvbase_ext 
	-dcache=32768,64,2,a 
	-dcache_version=5 
	-dcache_feature=2 
	-dcache_mem_cycles=1 
	-icache=32768,128,4,a 
	-icache_version=4 
	-icache_feature=2 
	-dccm_size=0x40000 
	-dccm_base=0x80000000 
	-dccm_mem_cycles=1 
	-iccm0_size=0x80000 
	-iccm0_base=0x00000000 
	-stu=4 
	-stu_initiator_num=1 
	-stu_initiator_dbw=128 
	-stu_phy_ch_num=1 
	-stu_req_fifo_depth=32 
	-stu_buffer_size=32 
	-Xvdsp4 
	-Xvec_width=512 
	-Xvec_mem_size=256k 
	-Xvec_mem_banks=32 
	-Xvec_mem_bank_width=16 
	-Xvec_max_fetch_size=16 
	-Xvec_num_slots=3 
	-Xvec_super_with_scalar 
	-Xvec_regs=40 
	-Xvec_fast=1 
	-Xvec_num_rd_ports=6 
	-Xvec_num_acc=8 
	-Xvec_num_mpy=2 
	-Xvec_mpy32 
	-Xvec_num_alu=3 
	-Xvec_guard_bit_option=2 
	-Xvec_mem_topology=0 
	-Xvec_stack_check 
	-Xvec_mem_base=0x90000000 
	-cluster_version=5 
	-scu 
	-scu_stb_entries=8 
	-scu_coherent_io=1 
	-clock_gating 
]]></string>
  </configuration>
  <configuration name="nSIM" filename="nsim.props">
    <string><![CDATA[
	nsim_isa_family=av2hs
	nsim_isa_core=4
	arcver=0x54
	nsim_isa_uarch_rev_major=1
	nsim_isa_uarch_rev_minor=4
	nsim_isa_code_density_option=2
	nsim_isa_rgf_num_banks=1
	nsim_isa_rgf_num_regs=32
	nsim_isa_rgf_num_wr_ports=2
	nsim_isa_big_endian=0
	nsim_isa_lpc_size=32
	nsim_isa_pc_size=32
	nsim_isa_addr_size=32
	nsim_isa_atomic_option=1
	nsim_isa_ll64_option=1
	nsim_isa_unaligned_option=1
	nsim_isa_div_rem_option=2
	nsim_isa_swap_option=1
	nsim_isa_bitscan_option=1
	nsim_isa_mpy_option=9
	nsim_isa_shift_option=3
	nsim_isa_enable_timer_0=1
	nsim_isa_timer_0_int_level=0
	nsim_isa_rtc_option=1
	nsim_isa_num_actionpoints=8
	nsim_isa_aps_feature=1
	nsim_isa_stack_checking=1
	nsim_bpu_bc_entries=1024
	nsim_bpu_pt_entries=8192
	nsim_bpu_rs_entries=8
	nsim_bpu_bc_full_tag=1
	nsim_bpu_tosq_entries=5
	nsim_bpu_fb_entries=2
	nsim_isa_number_of_interrupts=16
	nsim_isa_number_of_levels=8
	nsim_isa_number_of_external_interrupts=12
	nsim_isa_intvbase_preset=0x0
	nsim_isa_intvbase_ext=1
	dcache=32768,64,2,a
	nsim_isa_dc_version=5
	nsim_isa_dc_feature_level=2
	nsim_isa_dc_mem_cycles=1
	icache=32768,128,4,a
	nsim_isa_ic_version=4
	nsim_isa_ic_feature_level=2
	dccm_size=0x40000
	dccm_base=0x80000000
	nsim_isa_dccm_mem_cycles=1
	iccm0_size=0x80000
	iccm0_base=0x00000000
	nsim_stu=4
	nsim_stu_initiator_num=1
	nsim_stu_initiator_dbw=128
	nsim_stu_phy_ch_num=1
	nsim_stu_req_fifo_depth=32
	nsim_stu_buffer_size=32
	nsim_isa_vec_unit=4
	nsim_isa_vec_width=512
	vec_mem_size=256k
	nsim_isa_vec_mem_banks=32
	nsim_isa_vec_mem_bank_width=16
	nsim_isa_vec_max_fetch_size=16
	nsim_isa_vec_num_slots=3
	nsim_isa_vec_super_with_scalar=1
	nsim_isa_vec_regs=40
	nsim_isa_vec_fast=1
	nsim_isa_vec_num_rd_ports=6
	nsim_isa_vec_num_acc=8
	nsim_isa_vec_num_mpy=2
	nsim_isa_vec_mpy32=1
	nsim_isa_vec_num_alu=3
	nsim_isa_vec_guard_bit_option=2
	nsim_isa_vec_mem_topology=0
	nsim_isa_vec_stack_check=1
	vec_mem_base=0x90000000
	nsim_cluster_version=5
	nsim_isa_has_scu=1
	nsim_isa_scu_stb_entries=8
	nsim_isa_scu_coherent_io=1
	nsim_isa_clock_gating=1
]]></string>
  </configuration>
  <configuration name="IDE" filename="ide.props">
    <string><![CDATA[
	processor.family=5
	processor.core_version=4
	processor.family_name=arcv2hs
	processor.uarch_rev_major=1
	processor.uarch_rev_minor=4
	processor.Xcode_density=1
	processor.rgf_num_banks=1
	processor.rgf_num_wr_ports=2
	processor.endian=little
	processor.lpc_size=32
	processor.pc_size=32
	processor.addr_size=32
	processor.Xatomic=1
	processor.Xll64=1
	processor.Xunaligned=1
	processor.Xdiv_rem=radix4
	processor.Xswap=1
	processor.Xbitscan=1
	processor.Xmpy_option=qmpyh
	processor.Xshift_assist=1
	processor.Xbarrel_shifter=1
	processor.Xtimer0=1
	processor.Xtimer0_level=0
	processor.Xrtc=1
	processor.action_points=8
	processor.ap_feature=1
	processor.Xstack_check=1
	processor.bpu_bc_entries=1024
	processor.bpu_pt_entries=8192
	processor.bpu_rs_entries=8
	processor.bpu_bc_full_tag=1
	processor.bpu_tosq_entries=5
	processor.bpu_fb_entries=2
	processor.interrupts=16
	processor.interrupt_priorities=8
	processor.ext_interrupts=12
	processor.interrupt_base=0x0
	processor.intvbase_ext=1
	processor.dcache.size=32768
	processor.dcache.line_size=64
	processor.dcache.ways=2
	processor.dcache_version=5
	processor.dcache_feature=2
	processor.dcache_mem_cycles=1
	processor.Hld_cycles=1
	processor.icache.size=32768
	processor.icache.line_size=128
	processor.icache.ways=4
	processor.icache_version=4
	processor.icache_feature=2
	processor.dccm_size=0x40000
	processor.dccm_base=0x80000000
	processor.dccm_mem_cycles=1
	processor.Hccm=1
	processor.iccm0_size=0x80000
	processor.iccm0_base=0x00000000
	processor.stu=4
	processor.stu_initiator_num=1
	processor.stu_initiator_dbw=128
	processor.stu_phy_ch_num=1
	processor.stu_req_fifo_depth=32
	processor.stu_buffer_size=32
	processor.Xvdsp4=1
	processor.Xvec_width=512
	processor.Xvec_mem_size=256k
	processor.Xvec_mem_banks=32
	processor.Xvec_mem_bank_width=16
	processor.Xvec_max_fetch_size=16
	processor.Xvec_num_slots=3
	processor.Xvec_super_with_scalar=1
	processor.Xvec_regs=40
	processor.Xvec_fast=1
	processor.Xvec_num_rd_ports=6
	processor.Xvec_num_acc=8
	processor.Xvec_num_mpy=2
	processor.Xvec_mpy32=1
	processor.Xvec_num_alu=3
	processor.Xvec_guard_bit_option=2
	processor.Xvec_mem_topology=0
	processor.Xvec_stack_check=1
	processor.Xvec_mem_base=0x90000000
	processor.cluster_version=5
	processor.scu=1
	processor.scu_stb_entries=8
	processor.scu_coherent_io=1
	processor.clock_gating=1
	processor.tcf_include1=core_config.h
]]></string>
  </configuration>
  <configuration name="architect" filename="architect.txt">
    <string><![CDATA[
	######## Summary of processor build in ARChitect build option format
	######## This is not suitable for input to the ARChitect.
	######## Please use file build_configuration.txt if you wish to invoke
	######## ARChitect with a configuration file.
	-create com.arc.hardware.HS.System.1_0 System
	-create com.arc.hardware.implementation.1_0 System.Implementation
	-create com.arc.hardware.HS.CPU_isle.1_0 System.CPUisle
	-create com.arc.hardware.HS.ARCv2HS.1_0 System.CPUisle.ARCv2HS
	-arcv2em_version 2
	-infer_alu_adder instantiate	// NO BCR INFO FOR THIS VALUE
	-rgf_impl flip_flops	// NO BCR INFO FOR THIS VALUE
	-arc_num 0
	-arcv2hs true
	-code_density_option true
	-rgf_num_banks 1
	-rgf_num_regs 32
	-rgf_wr_ports 2
	-byte_order little
	-lpc_size 32
	-pc_size 32
	-addr_size 32
	-atomic_option true
	-ll64_option true
	-div_rem_option radix4_enhanced
	-swap_option true
	-bitscan_option true
	-mpy_option plus_qmacw
	-infer_mpy_wtree instantiate	// NO BCR INFO FOR THIS VALUE
	-shift_option 3
	-timer_0_int_level 0
	-create com.arc.hardware.HS.Timer_0.1_0 "System.Cluster.CPUisle.ARCv2HS.Timer 0"
	-create com.arc.hardware.HS.Real_time_Counter.1_0 "System.Cluster.CPUisle.ARCv2HS.Real-time Counter"
	-stack_checking true
	-br_bc_entries 1024
	-br_pt_entries 8192
	-br_rs_entries 8
	-br_bc_full_tag false
	-br_bc_tag_size 18
	-br_tosq_entries 5
	-br_fb_entries 2
	-create com.arc.hardware.HS.Debug_Interface.1_0 "System.Cluster.CPUisle.ARCv2HS.Debug Interface"
	-create com.arc.hardware.HS.JTAG_Interface.1_0 "System.Cluster.CPUisle.ARCv2HS.JTAG Interface"
	-intvbase_preset 0
	-create com.arc.hardware.HS.Interrupt_Controller.1_0 "System.Cluster.CPUisle.ARCv2HS.Interrupt Controller"
	-number_of_levels 8
	-number_of_interrupts 16
	-external_interrupts 12
	-firq_option false
	-overload_vectors false
	-create com.arc.hardware.HS.Data_Cache.1_0 "System.Cluster.CPUisle.ARCv2HS.Data Cache"
	-dc_size 32768
	-dc_ways 2
	-dc_bsize 64
	-dc_feature_level 2
	-create com.arc.hardware.HS.Instruction_Cache.1_0 "System.Cluster.CPUisle.ARCv2HS.Instruction Cache"
	-ic_size 32768
	-ic_ways 4
	-ic_bsize 128
	-ic_feature_level 2
	-create com.arc.hardware.HS.DCCM.1_0 System.Cluster.CPUisle.ARCv2HS.DCCM
	-dccm_size 262144
	-dccm_dmi false	// NO BCR INFO FOR THIS VALUE
	-create com.arc.hardware.HS.ICCM0.1_0 System.Cluster.CPUisle.ARCv2HS.ICCM0
	-iccm0_size 524288
	-iccm0_dmi false	// NO BCR INFO FOR THIS VALUE
	-iccm0_base 0
	-create com.arc.hardware.HS.Vector_Unit.1_0 "System.Cluster.CPUisle.ARCv2HS.Vector Unit"
	-vec_width 512
	-vec_mem_size 262144
	-vec_mem_banks 32
	-vec_mem_bank_width 16
	-vec_max_fetch_size 16
	-vec_num_slots 3
	-vec_super_with_scalar true
	-vec_regs 40
	-vec_fpu 0
	-vec_num_rd_ports 6
	-vec_num_acc 8
	-vec_num_mpy 2
	-vec_mpy32 true
	-vec_num_alu 3
	-vec_guard_bit_option 2
	-vec_mem_topology 0
	-vec_low_latency false
	-vec_num_mpu_regions 0
	-vec_stack_check true
	-vec_num_ap 0
	-vec_dmi false
	-vec_mem_region 9
]]></string>
  </configuration>
  <configuration name="assembler_defines" filename="core_config.s">
    <string><![CDATA[
.ifndef __core_config_s
	.define __core_config_s, 1
	.define _TOOL_CONFIG_VER, 10085
	;--------  NOTE: Start of BCR/CIR Macros ------------------
	; The initial macros with "_bcr_" or "_cir_" in the macro name
	; may appear and disappear as different hardware releases change the
	; layout of configuration registers. Additionally, the semantics of
	; a "bcr" or "cir" macro value is subject to change.
	; For these reasons it is recommended to avoid dependency on macros
	; which have "_bcr_" or "_cir_" in the name (and request alternative
	; macros as needed).
	;----------------------------------------------------------
	.define	core_config_cir_identity,0x00000054
	.define	core_config_cir_identity_chipid,0
	.define	core_config_cir_identity_arcnum,0
	.define	core_config_cir_identity_arcver,84
	.define	core_config_cir_identity_family,5
	.define	core_config_cir_identity_corever,4
	.define	core_config_cir_aux_dccm,0x80000000
	.define	core_config_bcr_bcr_ver,0x00000002
	.define	core_config_bcr_bcr_ver_version,2
	.define	core_config_bcr_vecbase_ac_build,0x00000011
	.define	core_config_bcr_vecbase_ac_build_version,4
	.define	core_config_bcr_vecbase_ac_build_vector_config,1
	.define	core_config_bcr_vecbase_ac_build_addr,0
	.define	core_config_bcr_rf_build,0x00000102
	.define	core_config_bcr_rf_build_version,2
	.define	core_config_bcr_rf_build_p,1
	.define	core_config_bcr_rf_build_e,0
	.define	core_config_bcr_rf_build_r,0
	.define	core_config_bcr_rf_build_b,0
	.define	core_config_bcr_rf_build_d,0
	.define	core_config_bcr_d_cache_build,0x08226105
	.define	core_config_bcr_d_cache_build_version,5
	.define	core_config_bcr_d_cache_build_assoc,1
	.define	core_config_bcr_d_cache_build_capacity,6
	.define	core_config_bcr_d_cache_build_bsize,2
	.define	core_config_bcr_d_cache_build_fl,2
	.define	core_config_bcr_d_cache_build_ioc,0
	.define	core_config_bcr_d_cache_build_cp,0
	.define	core_config_bcr_d_cache_build_u,0
	.define	core_config_bcr_d_cache_build_cycles,1
	.define	core_config_bcr_dccm_build,0x00020a04
	.define	core_config_bcr_dccm_build_w,0
	.define	core_config_bcr_dccm_build_cycles,1
	.define	core_config_bcr_dccm_build_interleave,0
	.define	core_config_bcr_dccm_build_size1,0
	.define	core_config_bcr_dccm_build_size0,10
	.define	core_config_bcr_dccm_build_version,4
	.define	core_config_bcr_timer_build,0x00000506
	.define	core_config_bcr_timer_build_sp1,0
	.define	core_config_bcr_timer_build_sp0,0
	.define	core_config_bcr_timer_build_p1,0
	.define	core_config_bcr_timer_build_p0,0
	.define	core_config_bcr_timer_build_st1,0
	.define	core_config_bcr_timer_build_st0,0
	.define	core_config_bcr_timer_build_rtc,1
	.define	core_config_bcr_timer_build_rtsc_ver,0
	.define	core_config_bcr_timer_build_rtsc,0
	.define	core_config_bcr_timer_build_t0,1
	.define	core_config_bcr_timer_build_t1,0
	.define	core_config_bcr_timer_build_version,6
	.define	core_config_bcr_ap_build,0x00000205
	.define	core_config_bcr_ap_build_version,5
	.define	core_config_bcr_ap_build_type,2
	.define	core_config_bcr_i_cache_build,0x00246204
	.define	core_config_bcr_i_cache_build_assoc,2
	.define	core_config_bcr_i_cache_build_version,4
	.define	core_config_bcr_i_cache_build_capacity,6
	.define	core_config_bcr_i_cache_build_bsize,4
	.define	core_config_bcr_i_cache_build_fl,2
	.define	core_config_bcr_i_cache_build_d,0
	.define	core_config_bcr_iccm_build,0x00000b04
	.define	core_config_bcr_iccm_build_w0,0
	.define	core_config_bcr_iccm_build_iccm1_size1,0
	.define	core_config_bcr_iccm_build_iccm0_size1,0
	.define	core_config_bcr_iccm_build_iccm1_size0,0
	.define	core_config_bcr_iccm_build_iccm0_size0,11
	.define	core_config_bcr_iccm_build_version,4
	.define	core_config_bcr_multiply_build,0x00023206
	.define	core_config_bcr_multiply_build_version16x16,2
	.define	core_config_bcr_multiply_build_dsp,3
	.define	core_config_bcr_multiply_build_cyc,0
	.define	core_config_bcr_multiply_build_type,2
	.define	core_config_bcr_multiply_build_version32x32,6
	.define	core_config_bcr_swap_build,0x00000003
	.define	core_config_bcr_swap_build_version,3
	.define	core_config_bcr_norm_build,0x00000003
	.define	core_config_bcr_norm_build_version,3
	.define	core_config_bcr_minmax_build,0x00000002
	.define	core_config_bcr_minmax_build_version,2
	.define	core_config_bcr_barrel_build,0x00000303
	.define	core_config_bcr_barrel_build_version,3
	.define	core_config_bcr_barrel_build_shift_option,3
	.define	core_config_bcr_bpu_build,0x01a55206
	.define	core_config_bcr_bpu_build_version,6
	.define	core_config_bcr_bpu_build_bce,2
	.define	core_config_bcr_bpu_build_pte,2
	.define	core_config_bcr_bpu_build_rse,1
	.define	core_config_bcr_bpu_build_ft,1
	.define	core_config_bcr_bpu_build_ts,18
	.define	core_config_bcr_bpu_build_tqe,2
	.define	core_config_bcr_bpu_build_fbe,1
	.define	core_config_bcr_bpu_build_bdb,0
	.define	core_config_bcr_isa_config,0x23e47402
	.define	core_config_bcr_isa_config_res1,0
	.define	core_config_bcr_isa_config_d,2
	.define	core_config_bcr_isa_config_res2,0
	.define	core_config_bcr_isa_config_f,0
	.define	core_config_bcr_isa_config_c,3
	.define	core_config_bcr_isa_config_l,1
	.define	core_config_bcr_isa_config_n,1
	.define	core_config_bcr_isa_config_a,1
	.define	core_config_bcr_isa_config_b,0
	.define	core_config_bcr_isa_config_addr_size,4
	.define	core_config_bcr_isa_config_lpc_size,7
	.define	core_config_bcr_isa_config_pc_size,4
	.define	core_config_bcr_isa_config_version,2
	.define	core_config_bcr_stack_region_build,0x00000002
	.define	core_config_bcr_cluster_build,0x41080105
	.define	core_config_bcr_cluster_build_scu_trace,0
	.define	core_config_bcr_cluster_build_gate,1
	.define	core_config_bcr_cluster_build_sm,0
	.define	core_config_bcr_cluster_build_per,0
	.define	core_config_bcr_cluster_build_c,1
	.define	core_config_bcr_cluster_build_num_entries,8
	.define	core_config_bcr_cluster_build_sclk,0
	.define	core_config_bcr_cluster_build_num_cores,1
	.define	core_config_bcr_cluster_build_version,5
	.define	core_config_bcr_vec_build,0x00000004
	.define	core_config_bcr_vec_build_minor_version,0
	.define	core_config_bcr_vec_build_version,4
	.define	core_config_bcr_stu_build,0x00120404
	.define	core_config_bcr_stu_build_light,0
	.define	core_config_bcr_stu_build_pnum,0
	.define	core_config_bcr_stu_build_idw,1
	.define	core_config_bcr_stu_build_inum,0
	.define	core_config_bcr_stu_build_version,4
	.define	core_config_bcr_stu_build_fifod,2
	.define	core_config_bcr_stu_build_bufsz,2
	.define	core_config_bcr_stu_build_dmi,0
	.define	core_config_bcr_irq_build,0x070c1002
	.define	core_config_bcr_irq_build_raz,0
	.define	core_config_bcr_irq_build_nmi,0
	.define	core_config_bcr_irq_build_f,0
	.define	core_config_bcr_irq_build_p,7
	.define	core_config_bcr_irq_build_exts,12
	.define	core_config_bcr_irq_build_irqs,16
	.define	core_config_bcr_irq_build_version,2
	.define	core_config_bcr_isa_profile,0x00012101
	.define	core_config_bcr_isa_profile_g4,0
	.define	core_config_bcr_isa_profile_g3,1
	.define	core_config_bcr_isa_profile_g2,2
	.define	core_config_bcr_isa_profile_g1,1
	.define	core_config_bcr_isa_profile_version,1
	.define	core_config_bcr_micro_arch_build,0x00030104
	.define	core_config_bcr_micro_arch_build_minor_rev,4
	.define	core_config_bcr_micro_arch_build_major_rev,1
	.define	core_config_bcr_micro_arch_build_product_family,3
	.define	core_config_bcr_micro_arch_build_reserved,0
	.define	core_config_cir_aux_iccm,0x00000000
	.define	core_config_cir_vec_build0,0x2ae415a9
	.define	core_config_cir_vec_build0_has_vec_unit,1
	.define	core_config_cir_vec_build0_vec_width,4
	.define	core_config_cir_vec_build0_vec_mem_size,10
	.define	core_config_cir_vec_build0_vec_mem_banks,5
	.define	core_config_cir_vec_build0_res1,0
	.define	core_config_cir_vec_build0_vec_fast,1
	.define	core_config_cir_vec_build0_vec_mem_bank_width,1
	.define	core_config_cir_vec_build0_vec_max_fetch_size,1
	.define	core_config_cir_vec_build0_vec_num_slots,3
	.define	core_config_cir_vec_build0_vec_super_with_scalar,1
	.define	core_config_cir_vec_build0_vec_regs,10
	.define	core_config_cir_vec_build1,0x430d8a58
	.define	core_config_cir_vec_build1_res1_v1,88
	.define	core_config_cir_vec_build1_vec_num_rd_ports_v1,4
	.define	core_config_cir_vec_build1_res2_v1,1
	.define	core_config_cir_vec_build1_vec_mpy32_v1,1
	.define	core_config_cir_vec_build1_vec_alu,0
	.define	core_config_cir_vec_build1_vec_num_alu_v1,3
	.define	core_config_cir_vec_build1_res4_v1,0
	.define	core_config_cir_vec_build1_vec_cross_elem_unit_v1,0
	.define	core_config_cir_vec_build1_vec_fpu_v1,3
	.define	core_config_cir_vec_build1_vec_fpu,0
	.define	core_config_cir_vec_build1_vec_fpu_ffc,3
	.define	core_config_cir_vec_build1_vec_fpu_math,1
	.define	core_config_cir_vec_build1_vec_fpu_2nd_mul,1
	.define	core_config_cir_vec_build1_vec_fpu_types,2
	.define	core_config_cir_vec_build1_vec_fpu_exp,0
	.define	core_config_cir_vec_build1_res2,781
	.define	core_config_cir_vec_build1_vec_num_rd_ports,6
	.define	core_config_cir_vec_build1_vec_cross_elem_unit,0
	.define	core_config_cir_vec_build1_vec_num_mpy,2
	.define	core_config_cir_vec_build1_vec_num_acc,8
	.define	core_config_cir_vec_build2,0x00080004
	.define	core_config_cir_vec_build2_res1,0
	.define	core_config_cir_vec_build2_vec_guard_bit_option,2
	.define	core_config_cir_vec_build2_vec_mem_topology,0
	.define	core_config_cir_vec_build2_res2,0
	.define	core_config_cir_vec_build2_vec_low_latency,0
	.define	core_config_cir_vec_build2_res3,0
	.define	core_config_cir_vec_build2_res4,0
	.define	core_config_cir_vec_build2_vec_num_mpu_regions,0
	.define	core_config_cir_vec_build2_vec_stack_check,1
	.define	core_config_cir_vec_build2_vec_num_ap,0
	.define	core_config_cir_vec_build2_vec_dmi,0
	.define	core_config_cir_vec_build2_res5,0
	.define	core_config_cir_aux_vecmem_region,0x90000000
	;------------- End of BCR/CIR Macros ---------------------
	.define	core_config_family,5
	.define	core_config_core_version,4
	.define	core_config_family_name,"arcv2hs"
	.define	core_config_uarch_rev_major,1
	.define	core_config_uarch_rev_minor,4
	.define	core_config_code_density,1
	.define	core_config_rgf_num_banks,1
	.define	core_config_rgf_num_wr_ports,2
	.define	core_config_endian,"little"
	.define	core_config_endian_little,1
	.define	core_config_endian_big,0
	.define	core_config_lpc_size,32
	.define	core_config_pc_size,32
	.define	core_config_addr_size,32
	.define	core_config_atomic,1
	.define	core_config_ll64,1
	.define	core_config_unaligned,1
	.define	core_config_div_rem,"radix4"
	.define	core_config_div_rem_radix4,1
	.define	core_config_swap,1
	.define	core_config_bitscan,1
	.define	core_config_mpy_option,"qmpyh"
	.define	core_config_mpy_option_num,9
	.define	core_config_shift_assist,1
	.define	core_config_barrel_shifter,1
	.define	core_config_timer0,1
	.define	core_config_timer0_level,0
	.define	core_config_timer0_vector,16
	.define	core_config_rtc,1
	.define	core_config_action_points,8
	.define	core_config_ap_feature,1
	.define	core_config_stack_check,1
	.define	core_config_bpu_bc_entries,1024
	.define	core_config_bpu_pt_entries,8192
	.define	core_config_bpu_rs_entries,8
	.define	core_config_bpu_bc_full_tag,1
	.define	core_config_bpu_bc_tag_size,18
	.define	core_config_bpu_tosq_entries,5
	.define	core_config_bpu_fb_entries,2
	.define	core_config_interrupts_present,1
	.define	core_config_interrupts_number,16
	.define	core_config_interrupts_priorities,8
	.define	core_config_interrupts_externals,12
	.define	core_config_interrupts,16
	.define	core_config_interrupt_priorities,8
	.define	core_config_ext_interrupts,12
	.define	core_config_interrupts_base,0x0
	.define	core_config_intvbase_ext,1
	.define	core_config_dcache_present,1
	.define	core_config_dcache_size,32768
	.define	core_config_dcache_line_size,64
	.define	core_config_dcache_ways,2
	.define	core_config_dcache_version,5
	.define	core_config_dcache_feature,2
	.define	core_config_dcache_mem_cycles,1
	.define	core_config_icache_present,1
	.define	core_config_icache_size,32768
	.define	core_config_icache_line_size,128
	.define	core_config_icache_ways,4
	.define	core_config_icache_version,4
	.define	core_config_icache_feature,2
	.define	core_config_dccm_present,1
	.define	core_config_dccm_size,0x40000
	.define	core_config_dccm_base,0x80000000
	.define	core_config_dccm_mem_cycles,1
	.define	core_config_iccm_present,1
	.define	core_config_iccm0_present,1
	.define	core_config_iccm_size,0x80000
	.define	core_config_iccm0_size,0x80000
	.define	core_config_iccm_base,0x00000000
	.define	core_config_iccm0_base,0x00000000
	.define	core_config_stu,4
	.define	core_config_stu_initiator_num,1
	.define	core_config_stu_initiator_dbw,128
	.define	core_config_stu_phy_ch_num,1
	.define	core_config_stu_req_fifo_depth,32
	.define	core_config_stu_buffer_size,32
	.define	core_config_vdsp4,1
	.define	core_config_vec_width,512
	.define	core_config_vec_mem_size,262144
	.define	core_config_vec_mem_size_KM,"256k"
	.define	core_config_vec_mem_banks,32
	.define	core_config_vec_mem_bank_width,16
	.define	core_config_vec_max_fetch_size,16
	.define	core_config_vec_num_slots,3
	.define	core_config_vec_super_with_scalar,1
	.define	core_config_vec_regs,40
	.define	core_config_vec_fast,1
	.define	core_config_vec_num_rd_ports,6
	.define	core_config_vec_num_acc,8
	.define	core_config_vec_num_mpy,2
	.define	core_config_vec_mpy32,1
	.define	core_config_vec_num_alu,3
	.define	core_config_vec_guard_bit_option,2
	.define	core_config_vec_mem_topology,0
	.define	core_config_vec_stack_check,1
	.define	core_config_vec_mem_base,0x90000000
	.define	core_config_cluster_version,5
	.define	core_config_cluster_num_cores,1
	.define	core_config_scu,1
	.define	core_config_scu_stb_entries,8
	.define	core_config_scu_coherent_io,1
	.define	core_config_clock_gating,1
.endif ; __core_config_s

]]></string>
  </configuration>
  <configuration name="C_defines" filename="core_config.h">
    <string><![CDATA[
#ifndef core_config_h
#define core_config_h

    /* coverity[misra_c_2012_rule_21_1_violation] */
    /* coverity[misra_c_2012_rule_21_2_violation] */
#define _TOOL_CONFIG_VER 10085

	/********  NOTE: Start of BCR/CIR Macros ******************
	 * The initial macros with "_bcr_" or "_cir_" in the macro name
	 * may appear and disappear as different hardware releases change the
	 * layout of configuration registers. Additionally, the semantics of
	 * a "bcr" or "cir" macro value is subject to change.
	 * For these reasons it is recommended to avoid dependency on macros
	 * which have "_bcr_" or "_cir_" in the name (and request alternative
	 * macros as needed).
	 **********************************************************/
	#define	core_config_cir_identity	0x00000054
	#define	core_config_cir_identity_chipid	0
	#define	core_config_cir_identity_arcnum	0
	#define	core_config_cir_identity_arcver	84
	#define	core_config_cir_identity_family	5
	#define	core_config_cir_identity_corever	4
	#define	core_config_cir_aux_dccm	0x80000000UL
	#define	core_config_bcr_bcr_ver	0x00000002
	#define	core_config_bcr_bcr_ver_version	2
	#define	core_config_bcr_vecbase_ac_build	0x00000011
	#define	core_config_bcr_vecbase_ac_build_version	4
	#define	core_config_bcr_vecbase_ac_build_vector_config	1
	#define	core_config_bcr_vecbase_ac_build_addr	0
	#define	core_config_bcr_rf_build	0x00000102
	#define	core_config_bcr_rf_build_version	2
	#define	core_config_bcr_rf_build_p	1
	#define	core_config_bcr_rf_build_e	0
	#define	core_config_bcr_rf_build_r	0
	#define	core_config_bcr_rf_build_b	0
	#define	core_config_bcr_rf_build_d	0
	#define	core_config_bcr_d_cache_build	0x08226105
	#define	core_config_bcr_d_cache_build_version	5
	#define	core_config_bcr_d_cache_build_assoc	1
	#define	core_config_bcr_d_cache_build_capacity	6
	#define	core_config_bcr_d_cache_build_bsize	2
	#define	core_config_bcr_d_cache_build_fl	2
	#define	core_config_bcr_d_cache_build_ioc	0
	#define	core_config_bcr_d_cache_build_cp	0
	#define	core_config_bcr_d_cache_build_u	0
	#define	core_config_bcr_d_cache_build_cycles	1
	#define	core_config_bcr_dccm_build	0x00020a04
	#define	core_config_bcr_dccm_build_w	0
	#define	core_config_bcr_dccm_build_cycles	1
	#define	core_config_bcr_dccm_build_interleave	0
	#define	core_config_bcr_dccm_build_size1	0
	#define	core_config_bcr_dccm_build_size0	10
	#define	core_config_bcr_dccm_build_version	4
	#define	core_config_bcr_timer_build	0x00000506
	#define	core_config_bcr_timer_build_sp1	0
	#define	core_config_bcr_timer_build_sp0	0
	#define	core_config_bcr_timer_build_p1	0
	#define	core_config_bcr_timer_build_p0	0
	#define	core_config_bcr_timer_build_st1	0
	#define	core_config_bcr_timer_build_st0	0
	#define	core_config_bcr_timer_build_rtc	1
	#define	core_config_bcr_timer_build_rtsc_ver	0
	#define	core_config_bcr_timer_build_rtsc	0
	#define	core_config_bcr_timer_build_t0	1
	#define	core_config_bcr_timer_build_t1	0
	#define	core_config_bcr_timer_build_version	6
	#define	core_config_bcr_ap_build	0x00000205
	#define	core_config_bcr_ap_build_version	5
	#define	core_config_bcr_ap_build_type	2
	#define	core_config_bcr_i_cache_build	0x00246204
	#define	core_config_bcr_i_cache_build_assoc	2
	#define	core_config_bcr_i_cache_build_version	4
	#define	core_config_bcr_i_cache_build_capacity	6
	#define	core_config_bcr_i_cache_build_bsize	4
	#define	core_config_bcr_i_cache_build_fl	2
	#define	core_config_bcr_i_cache_build_d	0
	#define	core_config_bcr_iccm_build	0x00000b04
	#define	core_config_bcr_iccm_build_w0	0
	#define	core_config_bcr_iccm_build_iccm1_size1	0
	#define	core_config_bcr_iccm_build_iccm0_size1	0
	#define	core_config_bcr_iccm_build_iccm1_size0	0
	#define	core_config_bcr_iccm_build_iccm0_size0	11
	#define	core_config_bcr_iccm_build_version	4
	#define	core_config_bcr_multiply_build	0x00023206
	#define	core_config_bcr_multiply_build_version16x16	2
	#define	core_config_bcr_multiply_build_dsp	3
	#define	core_config_bcr_multiply_build_cyc	0
	#define	core_config_bcr_multiply_build_type	2
	#define	core_config_bcr_multiply_build_version32x32	6
	#define	core_config_bcr_swap_build	0x00000003
	#define	core_config_bcr_swap_build_version	3
	#define	core_config_bcr_norm_build	0x00000003
	#define	core_config_bcr_norm_build_version	3
	#define	core_config_bcr_minmax_build	0x00000002
	#define	core_config_bcr_minmax_build_version	2
	#define	core_config_bcr_barrel_build	0x00000303
	#define	core_config_bcr_barrel_build_version	3
	#define	core_config_bcr_barrel_build_shift_option	3
	#define	core_config_bcr_bpu_build	0x01a55206
	#define	core_config_bcr_bpu_build_version	6
	#define	core_config_bcr_bpu_build_bce	2
	#define	core_config_bcr_bpu_build_pte	2
	#define	core_config_bcr_bpu_build_rse	1
	#define	core_config_bcr_bpu_build_ft	1
	#define	core_config_bcr_bpu_build_ts	18
	#define	core_config_bcr_bpu_build_tqe	2
	#define	core_config_bcr_bpu_build_fbe	1
	#define	core_config_bcr_bpu_build_bdb	0
	#define	core_config_bcr_isa_config	0x23e47402
	#define	core_config_bcr_isa_config_res1	0
	#define	core_config_bcr_isa_config_d	2
	#define	core_config_bcr_isa_config_res2	0
	#define	core_config_bcr_isa_config_f	0
	#define	core_config_bcr_isa_config_c	3
	#define	core_config_bcr_isa_config_l	1
	#define	core_config_bcr_isa_config_n	1
	#define	core_config_bcr_isa_config_a	1
	#define	core_config_bcr_isa_config_b	0
	#define	core_config_bcr_isa_config_addr_size	4
	#define	core_config_bcr_isa_config_lpc_size	7
	#define	core_config_bcr_isa_config_pc_size	4
	#define	core_config_bcr_isa_config_version	2
	#define	core_config_bcr_stack_region_build	0x00000002
	#define	core_config_bcr_cluster_build	0x41080105
	#define	core_config_bcr_cluster_build_scu_trace	0
	#define	core_config_bcr_cluster_build_gate	1
	#define	core_config_bcr_cluster_build_sm	0
	#define	core_config_bcr_cluster_build_per	0
	#define	core_config_bcr_cluster_build_c	1
	#define	core_config_bcr_cluster_build_num_entries	8
	#define	core_config_bcr_cluster_build_sclk	0
	#define	core_config_bcr_cluster_build_num_cores	1
	#define	core_config_bcr_cluster_build_version	5
	#define	core_config_bcr_vec_build	0x00000004
	#define	core_config_bcr_vec_build_minor_version	0
	#define	core_config_bcr_vec_build_version	4
	#define	core_config_bcr_stu_build	0x00120404
	#define	core_config_bcr_stu_build_light	0
	#define	core_config_bcr_stu_build_pnum	0
	#define	core_config_bcr_stu_build_idw	1
	#define	core_config_bcr_stu_build_inum	0
	#define	core_config_bcr_stu_build_version	4
	#define	core_config_bcr_stu_build_fifod	2
	#define	core_config_bcr_stu_build_bufsz	2
	#define	core_config_bcr_stu_build_dmi	0
	#define	core_config_bcr_irq_build	0x070c1002
	#define	core_config_bcr_irq_build_raz	0
	#define	core_config_bcr_irq_build_nmi	0
	#define	core_config_bcr_irq_build_f	0
	#define	core_config_bcr_irq_build_p	7
	#define	core_config_bcr_irq_build_exts	12
	#define	core_config_bcr_irq_build_irqs	16
	#define	core_config_bcr_irq_build_version	2
	#define	core_config_bcr_isa_profile	0x00012101
	#define	core_config_bcr_isa_profile_g4	0
	#define	core_config_bcr_isa_profile_g3	1
	#define	core_config_bcr_isa_profile_g2	2
	#define	core_config_bcr_isa_profile_g1	1
	#define	core_config_bcr_isa_profile_version	1
	#define	core_config_bcr_micro_arch_build	0x00030104
	#define	core_config_bcr_micro_arch_build_minor_rev	4
	#define	core_config_bcr_micro_arch_build_major_rev	1
	#define	core_config_bcr_micro_arch_build_product_family	3
	#define	core_config_bcr_micro_arch_build_reserved	0
	#define	core_config_cir_aux_iccm	0x00000000
	#define	core_config_cir_vec_build0	0x2ae415a9
	#define	core_config_cir_vec_build0_has_vec_unit	1
	#define	core_config_cir_vec_build0_vec_width	4
	#define	core_config_cir_vec_build0_vec_mem_size	10
	#define	core_config_cir_vec_build0_vec_mem_banks	5
	#define	core_config_cir_vec_build0_res1	0
	#define	core_config_cir_vec_build0_vec_fast	1
	#define	core_config_cir_vec_build0_vec_mem_bank_width	1
	#define	core_config_cir_vec_build0_vec_max_fetch_size	1
	#define	core_config_cir_vec_build0_vec_num_slots	3
	#define	core_config_cir_vec_build0_vec_super_with_scalar	1
	#define	core_config_cir_vec_build0_vec_regs	10
	#define	core_config_cir_vec_build1	0x430d8a58
	#define	core_config_cir_vec_build1_res1_v1	88
	#define	core_config_cir_vec_build1_vec_num_rd_ports_v1	4
	#define	core_config_cir_vec_build1_res2_v1	1
	#define	core_config_cir_vec_build1_vec_mpy32_v1	1
	#define	core_config_cir_vec_build1_vec_alu	0
	#define	core_config_cir_vec_build1_vec_num_alu_v1	3
	#define	core_config_cir_vec_build1_res4_v1	0
	#define	core_config_cir_vec_build1_vec_cross_elem_unit_v1	0
	#define	core_config_cir_vec_build1_vec_fpu_v1	3
	#define	core_config_cir_vec_build1_vec_fpu	0
	#define	core_config_cir_vec_build1_vec_fpu_ffc	3
	#define	core_config_cir_vec_build1_vec_fpu_math	1
	#define	core_config_cir_vec_build1_vec_fpu_2nd_mul	1
	#define	core_config_cir_vec_build1_vec_fpu_types	2
	#define	core_config_cir_vec_build1_vec_fpu_exp	0
	#define	core_config_cir_vec_build1_res2	781
	#define	core_config_cir_vec_build1_vec_num_rd_ports	6
	#define	core_config_cir_vec_build1_vec_cross_elem_unit	0
	#define	core_config_cir_vec_build1_vec_num_mpy	2
	#define	core_config_cir_vec_build1_vec_num_acc	8
	#define	core_config_cir_vec_build2	0x00080004
	#define	core_config_cir_vec_build2_res1	0
	#define	core_config_cir_vec_build2_vec_guard_bit_option	2
	#define	core_config_cir_vec_build2_vec_mem_topology	0
	#define	core_config_cir_vec_build2_res2	0
	#define	core_config_cir_vec_build2_vec_low_latency	0
	#define	core_config_cir_vec_build2_res3	0
	#define	core_config_cir_vec_build2_res4	0
	#define	core_config_cir_vec_build2_vec_num_mpu_regions	0
	#define	core_config_cir_vec_build2_vec_stack_check	1
	#define	core_config_cir_vec_build2_vec_num_ap	0
	#define	core_config_cir_vec_build2_vec_dmi	0
	#define	core_config_cir_vec_build2_res5	0
	#define	core_config_cir_aux_vecmem_region	0x90000000UL
	/************* End of BCR/CIR Macros **********************/
	#define	core_config_family	5
	#define	core_config_core_version	4
	#define	core_config_family_name	"arcv2hs"
	#define	core_config_uarch_rev_major	1
	#define	core_config_uarch_rev_minor	4
	#define	core_config_code_density	1
	#define	core_config_rgf_num_banks	1
	#define	core_config_rgf_num_wr_ports	2
	#define	core_config_endian	"little"
	#define	core_config_endian_little	1
	#define	core_config_endian_big	0
	#define	core_config_lpc_size	32
	#define	core_config_pc_size	32
	#define	core_config_addr_size	32
	#define	core_config_atomic	1
	#define	core_config_ll64	1
	#define	core_config_unaligned	1
	#define	core_config_div_rem	"radix4"
	#define	core_config_div_rem_radix4	1
	#define	core_config_swap	1
	#define	core_config_bitscan	1
	#define	core_config_mpy_option	"qmpyh"
	#define	core_config_mpy_option_num	9
	#define	core_config_shift_assist	1
	#define	core_config_barrel_shifter	1
	#define	core_config_timer0	1
	#define	core_config_timer0_level	0
	#define	core_config_timer0_vector	16
	#define	core_config_rtc	1
	#define	core_config_action_points	8
	#define	core_config_ap_feature	1
	#define	core_config_stack_check	1
	#define	core_config_bpu_bc_entries	1024
	#define	core_config_bpu_pt_entries	8192
	#define	core_config_bpu_rs_entries	8
	#define	core_config_bpu_bc_full_tag	1
	#define	core_config_bpu_bc_tag_size	18
	#define	core_config_bpu_tosq_entries	5
	#define	core_config_bpu_fb_entries	2
	#define	core_config_interrupts_present	1
	#define	core_config_interrupts_number	16
	#define	core_config_interrupts_priorities	8
	#define	core_config_interrupts_externals	12
	#define	core_config_interrupts	16
	#define	core_config_interrupt_priorities	8
	#define	core_config_ext_interrupts	12
	#define	core_config_interrupts_base	0x0
	#define	core_config_intvbase_ext	1
	#define	core_config_dcache_present	1
	#define	core_config_dcache_size	32768
	#define	core_config_dcache_line_size	64
	#define	core_config_dcache_ways	2
	#define	core_config_dcache_version	5
	#define	core_config_dcache_feature	2
	#define	core_config_dcache_mem_cycles	1
	#define	core_config_icache_present	1
	#define	core_config_icache_size	32768
	#define	core_config_icache_line_size	128
	#define	core_config_icache_ways	4
	#define	core_config_icache_version	4
	#define	core_config_icache_feature	2
	#define	core_config_dccm_present	1
	#define	core_config_dccm_size	0x40000
	#define	core_config_dccm_base	0x80000000UL
	#define	core_config_dccm_mem_cycles	1
	#define	core_config_iccm_present	1
	#define	core_config_iccm0_present	1
	#define	core_config_iccm_size	0x80000
	#define	core_config_iccm0_size	0x80000
	#define	core_config_iccm_base	0x00000000
	#define	core_config_iccm0_base	0x00000000
	#define	core_config_stu	4
	#define	core_config_stu_initiator_num	1
	#define	core_config_stu_initiator_dbw	128
	#define	core_config_stu_phy_ch_num	1
	#define	core_config_stu_req_fifo_depth	32
	#define	core_config_stu_buffer_size	32
	#define	core_config_vdsp4	1
	#define	core_config_vec_width	512
	#define	core_config_vec_mem_size	262144
	#define	core_config_vec_mem_size_KM	"256k"
	#define	core_config_vec_mem_banks	32
	#define	core_config_vec_mem_bank_width	16
	#define	core_config_vec_max_fetch_size	16
	#define	core_config_vec_num_slots	3
	#define	core_config_vec_super_with_scalar	1
	#define	core_config_vec_regs	40
	#define	core_config_vec_fast	1
	#define	core_config_vec_num_rd_ports	6
	#define	core_config_vec_num_acc	8
	#define	core_config_vec_num_mpy	2
	#define	core_config_vec_mpy32	1
	#define	core_config_vec_num_alu	3
	#define	core_config_vec_guard_bit_option	2
	#define	core_config_vec_mem_topology	0
	#define	core_config_vec_stack_check	1
	#define	core_config_vec_mem_base	0x90000000UL
	#define	core_config_cluster_version	5
	#define	core_config_cluster_num_cores	1
	#define	core_config_scu	1
	#define	core_config_scu_stb_entries	8
	#define	core_config_scu_coherent_io	1
	#define	core_config_clock_gating	1
#endif /* core_config_h */

]]></string>
  </configuration>
  <configuration name="CPP_defines" filename="core_config.hpp">
    <string><![CDATA[
#ifndef core_config_hpp
#define core_config_hpp

#include <cstdint>

    /* coverity[cert_dcl51_cpp_violation] */
    /* coverity[autosar_cpp14_a16_0_1_violation] */
    /* coverity[autosar_cpp14_a17_0_1_violation] */
#define _TOOL_CONFIG_VER 10085

namespace snps {
    namespace core_config {

	/********  NOTE: Start of BCR/CIR Macros ******************
	 * The initial macros with "_bcr_" or "_cir_" in the macro name
	 * may appear and disappear as different hardware releases change the
	 * layout of configuration registers. Additionally, the semantics of
	 * a "bcr" or "cir" macro value is subject to change.
	 * For these reasons it is recommended to avoid dependency on macros
	 * which have "_bcr_" or "_cir_" in the name (and request alternative
	 * macros as needed).
	 **********************************************************/
	    /* value for identity */
	static constexpr std::uint32_t cir_identity{0x00000054UL};
	    /* value for identity.chipid */
	static constexpr std::uint32_t cir_identity_chipid{0UL};
	    /* value for identity.arcnum */
	static constexpr std::uint32_t cir_identity_arcnum{0UL};
	    /* value for identity.arcver */
	static constexpr std::uint32_t cir_identity_arcver{84UL};
	    /* value for identity.family */
	static constexpr std::uint32_t cir_identity_family{5UL};
	    /* value for identity.corever */
	static constexpr std::uint32_t cir_identity_corever{4UL};
	    /* value for aux_dccm */
	static constexpr std::uint32_t cir_aux_dccm{0x80000000UL};
	    /* value for bcr_ver */
	static constexpr std::uint32_t bcr_bcr_ver{0x00000002UL};
	    /* value for bcr_ver.version */
	static constexpr std::uint32_t bcr_bcr_ver_version{2UL};
	    /* value for vecbase_ac_build */
	static constexpr std::uint32_t bcr_vecbase_ac_build{0x00000011UL};
	    /* value for vecbase_ac_build.version */
	static constexpr std::uint32_t bcr_vecbase_ac_build_version{4UL};
	    /* value for vecbase_ac_build.vector_config */
	static constexpr std::uint32_t bcr_vecbase_ac_build_vector_config{1UL};
	    /* value for vecbase_ac_build.addr */
	static constexpr std::uint32_t bcr_vecbase_ac_build_addr{0UL};
	    /* value for rf_build */
	static constexpr std::uint32_t bcr_rf_build{0x00000102UL};
	    /* value for rf_build.version */
	static constexpr std::uint32_t bcr_rf_build_version{2UL};
	    /* value for rf_build.p */
	static constexpr std::uint32_t bcr_rf_build_p{1UL};
	    /* value for rf_build.e */
	static constexpr std::uint32_t bcr_rf_build_e{0UL};
	    /* value for rf_build.r */
	static constexpr std::uint32_t bcr_rf_build_r{0UL};
	    /* value for rf_build.b */
	static constexpr std::uint32_t bcr_rf_build_b{0UL};
	    /* value for rf_build.d */
	static constexpr std::uint32_t bcr_rf_build_d{0UL};
	    /* value for d_cache_build */
	static constexpr std::uint32_t bcr_d_cache_build{0x08226105UL};
	    /* value for d_cache_build.version */
	static constexpr std::uint32_t bcr_d_cache_build_version{5UL};
	    /* value for d_cache_build.assoc */
	static constexpr std::uint32_t bcr_d_cache_build_assoc{1UL};
	    /* value for d_cache_build.capacity */
	static constexpr std::uint32_t bcr_d_cache_build_capacity{6UL};
	    /* value for d_cache_build.bsize */
	static constexpr std::uint32_t bcr_d_cache_build_bsize{2UL};
	    /* value for d_cache_build.fl */
	static constexpr std::uint32_t bcr_d_cache_build_fl{2UL};
	    /* value for d_cache_build.ioc */
	static constexpr std::uint32_t bcr_d_cache_build_ioc{0UL};
	    /* value for d_cache_build.cp */
	static constexpr std::uint32_t bcr_d_cache_build_cp{0UL};
	    /* value for d_cache_build.u */
	static constexpr std::uint32_t bcr_d_cache_build_u{0UL};
	    /* value for d_cache_build.cycles */
	static constexpr std::uint32_t bcr_d_cache_build_cycles{1UL};
	    /* value for dccm_build */
	static constexpr std::uint32_t bcr_dccm_build{0x00020A04UL};
	    /* value for dccm_build.w */
	static constexpr std::uint32_t bcr_dccm_build_w{0UL};
	    /* value for dccm_build.cycles */
	static constexpr std::uint32_t bcr_dccm_build_cycles{1UL};
	    /* value for dccm_build.interleave */
	static constexpr std::uint32_t bcr_dccm_build_interleave{0UL};
	    /* value for dccm_build.size1 */
	static constexpr std::uint32_t bcr_dccm_build_size1{0UL};
	    /* value for dccm_build.size0 */
	static constexpr std::uint32_t bcr_dccm_build_size0{10UL};
	    /* value for dccm_build.version */
	static constexpr std::uint32_t bcr_dccm_build_version{4UL};
	    /* value for timer_build */
	static constexpr std::uint32_t bcr_timer_build{0x00000506UL};
	    /* value for timer_build.sp1 */
	static constexpr std::uint32_t bcr_timer_build_sp1{0UL};
	    /* value for timer_build.sp0 */
	static constexpr std::uint32_t bcr_timer_build_sp0{0UL};
	    /* value for timer_build.p1 */
	static constexpr std::uint32_t bcr_timer_build_p1{0UL};
	    /* value for timer_build.p0 */
	static constexpr std::uint32_t bcr_timer_build_p0{0UL};
	    /* value for timer_build.st1 */
	static constexpr std::uint32_t bcr_timer_build_st1{0UL};
	    /* value for timer_build.st0 */
	static constexpr std::uint32_t bcr_timer_build_st0{0UL};
	    /* value for timer_build.rtc */
	static constexpr std::uint32_t bcr_timer_build_rtc{1UL};
	    /* value for timer_build.rtsc_ver */
	static constexpr std::uint32_t bcr_timer_build_rtsc_ver{0UL};
	    /* value for timer_build.rtsc */
	static constexpr std::uint32_t bcr_timer_build_rtsc{0UL};
	    /* value for timer_build.t0 */
	static constexpr std::uint32_t bcr_timer_build_t0{1UL};
	    /* value for timer_build.t1 */
	static constexpr std::uint32_t bcr_timer_build_t1{0UL};
	    /* value for timer_build.version */
	static constexpr std::uint32_t bcr_timer_build_version{6UL};
	    /* value for ap_build */
	static constexpr std::uint32_t bcr_ap_build{0x00000205UL};
	    /* value for ap_build.version */
	static constexpr std::uint32_t bcr_ap_build_version{5UL};
	    /* value for ap_build.type */
	static constexpr std::uint32_t bcr_ap_build_type{2UL};
	    /* value for i_cache_build */
	static constexpr std::uint32_t bcr_i_cache_build{0x00246204UL};
	    /* value for i_cache_build.assoc */
	static constexpr std::uint32_t bcr_i_cache_build_assoc{2UL};
	    /* value for i_cache_build.version */
	static constexpr std::uint32_t bcr_i_cache_build_version{4UL};
	    /* value for i_cache_build.capacity */
	static constexpr std::uint32_t bcr_i_cache_build_capacity{6UL};
	    /* value for i_cache_build.bsize */
	static constexpr std::uint32_t bcr_i_cache_build_bsize{4UL};
	    /* value for i_cache_build.fl */
	static constexpr std::uint32_t bcr_i_cache_build_fl{2UL};
	    /* value for i_cache_build.d */
	static constexpr std::uint32_t bcr_i_cache_build_d{0UL};
	    /* value for iccm_build */
	static constexpr std::uint32_t bcr_iccm_build{0x00000B04UL};
	    /* value for iccm_build.w0 */
	static constexpr std::uint32_t bcr_iccm_build_w0{0UL};
	    /* value for iccm_build.iccm1_size1 */
	static constexpr std::uint32_t bcr_iccm_build_iccm1_size1{0UL};
	    /* value for iccm_build.iccm0_size1 */
	static constexpr std::uint32_t bcr_iccm_build_iccm0_size1{0UL};
	    /* value for iccm_build.iccm1_size0 */
	static constexpr std::uint32_t bcr_iccm_build_iccm1_size0{0UL};
	    /* value for iccm_build.iccm0_size0 */
	static constexpr std::uint32_t bcr_iccm_build_iccm0_size0{11UL};
	    /* value for iccm_build.version */
	static constexpr std::uint32_t bcr_iccm_build_version{4UL};
	    /* value for multiply_build */
	static constexpr std::uint32_t bcr_multiply_build{0x00023206UL};
	    /* value for multiply_build.version16x16 */
	static constexpr std::uint32_t bcr_multiply_build_version16x16{2UL};
	    /* value for multiply_build.dsp */
	static constexpr std::uint32_t bcr_multiply_build_dsp{3UL};
	    /* value for multiply_build.cyc */
	static constexpr std::uint32_t bcr_multiply_build_cyc{0UL};
	    /* value for multiply_build.type */
	static constexpr std::uint32_t bcr_multiply_build_type{2UL};
	    /* value for multiply_build.version32x32 */
	static constexpr std::uint32_t bcr_multiply_build_version32x32{6UL};
	    /* value for swap_build */
	static constexpr std::uint32_t bcr_swap_build{0x00000003UL};
	    /* value for swap_build.version */
	static constexpr std::uint32_t bcr_swap_build_version{3UL};
	    /* value for norm_build */
	static constexpr std::uint32_t bcr_norm_build{0x00000003UL};
	    /* value for norm_build.version */
	static constexpr std::uint32_t bcr_norm_build_version{3UL};
	    /* value for minmax_build */
	static constexpr std::uint32_t bcr_minmax_build{0x00000002UL};
	    /* value for minmax_build.version */
	static constexpr std::uint32_t bcr_minmax_build_version{2UL};
	    /* value for barrel_build */
	static constexpr std::uint32_t bcr_barrel_build{0x00000303UL};
	    /* value for barrel_build.version */
	static constexpr std::uint32_t bcr_barrel_build_version{3UL};
	    /* value for barrel_build.shift_option */
	static constexpr std::uint32_t bcr_barrel_build_shift_option{3UL};
	    /* value for bpu_build */
	static constexpr std::uint32_t bcr_bpu_build{0x01A55206UL};
	    /* value for bpu_build.version */
	static constexpr std::uint32_t bcr_bpu_build_version{6UL};
	    /* value for bpu_build.bce */
	static constexpr std::uint32_t bcr_bpu_build_bce{2UL};
	    /* value for bpu_build.pte */
	static constexpr std::uint32_t bcr_bpu_build_pte{2UL};
	    /* value for bpu_build.rse */
	static constexpr std::uint32_t bcr_bpu_build_rse{1UL};
	    /* value for bpu_build.ft */
	static constexpr std::uint32_t bcr_bpu_build_ft{1UL};
	    /* value for bpu_build.ts */
	static constexpr std::uint32_t bcr_bpu_build_ts{18UL};
	    /* value for bpu_build.tqe */
	static constexpr std::uint32_t bcr_bpu_build_tqe{2UL};
	    /* value for bpu_build.fbe */
	static constexpr std::uint32_t bcr_bpu_build_fbe{1UL};
	    /* value for bpu_build.bdb */
	static constexpr std::uint32_t bcr_bpu_build_bdb{0UL};
	    /* value for isa_config */
	static constexpr std::uint32_t bcr_isa_config{0x23E47402UL};
	    /* value for isa_config.res1 */
	static constexpr std::uint32_t bcr_isa_config_res1{0UL};
	    /* value for isa_config.d */
	static constexpr std::uint32_t bcr_isa_config_d{2UL};
	    /* value for isa_config.res2 */
	static constexpr std::uint32_t bcr_isa_config_res2{0UL};
	    /* value for isa_config.f */
	static constexpr std::uint32_t bcr_isa_config_f{0UL};
	    /* value for isa_config.c */
	static constexpr std::uint32_t bcr_isa_config_c{3UL};
	    /* value for isa_config.l */
	static constexpr std::uint32_t bcr_isa_config_l{1UL};
	    /* value for isa_config.n */
	static constexpr std::uint32_t bcr_isa_config_n{1UL};
	    /* value for isa_config.a */
	static constexpr std::uint32_t bcr_isa_config_a{1UL};
	    /* value for isa_config.b */
	static constexpr std::uint32_t bcr_isa_config_b{0UL};
	    /* value for isa_config.addr_size */
	static constexpr std::uint32_t bcr_isa_config_addr_size{4UL};
	    /* value for isa_config.lpc_size */
	static constexpr std::uint32_t bcr_isa_config_lpc_size{7UL};
	    /* value for isa_config.pc_size */
	static constexpr std::uint32_t bcr_isa_config_pc_size{4UL};
	    /* value for isa_config.version */
	static constexpr std::uint32_t bcr_isa_config_version{2UL};
	    /* value for stack_region_build */
	static constexpr std::uint32_t bcr_stack_region_build{0x00000002UL};
	    /* value for cluster_build */
	static constexpr std::uint32_t bcr_cluster_build{0x41080105UL};
	    /* value for cluster_build.scu_trace */
	static constexpr std::uint32_t bcr_cluster_build_scu_trace{0UL};
	    /* value for cluster_build.gate */
	static constexpr std::uint32_t bcr_cluster_build_gate{1UL};
	    /* value for cluster_build.sm */
	static constexpr std::uint32_t bcr_cluster_build_sm{0UL};
	    /* value for cluster_build.per */
	static constexpr std::uint32_t bcr_cluster_build_per{0UL};
	    /* value for cluster_build.c */
	static constexpr std::uint32_t bcr_cluster_build_c{1UL};
	    /* value for cluster_build.num_entries */
	static constexpr std::uint32_t bcr_cluster_build_num_entries{8UL};
	    /* value for cluster_build.sclk */
	static constexpr std::uint32_t bcr_cluster_build_sclk{0UL};
	    /* value for cluster_build.num_cores */
	static constexpr std::uint32_t bcr_cluster_build_num_cores{1UL};
	    /* value for cluster_build.version */
	static constexpr std::uint32_t bcr_cluster_build_version{5UL};
	    /* value for vec_build */
	static constexpr std::uint32_t bcr_vec_build{0x00000004UL};
	    /* value for vec_build.minor_version */
	static constexpr std::uint32_t bcr_vec_build_minor_version{0UL};
	    /* value for vec_build.version */
	static constexpr std::uint32_t bcr_vec_build_version{4UL};
	    /* value for stu_build */
	static constexpr std::uint32_t bcr_stu_build{0x00120404UL};
	    /* value for stu_build.light */
	static constexpr std::uint32_t bcr_stu_build_light{0UL};
	    /* value for stu_build.pnum */
	static constexpr std::uint32_t bcr_stu_build_pnum{0UL};
	    /* value for stu_build.idw */
	static constexpr std::uint32_t bcr_stu_build_idw{1UL};
	    /* value for stu_build.inum */
	static constexpr std::uint32_t bcr_stu_build_inum{0UL};
	    /* value for stu_build.version */
	static constexpr std::uint32_t bcr_stu_build_version{4UL};
	    /* value for stu_build.fifod */
	static constexpr std::uint32_t bcr_stu_build_fifod{2UL};
	    /* value for stu_build.bufsz */
	static constexpr std::uint32_t bcr_stu_build_bufsz{2UL};
	    /* value for stu_build.dmi */
	static constexpr std::uint32_t bcr_stu_build_dmi{0UL};
	    /* value for irq_build */
	static constexpr std::uint32_t bcr_irq_build{0x070C1002UL};
	    /* value for irq_build.raz */
	static constexpr std::uint32_t bcr_irq_build_raz{0UL};
	    /* value for irq_build.nmi */
	static constexpr std::uint32_t bcr_irq_build_nmi{0UL};
	    /* value for irq_build.f */
	static constexpr std::uint32_t bcr_irq_build_f{0UL};
	    /* value for irq_build.p */
	static constexpr std::uint32_t bcr_irq_build_p{7UL};
	    /* value for irq_build.exts */
	static constexpr std::uint32_t bcr_irq_build_exts{12UL};
	    /* value for irq_build.irqs */
	static constexpr std::uint32_t bcr_irq_build_irqs{16UL};
	    /* value for irq_build.version */
	static constexpr std::uint32_t bcr_irq_build_version{2UL};
	    /* value for isa_profile */
	static constexpr std::uint32_t bcr_isa_profile{0x00012101UL};
	    /* value for isa_profile.g4 */
	static constexpr std::uint32_t bcr_isa_profile_g4{0UL};
	    /* value for isa_profile.g3 */
	static constexpr std::uint32_t bcr_isa_profile_g3{1UL};
	    /* value for isa_profile.g2 */
	static constexpr std::uint32_t bcr_isa_profile_g2{2UL};
	    /* value for isa_profile.g1 */
	static constexpr std::uint32_t bcr_isa_profile_g1{1UL};
	    /* value for isa_profile.version */
	static constexpr std::uint32_t bcr_isa_profile_version{1UL};
	    /* value for micro_arch_build */
	static constexpr std::uint32_t bcr_micro_arch_build{0x00030104UL};
	    /* value for micro_arch_build.minor_rev */
	static constexpr std::uint32_t bcr_micro_arch_build_minor_rev{4UL};
	    /* value for micro_arch_build.major_rev */
	static constexpr std::uint32_t bcr_micro_arch_build_major_rev{1UL};
	    /* value for micro_arch_build.product_family */
	static constexpr std::uint32_t bcr_micro_arch_build_product_family{3UL};
	    /* value for micro_arch_build.reserved */
	static constexpr std::uint32_t bcr_micro_arch_build_reserved{0UL};
	    /* value for aux_iccm */
	static constexpr std::uint32_t cir_aux_iccm{0x00000000UL};
	    /* value for vec_build0 */
	static constexpr std::uint32_t cir_vec_build0{0x2AE415A9UL};
	    /* value for vec_build0.has_vec_unit */
	static constexpr std::uint32_t cir_vec_build0_has_vec_unit{1UL};
	    /* value for vec_build0.vec_width */
	static constexpr std::uint32_t cir_vec_build0_vec_width{4UL};
	    /* value for vec_build0.vec_mem_size */
	static constexpr std::uint32_t cir_vec_build0_vec_mem_size{10UL};
	    /* value for vec_build0.vec_mem_banks */
	static constexpr std::uint32_t cir_vec_build0_vec_mem_banks{5UL};
	    /* value for vec_build0.res1 */
	static constexpr std::uint32_t cir_vec_build0_res1{0UL};
	    /* value for vec_build0.vec_fast */
	static constexpr std::uint32_t cir_vec_build0_vec_fast{1UL};
	    /* value for vec_build0.vec_mem_bank_width */
	static constexpr std::uint32_t cir_vec_build0_vec_mem_bank_width{1UL};
	    /* value for vec_build0.vec_max_fetch_size */
	static constexpr std::uint32_t cir_vec_build0_vec_max_fetch_size{1UL};
	    /* value for vec_build0.vec_num_slots */
	static constexpr std::uint32_t cir_vec_build0_vec_num_slots{3UL};
	    /* value for vec_build0.vec_super_with_scalar */
	static constexpr std::uint32_t cir_vec_build0_vec_super_with_scalar{1UL};
	    /* value for vec_build0.vec_regs */
	static constexpr std::uint32_t cir_vec_build0_vec_regs{10UL};
	    /* value for vec_build1 */
	static constexpr std::uint32_t cir_vec_build1{0x430D8A58UL};
	    /* value for vec_build1.res1_v1 */
	static constexpr std::uint32_t cir_vec_build1_res1_v1{88UL};
	    /* value for vec_build1.vec_num_rd_ports_v1 */
	static constexpr std::uint32_t cir_vec_build1_vec_num_rd_ports_v1{4UL};
	    /* value for vec_build1.res2_v1 */
	static constexpr std::uint32_t cir_vec_build1_res2_v1{1UL};
	    /* value for vec_build1.vec_mpy32_v1 */
	static constexpr std::uint32_t cir_vec_build1_vec_mpy32_v1{1UL};
	    /* value for vec_build1.vec_alu */
	static constexpr std::uint32_t cir_vec_build1_vec_alu{0UL};
	    /* value for vec_build1.vec_num_alu_v1 */
	static constexpr std::uint32_t cir_vec_build1_vec_num_alu_v1{3UL};
	    /* value for vec_build1.res4_v1 */
	static constexpr std::uint32_t cir_vec_build1_res4_v1{0UL};
	    /* value for vec_build1.vec_cross_elem_unit_v1 */
	static constexpr std::uint32_t cir_vec_build1_vec_cross_elem_unit_v1{0UL};
	    /* value for vec_build1.vec_fpu_v1 */
	static constexpr std::uint32_t cir_vec_build1_vec_fpu_v1{3UL};
	    /* value for vec_build1.vec_fpu */
	static constexpr std::uint32_t cir_vec_build1_vec_fpu{0UL};
	    /* value for vec_build1.vec_fpu_ffc */
	static constexpr std::uint32_t cir_vec_build1_vec_fpu_ffc{3UL};
	    /* value for vec_build1.vec_fpu_math */
	static constexpr std::uint32_t cir_vec_build1_vec_fpu_math{1UL};
	    /* value for vec_build1.vec_fpu_2nd_mul */
	static constexpr std::uint32_t cir_vec_build1_vec_fpu_2nd_mul{1UL};
	    /* value for vec_build1.vec_fpu_types */
	static constexpr std::uint32_t cir_vec_build1_vec_fpu_types{2UL};
	    /* value for vec_build1.vec_fpu_exp */
	static constexpr std::uint32_t cir_vec_build1_vec_fpu_exp{0UL};
	    /* value for vec_build1.res2 */
	static constexpr std::uint32_t cir_vec_build1_res2{781UL};
	    /* value for vec_build1.vec_num_rd_ports */
	static constexpr std::uint32_t cir_vec_build1_vec_num_rd_ports{6UL};
	    /* value for vec_build1.vec_cross_elem_unit */
	static constexpr std::uint32_t cir_vec_build1_vec_cross_elem_unit{0UL};
	    /* value for vec_build1.vec_num_mpy */
	static constexpr std::uint32_t cir_vec_build1_vec_num_mpy{2UL};
	    /* value for vec_build1.vec_num_acc */
	static constexpr std::uint32_t cir_vec_build1_vec_num_acc{8UL};
	    /* value for vec_build2 */
	static constexpr std::uint32_t cir_vec_build2{0x00080004UL};
	    /* value for vec_build2.res1 */
	static constexpr std::uint32_t cir_vec_build2_res1{0UL};
	    /* value for vec_build2.vec_guard_bit_option */
	static constexpr std::uint32_t cir_vec_build2_vec_guard_bit_option{2UL};
	    /* value for vec_build2.vec_mem_topology */
	static constexpr std::uint32_t cir_vec_build2_vec_mem_topology{0UL};
	    /* value for vec_build2.res2 */
	static constexpr std::uint32_t cir_vec_build2_res2{0UL};
	    /* value for vec_build2.vec_low_latency */
	static constexpr std::uint32_t cir_vec_build2_vec_low_latency{0UL};
	    /* value for vec_build2.res3 */
	static constexpr std::uint32_t cir_vec_build2_res3{0UL};
	    /* value for vec_build2.res4 */
	static constexpr std::uint32_t cir_vec_build2_res4{0UL};
	    /* value for vec_build2.vec_num_mpu_regions */
	static constexpr std::uint32_t cir_vec_build2_vec_num_mpu_regions{0UL};
	    /* value for vec_build2.vec_stack_check */
	static constexpr std::uint32_t cir_vec_build2_vec_stack_check{1UL};
	    /* value for vec_build2.vec_num_ap */
	static constexpr std::uint32_t cir_vec_build2_vec_num_ap{0UL};
	    /* value for vec_build2.vec_dmi */
	static constexpr std::uint32_t cir_vec_build2_vec_dmi{0UL};
	    /* value for vec_build2.res5 */
	static constexpr std::uint32_t cir_vec_build2_res5{0UL};
	    /* value for aux_vecmem_region */
	static constexpr std::uint32_t cir_aux_vecmem_region{0x90000000UL};
	    /* value for family */
	static constexpr std::uint32_t family{5UL};
	    /* value for core_version */
	static constexpr std::uint32_t core_version{4UL};
	    // coverity[autosar_cpp14_a3_9_1_violation]
	    /* value for family_name */
	static constexpr char const* const core_config_family_name{"arcv2hs"};
	    /* value for uarch_rev_major */
	static constexpr std::uint32_t uarch_rev_major{1UL};
	    /* value for uarch_rev_minor */
	static constexpr std::uint32_t uarch_rev_minor{4UL};
	    /* value for code_density */
	static constexpr std::uint32_t code_density{1UL};
	    /* value for rgf_num_banks */
	static constexpr std::uint32_t rgf_num_banks{1UL};
	    /* value for rgf_num_wr_ports */
	static constexpr std::uint32_t rgf_num_wr_ports{2UL};
	    // coverity[autosar_cpp14_a3_9_1_violation]
	    /* value for endian */
	static constexpr char const* const core_config_endian{"little"};
	    /* value for endian_little */
	static constexpr std::uint32_t endian_little{1UL};
	    /* value for endian_big */
	static constexpr std::uint32_t endian_big{0UL};
	    /* value for lpc_size */
	static constexpr std::uint32_t lpc_size{32UL};
	    /* value for pc_size */
	static constexpr std::uint32_t pc_size{32UL};
	    /* value for addr_size */
	static constexpr std::uint32_t addr_size{32UL};
	    /* value for atomic */
	static constexpr std::uint32_t atomic{1UL};
	    /* value for ll64 */
	static constexpr std::uint32_t ll64{1UL};
	    /* value for unaligned */
	static constexpr std::uint32_t unaligned{1UL};
	    // coverity[autosar_cpp14_a3_9_1_violation]
	    /* value for div_rem */
	static constexpr char const* const core_config_div_rem{"radix4"};
	    /* value for div_rem_radix4 */
	static constexpr std::uint32_t div_rem_radix4{1UL};
	    /* value for swap */
	static constexpr std::uint32_t swap{1UL};
	    /* value for bitscan */
	static constexpr std::uint32_t bitscan{1UL};
	    // coverity[autosar_cpp14_a3_9_1_violation]
	    /* value for mpy_option */
	static constexpr char const* const core_config_mpy_option{"qmpyh"};
	    /* value for mpy_option_num */
	static constexpr std::uint32_t mpy_option_num{9UL};
	    /* value for shift_assist */
	static constexpr std::uint32_t shift_assist{1UL};
	    /* value for barrel_shifter */
	static constexpr std::uint32_t barrel_shifter{1UL};
	    /* value for timer0 */
	static constexpr std::uint32_t timer0{1UL};
	    /* value for timer0_level */
	static constexpr std::uint32_t timer0_level{0UL};
	    /* value for timer0.vector */
	static constexpr std::uint32_t timer0_vector{16UL};
	    /* value for rtc */
	static constexpr std::uint32_t rtc{1UL};
	    /* value for action_points */
	static constexpr std::uint32_t action_points{8UL};
	    /* value for ap_feature */
	static constexpr std::uint32_t ap_feature{1UL};
	    /* value for stack_check */
	static constexpr std::uint32_t stack_check{1UL};
	    /* value for bpu_bc_entries */
	static constexpr std::uint32_t bpu_bc_entries{1024UL};
	    /* value for bpu_pt_entries */
	static constexpr std::uint32_t bpu_pt_entries{8192UL};
	    /* value for bpu_rs_entries */
	static constexpr std::uint32_t bpu_rs_entries{8UL};
	    /* value for bpu_bc_full_tag */
	static constexpr std::uint32_t bpu_bc_full_tag{1UL};
	    /* value for bpu_bc_tag_size */
	static constexpr std::uint32_t bpu_bc_tag_size{18UL};
	    /* value for bpu_tosq_entries */
	static constexpr std::uint32_t bpu_tosq_entries{5UL};
	    /* value for bpu_fb_entries */
	static constexpr std::uint32_t bpu_fb_entries{2UL};
	    /* value for interrupts.present */
	static constexpr std::uint32_t interrupts_present{1UL};
	    /* value for interrupts.number */
	static constexpr std::uint32_t interrupts_number{16UL};
	    /* value for interrupts.priorities */
	static constexpr std::uint32_t interrupts_priorities{8UL};
	    /* value for interrupts.externals */
	static constexpr std::uint32_t interrupts_externals{12UL};
	    /* value for interrupts */
	static constexpr std::uint32_t interrupts{16UL};
	    /* value for interrupt_priorities */
	static constexpr std::uint32_t interrupt_priorities{8UL};
	    /* value for ext_interrupts */
	static constexpr std::uint32_t ext_interrupts{12UL};
	    /* value for interrupts.base */
	static constexpr std::uint32_t interrupts_base{0x0UL};
	    /* value for intvbase_ext */
	static constexpr std::uint32_t intvbase_ext{1UL};
	    /* value for dcache.present */
	static constexpr std::uint32_t dcache_present{1UL};
	    /* value for dcache.size */
	static constexpr std::uint32_t dcache_size{32768UL};
	    /* value for dcache.line_size */
	static constexpr std::uint32_t dcache_line_size{64UL};
	    /* value for dcache.ways */
	static constexpr std::uint32_t dcache_ways{2UL};
	    /* value for dcache_version */
	static constexpr std::uint32_t dcache_version{5UL};
	    /* value for dcache_feature */
	static constexpr std::uint32_t dcache_feature{2UL};
	    /* value for dcache_mem_cycles */
	static constexpr std::uint32_t dcache_mem_cycles{1UL};
	    /* value for icache.present */
	static constexpr std::uint32_t icache_present{1UL};
	    /* value for icache.size */
	static constexpr std::uint32_t icache_size{32768UL};
	    /* value for icache.line_size */
	static constexpr std::uint32_t icache_line_size{128UL};
	    /* value for icache.ways */
	static constexpr std::uint32_t icache_ways{4UL};
	    /* value for icache_version */
	static constexpr std::uint32_t icache_version{4UL};
	    /* value for icache_feature */
	static constexpr std::uint32_t icache_feature{2UL};
	    /* value for dccm.present */
	static constexpr std::uint32_t dccm_present{1UL};
	    /* value for dccm_size */
	static constexpr std::uint32_t dccm_size{0x40000UL};
	    /* value for dccm_base */
	static constexpr std::uint32_t dccm_base{0x80000000UL};
	    /* value for dccm_mem_cycles */
	static constexpr std::uint32_t dccm_mem_cycles{1UL};
	    /* value for iccm.present */
	static constexpr std::uint32_t iccm_present{1UL};
	    /* value for iccm0.present */
	static constexpr std::uint32_t iccm0_present{1UL};
	    /* value for iccm.size */
	static constexpr std::uint32_t iccm_size{0x80000UL};
	    /* value for iccm0.size */
	static constexpr std::uint32_t iccm0_size{0x80000UL};
	    /* value for iccm.base */
	static constexpr std::uint32_t iccm_base{0x00000000UL};
	    /* value for iccm0.base */
	static constexpr std::uint32_t iccm0_base{0x00000000UL};
	    /* value for stu */
	static constexpr std::uint32_t stu{4UL};
	    /* value for stu_initiator_num */
	static constexpr std::uint32_t stu_initiator_num{1UL};
	    /* value for stu_initiator_dbw */
	static constexpr std::uint32_t stu_initiator_dbw{128UL};
	    /* value for stu_phy_ch_num */
	static constexpr std::uint32_t stu_phy_ch_num{1UL};
	    /* value for stu_req_fifo_depth */
	static constexpr std::uint32_t stu_req_fifo_depth{32UL};
	    /* value for stu_buffer_size */
	static constexpr std::uint32_t stu_buffer_size{32UL};
	    /* value for vdsp4 */
	static constexpr std::uint32_t vdsp4{1UL};
	    /* value for vec_width */
	static constexpr std::uint32_t vec_width{512UL};
	    /* value for vec_mem_size */
	static constexpr std::uint32_t core_config_vec_mem_size{262144UL};
	    // coverity[autosar_cpp14_a3_9_1_violation]
	    /* value for vec_mem_size */
	static constexpr char const* const core_config_vec_mem_size_KM{"256k"};
	    /* value for vec_mem_banks */
	static constexpr std::uint32_t vec_mem_banks{32UL};
	    /* value for vec_mem_bank_width */
	static constexpr std::uint32_t vec_mem_bank_width{16UL};
	    /* value for vec_max_fetch_size */
	static constexpr std::uint32_t vec_max_fetch_size{16UL};
	    /* value for vec_num_slots */
	static constexpr std::uint32_t vec_num_slots{3UL};
	    /* value for vec_super_with_scalar */
	static constexpr std::uint32_t vec_super_with_scalar{1UL};
	    /* value for vec_regs */
	static constexpr std::uint32_t vec_regs{40UL};
	    /* value for vec_fast */
	static constexpr std::uint32_t vec_fast{1UL};
	    /* value for vec_num_rd_ports */
	static constexpr std::uint32_t vec_num_rd_ports{6UL};
	    /* value for vec_num_acc */
	static constexpr std::uint32_t vec_num_acc{8UL};
	    /* value for vec_num_mpy */
	static constexpr std::uint32_t vec_num_mpy{2UL};
	    /* value for vec_mpy32 */
	static constexpr std::uint32_t vec_mpy32{1UL};
	    /* value for vec_num_alu */
	static constexpr std::uint32_t vec_num_alu{3UL};
	    /* value for vec_guard_bit_option */
	static constexpr std::uint32_t vec_guard_bit_option{2UL};
	    /* value for vec_mem_topology */
	static constexpr std::uint32_t vec_mem_topology{0UL};
	    /* value for vec_stack_check */
	static constexpr std::uint32_t vec_stack_check{1UL};
	    /* value for vec_mem_base */
	static constexpr std::uint32_t vec_mem_base{0x90000000UL};
	    /* value for cluster_version */
	static constexpr std::uint32_t cluster_version{5UL};
	    /* value for cluster_num_cores */
	static constexpr std::uint32_t cluster_num_cores{1UL};
	    /* value for scu */
	static constexpr std::uint32_t scu{1UL};
	    /* value for scu_stb_entries */
	static constexpr std::uint32_t scu_stb_entries{8UL};
	    /* value for scu_coherent_io */
	static constexpr std::uint32_t scu_coherent_io{1UL};
	    /* value for clock_gating */
	static constexpr std::uint32_t clock_gating{1UL};
    } // namespace core_config

} // namespace snps

#endif /* core_config_hpp */

]]></string>
  </configuration>
  <configuration name="core" filename="core.props">
    <string><![CDATA[
	core_config.cir.identity=0x00000054
	core_config.cir.identity.chipid=0
	core_config.cir.identity.arcnum=0
	core_config.cir.identity.arcver=84
	core_config.cir.identity.family=5
	core_config.cir.identity.corever=4
	core_config.cir.aux_dccm=0x80000000
	core_config.bcr.bcr_ver=0x00000002
	core_config.bcr.bcr_ver.version=2
	core_config.bcr.vecbase_ac_build=0x00000011
	core_config.bcr.vecbase_ac_build.version=4
	core_config.bcr.vecbase_ac_build.vector_config=1
	core_config.bcr.vecbase_ac_build.addr=0
	core_config.bcr.rf_build=0x00000102
	core_config.bcr.rf_build.version=2
	core_config.bcr.rf_build.p=1
	core_config.bcr.rf_build.e=0
	core_config.bcr.rf_build.r=0
	core_config.bcr.rf_build.b=0
	core_config.bcr.rf_build.d=0
	core_config.bcr.d_cache_build=0x08226105
	core_config.bcr.d_cache_build.version=5
	core_config.bcr.d_cache_build.assoc=1
	core_config.bcr.d_cache_build.capacity=6
	core_config.bcr.d_cache_build.bsize=2
	core_config.bcr.d_cache_build.fl=2
	core_config.bcr.d_cache_build.ioc=0
	core_config.bcr.d_cache_build.cp=0
	core_config.bcr.d_cache_build.u=0
	core_config.bcr.d_cache_build.cycles=1
	core_config.bcr.dccm_build=0x00020a04
	core_config.bcr.dccm_build.w=0
	core_config.bcr.dccm_build.cycles=1
	core_config.bcr.dccm_build.interleave=0
	core_config.bcr.dccm_build.size1=0
	core_config.bcr.dccm_build.size0=10
	core_config.bcr.dccm_build.version=4
	core_config.bcr.timer_build=0x00000506
	core_config.bcr.timer_build.sp1=0
	core_config.bcr.timer_build.sp0=0
	core_config.bcr.timer_build.p1=0
	core_config.bcr.timer_build.p0=0
	core_config.bcr.timer_build.st1=0
	core_config.bcr.timer_build.st0=0
	core_config.bcr.timer_build.rtc=1
	core_config.bcr.timer_build.rtsc_ver=0
	core_config.bcr.timer_build.rtsc=0
	core_config.bcr.timer_build.t0=1
	core_config.bcr.timer_build.t1=0
	core_config.bcr.timer_build.version=6
	core_config.bcr.ap_build=0x00000205
	core_config.bcr.ap_build.version=5
	core_config.bcr.ap_build.type=2
	core_config.bcr.i_cache_build=0x00246204
	core_config.bcr.i_cache_build.assoc=2
	core_config.bcr.i_cache_build.version=4
	core_config.bcr.i_cache_build.capacity=6
	core_config.bcr.i_cache_build.bsize=4
	core_config.bcr.i_cache_build.fl=2
	core_config.bcr.i_cache_build.d=0
	core_config.bcr.iccm_build=0x00000b04
	core_config.bcr.iccm_build.w0=0
	core_config.bcr.iccm_build.iccm1_size1=0
	core_config.bcr.iccm_build.iccm0_size1=0
	core_config.bcr.iccm_build.iccm1_size0=0
	core_config.bcr.iccm_build.iccm0_size0=11
	core_config.bcr.iccm_build.version=4
	core_config.bcr.multiply_build=0x00023206
	core_config.bcr.multiply_build.version16x16=2
	core_config.bcr.multiply_build.dsp=3
	core_config.bcr.multiply_build.cyc=0
	core_config.bcr.multiply_build.type=2
	core_config.bcr.multiply_build.version32x32=6
	core_config.bcr.swap_build=0x00000003
	core_config.bcr.swap_build.version=3
	core_config.bcr.norm_build=0x00000003
	core_config.bcr.norm_build.version=3
	core_config.bcr.minmax_build=0x00000002
	core_config.bcr.minmax_build.version=2
	core_config.bcr.barrel_build=0x00000303
	core_config.bcr.barrel_build.version=3
	core_config.bcr.barrel_build.shift_option=3
	core_config.bcr.bpu_build=0x01a55206
	core_config.bcr.bpu_build.version=6
	core_config.bcr.bpu_build.bce=2
	core_config.bcr.bpu_build.pte=2
	core_config.bcr.bpu_build.rse=1
	core_config.bcr.bpu_build.ft=1
	core_config.bcr.bpu_build.ts=18
	core_config.bcr.bpu_build.tqe=2
	core_config.bcr.bpu_build.fbe=1
	core_config.bcr.bpu_build.bdb=0
	core_config.bcr.isa_config=0x23e47402
	core_config.bcr.isa_config.res1=0
	core_config.bcr.isa_config.d=2
	core_config.bcr.isa_config.res2=0
	core_config.bcr.isa_config.f=0
	core_config.bcr.isa_config.c=3
	core_config.bcr.isa_config.l=1
	core_config.bcr.isa_config.n=1
	core_config.bcr.isa_config.a=1
	core_config.bcr.isa_config.b=0
	core_config.bcr.isa_config.addr_size=4
	core_config.bcr.isa_config.lpc_size=7
	core_config.bcr.isa_config.pc_size=4
	core_config.bcr.isa_config.version=2
	core_config.bcr.stack_region_build=0x00000002
	core_config.bcr.cluster_build=0x41080105
	core_config.bcr.cluster_build.scu_trace=0
	core_config.bcr.cluster_build.gate=1
	core_config.bcr.cluster_build.sm=0
	core_config.bcr.cluster_build.per=0
	core_config.bcr.cluster_build.c=1
	core_config.bcr.cluster_build.num_entries=8
	core_config.bcr.cluster_build.sclk=0
	core_config.bcr.cluster_build.num_cores=1
	core_config.bcr.cluster_build.version=5
	core_config.bcr.vec_build=0x00000004
	core_config.bcr.vec_build.minor_version=0
	core_config.bcr.vec_build.version=4
	core_config.bcr.stu_build=0x00120404
	core_config.bcr.stu_build.light=0
	core_config.bcr.stu_build.pnum=0
	core_config.bcr.stu_build.idw=1
	core_config.bcr.stu_build.inum=0
	core_config.bcr.stu_build.version=4
	core_config.bcr.stu_build.fifod=2
	core_config.bcr.stu_build.bufsz=2
	core_config.bcr.stu_build.dmi=0
	core_config.bcr.irq_build=0x070c1002
	core_config.bcr.irq_build.raz=0
	core_config.bcr.irq_build.nmi=0
	core_config.bcr.irq_build.f=0
	core_config.bcr.irq_build.p=7
	core_config.bcr.irq_build.exts=12
	core_config.bcr.irq_build.irqs=16
	core_config.bcr.irq_build.version=2
	core_config.bcr.isa_profile=0x00012101
	core_config.bcr.isa_profile.g4=0
	core_config.bcr.isa_profile.g3=1
	core_config.bcr.isa_profile.g2=2
	core_config.bcr.isa_profile.g1=1
	core_config.bcr.isa_profile.version=1
	core_config.bcr.micro_arch_build=0x00030104
	core_config.bcr.micro_arch_build.minor_rev=4
	core_config.bcr.micro_arch_build.major_rev=1
	core_config.bcr.micro_arch_build.product_family=3
	core_config.bcr.micro_arch_build.reserved=0
	core_config.cir.aux_iccm=0x00000000
	core_config.cir.vec_build0=0x2ae415a9
	core_config.cir.vec_build0.has_vec_unit=1
	core_config.cir.vec_build0.vec_width=4
	core_config.cir.vec_build0.vec_mem_size=10
	core_config.cir.vec_build0.vec_mem_banks=5
	core_config.cir.vec_build0.res1=0
	core_config.cir.vec_build0.vec_fast=1
	core_config.cir.vec_build0.vec_mem_bank_width=1
	core_config.cir.vec_build0.vec_max_fetch_size=1
	core_config.cir.vec_build0.vec_num_slots=3
	core_config.cir.vec_build0.vec_super_with_scalar=1
	core_config.cir.vec_build0.vec_regs=10
	core_config.cir.vec_build1=0x430d8a58
	core_config.cir.vec_build1.res1_v1=88
	core_config.cir.vec_build1.vec_num_rd_ports_v1=4
	core_config.cir.vec_build1.res2_v1=1
	core_config.cir.vec_build1.vec_mpy32_v1=1
	core_config.cir.vec_build1.vec_alu=0
	core_config.cir.vec_build1.vec_num_alu_v1=3
	core_config.cir.vec_build1.res4_v1=0
	core_config.cir.vec_build1.vec_cross_elem_unit_v1=0
	core_config.cir.vec_build1.vec_fpu_v1=3
	core_config.cir.vec_build1.vec_fpu=0
	core_config.cir.vec_build1.vec_fpu_ffc=3
	core_config.cir.vec_build1.vec_fpu_math=1
	core_config.cir.vec_build1.vec_fpu_2nd_mul=1
	core_config.cir.vec_build1.vec_fpu_types=2
	core_config.cir.vec_build1.vec_fpu_exp=0
	core_config.cir.vec_build1.res2=781
	core_config.cir.vec_build1.vec_num_rd_ports=6
	core_config.cir.vec_build1.vec_cross_elem_unit=0
	core_config.cir.vec_build1.vec_num_mpy=2
	core_config.cir.vec_build1.vec_num_acc=8
	core_config.cir.vec_build2=0x00080004
	core_config.cir.vec_build2.res1=0
	core_config.cir.vec_build2.vec_guard_bit_option=2
	core_config.cir.vec_build2.vec_mem_topology=0
	core_config.cir.vec_build2.res2=0
	core_config.cir.vec_build2.vec_low_latency=0
	core_config.cir.vec_build2.res3=0
	core_config.cir.vec_build2.res4=0
	core_config.cir.vec_build2.vec_num_mpu_regions=0
	core_config.cir.vec_build2.vec_stack_check=1
	core_config.cir.vec_build2.vec_num_ap=0
	core_config.cir.vec_build2.vec_dmi=0
	core_config.cir.vec_build2.res5=0
	core_config.cir.aux_vecmem_region=0x90000000
	core_config.family=5
	core_config.core_version=4
	core_config.family_name=arcv2hs
	core_config.uarch_rev_major=1
	core_config.uarch_rev_minor=4
	core_config.code_density=1
	core_config.rgf_num_banks=1
	core_config.rgf_num_wr_ports=2
	core_config.endian=little
	core_config.endian_little=1
	core_config.endian_big=0
	core_config.lpc_size=32
	core_config.pc_size=32
	core_config.addr_size=32
	core_config.atomic=1
	core_config.ll64=1
	core_config.unaligned=1
	core_config.div_rem=radix4
	core_config.div_rem_radix4=1
	core_config.swap=1
	core_config.bitscan=1
	core_config.mpy_option=qmpyh
	core_config.mpy_option_num=9
	core_config.shift_assist=1
	core_config.barrel_shifter=1
	core_config.timer0=1
	core_config.timer0_level=0
	core_config.timer0.vector=16
	core_config.rtc=1
	core_config.action_points=8
	core_config.ap_feature=1
	core_config.stack_check=1
	core_config.bpu_bc_entries=1024
	core_config.bpu_pt_entries=8192
	core_config.bpu_rs_entries=8
	core_config.bpu_bc_full_tag=1
	core_config.bpu_bc_tag_size=18
	core_config.bpu_tosq_entries=5
	core_config.bpu_fb_entries=2
	core_config.interrupts.present=1
	core_config.interrupts.number=16
	core_config.interrupts.priorities=8
	core_config.interrupts.externals=12
	core_config.interrupts=16
	core_config.interrupt_priorities=8
	core_config.ext_interrupts=12
	core_config.interrupts.base=0x0
	core_config.intvbase_ext=1
	core_config.dcache.present=1
	core_config.dcache.size=32768
	core_config.dcache.line_size=64
	core_config.dcache.ways=2
	core_config.dcache_version=5
	core_config.dcache_feature=2
	core_config.dcache_mem_cycles=1
	core_config.icache.present=1
	core_config.icache.size=32768
	core_config.icache.line_size=128
	core_config.icache.ways=4
	core_config.icache_version=4
	core_config.icache_feature=2
	core_config.dccm.present=1
	core_config.dccm_size=0x40000
	core_config.dccm_base=0x80000000
	core_config.dccm_mem_cycles=1
	core_config.iccm.present=1
	core_config.iccm0.present=1
	core_config.iccm.size=0x80000
	core_config.iccm0.size=0x80000
	core_config.iccm.base=0x00000000
	core_config.iccm0.base=0x00000000
	core_config.stu=4
	core_config.stu_initiator_num=1
	core_config.stu_initiator_dbw=128
	core_config.stu_phy_ch_num=1
	core_config.stu_req_fifo_depth=32
	core_config.stu_buffer_size=32
	core_config.vdsp4=1
	core_config.vec_width=512
	core_config.vec_mem_size=256k
	core_config.vec_mem_banks=32
	core_config.vec_mem_bank_width=16
	core_config.vec_max_fetch_size=16
	core_config.vec_num_slots=3
	core_config.vec_super_with_scalar=1
	core_config.vec_regs=40
	core_config.vec_fast=1
	core_config.vec_num_rd_ports=6
	core_config.vec_num_acc=8
	core_config.vec_num_mpy=2
	core_config.vec_mpy32=1
	core_config.vec_num_alu=3
	core_config.vec_guard_bit_option=2
	core_config.vec_mem_topology=0
	core_config.vec_stack_check=1
	core_config.vec_mem_base=0x90000000
	core_config.cluster_version=5
	core_config.cluster_num_cores=1
	core_config.scu=1
	core_config.scu_stb_entries=8
	core_config.scu_coherent_io=1
	core_config.clock_gating=1
]]></string>
  </configuration>
  <configuration name="gcc_compiler" filename="gcc.arg">
    <string><![CDATA[
	-mcpu=hs38
	-mlittle-endian
	-matomic
	-mll64
	-mdiv-rem
	-mswap
	-mnorm
	-mmpy-option=9
	-mbarrel-shifter
	--param l1-cache-size=32768
	--param l1-cache-line-size=64
]]></string>
  </configuration>
  <configuration name="linker_command_file" filename="link_cmd.txt">
    <string><![CDATA[
# SYSTEM memory regions indicate where external memory might be located.
#   The TCF has no specific knowledge of whether SYSTEM regions contain 
#   external memory or not.
# CCMWRAP memory regions indicate unusable portions of the address space
#   due to CCM memory wrapping into upper addresses beyond its size

MEMORY {
    ICCM0   : ORIGIN = 0x00000000, LENGTH = 0x00080000
#   CCMWRAP0: ORIGIN = 0x00080000, LENGTH = 0x0ff80000
#   SYSTEM0 : ORIGIN = 0x10000000, LENGTH = 0x70000000
    DCCM    : ORIGIN = 0x80000000, LENGTH = 0x00040000
#   CCMWRAP1: ORIGIN = 0x80040000, LENGTH = 0x0ffc0000
    VECTMEM : ORIGIN = 0x90000000, LENGTH = 0x00040000
#   CCMWRAP2: ORIGIN = 0x90040000, LENGTH = 0x0ffc0000
    SYSTEM1 : ORIGIN = 0xa0000000, LENGTH = 0x60000000
    }
SECTIONS {
    GROUP BLOCK(4): {
        .vectors (TEXT) SIZE(DEFINED _IVTSIZE?_IVTSIZE:176): {}
	.text? : { *('.text$crt*') }
        * (TEXT): {}
    	* (LIT): {}
	} > ICCM0

    GROUP BLOCK(4): {
	/* _SDA_BASE_ computed implicitly */
        .sdata?: {}
        .sbss?: {}
        * (DATA): {}
        * (BSS): {}
       .stack ALIGN(4) SIZE(DEFINED _STACKSIZE?_STACKSIZE:65536): {}
       _end = . ;
       .heap? ALIGN(4) SIZE(DEFINED _HEAPSIZE?_HEAPSIZE:0): {}
	} > SYSTEM1
    GROUP ALIGN(64) BLOCK(4): {
        .vecmem_data? : {}
        .vecstack ALIGN(64) SIZE(DEFINED _VEC_STACKSIZE?_VEC_STACKSIZE:16384): {}
        } > VECTMEM
    }

]]></string>
  </configuration>
  <configuration name="gnu_linker_command_file" filename="memory.x">
    <string><![CDATA[
MEMORY {
    ICCM0    : ORIGIN = 0x00000000, LENGTH = 0x00080000
    CCMWRAP0 : ORIGIN = 0x00080000, LENGTH = 0x0ff80000
    SYSTEM0  : ORIGIN = 0x10000000, LENGTH = 0x70000000
    DCCM     : ORIGIN = 0x80000000, LENGTH = 0x00040000
    CCMWRAP1 : ORIGIN = 0x80040000, LENGTH = 0x0ffc0000
    VECTMEM  : ORIGIN = 0x90000000, LENGTH = 0x00040000
    CCMWRAP2 : ORIGIN = 0x90040000, LENGTH = 0x0ffc0000
    SYSTEM1  : ORIGIN = 0xa0000000, LENGTH = 0x60000000
    }
REGION_ALIAS("startup", ICCM0)
REGION_ALIAS("text", ICCM0)
REGION_ALIAS("data", DCCM)
REGION_ALIAS("sdata", DCCM)
PROVIDE (__stack_top = (0x8003ffff & -4 ));
PROVIDE (__end_heap =  (0x8003ffff ));
]]></string>
  </configuration>
</config_list>

