<dec f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.h' l='65' type='void llvm::X86RegisterBankInfo::X86RegisterBankInfo(const llvm::TargetRegisterInfo &amp; TRI)'/>
<def f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='28' ll='41' type='void llvm::X86RegisterBankInfo::X86RegisterBankInfo(const llvm::TargetRegisterInfo &amp; TRI)'/>
<use f='llvm/llvm/lib/Target/X86/X86Subtarget.cpp' l='320' u='c' c='_ZN4llvm12X86SubtargetC1ERKNS_6TripleENS_9StringRefES4_S4_RKNS_16X86TargetMachineENS_10MaybeAlignEjj'/>
