#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55964b583af0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55964b583c80 .scope module, "Data_Memory_tb" "Data_Memory_tb" 3 1;
 .timescale 0 0;
v0x55964b5a53c0_0 .net "DataR", 31 0, v0x55964b5a4d10_0;  1 drivers
v0x55964b5a54a0_0 .var "DataW", 31 0;
v0x55964b5a5540_0 .var "MemRW", 0 0;
v0x55964b5a5610_0 .var "addr", 31 0;
v0x55964b5a56e0_0 .var "clk", 0 0;
v0x55964b5a57d0_0 .var "rst_n", 0 0;
S_0x55964b545cf0 .scope module, "uut" "Data_Memory" 3 14, 4 1 0, S_0x55964b583c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "MemRW";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "DataW";
    .port_info 5 /OUTPUT 32 "DataR";
v0x55964b583e10 .array "D_Mem", 0 63, 31 0;
v0x55964b5a4d10_0 .var "DataR", 31 0;
v0x55964b5a4df0_0 .net "DataW", 31 0, v0x55964b5a54a0_0;  1 drivers
v0x55964b5a4eb0_0 .net "MemRW", 0 0, v0x55964b5a5540_0;  1 drivers
v0x55964b5a4f70_0 .net "addr", 31 0, v0x55964b5a5610_0;  1 drivers
v0x55964b5a50a0_0 .net "clk", 0 0, v0x55964b5a56e0_0;  1 drivers
v0x55964b5a5160_0 .var/i "k", 31 0;
v0x55964b5a5240_0 .net "rst_n", 0 0, v0x55964b5a57d0_0;  1 drivers
v0x55964b583e10_0 .array/port v0x55964b583e10, 0;
v0x55964b583e10_1 .array/port v0x55964b583e10, 1;
E_0x55964b57f9c0/0 .event edge, v0x55964b5a4eb0_0, v0x55964b5a4f70_0, v0x55964b583e10_0, v0x55964b583e10_1;
v0x55964b583e10_2 .array/port v0x55964b583e10, 2;
v0x55964b583e10_3 .array/port v0x55964b583e10, 3;
v0x55964b583e10_4 .array/port v0x55964b583e10, 4;
v0x55964b583e10_5 .array/port v0x55964b583e10, 5;
E_0x55964b57f9c0/1 .event edge, v0x55964b583e10_2, v0x55964b583e10_3, v0x55964b583e10_4, v0x55964b583e10_5;
v0x55964b583e10_6 .array/port v0x55964b583e10, 6;
v0x55964b583e10_7 .array/port v0x55964b583e10, 7;
v0x55964b583e10_8 .array/port v0x55964b583e10, 8;
v0x55964b583e10_9 .array/port v0x55964b583e10, 9;
E_0x55964b57f9c0/2 .event edge, v0x55964b583e10_6, v0x55964b583e10_7, v0x55964b583e10_8, v0x55964b583e10_9;
v0x55964b583e10_10 .array/port v0x55964b583e10, 10;
v0x55964b583e10_11 .array/port v0x55964b583e10, 11;
v0x55964b583e10_12 .array/port v0x55964b583e10, 12;
v0x55964b583e10_13 .array/port v0x55964b583e10, 13;
E_0x55964b57f9c0/3 .event edge, v0x55964b583e10_10, v0x55964b583e10_11, v0x55964b583e10_12, v0x55964b583e10_13;
v0x55964b583e10_14 .array/port v0x55964b583e10, 14;
v0x55964b583e10_15 .array/port v0x55964b583e10, 15;
v0x55964b583e10_16 .array/port v0x55964b583e10, 16;
v0x55964b583e10_17 .array/port v0x55964b583e10, 17;
E_0x55964b57f9c0/4 .event edge, v0x55964b583e10_14, v0x55964b583e10_15, v0x55964b583e10_16, v0x55964b583e10_17;
v0x55964b583e10_18 .array/port v0x55964b583e10, 18;
v0x55964b583e10_19 .array/port v0x55964b583e10, 19;
v0x55964b583e10_20 .array/port v0x55964b583e10, 20;
v0x55964b583e10_21 .array/port v0x55964b583e10, 21;
E_0x55964b57f9c0/5 .event edge, v0x55964b583e10_18, v0x55964b583e10_19, v0x55964b583e10_20, v0x55964b583e10_21;
v0x55964b583e10_22 .array/port v0x55964b583e10, 22;
v0x55964b583e10_23 .array/port v0x55964b583e10, 23;
v0x55964b583e10_24 .array/port v0x55964b583e10, 24;
v0x55964b583e10_25 .array/port v0x55964b583e10, 25;
E_0x55964b57f9c0/6 .event edge, v0x55964b583e10_22, v0x55964b583e10_23, v0x55964b583e10_24, v0x55964b583e10_25;
v0x55964b583e10_26 .array/port v0x55964b583e10, 26;
v0x55964b583e10_27 .array/port v0x55964b583e10, 27;
v0x55964b583e10_28 .array/port v0x55964b583e10, 28;
v0x55964b583e10_29 .array/port v0x55964b583e10, 29;
E_0x55964b57f9c0/7 .event edge, v0x55964b583e10_26, v0x55964b583e10_27, v0x55964b583e10_28, v0x55964b583e10_29;
v0x55964b583e10_30 .array/port v0x55964b583e10, 30;
v0x55964b583e10_31 .array/port v0x55964b583e10, 31;
v0x55964b583e10_32 .array/port v0x55964b583e10, 32;
v0x55964b583e10_33 .array/port v0x55964b583e10, 33;
E_0x55964b57f9c0/8 .event edge, v0x55964b583e10_30, v0x55964b583e10_31, v0x55964b583e10_32, v0x55964b583e10_33;
v0x55964b583e10_34 .array/port v0x55964b583e10, 34;
v0x55964b583e10_35 .array/port v0x55964b583e10, 35;
v0x55964b583e10_36 .array/port v0x55964b583e10, 36;
v0x55964b583e10_37 .array/port v0x55964b583e10, 37;
E_0x55964b57f9c0/9 .event edge, v0x55964b583e10_34, v0x55964b583e10_35, v0x55964b583e10_36, v0x55964b583e10_37;
v0x55964b583e10_38 .array/port v0x55964b583e10, 38;
v0x55964b583e10_39 .array/port v0x55964b583e10, 39;
v0x55964b583e10_40 .array/port v0x55964b583e10, 40;
v0x55964b583e10_41 .array/port v0x55964b583e10, 41;
E_0x55964b57f9c0/10 .event edge, v0x55964b583e10_38, v0x55964b583e10_39, v0x55964b583e10_40, v0x55964b583e10_41;
v0x55964b583e10_42 .array/port v0x55964b583e10, 42;
v0x55964b583e10_43 .array/port v0x55964b583e10, 43;
v0x55964b583e10_44 .array/port v0x55964b583e10, 44;
v0x55964b583e10_45 .array/port v0x55964b583e10, 45;
E_0x55964b57f9c0/11 .event edge, v0x55964b583e10_42, v0x55964b583e10_43, v0x55964b583e10_44, v0x55964b583e10_45;
v0x55964b583e10_46 .array/port v0x55964b583e10, 46;
v0x55964b583e10_47 .array/port v0x55964b583e10, 47;
v0x55964b583e10_48 .array/port v0x55964b583e10, 48;
v0x55964b583e10_49 .array/port v0x55964b583e10, 49;
E_0x55964b57f9c0/12 .event edge, v0x55964b583e10_46, v0x55964b583e10_47, v0x55964b583e10_48, v0x55964b583e10_49;
v0x55964b583e10_50 .array/port v0x55964b583e10, 50;
v0x55964b583e10_51 .array/port v0x55964b583e10, 51;
v0x55964b583e10_52 .array/port v0x55964b583e10, 52;
v0x55964b583e10_53 .array/port v0x55964b583e10, 53;
E_0x55964b57f9c0/13 .event edge, v0x55964b583e10_50, v0x55964b583e10_51, v0x55964b583e10_52, v0x55964b583e10_53;
v0x55964b583e10_54 .array/port v0x55964b583e10, 54;
v0x55964b583e10_55 .array/port v0x55964b583e10, 55;
v0x55964b583e10_56 .array/port v0x55964b583e10, 56;
v0x55964b583e10_57 .array/port v0x55964b583e10, 57;
E_0x55964b57f9c0/14 .event edge, v0x55964b583e10_54, v0x55964b583e10_55, v0x55964b583e10_56, v0x55964b583e10_57;
v0x55964b583e10_58 .array/port v0x55964b583e10, 58;
v0x55964b583e10_59 .array/port v0x55964b583e10, 59;
v0x55964b583e10_60 .array/port v0x55964b583e10, 60;
v0x55964b583e10_61 .array/port v0x55964b583e10, 61;
E_0x55964b57f9c0/15 .event edge, v0x55964b583e10_58, v0x55964b583e10_59, v0x55964b583e10_60, v0x55964b583e10_61;
v0x55964b583e10_62 .array/port v0x55964b583e10, 62;
v0x55964b583e10_63 .array/port v0x55964b583e10, 63;
E_0x55964b57f9c0/16 .event edge, v0x55964b583e10_62, v0x55964b583e10_63;
E_0x55964b57f9c0 .event/or E_0x55964b57f9c0/0, E_0x55964b57f9c0/1, E_0x55964b57f9c0/2, E_0x55964b57f9c0/3, E_0x55964b57f9c0/4, E_0x55964b57f9c0/5, E_0x55964b57f9c0/6, E_0x55964b57f9c0/7, E_0x55964b57f9c0/8, E_0x55964b57f9c0/9, E_0x55964b57f9c0/10, E_0x55964b57f9c0/11, E_0x55964b57f9c0/12, E_0x55964b57f9c0/13, E_0x55964b57f9c0/14, E_0x55964b57f9c0/15, E_0x55964b57f9c0/16;
E_0x55964b569f30/0 .event negedge, v0x55964b5a5240_0;
E_0x55964b569f30/1 .event posedge, v0x55964b5a50a0_0;
E_0x55964b569f30 .event/or E_0x55964b569f30/0, E_0x55964b569f30/1;
E_0x55964b574b10 .event posedge, v0x55964b5a50a0_0;
    .scope S_0x55964b545cf0;
T_0 ;
    %wait E_0x55964b574b10;
    %pushi/vec4 56, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55964b583e10, 0, 4;
    %pushi/vec4 65, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55964b583e10, 0, 4;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55964b545cf0;
T_1 ;
    %wait E_0x55964b569f30;
    %load/vec4 v0x55964b5a5240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55964b5a5160_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x55964b5a5160_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55964b5a5160_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55964b583e10, 0, 4;
    %load/vec4 v0x55964b5a5160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55964b5a5160_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55964b5a4eb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55964b5a4df0_0;
    %ix/getv 3, v0x55964b5a4f70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55964b583e10, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55964b545cf0;
T_2 ;
    %wait E_0x55964b57f9c0;
    %load/vec4 v0x55964b5a4eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %ix/getv 4, v0x55964b5a4f70_0;
    %load/vec4a v0x55964b583e10, 4;
    %store/vec4 v0x55964b5a4d10_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55964b5a4d10_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55964b583c80;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x55964b5a56e0_0;
    %inv;
    %store/vec4 v0x55964b5a56e0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55964b583c80;
T_4 ;
    %vpi_call/w 3 31 "$dumpfile", "data_memory_tb.vcd" {0 0 0};
    %vpi_call/w 3 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55964b583c80 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55964b5a56e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55964b5a57d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55964b5a5540_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55964b5a5610_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55964b5a54a0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55964b5a57d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55964b5a5540_0, 0, 1;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0x55964b5a5610_0, 0, 32;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x55964b5a54a0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55964b5a5540_0, 0, 1;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0x55964b5a5610_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55964b5a5540_0, 0, 1;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x55964b5a5610_0, 0, 32;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v0x55964b5a54a0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55964b5a5540_0, 0, 1;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x55964b5a5610_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55964b5a5540_0, 0, 1;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x55964b5a5610_0, 0, 32;
    %pushi/vec4 300, 0, 32;
    %store/vec4 v0x55964b5a54a0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55964b5a5540_0, 0, 1;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x55964b5a5610_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55964b5a57d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55964b5a57d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55964b5a5540_0, 0, 1;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x55964b5a5610_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55964b5a5540_0, 0, 1;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x55964b5a5610_0, 0, 32;
    %pushi/vec4 555, 0, 32;
    %store/vec4 v0x55964b5a54a0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55964b5a5540_0, 0, 1;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x55964b5a5610_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55964b5a5540_0, 0, 1;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55964b5a5610_0, 0, 32;
    %pushi/vec4 888, 0, 32;
    %store/vec4 v0x55964b5a54a0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55964b5a5540_0, 0, 1;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55964b5a5610_0, 0, 32;
    %delay 10, 0;
    %vpi_call/w 3 69 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55964b583c80;
T_5 ;
    %vpi_call/w 3 74 "$monitor", "Time = %t, MemRW = %b, Addr = %d, DataW = %d, DataR = %d", $time, v0x55964b5a5540_0, v0x55964b5a5610_0, v0x55964b5a54a0_0, v0x55964b5a53c0_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "DMEM_tb.v";
    "DMEM_fix.v";
