
---------- Begin Simulation Statistics ----------
final_tick                                13443027000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 108573                       # Simulator instruction rate (inst/s)
host_mem_usage                                 879288                       # Number of bytes of host memory used
host_op_rate                                   207870                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    92.10                       # Real time elapsed on the host
host_tick_rate                              145953953                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      19145816                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013443                       # Number of seconds simulated
sim_ticks                                 13443027000                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           7                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  47                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 13                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          7                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemWrite                       7     33.33%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                    54                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        85591                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        171475                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           21                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        64649                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2313075                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       815229                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       907410                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        92181                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2536935                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          115846                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        49087                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          12366665                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          6309870                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        65455                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2332991                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        766899                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          126                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1389436                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       19145795                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     21666487                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.883659                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.909812                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     15986939     73.79%     73.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1551168      7.16%     80.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1022053      4.72%     85.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1111187      5.13%     90.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       496234      2.29%     93.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       384224      1.77%     94.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       258769      1.19%     96.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        89014      0.41%     96.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       766899      3.54%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     21666487                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts             172349                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       100339                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          18957187                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               1965775                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        54154      0.28%      0.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     15461247     80.76%     81.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        55088      0.29%     81.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv         1751      0.01%     81.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        11085      0.06%     81.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     81.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt          128      0.00%     81.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     81.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     81.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     81.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     81.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     81.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     81.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     81.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu           42      0.00%     81.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     81.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt        24138      0.13%     81.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       101285      0.53%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1941393     10.14%     92.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1470846      7.68%     99.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        24382      0.13%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          256      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     19145795                       # Class of committed instruction
system.switch_cpus.commit.refs                3436877                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              19145795                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.688603                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.688603                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2845138                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       20950360                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         15588942                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           3341151                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          66276                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles         61782                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             2076008                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1943                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1510275                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  3224                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2536935                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1640107                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               5363207                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         51605                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           83                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               11008097                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          847                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles         5368                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          132552                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.094359                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     16467503                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       931075                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.409436                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     21903291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.963997                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.441939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         18419690     84.10%     84.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           303779      1.39%     85.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           292781      1.34%     86.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           200711      0.92%     87.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           152490      0.70%     88.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           260675      1.19%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           188003      0.86%     90.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            99417      0.45%     90.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1985745      9.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     21903291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads            278748                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           156367                       # number of floating regfile writes
system.switch_cpus.idleCycles                 4982742                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        86806                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2395302                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.743918                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3607266                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1510271                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          396034                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       2175197                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          857                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         7909                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1546422                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     20541431                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       2096995                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        74720                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      20001011                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3762                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        942660                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          66276                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        948058                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         9709                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       150895                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           96                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          191                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       209421                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        75320                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          191                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        84586                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         2220                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          21059970                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              19923220                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.658205                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13861769                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.741025                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               19940879                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         29505265                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        15841608                       # number of integer regfile writes
system.switch_cpus.ipc                       0.371940                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.371940                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        87828      0.44%      0.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16155533     80.47%     80.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        55147      0.27%     81.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          1873      0.01%     81.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        11176      0.06%     81.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     81.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          128      0.00%     81.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     81.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     81.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     81.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     81.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     81.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     81.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     81.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           55      0.00%     81.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     81.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt        27960      0.14%     81.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       105555      0.53%     81.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     81.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     81.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     81.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     81.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     81.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     81.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     81.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     81.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     81.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     81.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     81.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     81.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     81.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     81.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     81.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2079361     10.36%     92.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1518159      7.56%     99.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        32452      0.16%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          505      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       20075732                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          190026                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads       378981                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       184509                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       222545                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              314900                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015686                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          291672     92.62%     92.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     92.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     92.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     92.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     92.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     92.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     92.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     92.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     92.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     92.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     92.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     92.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     92.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              6      0.00%     92.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     92.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt            970      0.31%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             1      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          11503      3.65%     96.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         10630      3.38%     99.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead           34      0.01%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           84      0.03%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       20112778                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     62000551                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     19738711                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     21714673                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           20539582                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          20075732                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         1849                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1395620                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         9878                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1723                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1894112                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     21903291                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.916562                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.777651                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     15531104     70.91%     70.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1652686      7.55%     78.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1373211      6.27%     84.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       906471      4.14%     88.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       826196      3.77%     92.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       597980      2.73%     95.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       540858      2.47%     97.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       380901      1.74%     99.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        93884      0.43%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     21903291                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.746697                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1640965                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   990                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        46127                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        18559                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      2175197                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1546422                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         8438441                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes             73                       # number of misc regfile writes
system.switch_cpus.numCycles                 26886033                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         1430051                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      21462266                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          44304                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         15643555                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents           7736                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          5829                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      52922696                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20805935                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     23287738                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           3342424                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1358441                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          66276                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       1414851                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1825443                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups       296273                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     30973132                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         6133                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts          190                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts            443600                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts          155                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             41426096                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            41314535                       # The number of ROB writes
system.switch_cpus.timesIdled                  354307                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       803004                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        38366                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1606139                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          38367                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              57568                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        35745                       # Transaction distribution
system.membus.trans_dist::CleanEvict            49846                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28316                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28316                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         57568                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       257359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       257359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 257359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7784256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7784256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7784256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             85884                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   85884    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               85884                       # Request fanout histogram
system.membus.reqLayer2.occupancy           337084000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          459501500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13443027000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13443027000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13443027000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  13443027000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            751306                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       102782                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       670151                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          146501                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            51827                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           51827                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        670217                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        81090                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2010584                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       398689                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2409273                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     85783488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     12797056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               98580544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          116430                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2287680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           919565                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.041734                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.199986                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 881189     95.83%     95.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  38375      4.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             919565                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1540255500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         199611522                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1005379383                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13443027000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst       638178                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        79069                       # number of demand (read+write) hits
system.l2.demand_hits::total                   717247                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst       638178                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        79069                       # number of overall hits
system.l2.overall_hits::total                  717247                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst        32037                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        53846                       # number of demand (read+write) misses
system.l2.demand_misses::total                  85887                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst        32037                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        53846                       # number of overall misses
system.l2.overall_misses::total                 85887                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst   2572536500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   4526487500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7099024000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst   2572536500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   4526487500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7099024000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst       670215                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       132915                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               803134                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst       670215                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       132915                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              803134                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.047801                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.405116                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.106940                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.047801                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.405116                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.106940                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80298.919999                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84063.579467                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82655.396044                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80298.919999                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84063.579467                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82655.396044                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               35745                       # number of writebacks
system.l2.writebacks::total                     35745                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst        32036                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        53844                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             85880                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst        32036                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        53844                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            85880                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst   2252108000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   3987926500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6240034500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst   2252108000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   3987926500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6240034500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.047800                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.405101                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.106931                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.047800                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.405101                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.106931                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70299.288301                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74064.454721                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72659.926642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70299.288301                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74064.454721                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72659.926642                       # average overall mshr miss latency
system.l2.replacements                         116430                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        67037                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            67037                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        67037                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        67037                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       670150                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           670150                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       670150                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       670150                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         7527                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          7527                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        23511                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 23511                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        28314                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               28316                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2313976000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2313976000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        51825                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             51827                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.546339                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.546356                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81725.506816                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81719.734426                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        28314                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          28314                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2030836000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2030836000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.546339                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.546318                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71725.506816                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71725.506816                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst       638178                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             638178                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst        32037                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            32039                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst   2572536500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2572536500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst       670215                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         670217                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.047801                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.047804                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80298.919999                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80293.907425                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst        32036                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        32036                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst   2252108000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2252108000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.047800                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.047799                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70299.288301                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70299.288301                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        55558                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             55558                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        25532                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           25532                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   2212511500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2212511500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        81090                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         81090                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.314860                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.314860                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86656.411562                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86656.411562                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        25530                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        25530                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1957090500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1957090500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.314835                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.314835                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76658.460635                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76658.460635                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13443027000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   255.905536                       # Cycle average of tags in use
system.l2.tags.total_refs                     1073878                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    116430                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.223379                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                       500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      42.061611                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.001655                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.002286                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    84.454557                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   129.385427                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.164303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.329901                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.505412                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999631                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           46                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12965750                       # Number of tag accesses
system.l2.tags.data_accesses                 12965750                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13443027000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst      2050304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      3446016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5496576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      2050304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2050432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2287680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2287680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst        32036                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        53844                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               85884                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        35745                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              35745                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              9522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              9522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    152518030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    256342266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             408879339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         9522                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    152518030                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        152527552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      170175958                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            170175958                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      170175958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             9522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             9522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    152518030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    256342266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            579055298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     35420.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples     32036.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     53001.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000646561250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2104                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2104                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              204650                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              33337                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       85880                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      35745                       # Number of write requests accepted
system.mem_ctrls.readBursts                     85880                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    35745                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    843                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   325                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2193                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1116826500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  425185000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2711270250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13133.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31883.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    55408                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   32623                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 85880                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                35745                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   70691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        32385                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    237.953126                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   148.761581                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   263.445324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13896     42.91%     42.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9069     28.00%     70.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2648      8.18%     79.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1355      4.18%     83.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1654      5.11%     88.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1170      3.61%     91.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          662      2.04%     94.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          552      1.70%     95.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1379      4.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        32385                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2104                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.391160                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     37.634355                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     31.225158                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           2045     97.20%     97.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           49      2.33%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            5      0.24%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.05%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2104                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2104                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.819392                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.778871                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.195444                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1368     65.02%     65.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               40      1.90%     66.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              461     21.91%     88.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              187      8.89%     97.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               40      1.90%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.33%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2104                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5442368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   53952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2264832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5496320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2287680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       404.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       168.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    408.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    170.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13442607000                       # Total gap between requests
system.mem_ctrls.avgGap                     110525.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      2050304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      3392064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2264832                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 152518030.351348698139                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 252328883.963410913944                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 168476340.931250095367                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst        32036                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        53844                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        35745                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst    934194000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   1777076250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 324393361500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29160.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     33004.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9075209.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             84687540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             45001110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           213664500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           92023380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1060868640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5506470750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        525090240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7527806160                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        559.978505                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1317558000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    448760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11676698500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            146605620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             77899965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           393499680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           92701980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1060868640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5987093610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        120355200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7879024695                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        586.104952                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    264137250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    448760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  12730119250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13443027000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       951677                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           951685                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       951677                       # number of overall hits
system.cpu.icache.overall_hits::total          951685                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       688429                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         688431                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       688429                       # number of overall misses
system.cpu.icache.overall_misses::total        688431                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst  11248403499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11248403499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst  11248403499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11248403499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1640106                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1640116                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1640106                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1640116                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.419747                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.419745                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.419747                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.419745                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 16339.235417                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16339.187949                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 16339.235417                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16339.187949                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          624                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                26                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       670151                       # number of writebacks
system.cpu.icache.writebacks::total            670151                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst        18214                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        18214                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst        18214                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        18214                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       670215                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       670215                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       670215                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       670215                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst  10339313999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10339313999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst  10339313999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10339313999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.408641                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.408639                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.408641                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.408639                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 15426.861528                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15426.861528                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 15426.861528                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15426.861528                       # average overall mshr miss latency
system.cpu.icache.replacements                 670151                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       951677                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          951685                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       688429                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        688431                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst  11248403499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11248403499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1640106                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1640116                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.419747                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.419745                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 16339.235417                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16339.187949                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst        18214                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        18214                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       670215                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       670215                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst  10339313999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10339313999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.408641                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.408639                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 15426.861528                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15426.861528                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13443027000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.984881                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1579417                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            670152                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              2.356804                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle               500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000559                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    63.984322                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.999755                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999764                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3950448                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3950448                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13443027000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13443027000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13443027000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13443027000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13443027000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13443027000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13443027000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            5                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3199655                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3199660                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            5                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3199655                       # number of overall hits
system.cpu.dcache.overall_hits::total         3199660                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       194597                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         194599                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       194597                       # number of overall misses
system.cpu.dcache.overall_misses::total        194599                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   8782302450                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8782302450                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   8782302450                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8782302450                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3394252                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3394259                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3394252                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3394259                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.285714                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.057331                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.057332                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.285714                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.057331                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.057332                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 45130.718613                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45130.254780                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 45130.718613                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45130.254780                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       284996                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          123                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             10190                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.968204                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    30.750000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        67037                       # number of writebacks
system.cpu.dcache.writebacks::total             67037                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        61681                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        61681                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        61681                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        61681                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       132916                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       132916                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       132916                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       132916                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   5621583468                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5621583468                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   5621583468                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5621583468                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.039159                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.039159                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.039159                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.039159                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 42294.257035                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42294.257035                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 42294.257035                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42294.257035                       # average overall mshr miss latency
system.cpu.dcache.replacements                 132853                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1783094                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1783094                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       140053                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        140053                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   5980798000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5980798000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      1923147                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1923147                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.072825                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.072825                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 42703.819268                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42703.819268                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        58962                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        58962                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81091                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81091                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2936634500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2936634500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.042166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.042166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 36214.061980                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36214.061980                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            5                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1416561                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1416566                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        54544                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        54546                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2801504450                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2801504450                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1471105                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1471112                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.285714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.037077                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037078                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 51362.284578                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51360.401313                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         2719                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2719                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        51825                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        51825                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2684948968                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2684948968                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.035229                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035228                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 51807.987805                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51807.987805                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13443027000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.988211                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3320424                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            132853                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.993218                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000315                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    63.987896                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000005                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999811                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999816                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6921435                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6921435                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13443027000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON        10500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  13443016500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                14779832500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1193637                       # Simulator instruction rate (inst/s)
host_mem_usage                                 881336                       # Number of bytes of host memory used
host_op_rate                                  2285291                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     9.22                       # Real time elapsed on the host
host_tick_rate                              145041385                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000010                       # Number of instructions simulated
sim_ops                                      21061661                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001337                       # Number of seconds simulated
sim_ticks                                  1336805500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8195                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         16385                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         5742                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       225640                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        79113                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        85948                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6835                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          247566                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           11376                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4686                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           1228979                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           622400                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         5742                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             233474                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events         75903                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts       106386                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts       999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1915845                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      2158905                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.887415                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.910245                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1589806     73.64%     73.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       154769      7.17%     80.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       103243      4.78%     85.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       111762      5.18%     90.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        49331      2.29%     93.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        38689      1.79%     94.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        26503      1.23%     96.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         8899      0.41%     96.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        75903      3.52%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      2158905                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              17430                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        10085                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           1897045                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                195307                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         5147      0.27%      0.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      1547986     80.80%     81.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         5610      0.29%     81.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     81.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1120      0.06%     81.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     81.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     81.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     81.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     81.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     81.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     81.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     81.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     81.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     81.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     81.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     81.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         2450      0.13%     81.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        10290      0.54%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       192857     10.07%     92.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       147935      7.72%     99.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead         2450      0.13%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1915845                       # Class of committed instruction
system.switch_cpus.commit.refs                 343242                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts              999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1915845                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.673614                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.673614                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles        263543                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts        2053768                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1573283                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles            330528                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           5797                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles          4502                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses              203132                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     7                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              151050                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   303                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              247566                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            162077                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                510629                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          5038                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                1071757                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           11594                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.092596                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1661227                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        90489                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.400865                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      2177653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.946607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.423156                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          1837252     84.37%     84.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            29959      1.38%     85.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            28880      1.33%     87.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            19538      0.90%     87.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            14431      0.66%     88.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            25752      1.18%     89.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18214      0.84%     90.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             9736      0.45%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           193891      8.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      2177653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             28658                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            16055                       # number of floating regfile writes
system.switch_cpus.idleCycles                  495958                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         7757                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           238150                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.740637                       # Inst execution rate
system.switch_cpus.iew.exec_refs               355968                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             151050                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           28328                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        211663                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           95                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          721                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       154191                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      2022780                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        204918                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         5931                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1980174                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            279                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        100684                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           5797                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        101071                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          917                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        14820                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads        16355                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         6254                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         7722                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           35                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           2076400                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1973886                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.659665                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           1369729                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.738285                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1975089                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          2924422                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1566255                       # number of integer regfile writes
system.switch_cpus.ipc                       0.374026                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.374026                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         8191      0.41%      0.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       1599578     80.54%     80.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         5610      0.28%     81.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     81.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1130      0.06%     81.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     81.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     81.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     81.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     81.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     81.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     81.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     81.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     81.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     81.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     81.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     81.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         2938      0.15%     81.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        10830      0.55%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       202628     10.20%     92.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       151775      7.64%     99.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead         3424      0.17%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1986104                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           19571                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        39020                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        18951                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        23392                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt               31084                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015651                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           28946     93.12%     93.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     93.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     93.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     93.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     93.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     93.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     93.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     93.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     93.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     93.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     93.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     93.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     93.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     93.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     93.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt            120      0.39%     93.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             2      0.01%     93.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     93.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     93.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     93.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     93.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     93.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     93.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     93.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     93.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     93.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     93.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     93.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     93.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     93.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     93.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     93.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     93.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     93.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     93.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     93.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     93.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     93.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     93.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     93.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     93.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     93.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     93.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead           1042      3.35%     96.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           974      3.13%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1989426                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      6142718                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1954935                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      2106327                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            2022542                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1986104                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          238                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       106939                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          792                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          238                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       142435                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      2177653                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.912039                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.772961                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1546141     71.00%     71.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       165271      7.59%     78.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       135335      6.21%     84.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        88999      4.09%     88.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        82572      3.79%     92.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        58187      2.67%     95.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        54165      2.49%     97.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        38911      1.79%     99.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         8072      0.37%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      2177653                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.742855                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              162077                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads         4455                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores         2965                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       211663                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       154191                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads          834517                       # number of misc regfile reads
system.switch_cpus.numCycles                  2673611                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          131656                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps       2143340                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents           2045                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1577885                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents           100                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups       5189180                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts        2042638                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands      2276547                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles            330045                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         129713                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           5797                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        132270                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           133220                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        30624                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups      3036151                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts             37660                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads              4104518                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             4063874                       # The number of ROB writes
system.switch_cpus.timesIdled                   35983                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80739                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3781                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       161480                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3781                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5367                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3576                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4619                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2823                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2823                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5367                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        24575                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        24575                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  24575                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       753024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       753024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  753024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8190                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8190    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8190                       # Request fanout histogram
system.membus.reqLayer2.occupancy            32862000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           43855500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1336805500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1336805500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1336805500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   1336805500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             75567                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        10205                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        67982                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13766                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5173                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5172                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         67982                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         7586                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       203946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        38273                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                242219                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      8701696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1240704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9942400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           11214                       # Total snoops (count)
system.tol2bus.snoopTraffic                    228864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            91955                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.041118                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.198564                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  88174     95.89%     95.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3781      4.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              91955                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          155351000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          19159951                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         101976493                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.6                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1336805500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst        64897                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         7653                       # number of demand (read+write) hits
system.l2.demand_hits::total                    72550                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst        64897                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         7653                       # number of overall hits
system.l2.overall_hits::total                   72550                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         3085                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         5106                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8191                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         3085                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         5106                       # number of overall misses
system.l2.overall_misses::total                  8191                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    249971500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    428547500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        678519000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    249971500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    428547500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       678519000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst        67982                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        12759                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80741                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        67982                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        12759                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80741                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.045380                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.400188                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.101448                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.045380                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.400188                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.101448                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81028.038898                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83930.180180                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82837.138323                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81028.038898                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83930.180180                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82837.138323                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3576                       # number of writebacks
system.l2.writebacks::total                      3576                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         3085                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         5106                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8191                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         3085                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         5106                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8191                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    219121500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    377497500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    596619000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    219121500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    377497500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    596619000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.045380                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.400188                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.101448                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.045380                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.400188                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.101448                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71028.038898                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73932.138660                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72838.359175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71028.038898                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73932.138660                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72838.359175                       # average overall mshr miss latency
system.l2.replacements                          11214                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         6629                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             6629                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         6629                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         6629                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        67982                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            67982                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        67982                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        67982                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          762                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           762                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         2349                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2349                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         2824                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2824                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    231480500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     231480500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         5173                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5173                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.545911                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.545911                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81969.015581                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81969.015581                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         2824                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2824                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    203250500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    203250500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.545911                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.545911                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71972.556657                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71972.556657                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst        64897                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              64897                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         3085                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3085                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    249971500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    249971500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        67982                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          67982                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.045380                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.045380                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81028.038898                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81028.038898                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         3085                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3085                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    219121500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    219121500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.045380                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.045380                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71028.038898                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71028.038898                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         5304                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5304                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         2282                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2282                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    197067000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    197067000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data         7586                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          7586                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.300817                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.300817                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86357.142857                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86357.142857                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         2282                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2282                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    174247000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    174247000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.300817                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.300817                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76357.142857                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76357.142857                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1336805500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                      685442                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11470                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     59.759547                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      43.123722                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    83.822690                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   129.053587                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.168452                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.327432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.504116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1303054                       # Number of tag accesses
system.l2.tags.data_accesses                  1303054                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1336805500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus.inst       197440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       326720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             524160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       197440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        197440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       228864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          228864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         3085                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         5105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3576                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3576                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst    147695383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    244403543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             392098925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    147695383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        147695383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      171202168                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            171202168                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      171202168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    147695383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    244403543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            563301094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3547.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      3085.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      5033.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000198175250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          211                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          211                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               19704                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3361                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8190                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3576                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8190                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3576                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     72                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    29                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              255                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    107759750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   40590000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               259972250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13274.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32024.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5160                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3289                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8190                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3576                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3238                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    231.135269                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.600193                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.726910                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1446     44.66%     44.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          881     27.21%     71.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          252      7.78%     79.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          143      4.42%     84.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          164      5.06%     89.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          106      3.27%     92.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           65      2.01%     94.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           48      1.48%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          133      4.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3238                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          211                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.701422                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     37.183822                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.996577                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23             7      3.32%      3.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            29     13.74%     17.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            35     16.59%     33.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            18      8.53%     42.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            30     14.22%     56.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            24     11.37%     67.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47            17      8.06%     75.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51            21      9.95%     85.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55            11      5.21%     91.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59            10      4.74%     95.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             4      1.90%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             4      1.90%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             1      0.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           211                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          211                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.886256                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.838864                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.300678                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              137     64.93%     64.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      1.42%     66.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               40     18.96%     85.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               21      9.95%     95.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      4.27%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           211                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 519552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  228032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  524160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               228864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       388.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       170.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    392.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    171.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1336415500                       # Total gap between requests
system.mem_ctrls.avgGap                     113582.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       197440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       322112                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       228032                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 147695382.761366546154                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 240956519.104686498642                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 170579788.907211989164                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         3085                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         5105                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3576                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     92187000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    167785250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  32663034250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29882.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     32866.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9133958.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              9196320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              4899345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            22505280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           10868040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     105718080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        551440230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         48962400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          753589695                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        563.724263                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    122567500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     44720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1169518000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             13880160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              7388865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            35457240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            7730820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     105718080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        591678810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         15077280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          776931255                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        581.184963                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     34301000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     44720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1257784500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1336805500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1043966                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1043974                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1043966                       # number of overall hits
system.cpu.icache.overall_hits::total         1043974                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       758217                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         758219                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       758217                       # number of overall misses
system.cpu.icache.overall_misses::total        758219                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst  12376956999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12376956999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst  12376956999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12376956999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1802183                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1802193                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1802183                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1802193                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.420721                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.420720                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.420721                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.420720                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 16323.766150                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16323.723092                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 16323.766150                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16323.723092                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          624                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                26                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       738133                       # number of writebacks
system.cpu.icache.writebacks::total            738133                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst        20020                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        20020                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst        20020                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        20020                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       738197                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       738197                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       738197                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       738197                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst  11378608999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11378608999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst  11378608999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11378608999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.409613                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.409610                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.409613                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.409610                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 15414.054783                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15414.054783                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 15414.054783                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15414.054783                       # average overall mshr miss latency
system.cpu.icache.replacements                 738133                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1043966                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1043974                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       758217                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        758219                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst  12376956999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12376956999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1802183                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1802193                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.420721                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.420720                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 16323.766150                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16323.723092                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst        20020                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        20020                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       738197                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       738197                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst  11378608999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11378608999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.409613                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.409610                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 15414.054783                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15414.054783                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14779832500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.986248                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1782172                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            738198                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              2.414219                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle               500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000509                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    63.985740                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.999777                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999785                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4342584                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4342584                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14779832500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14779832500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14779832500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14779832500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14779832500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14779832500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14779832500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            5                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3517985                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3517990                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            5                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3517985                       # number of overall hits
system.cpu.dcache.overall_hits::total         3517990                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       212504                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         212506                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       212504                       # number of overall misses
system.cpu.dcache.overall_misses::total        212506                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   9579910447                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9579910447                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   9579910447                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9579910447                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3730489                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3730496                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3730489                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3730496                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.285714                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.056964                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.056965                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.285714                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.056964                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.056965                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 45081.082930                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45080.658650                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 45081.082930                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45080.658650                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       311237                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          123                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             11146                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.923650                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    30.750000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        73666                       # number of writebacks
system.cpu.dcache.writebacks::total             73666                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        66829                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        66829                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        66829                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        66829                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       145675                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       145675                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       145675                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       145675                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   6155916468                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6155916468                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   6155916468                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6155916468                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.039050                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.039050                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.039050                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.039050                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 42257.878620                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42257.878620                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 42257.878620                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42257.878620                       # average overall mshr miss latency
system.cpu.dcache.replacements                 145610                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1958936                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1958936                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       152513                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        152513                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   6498242500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6498242500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2111449                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2111449                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.072231                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.072231                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 42607.794090                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42607.794090                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        63836                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        63836                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        88677                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        88677                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   3202617500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3202617500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.041998                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.041998                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 36115.537287                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36115.537287                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            5                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1559049                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1559054                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        59991                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        59993                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3081667947                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3081667947                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1619040                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1619047                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.285714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.037053                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037055                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 51368.837776                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51367.125281                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         2993                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2993                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        56998                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        56998                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2953298968                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2953298968                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.035205                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035205                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 51814.080634                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51814.080634                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14779832500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.989277                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3663665                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            145674                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.149752                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000287                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    63.988991                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000004                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999828                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999832                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7606666                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7606666                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14779832500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON        10500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  14779822000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
