# do Microprocessor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying /home/iuri/altera/17.1/modelsim_ase/linuxaloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/iuri/Projects/altera/Microprocessor_v17_pipeline {/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Mux16bit2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:34 on Nov 23,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/iuri/Projects/altera/Microprocessor_v17_pipeline" /home/iuri/Projects/altera/Microprocessor_v17_pipeline/Mux16bit2x1.v 
# -- Compiling module Mux16bit2x1
# 
# Top level modules:
# 	Mux16bit2x1
# End time: 15:45:34 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/iuri/Projects/altera/Microprocessor_v17_pipeline {/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:34 on Nov 23,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/iuri/Projects/altera/Microprocessor_v17_pipeline" /home/iuri/Projects/altera/Microprocessor_v17_pipeline/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 15:45:34 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/iuri/Projects/altera/Microprocessor_v17_pipeline {/home/iuri/Projects/altera/Microprocessor_v17_pipeline/ULA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:34 on Nov 23,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/iuri/Projects/altera/Microprocessor_v17_pipeline" /home/iuri/Projects/altera/Microprocessor_v17_pipeline/ULA.v 
# -- Compiling module ULA
# 
# Top level modules:
# 	ULA
# End time: 15:45:34 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/iuri/Projects/altera/Microprocessor_v17_pipeline {/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:34 on Nov 23,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/iuri/Projects/altera/Microprocessor_v17_pipeline" /home/iuri/Projects/altera/Microprocessor_v17_pipeline/Control.v 
# -- Compiling module Control
# 
# Top level modules:
# 	Control
# End time: 15:45:34 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/iuri/Projects/altera/Microprocessor_v17_pipeline {/home/iuri/Projects/altera/Microprocessor_v17_pipeline/RegisterBank.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:34 on Nov 23,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/iuri/Projects/altera/Microprocessor_v17_pipeline" /home/iuri/Projects/altera/Microprocessor_v17_pipeline/RegisterBank.v 
# -- Compiling module RegisterBank
# 
# Top level modules:
# 	RegisterBank
# End time: 15:45:34 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/iuri/Projects/altera/Microprocessor_v17_pipeline {/home/iuri/Projects/altera/Microprocessor_v17_pipeline/InstrMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:34 on Nov 23,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/iuri/Projects/altera/Microprocessor_v17_pipeline" /home/iuri/Projects/altera/Microprocessor_v17_pipeline/InstrMemory.v 
# -- Compiling module InstrMemory
# 
# Top level modules:
# 	InstrMemory
# End time: 15:45:35 on Nov 23,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/iuri/Projects/altera/Microprocessor_v17_pipeline {/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Microprocessor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:35 on Nov 23,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/iuri/Projects/altera/Microprocessor_v17_pipeline" /home/iuri/Projects/altera/Microprocessor_v17_pipeline/Microprocessor.v 
# -- Compiling module Microprocessor
# 
# Top level modules:
# 	Microprocessor
# End time: 15:45:35 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim -L altera_mf_ver -L lpm_ve -L cycloneiv_ver Microprocessor
# vsim -L altera_mf_ver -L lpm_ve -L cycloneiv_ver Microprocessor 
# Start time: 15:46:16 on Nov 23,2017
# Loading work.Microprocessor
# ** Error (suppressible): (vsim-19) Failed to access library 'lpm_ve' at "lpm_ve".
# No such file or directory. (errno = ENOENT)
# Loading work.InstrMemory
# Loading altera_mf_ver.altsyncram
# ** Error (suppressible): (vsim-19) Failed to access library 'lpm_ve' at "lpm_ve".
# No such file or directory. (errno = ENOENT)
# Loading work.Decoder
# ** Error (suppressible): (vsim-19) Failed to access library 'lpm_ve' at "lpm_ve".
# No such file or directory. (errno = ENOENT)
# Loading work.RegisterBank
# ** Error (suppressible): (vsim-19) Failed to access library 'lpm_ve' at "lpm_ve".
# No such file or directory. (errno = ENOENT)
# Loading work.Mux16bit2x1
# ** Error (suppressible): (vsim-19) Failed to access library 'lpm_ve' at "lpm_ve".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'lpm_ve' at "lpm_ve".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'lpm_ve' at "lpm_ve".
# No such file or directory. (errno = ENOENT)
# Loading work.ULA
# ** Error (suppressible): (vsim-19) Failed to access library 'lpm_ve' at "lpm_ve".
# No such file or directory. (errno = ENOENT)
# Loading work.Control
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
add wave -position end  sim:/Microprocessor/CLK
add wave -position end  sim:/Microprocessor/RST

add wave -position end  sim:/Microprocessor/decExeBufferWr
add wave -position end  sim:/Microprocessor/opCode
add wave -position end  sim:/Microprocessor/opA
add wave -position end  sim:/Microprocessor/opB
add wave -position end  sim:/Microprocessor/opC
add wave -position end  sim:/Microprocessor/addrImm
add wave -position end  sim:/Microprocessor/DecExeBuffer_OpCode
add wave -position end  sim:/Microprocessor/DecExeBuffer_OpA
add wave -position end  sim:/Microprocessor/DecExeBuffer_OpB
add wave -position end  sim:/Microprocessor/DecExeBuffer_OpC
add wave -position end  sim:/Microprocessor/DecExeBuffer_Imm
add wave -position end  sim:/Microprocessor/DecExeBufferCtrl_IsImm
add wave -position end  sim:/Microprocessor/opULA
add wave -position end  sim:/Microprocessor/DecExeBufferCtrl_OpULA
add wave -position end  sim:/Microprocessor/ctrl/DecodeState

add wave -position end  sim:/Microprocessor/pcRegWr
add wave -position end  sim:/Microprocessor/instr
add wave -position end  sim:/Microprocessor/PC

add wave -position end  sim:/Microprocessor/exeWbBufferWr
add wave -position end  sim:/Microprocessor/res
add wave -position end  sim:/Microprocessor/flagReg
add wave -position end  sim:/Microprocessor/ExeWbBuffer_Res
add wave -position end  sim:/Microprocessor/ExeWbBuffer_FlagReg
add wave -position end  sim:/Microprocessor/ctrl/ExecutionState

add wave -position end  sim:/Microprocessor/DecExeBufferCtrl_HasWB
add wave -position end  sim:/Microprocessor/ExeWbBufferCtrl_HasWB
add wave -position end  sim:/Microprocessor/ExeWbBufferCtrl_RegDest

add wave -position end  sim:/Microprocessor/fowardA
add wave -position end  sim:/Microprocessor/fowardB
add wave -position end  sim:/Microprocessor/operandA
add wave -position end  sim:/Microprocessor/operandB
add wave -position end  sim:/Microprocessor/ctrl/WriteBackState

force -freeze sim:/Microprocessor/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/Microprocessor/RST 1 0
run
force -freeze sim:/Microprocessor/RST 0 0
run
run
# WARNING: No extended dataflow license exists
run
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
run
restart -f
# ** Error (suppressible): (vsim-19) Failed to access library 'lpm_ve' at "lpm_ve".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'lpm_ve' at "lpm_ve".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'lpm_ve' at "lpm_ve".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'lpm_ve' at "lpm_ve".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'lpm_ve' at "lpm_ve".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'lpm_ve' at "lpm_ve".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'lpm_ve' at "lpm_ve".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'lpm_ve' at "lpm_ve".
# No such file or directory. (errno = ENOENT)
force -freeze sim:/Microprocessor/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/Microprocessor/RST 1 0
run
force -freeze sim:/Microprocessor/RST 0 0
mem load -skip 0 -filltype value -filldata 0111 -fillradix symbolic -startaddress 0 -endaddress 0 /Microprocessor/regBank/RegBank
mem load -skip 0 -filltype value -filldata 0111 -fillradix symbolic -startaddress 0 -endaddress 0 /Microprocessor/regBank/RegBank
run
run
run
run
run
run
run
run
run
# End time: 16:04:33 on Nov 23,2017, Elapsed time: 0:18:17
# Errors: 24, Warnings: 1
