Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Oct 16 01:09:07 2025
| Host         : DESKTOP-SL0FT3E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file debounce_count_top_timing_summary_routed.rpt -pb debounce_count_top_timing_summary_routed.pb -rpx debounce_count_top_timing_summary_routed.rpx -warn_on_violation
| Design       : debounce_count_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  60          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (60)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (115)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (60)
-------------------------
 There are 60 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (115)
--------------------------------------------------
 There are 115 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  126          inf        0.000                      0                  126           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           126 Endpoints
Min Delay           126 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U6/state_reg_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.805ns  (logic 4.522ns (51.355%)  route 4.283ns (48.645%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE                         0.000     0.000 r  U6/state_reg_reg[16]/C
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U6/state_reg_reg[16]/Q
                         net (fo=9, routed)           1.335     1.853    U4/p_0_in[0]
    SLICE_X63Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.977 r  U4/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.040     3.017    U4/U6/hex_in__31[0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.152     3.169 r  U4/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.908     5.077    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728     8.805 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.805    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/state_reg_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.706ns  (logic 4.525ns (51.980%)  route 4.180ns (48.020%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE                         0.000     0.000 r  U6/state_reg_reg[16]/C
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U6/state_reg_reg[16]/Q
                         net (fo=9, routed)           1.335     1.853    U4/p_0_in[0]
    SLICE_X63Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.977 r  U4/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.038     3.015    U4/U6/hex_in__31[0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.152     3.167 r  U4/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     4.974    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731     8.706 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.706    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/state_reg_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.679ns  (logic 4.530ns (52.201%)  route 4.148ns (47.799%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE                         0.000     0.000 r  U6/state_reg_reg[17]/C
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U6/state_reg_reg[17]/Q
                         net (fo=9, routed)           1.416     1.934    U4/p_0_in[1]
    SLICE_X64Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.058 r  U4/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.667     2.725    U4/U6/hex_in__31[2]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.154     2.879 r  U4/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.065     4.944    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734     8.679 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.679    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/state_reg_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.347ns  (logic 4.301ns (51.531%)  route 4.046ns (48.469%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE                         0.000     0.000 r  U6/state_reg_reg[16]/C
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U6/state_reg_reg[16]/Q
                         net (fo=9, routed)           1.335     1.853    U4/p_0_in[0]
    SLICE_X63Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.977 f  U4/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.038     3.015    U4/U6/hex_in__31[0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.139 r  U4/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.672     4.812    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.347 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.347    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/state_reg_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.281ns  (logic 4.277ns (51.643%)  route 4.005ns (48.357%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE                         0.000     0.000 r  U6/state_reg_reg[17]/C
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U6/state_reg_reg[17]/Q
                         net (fo=9, routed)           1.416     1.934    U4/p_0_in[1]
    SLICE_X64Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.058 r  U4/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.669     2.727    U4/U6/hex_in__31[2]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.124     2.851 r  U4/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.920     4.771    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.281 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.281    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/state_reg_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.202ns  (logic 4.302ns (52.444%)  route 3.901ns (47.556%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE                         0.000     0.000 r  U6/state_reg_reg[16]/C
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U6/state_reg_reg[16]/Q
                         net (fo=9, routed)           1.335     1.853    U4/p_0_in[0]
    SLICE_X63Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.977 r  U4/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.040     3.017    U4/U6/hex_in__31[0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.124     3.141 r  U4/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.525     4.667    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     8.202 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.202    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/state_reg_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.068ns  (logic 4.270ns (52.931%)  route 3.797ns (47.069%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE                         0.000     0.000 r  U6/state_reg_reg[17]/C
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U6/state_reg_reg[17]/Q
                         net (fo=9, routed)           1.416     1.934    U4/p_0_in[1]
    SLICE_X64Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.058 f  U4/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.667     2.725    U4/U6/hex_in__31[2]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.124     2.849 r  U4/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.714     4.563    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.068 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.068    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/state_reg_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.692ns  (logic 4.379ns (65.434%)  route 2.313ns (34.566%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE                         0.000     0.000 r  U6/state_reg_reg[17]/C
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U6/state_reg_reg[17]/Q
                         net (fo=9, routed)           0.456     0.974    U6/p_0_in[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.150     1.124 r  U6/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.857     2.981    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711     6.692 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.692    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/state_reg_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.525ns  (logic 4.393ns (67.330%)  route 2.132ns (32.670%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE                         0.000     0.000 r  U6/state_reg_reg[17]/C
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U6/state_reg_reg[17]/Q
                         net (fo=9, routed)           0.458     0.976    U6/p_0_in[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.150     1.126 r  U6/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.674     2.800    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725     6.525 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.525    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/state_reg_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.405ns  (logic 4.141ns (64.650%)  route 2.264ns (35.350%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE                         0.000     0.000 r  U6/state_reg_reg[17]/C
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U6/state_reg_reg[17]/Q
                         net (fo=9, routed)           0.458     0.976    U6/p_0_in[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.100 r  U6/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     2.906    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.405 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.405    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3/state_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.128ns (47.077%)  route 0.144ns (52.923%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE                         0.000     0.000 r  U1/state_reg_reg[2]/C
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U1/state_reg_reg[2]/Q
                         net (fo=5, routed)           0.144     0.272    U3/state_reg_reg[0]_0[0]
    SLICE_X64Y18         FDCE                                         r  U3/state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/state_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.227ns (72.760%)  route 0.085ns (27.240%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE                         0.000     0.000 r  U1/state_reg_reg[2]/C
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U1/state_reg_reg[2]/Q
                         net (fo=5, routed)           0.085     0.213    U1/state_reg_reg[2]_0[0]
    SLICE_X63Y18         LUT5 (Prop_lut5_I4_O)        0.099     0.312 r  U1/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.312    U1/state_reg[0]_i_1_n_0
    SLICE_X63Y18         FDCE                                         r  U1/state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U5/state_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE                         0.000     0.000 r  U5/state_reg_reg[4]/C
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U5/state_reg_reg[4]/Q
                         net (fo=4, routed)           0.098     0.226    U5/Q[4]
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.099     0.325 r  U5/state_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.325    U5/p_0_in__0[5]
    SLICE_X63Y21         FDCE                                         r  U5/state_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U4/state_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.186ns (56.796%)  route 0.141ns (43.204%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE                         0.000     0.000 r  U4/state_reg_reg[1]/C
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U4/state_reg_reg[1]/Q
                         net (fo=7, routed)           0.141     0.282    U4/q1[1]
    SLICE_X64Y20         LUT6 (Prop_lut6_I1_O)        0.045     0.327 r  U4/state_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.327    U4/p_0_in__0[5]
    SLICE_X64Y20         FDCE                                         r  U4/state_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U5/state_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.186ns (53.539%)  route 0.161ns (46.461%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE                         0.000     0.000 r  U5/state_reg_reg[0]/C
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U5/state_reg_reg[0]/Q
                         net (fo=8, routed)           0.161     0.302    U5/Q[0]
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.045     0.347 r  U5/state_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.347    U5/p_0_in__0[1]
    SLICE_X61Y21         FDCE                                         r  U5/state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/state_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE                         0.000     0.000 r  U1/state_reg_reg[1]/C
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/state_reg_reg[1]/Q
                         net (fo=3, routed)           0.167     0.308    U1/state_reg_0[1]
    SLICE_X63Y18         LUT5 (Prop_lut5_I0_O)        0.042     0.350 r  U1/state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.350    U1/state_reg[2]_i_1_n_0
    SLICE_X63Y18         FDCE                                         r  U1/state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U5/state_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.189ns (53.937%)  route 0.161ns (46.063%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE                         0.000     0.000 r  U5/state_reg_reg[0]/C
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U5/state_reg_reg[0]/Q
                         net (fo=8, routed)           0.161     0.302    U5/Q[0]
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.048     0.350 r  U5/state_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.350    U5/p_0_in__0[2]
    SLICE_X61Y21         FDCE                                         r  U5/state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/state_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE                         0.000     0.000 r  U1/state_reg_reg[1]/C
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/state_reg_reg[1]/Q
                         net (fo=3, routed)           0.167     0.308    U1/state_reg_0[1]
    SLICE_X63Y18         LUT5 (Prop_lut5_I0_O)        0.045     0.353 r  U1/state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.353    U1/state_reg[1]_i_1_n_0
    SLICE_X63Y18         FDCE                                         r  U1/state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U4/state_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE                         0.000     0.000 r  U4/state_reg_reg[1]/C
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U4/state_reg_reg[1]/Q
                         net (fo=7, routed)           0.180     0.321    U4/q1[1]
    SLICE_X63Y20         LUT3 (Prop_lut3_I1_O)        0.042     0.363 r  U4/state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.363    U4/p_0_in__0[2]
    SLICE_X63Y20         FDCE                                         r  U4/state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U4/state_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE                         0.000     0.000 r  U4/state_reg_reg[1]/C
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U4/state_reg_reg[1]/Q
                         net (fo=7, routed)           0.180     0.321    U4/q1[1]
    SLICE_X63Y20         LUT2 (Prop_lut2_I1_O)        0.045     0.366 r  U4/state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.366    U4/p_0_in__0[1]
    SLICE_X63Y20         FDCE                                         r  U4/state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------





