// Seed: 1440174902
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2,
    output id_3,
    input logic id_4,
    input logic id_5,
    output id_6,
    output logic id_7
);
  always @(id_1 or posedge id_0) begin
    if (1'b0) begin
      id_6 <= 1;
    end
  end
endmodule
