
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source H:/Final_Project/pa.fromNetlist.tcl
# create_project -name Final_Project -dir "H:/Final_Project/planAhead_run_2" -part xc3s500efg320-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "H:/Final_Project/Final_top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {H:/Final_Project} }
# set_property target_constrs_file "Final_top.ucf" [current_fileset -constrset]
Adding file 'H:/Final_Project/Final_top.ucf' to fileset 'constrs_1'
# add_files [list {Final_top.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s500efg320-4
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Final_top.ngc ...
WARNING:NetListWriters:298 - No output is written to Final_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus C<3 : 1> on block Final_top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus MaxCount<26 : 0> on block Final_top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus MaxCount_mux0000<25 : 0> on block
   Final_top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Mcompar_bottomline_cmp_le0000_lut<11 :
   0> on block Final_top is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus bottomline<125 : 0> on block Final_top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus bottomline_mux0000<125 : 0> on block
   Final_top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   m1/Mcompar_old_simon_btn0_9_cmp_le0000_lut<6 : 0> on block Final_top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus m1/Mcompar_timer_cmp_ge0000_lut<6 : 0>
   on block Final_top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus m2/Mcompar_spkr_cmp_gt0000_lut<16 : 0>
   on block Final_top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus m3/Madd_next_address_addsub0000_cy<4 :
   2> on block Final_top is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus m3/lcd1/Mcompar_timer_cmp_ge0000_lut<9 :
   1> on block Final_top is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus m3/line1<126 : 0> on block Final_top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus m3/next_line1<126 : 0> on block
   Final_top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus m3/next_pending_state<13 : 2> on block
   Final_top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus m3/next_state<13 : 0> on block Final_top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus m3/pending_state<13 : 0> on block
   Final_top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus topline<125 : 0> on block Final_top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus topline_mux0000<125 : 24> on block
   Final_top is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file Final_top.edif ...
ngc2edif: Total memory usage is 78512 kilobytes

Parsing EDIF File [./planAhead_run_2/Final_Project.data/cache/Final_top_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/Final_Project.data/cache/Final_top_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
WARNING: [Netlist 29-43] Netlist 'Final_top' is not ideal for floorplanning, since the cellview 'Final_top' defined in file 'Final_top.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [H:/Final_Project/Final_top.ucf]
Finished Parsing UCF File [H:/Final_Project/Final_top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 4ecfdca5
link_design: Time (s): elapsed = 00:00:10 . Memory (MB): peak = 628.277 ; gain = 154.406
startgroup
set_property package_pin F17 [get_ports {anodes_n[0]}]
endgroup
startgroup
set_property package_pin H17 [get_ports {anodes_n[1]}]
endgroup
startgroup
set_property package_pin C18 [get_ports {anodes_n[2]}]
endgroup
startgroup
set_property package_pin F15 [get_ports {anodes_n[3]}]
endgroup
set_property package_pin "" [get_ports [list  {segments_n[0]}]]
startgroup
set_property package_pin L18 [get_ports {segments_n[0]}]
endgroup
startgroup
set_property package_pin F18 [get_ports {segments_n[1]}]
endgroup
startgroup
set_property package_pin D17 [get_ports {segments_n[2]}]
endgroup
startgroup
set_property package_pin D16 [get_ports {segments_n[3]}]
endgroup
startgroup
set_property package_pin G14 [get_ports {segments_n[4]}]
endgroup
set_property package_pin "" [get_ports [list  {segments_n[6]}]]
startgroup
set_property package_pin J17 [get_ports {segments_n[5]}]
endgroup
startgroup
set_property package_pin H14 [get_ports {segments_n[6]}]
endgroup
startgroup
set_property package_pin C17 [get_ports {segments_n[7]}]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Dec 07 18:22:49 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
