{"vcs1":{"timestamp_begin":1679794037.900365947, "rt":0.50, "ut":0.22, "st":0.11}}
{"vcselab":{"timestamp_begin":1679794038.471499180, "rt":0.50, "ut":0.29, "st":0.11}}
{"link":{"timestamp_begin":1679794039.029934712, "rt":0.23, "ut":0.09, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679794037.504343154}
{"VCS_COMP_START_TIME": 1679794037.504343154}
{"VCS_COMP_END_TIME": 1679794039.339491964}
{"VCS_USER_OPTIONS": "-sverilog -debug datapath.sv FSM.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 338148}}
{"stitch_vcselab": {"peak_mem": 230992}}
