$date
	Fri Oct 30 17:48:44 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Y $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ reset $end
$scope module U1 $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 1 $ reset $end
$var wire 1 ! Q $end
$var reg 1 % D $end
$scope module U1 $end
$var wire 1 % D $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 1 $ reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
0$
x#
0"
0!
$end
#1
1!
1%
1"
1#
#2
0"
#3
0!
0%
1"
#4
0"
#5
1!
1%
1"
#6
0"
#7
0!
0%
1"
#8
0"
#9
1%
1"
0#
#10
0"
#11
1"
#12
0"
#13
1!
1"
1#
#14
0"
#15
0!
0%
1"
