Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Tue Aug 14 16:01:23 2018
| Host         : apple running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file pwm_wrapper_timing_summary_routed.rpt -rpx pwm_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -19.443   -10009.243                   4775                59177        0.053        0.000                      0                59177        3.750        0.000                       0                 31373  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
clk_fpga_0                                                                                  {0.000 5.000}      10.000          100.000         
clk_fpga_1                                                                                  {0.000 10.000}     20.000          50.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                      -19.443   -10009.243                   4775                58063        0.053        0.000                      0                58063        3.750        0.000                       0                 30893  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.069        0.000                      0                  923        0.121        0.000                      0                  923       15.250        0.000                       0                   480  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_0                                                                                        6.078        0.000                      0                   91        0.358        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.068        0.000                      0                  100        0.320        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         4775  Failing Endpoints,  Worst Slack      -19.443ns,  Total Violation   -10009.243ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -19.443ns  (required time - arrival time)
  Source:                 pwm_i/rc_receiver_0/inst/acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.738ns  (logic 12.758ns (44.394%)  route 15.980ns (55.606%))
  Logic Levels:           63  (CARRY4=44 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 12.835 - 10.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.837     3.131    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X0Y42          FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518     3.649 r  pwm_i/rc_receiver_0/inst/acc_reg[3]/Q
                         net (fo=1, routed)           0.772     4.421    pwm_i/rc_receiver_0/inst/acc_reg_n_0_[3]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     4.946 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.946    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.060    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.174    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.288    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.402    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.516 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.516    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[23]_i_1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.864 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.797     6.661    pwm_i/rc_receiver_0/inst/acc_loc_fu_114_p3[25]
    SLICE_X0Y36          LUT4 (Prop_lut4_I3_O)        0.303     6.964 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_9/O
                         net (fo=1, routed)           0.592     7.556    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_9_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I5_O)        0.124     7.680 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_3/O
                         net (fo=34, routed)          0.977     8.658    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_3_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I3_O)        0.124     8.782 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5/O
                         net (fo=1, routed)           0.000     8.782    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.295 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.295    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.412 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.412    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.529 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.529    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.646 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.763 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.763    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.880 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.880    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.997 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.997    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.334 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[31]_i_1/O[1]
                         net (fo=3, routed)           0.423    10.757    pwm_i/rc_receiver_0/inst/acc_new_1_fu_172_p3[29]
    SLICE_X7Y42          LUT4 (Prop_lut4_I0_O)        0.306    11.063 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5/O
                         net (fo=1, routed)           0.857    11.920    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124    12.044 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3/O
                         net (fo=34, routed)          0.927    12.971    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I2_O)        0.124    13.095 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687[7]_i_5/O
                         net (fo=1, routed)           0.000    13.095    pwm_i/rc_receiver_0/inst/p_acc_new_1_fu_212_p3[4]
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.608 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.608    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.725 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.725    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.842 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.842    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.959 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.959    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.076 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.076    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[23]_i_1_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.193 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.193    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[27]_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.524 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[31]_i_1/O[3]
                         net (fo=3, routed)           1.015    15.539    pwm_i/rc_receiver_0/inst/acc_new_3_fu_234_p3[31]
    SLICE_X7Y36          LUT6 (Prop_lut6_I0_O)        0.307    15.846 r  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_8/O
                         net (fo=1, routed)           0.799    16.645    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_8_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I0_O)        0.124    16.769 r  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_3/O
                         net (fo=32, routed)          0.851    17.620    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_3_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I3_O)        0.124    17.744 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[3]_i_5/O
                         net (fo=1, routed)           0.000    17.744    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[3]_i_5_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.276 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.276    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.390 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.504 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.504    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.618 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.618    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.732 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.732    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.846 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.846    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    19.175 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.796    19.971    pwm_i/rc_receiver_0/inst/acc_new_5_fu_296_p3[27]
    SLICE_X7Y40          LUT4 (Prop_lut4_I2_O)        0.306    20.277 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_7/O
                         net (fo=1, routed)           1.126    21.404    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_7_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I3_O)        0.124    21.528 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_2/O
                         net (fo=33, routed)          0.795    22.323    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_2_n_0
    SLICE_X3Y36          LUT5 (Prop_lut5_I2_O)        0.124    22.447 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712[7]_i_4/O
                         net (fo=1, routed)           0.000    22.447    pwm_i/rc_receiver_0/inst/p_acc_new_5_fu_336_p3[5]
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.997 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.997    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.111 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.111    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.225 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.225    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.339 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.339    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.453 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.453    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.567 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.567    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[27]_i_1_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    23.823 f  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[31]_i_1/O[2]
                         net (fo=3, routed)           0.830    24.653    pwm_i/rc_receiver_0/inst/acc_new_7_fu_358_p3[30]
    SLICE_X0Y39          LUT4 (Prop_lut4_I0_O)        0.302    24.955 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_6/O
                         net (fo=1, routed)           0.452    25.407    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_6_n_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I2_O)        0.124    25.531 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2/O
                         net (fo=33, routed)          0.712    26.243    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I2_O)        0.124    26.367 r  pwm_i/rc_receiver_0/inst/acc[3]_i_4/O
                         net (fo=1, routed)           0.000    26.367    pwm_i/rc_receiver_0/inst/p_acc_new_7_fu_398_p3[1]
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.900 r  pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.900    pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.017 r  pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.017    pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.134 r  pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.134    pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.251 r  pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.251    pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.368 r  pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.368    pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.485 r  pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.485    pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.602 r  pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.602    pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    27.933 r  pwm_i/rc_receiver_0/inst/acc_reg[31]_i_3/O[3]
                         net (fo=3, routed)           0.793    28.725    pwm_i/rc_receiver_0/inst/acc_new_9_fu_420_p3[31]
    SLICE_X1Y44          LUT4 (Prop_lut4_I0_O)        0.307    29.032 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_6/O
                         net (fo=1, routed)           0.590    29.623    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_6_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I2_O)        0.124    29.747 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_2/O
                         net (fo=3, routed)           0.609    30.356    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_2_n_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I2_O)        0.124    30.480 f  pwm_i/rc_receiver_0/inst/acc[31]_i_6/O
                         net (fo=2, routed)           0.665    31.145    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[5]
    SLICE_X2Y43          LUT6 (Prop_lut6_I3_O)        0.124    31.269 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.600    31.869    pwm_i/rc_receiver_0/inst/acc
    SLICE_X0Y38          FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.656    12.835    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X0Y38          FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[0]/C
                         clock pessimism              0.269    13.104    
                         clock uncertainty           -0.154    12.950    
    SLICE_X0Y38          FDRE (Setup_fdre_C_R)       -0.524    12.426    pwm_i/rc_receiver_0/inst/acc_reg[0]
  -------------------------------------------------------------------
                         required time                         12.426    
                         arrival time                         -31.869    
  -------------------------------------------------------------------
                         slack                                -19.443    

Slack (VIOLATED) :        -19.443ns  (required time - arrival time)
  Source:                 pwm_i/rc_receiver_0/inst/acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.738ns  (logic 12.758ns (44.394%)  route 15.980ns (55.606%))
  Logic Levels:           63  (CARRY4=44 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 12.835 - 10.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.837     3.131    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X0Y42          FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518     3.649 r  pwm_i/rc_receiver_0/inst/acc_reg[3]/Q
                         net (fo=1, routed)           0.772     4.421    pwm_i/rc_receiver_0/inst/acc_reg_n_0_[3]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     4.946 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.946    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.060    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.174    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.288    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.402    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.516 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.516    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[23]_i_1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.864 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.797     6.661    pwm_i/rc_receiver_0/inst/acc_loc_fu_114_p3[25]
    SLICE_X0Y36          LUT4 (Prop_lut4_I3_O)        0.303     6.964 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_9/O
                         net (fo=1, routed)           0.592     7.556    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_9_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I5_O)        0.124     7.680 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_3/O
                         net (fo=34, routed)          0.977     8.658    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_3_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I3_O)        0.124     8.782 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5/O
                         net (fo=1, routed)           0.000     8.782    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.295 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.295    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.412 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.412    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.529 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.529    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.646 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.763 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.763    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.880 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.880    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.997 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.997    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.334 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[31]_i_1/O[1]
                         net (fo=3, routed)           0.423    10.757    pwm_i/rc_receiver_0/inst/acc_new_1_fu_172_p3[29]
    SLICE_X7Y42          LUT4 (Prop_lut4_I0_O)        0.306    11.063 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5/O
                         net (fo=1, routed)           0.857    11.920    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124    12.044 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3/O
                         net (fo=34, routed)          0.927    12.971    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I2_O)        0.124    13.095 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687[7]_i_5/O
                         net (fo=1, routed)           0.000    13.095    pwm_i/rc_receiver_0/inst/p_acc_new_1_fu_212_p3[4]
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.608 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.608    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.725 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.725    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.842 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.842    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.959 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.959    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.076 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.076    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[23]_i_1_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.193 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.193    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[27]_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.524 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[31]_i_1/O[3]
                         net (fo=3, routed)           1.015    15.539    pwm_i/rc_receiver_0/inst/acc_new_3_fu_234_p3[31]
    SLICE_X7Y36          LUT6 (Prop_lut6_I0_O)        0.307    15.846 r  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_8/O
                         net (fo=1, routed)           0.799    16.645    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_8_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I0_O)        0.124    16.769 r  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_3/O
                         net (fo=32, routed)          0.851    17.620    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_3_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I3_O)        0.124    17.744 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[3]_i_5/O
                         net (fo=1, routed)           0.000    17.744    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[3]_i_5_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.276 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.276    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.390 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.504 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.504    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.618 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.618    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.732 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.732    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.846 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.846    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    19.175 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.796    19.971    pwm_i/rc_receiver_0/inst/acc_new_5_fu_296_p3[27]
    SLICE_X7Y40          LUT4 (Prop_lut4_I2_O)        0.306    20.277 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_7/O
                         net (fo=1, routed)           1.126    21.404    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_7_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I3_O)        0.124    21.528 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_2/O
                         net (fo=33, routed)          0.795    22.323    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_2_n_0
    SLICE_X3Y36          LUT5 (Prop_lut5_I2_O)        0.124    22.447 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712[7]_i_4/O
                         net (fo=1, routed)           0.000    22.447    pwm_i/rc_receiver_0/inst/p_acc_new_5_fu_336_p3[5]
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.997 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.997    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.111 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.111    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.225 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.225    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.339 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.339    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.453 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.453    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.567 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.567    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[27]_i_1_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    23.823 f  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[31]_i_1/O[2]
                         net (fo=3, routed)           0.830    24.653    pwm_i/rc_receiver_0/inst/acc_new_7_fu_358_p3[30]
    SLICE_X0Y39          LUT4 (Prop_lut4_I0_O)        0.302    24.955 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_6/O
                         net (fo=1, routed)           0.452    25.407    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_6_n_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I2_O)        0.124    25.531 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2/O
                         net (fo=33, routed)          0.712    26.243    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I2_O)        0.124    26.367 r  pwm_i/rc_receiver_0/inst/acc[3]_i_4/O
                         net (fo=1, routed)           0.000    26.367    pwm_i/rc_receiver_0/inst/p_acc_new_7_fu_398_p3[1]
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.900 r  pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.900    pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.017 r  pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.017    pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.134 r  pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.134    pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.251 r  pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.251    pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.368 r  pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.368    pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.485 r  pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.485    pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.602 r  pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.602    pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    27.933 r  pwm_i/rc_receiver_0/inst/acc_reg[31]_i_3/O[3]
                         net (fo=3, routed)           0.793    28.725    pwm_i/rc_receiver_0/inst/acc_new_9_fu_420_p3[31]
    SLICE_X1Y44          LUT4 (Prop_lut4_I0_O)        0.307    29.032 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_6/O
                         net (fo=1, routed)           0.590    29.623    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_6_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I2_O)        0.124    29.747 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_2/O
                         net (fo=3, routed)           0.609    30.356    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_2_n_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I2_O)        0.124    30.480 f  pwm_i/rc_receiver_0/inst/acc[31]_i_6/O
                         net (fo=2, routed)           0.665    31.145    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[5]
    SLICE_X2Y43          LUT6 (Prop_lut6_I3_O)        0.124    31.269 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.600    31.869    pwm_i/rc_receiver_0/inst/acc
    SLICE_X0Y38          FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.656    12.835    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X0Y38          FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[1]/C
                         clock pessimism              0.269    13.104    
                         clock uncertainty           -0.154    12.950    
    SLICE_X0Y38          FDRE (Setup_fdre_C_R)       -0.524    12.426    pwm_i/rc_receiver_0/inst/acc_reg[1]
  -------------------------------------------------------------------
                         required time                         12.426    
                         arrival time                         -31.869    
  -------------------------------------------------------------------
                         slack                                -19.443    

Slack (VIOLATED) :        -19.443ns  (required time - arrival time)
  Source:                 pwm_i/rc_receiver_0/inst/acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.738ns  (logic 12.758ns (44.394%)  route 15.980ns (55.606%))
  Logic Levels:           63  (CARRY4=44 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 12.835 - 10.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.837     3.131    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X0Y42          FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518     3.649 r  pwm_i/rc_receiver_0/inst/acc_reg[3]/Q
                         net (fo=1, routed)           0.772     4.421    pwm_i/rc_receiver_0/inst/acc_reg_n_0_[3]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     4.946 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.946    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.060    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.174    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.288    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.402    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.516 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.516    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[23]_i_1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.864 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.797     6.661    pwm_i/rc_receiver_0/inst/acc_loc_fu_114_p3[25]
    SLICE_X0Y36          LUT4 (Prop_lut4_I3_O)        0.303     6.964 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_9/O
                         net (fo=1, routed)           0.592     7.556    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_9_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I5_O)        0.124     7.680 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_3/O
                         net (fo=34, routed)          0.977     8.658    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_3_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I3_O)        0.124     8.782 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5/O
                         net (fo=1, routed)           0.000     8.782    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.295 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.295    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.412 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.412    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.529 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.529    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.646 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.763 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.763    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.880 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.880    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.997 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.997    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.334 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[31]_i_1/O[1]
                         net (fo=3, routed)           0.423    10.757    pwm_i/rc_receiver_0/inst/acc_new_1_fu_172_p3[29]
    SLICE_X7Y42          LUT4 (Prop_lut4_I0_O)        0.306    11.063 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5/O
                         net (fo=1, routed)           0.857    11.920    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124    12.044 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3/O
                         net (fo=34, routed)          0.927    12.971    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I2_O)        0.124    13.095 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687[7]_i_5/O
                         net (fo=1, routed)           0.000    13.095    pwm_i/rc_receiver_0/inst/p_acc_new_1_fu_212_p3[4]
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.608 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.608    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.725 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.725    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.842 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.842    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.959 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.959    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.076 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.076    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[23]_i_1_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.193 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.193    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[27]_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.524 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[31]_i_1/O[3]
                         net (fo=3, routed)           1.015    15.539    pwm_i/rc_receiver_0/inst/acc_new_3_fu_234_p3[31]
    SLICE_X7Y36          LUT6 (Prop_lut6_I0_O)        0.307    15.846 r  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_8/O
                         net (fo=1, routed)           0.799    16.645    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_8_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I0_O)        0.124    16.769 r  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_3/O
                         net (fo=32, routed)          0.851    17.620    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_3_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I3_O)        0.124    17.744 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[3]_i_5/O
                         net (fo=1, routed)           0.000    17.744    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[3]_i_5_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.276 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.276    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.390 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.504 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.504    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.618 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.618    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.732 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.732    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.846 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.846    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    19.175 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.796    19.971    pwm_i/rc_receiver_0/inst/acc_new_5_fu_296_p3[27]
    SLICE_X7Y40          LUT4 (Prop_lut4_I2_O)        0.306    20.277 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_7/O
                         net (fo=1, routed)           1.126    21.404    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_7_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I3_O)        0.124    21.528 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_2/O
                         net (fo=33, routed)          0.795    22.323    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_2_n_0
    SLICE_X3Y36          LUT5 (Prop_lut5_I2_O)        0.124    22.447 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712[7]_i_4/O
                         net (fo=1, routed)           0.000    22.447    pwm_i/rc_receiver_0/inst/p_acc_new_5_fu_336_p3[5]
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.997 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.997    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.111 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.111    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.225 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.225    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.339 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.339    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.453 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.453    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.567 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.567    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[27]_i_1_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    23.823 f  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[31]_i_1/O[2]
                         net (fo=3, routed)           0.830    24.653    pwm_i/rc_receiver_0/inst/acc_new_7_fu_358_p3[30]
    SLICE_X0Y39          LUT4 (Prop_lut4_I0_O)        0.302    24.955 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_6/O
                         net (fo=1, routed)           0.452    25.407    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_6_n_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I2_O)        0.124    25.531 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2/O
                         net (fo=33, routed)          0.712    26.243    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I2_O)        0.124    26.367 r  pwm_i/rc_receiver_0/inst/acc[3]_i_4/O
                         net (fo=1, routed)           0.000    26.367    pwm_i/rc_receiver_0/inst/p_acc_new_7_fu_398_p3[1]
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.900 r  pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.900    pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.017 r  pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.017    pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.134 r  pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.134    pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.251 r  pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.251    pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.368 r  pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.368    pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.485 r  pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.485    pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.602 r  pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.602    pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    27.933 r  pwm_i/rc_receiver_0/inst/acc_reg[31]_i_3/O[3]
                         net (fo=3, routed)           0.793    28.725    pwm_i/rc_receiver_0/inst/acc_new_9_fu_420_p3[31]
    SLICE_X1Y44          LUT4 (Prop_lut4_I0_O)        0.307    29.032 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_6/O
                         net (fo=1, routed)           0.590    29.623    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_6_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I2_O)        0.124    29.747 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_2/O
                         net (fo=3, routed)           0.609    30.356    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_2_n_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I2_O)        0.124    30.480 f  pwm_i/rc_receiver_0/inst/acc[31]_i_6/O
                         net (fo=2, routed)           0.665    31.145    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[5]
    SLICE_X2Y43          LUT6 (Prop_lut6_I3_O)        0.124    31.269 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.600    31.869    pwm_i/rc_receiver_0/inst/acc
    SLICE_X0Y38          FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.656    12.835    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X0Y38          FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[2]/C
                         clock pessimism              0.269    13.104    
                         clock uncertainty           -0.154    12.950    
    SLICE_X0Y38          FDRE (Setup_fdre_C_R)       -0.524    12.426    pwm_i/rc_receiver_0/inst/acc_reg[2]
  -------------------------------------------------------------------
                         required time                         12.426    
                         arrival time                         -31.869    
  -------------------------------------------------------------------
                         slack                                -19.443    

Slack (VIOLATED) :        -19.379ns  (required time - arrival time)
  Source:                 pwm_i/rc_receiver_0/inst/acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.676ns  (logic 12.758ns (44.490%)  route 15.918ns (55.510%))
  Logic Levels:           63  (CARRY4=44 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.837     3.131    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X0Y42          FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518     3.649 r  pwm_i/rc_receiver_0/inst/acc_reg[3]/Q
                         net (fo=1, routed)           0.772     4.421    pwm_i/rc_receiver_0/inst/acc_reg_n_0_[3]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     4.946 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.946    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.060    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.174    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.288    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.402    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.516 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.516    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[23]_i_1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.864 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.797     6.661    pwm_i/rc_receiver_0/inst/acc_loc_fu_114_p3[25]
    SLICE_X0Y36          LUT4 (Prop_lut4_I3_O)        0.303     6.964 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_9/O
                         net (fo=1, routed)           0.592     7.556    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_9_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I5_O)        0.124     7.680 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_3/O
                         net (fo=34, routed)          0.977     8.658    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_3_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I3_O)        0.124     8.782 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5/O
                         net (fo=1, routed)           0.000     8.782    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.295 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.295    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.412 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.412    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.529 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.529    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.646 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.763 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.763    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.880 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.880    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.997 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.997    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.334 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[31]_i_1/O[1]
                         net (fo=3, routed)           0.423    10.757    pwm_i/rc_receiver_0/inst/acc_new_1_fu_172_p3[29]
    SLICE_X7Y42          LUT4 (Prop_lut4_I0_O)        0.306    11.063 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5/O
                         net (fo=1, routed)           0.857    11.920    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124    12.044 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3/O
                         net (fo=34, routed)          0.927    12.971    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I2_O)        0.124    13.095 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687[7]_i_5/O
                         net (fo=1, routed)           0.000    13.095    pwm_i/rc_receiver_0/inst/p_acc_new_1_fu_212_p3[4]
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.608 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.608    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.725 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.725    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.842 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.842    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.959 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.959    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.076 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.076    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[23]_i_1_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.193 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.193    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[27]_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.524 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[31]_i_1/O[3]
                         net (fo=3, routed)           1.015    15.539    pwm_i/rc_receiver_0/inst/acc_new_3_fu_234_p3[31]
    SLICE_X7Y36          LUT6 (Prop_lut6_I0_O)        0.307    15.846 r  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_8/O
                         net (fo=1, routed)           0.799    16.645    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_8_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I0_O)        0.124    16.769 r  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_3/O
                         net (fo=32, routed)          0.851    17.620    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_3_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I3_O)        0.124    17.744 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[3]_i_5/O
                         net (fo=1, routed)           0.000    17.744    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[3]_i_5_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.276 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.276    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.390 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.504 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.504    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.618 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.618    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.732 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.732    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.846 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.846    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    19.175 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.796    19.971    pwm_i/rc_receiver_0/inst/acc_new_5_fu_296_p3[27]
    SLICE_X7Y40          LUT4 (Prop_lut4_I2_O)        0.306    20.277 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_7/O
                         net (fo=1, routed)           1.126    21.404    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_7_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I3_O)        0.124    21.528 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_2/O
                         net (fo=33, routed)          0.795    22.323    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_2_n_0
    SLICE_X3Y36          LUT5 (Prop_lut5_I2_O)        0.124    22.447 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712[7]_i_4/O
                         net (fo=1, routed)           0.000    22.447    pwm_i/rc_receiver_0/inst/p_acc_new_5_fu_336_p3[5]
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.997 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.997    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.111 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.111    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.225 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.225    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.339 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.339    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.453 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.453    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.567 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.567    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[27]_i_1_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    23.823 f  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[31]_i_1/O[2]
                         net (fo=3, routed)           0.830    24.653    pwm_i/rc_receiver_0/inst/acc_new_7_fu_358_p3[30]
    SLICE_X0Y39          LUT4 (Prop_lut4_I0_O)        0.302    24.955 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_6/O
                         net (fo=1, routed)           0.452    25.407    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_6_n_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I2_O)        0.124    25.531 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2/O
                         net (fo=33, routed)          0.712    26.243    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I2_O)        0.124    26.367 r  pwm_i/rc_receiver_0/inst/acc[3]_i_4/O
                         net (fo=1, routed)           0.000    26.367    pwm_i/rc_receiver_0/inst/p_acc_new_7_fu_398_p3[1]
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.900 r  pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.900    pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.017 r  pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.017    pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.134 r  pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.134    pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.251 r  pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.251    pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.368 r  pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.368    pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.485 r  pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.485    pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.602 r  pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.602    pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    27.933 r  pwm_i/rc_receiver_0/inst/acc_reg[31]_i_3/O[3]
                         net (fo=3, routed)           0.793    28.725    pwm_i/rc_receiver_0/inst/acc_new_9_fu_420_p3[31]
    SLICE_X1Y44          LUT4 (Prop_lut4_I0_O)        0.307    29.032 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_6/O
                         net (fo=1, routed)           0.590    29.623    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_6_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I2_O)        0.124    29.747 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_2/O
                         net (fo=3, routed)           0.609    30.356    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_2_n_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I2_O)        0.124    30.480 f  pwm_i/rc_receiver_0/inst/acc[31]_i_6/O
                         net (fo=2, routed)           0.665    31.145    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[5]
    SLICE_X2Y43          LUT6 (Prop_lut6_I3_O)        0.124    31.269 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.538    31.807    pwm_i/rc_receiver_0/inst/acc
    SLICE_X0Y41          FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.658    12.837    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X0Y41          FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[4]/C
                         clock pessimism              0.269    13.106    
                         clock uncertainty           -0.154    12.952    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.524    12.428    pwm_i/rc_receiver_0/inst/acc_reg[4]
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                         -31.807    
  -------------------------------------------------------------------
                         slack                                -19.379    

Slack (VIOLATED) :        -19.379ns  (required time - arrival time)
  Source:                 pwm_i/rc_receiver_0/inst/acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.676ns  (logic 12.758ns (44.490%)  route 15.918ns (55.510%))
  Logic Levels:           63  (CARRY4=44 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.837     3.131    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X0Y42          FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518     3.649 r  pwm_i/rc_receiver_0/inst/acc_reg[3]/Q
                         net (fo=1, routed)           0.772     4.421    pwm_i/rc_receiver_0/inst/acc_reg_n_0_[3]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     4.946 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.946    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.060    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.174    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.288    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.402    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.516 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.516    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[23]_i_1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.864 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.797     6.661    pwm_i/rc_receiver_0/inst/acc_loc_fu_114_p3[25]
    SLICE_X0Y36          LUT4 (Prop_lut4_I3_O)        0.303     6.964 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_9/O
                         net (fo=1, routed)           0.592     7.556    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_9_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I5_O)        0.124     7.680 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_3/O
                         net (fo=34, routed)          0.977     8.658    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_3_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I3_O)        0.124     8.782 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5/O
                         net (fo=1, routed)           0.000     8.782    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.295 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.295    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.412 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.412    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.529 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.529    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.646 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.763 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.763    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.880 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.880    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.997 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.997    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.334 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[31]_i_1/O[1]
                         net (fo=3, routed)           0.423    10.757    pwm_i/rc_receiver_0/inst/acc_new_1_fu_172_p3[29]
    SLICE_X7Y42          LUT4 (Prop_lut4_I0_O)        0.306    11.063 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5/O
                         net (fo=1, routed)           0.857    11.920    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124    12.044 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3/O
                         net (fo=34, routed)          0.927    12.971    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I2_O)        0.124    13.095 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687[7]_i_5/O
                         net (fo=1, routed)           0.000    13.095    pwm_i/rc_receiver_0/inst/p_acc_new_1_fu_212_p3[4]
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.608 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.608    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.725 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.725    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.842 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.842    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.959 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.959    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.076 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.076    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[23]_i_1_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.193 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.193    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[27]_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.524 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[31]_i_1/O[3]
                         net (fo=3, routed)           1.015    15.539    pwm_i/rc_receiver_0/inst/acc_new_3_fu_234_p3[31]
    SLICE_X7Y36          LUT6 (Prop_lut6_I0_O)        0.307    15.846 r  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_8/O
                         net (fo=1, routed)           0.799    16.645    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_8_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I0_O)        0.124    16.769 r  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_3/O
                         net (fo=32, routed)          0.851    17.620    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_3_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I3_O)        0.124    17.744 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[3]_i_5/O
                         net (fo=1, routed)           0.000    17.744    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[3]_i_5_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.276 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.276    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.390 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.504 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.504    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.618 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.618    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.732 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.732    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.846 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.846    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    19.175 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.796    19.971    pwm_i/rc_receiver_0/inst/acc_new_5_fu_296_p3[27]
    SLICE_X7Y40          LUT4 (Prop_lut4_I2_O)        0.306    20.277 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_7/O
                         net (fo=1, routed)           1.126    21.404    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_7_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I3_O)        0.124    21.528 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_2/O
                         net (fo=33, routed)          0.795    22.323    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_2_n_0
    SLICE_X3Y36          LUT5 (Prop_lut5_I2_O)        0.124    22.447 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712[7]_i_4/O
                         net (fo=1, routed)           0.000    22.447    pwm_i/rc_receiver_0/inst/p_acc_new_5_fu_336_p3[5]
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.997 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.997    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.111 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.111    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.225 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.225    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.339 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.339    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.453 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.453    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.567 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.567    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[27]_i_1_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    23.823 f  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[31]_i_1/O[2]
                         net (fo=3, routed)           0.830    24.653    pwm_i/rc_receiver_0/inst/acc_new_7_fu_358_p3[30]
    SLICE_X0Y39          LUT4 (Prop_lut4_I0_O)        0.302    24.955 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_6/O
                         net (fo=1, routed)           0.452    25.407    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_6_n_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I2_O)        0.124    25.531 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2/O
                         net (fo=33, routed)          0.712    26.243    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I2_O)        0.124    26.367 r  pwm_i/rc_receiver_0/inst/acc[3]_i_4/O
                         net (fo=1, routed)           0.000    26.367    pwm_i/rc_receiver_0/inst/p_acc_new_7_fu_398_p3[1]
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.900 r  pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.900    pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.017 r  pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.017    pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.134 r  pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.134    pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.251 r  pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.251    pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.368 r  pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.368    pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.485 r  pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.485    pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.602 r  pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.602    pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    27.933 r  pwm_i/rc_receiver_0/inst/acc_reg[31]_i_3/O[3]
                         net (fo=3, routed)           0.793    28.725    pwm_i/rc_receiver_0/inst/acc_new_9_fu_420_p3[31]
    SLICE_X1Y44          LUT4 (Prop_lut4_I0_O)        0.307    29.032 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_6/O
                         net (fo=1, routed)           0.590    29.623    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_6_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I2_O)        0.124    29.747 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_2/O
                         net (fo=3, routed)           0.609    30.356    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_2_n_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I2_O)        0.124    30.480 f  pwm_i/rc_receiver_0/inst/acc[31]_i_6/O
                         net (fo=2, routed)           0.665    31.145    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[5]
    SLICE_X2Y43          LUT6 (Prop_lut6_I3_O)        0.124    31.269 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.538    31.807    pwm_i/rc_receiver_0/inst/acc
    SLICE_X0Y41          FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.658    12.837    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X0Y41          FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[8]/C
                         clock pessimism              0.269    13.106    
                         clock uncertainty           -0.154    12.952    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.524    12.428    pwm_i/rc_receiver_0/inst/acc_reg[8]
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                         -31.807    
  -------------------------------------------------------------------
                         slack                                -19.379    

Slack (VIOLATED) :        -19.379ns  (required time - arrival time)
  Source:                 pwm_i/rc_receiver_0/inst/acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.676ns  (logic 12.758ns (44.490%)  route 15.918ns (55.510%))
  Logic Levels:           63  (CARRY4=44 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.837     3.131    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X0Y42          FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518     3.649 r  pwm_i/rc_receiver_0/inst/acc_reg[3]/Q
                         net (fo=1, routed)           0.772     4.421    pwm_i/rc_receiver_0/inst/acc_reg_n_0_[3]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     4.946 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.946    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.060    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.174    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.288    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.402    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.516 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.516    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[23]_i_1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.864 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.797     6.661    pwm_i/rc_receiver_0/inst/acc_loc_fu_114_p3[25]
    SLICE_X0Y36          LUT4 (Prop_lut4_I3_O)        0.303     6.964 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_9/O
                         net (fo=1, routed)           0.592     7.556    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_9_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I5_O)        0.124     7.680 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_3/O
                         net (fo=34, routed)          0.977     8.658    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_3_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I3_O)        0.124     8.782 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5/O
                         net (fo=1, routed)           0.000     8.782    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.295 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.295    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.412 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.412    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.529 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.529    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.646 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.763 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.763    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.880 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.880    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.997 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.997    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.334 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[31]_i_1/O[1]
                         net (fo=3, routed)           0.423    10.757    pwm_i/rc_receiver_0/inst/acc_new_1_fu_172_p3[29]
    SLICE_X7Y42          LUT4 (Prop_lut4_I0_O)        0.306    11.063 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5/O
                         net (fo=1, routed)           0.857    11.920    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124    12.044 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3/O
                         net (fo=34, routed)          0.927    12.971    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I2_O)        0.124    13.095 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687[7]_i_5/O
                         net (fo=1, routed)           0.000    13.095    pwm_i/rc_receiver_0/inst/p_acc_new_1_fu_212_p3[4]
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.608 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.608    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.725 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.725    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.842 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.842    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.959 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.959    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.076 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.076    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[23]_i_1_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.193 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.193    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[27]_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.524 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[31]_i_1/O[3]
                         net (fo=3, routed)           1.015    15.539    pwm_i/rc_receiver_0/inst/acc_new_3_fu_234_p3[31]
    SLICE_X7Y36          LUT6 (Prop_lut6_I0_O)        0.307    15.846 r  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_8/O
                         net (fo=1, routed)           0.799    16.645    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_8_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I0_O)        0.124    16.769 r  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_3/O
                         net (fo=32, routed)          0.851    17.620    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_3_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I3_O)        0.124    17.744 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[3]_i_5/O
                         net (fo=1, routed)           0.000    17.744    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[3]_i_5_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.276 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.276    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.390 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.504 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.504    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.618 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.618    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.732 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.732    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.846 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.846    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    19.175 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.796    19.971    pwm_i/rc_receiver_0/inst/acc_new_5_fu_296_p3[27]
    SLICE_X7Y40          LUT4 (Prop_lut4_I2_O)        0.306    20.277 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_7/O
                         net (fo=1, routed)           1.126    21.404    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_7_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I3_O)        0.124    21.528 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_2/O
                         net (fo=33, routed)          0.795    22.323    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_2_n_0
    SLICE_X3Y36          LUT5 (Prop_lut5_I2_O)        0.124    22.447 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712[7]_i_4/O
                         net (fo=1, routed)           0.000    22.447    pwm_i/rc_receiver_0/inst/p_acc_new_5_fu_336_p3[5]
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.997 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.997    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.111 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.111    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.225 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.225    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.339 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.339    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.453 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.453    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.567 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.567    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[27]_i_1_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    23.823 f  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[31]_i_1/O[2]
                         net (fo=3, routed)           0.830    24.653    pwm_i/rc_receiver_0/inst/acc_new_7_fu_358_p3[30]
    SLICE_X0Y39          LUT4 (Prop_lut4_I0_O)        0.302    24.955 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_6/O
                         net (fo=1, routed)           0.452    25.407    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_6_n_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I2_O)        0.124    25.531 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2/O
                         net (fo=33, routed)          0.712    26.243    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I2_O)        0.124    26.367 r  pwm_i/rc_receiver_0/inst/acc[3]_i_4/O
                         net (fo=1, routed)           0.000    26.367    pwm_i/rc_receiver_0/inst/p_acc_new_7_fu_398_p3[1]
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.900 r  pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.900    pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.017 r  pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.017    pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.134 r  pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.134    pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.251 r  pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.251    pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.368 r  pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.368    pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.485 r  pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.485    pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.602 r  pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.602    pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    27.933 r  pwm_i/rc_receiver_0/inst/acc_reg[31]_i_3/O[3]
                         net (fo=3, routed)           0.793    28.725    pwm_i/rc_receiver_0/inst/acc_new_9_fu_420_p3[31]
    SLICE_X1Y44          LUT4 (Prop_lut4_I0_O)        0.307    29.032 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_6/O
                         net (fo=1, routed)           0.590    29.623    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_6_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I2_O)        0.124    29.747 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_2/O
                         net (fo=3, routed)           0.609    30.356    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_2_n_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I2_O)        0.124    30.480 f  pwm_i/rc_receiver_0/inst/acc[31]_i_6/O
                         net (fo=2, routed)           0.665    31.145    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[5]
    SLICE_X2Y43          LUT6 (Prop_lut6_I3_O)        0.124    31.269 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.538    31.807    pwm_i/rc_receiver_0/inst/acc
    SLICE_X0Y41          FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.658    12.837    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X0Y41          FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[9]/C
                         clock pessimism              0.269    13.106    
                         clock uncertainty           -0.154    12.952    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.524    12.428    pwm_i/rc_receiver_0/inst/acc_reg[9]
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                         -31.807    
  -------------------------------------------------------------------
                         slack                                -19.379    

Slack (VIOLATED) :        -19.369ns  (required time - arrival time)
  Source:                 pwm_i/rc_receiver_0/inst/acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.667ns  (logic 12.758ns (44.505%)  route 15.909ns (55.495%))
  Logic Levels:           63  (CARRY4=44 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.837     3.131    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X0Y42          FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518     3.649 r  pwm_i/rc_receiver_0/inst/acc_reg[3]/Q
                         net (fo=1, routed)           0.772     4.421    pwm_i/rc_receiver_0/inst/acc_reg_n_0_[3]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     4.946 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.946    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.060    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.174    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.288    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.402    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.516 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.516    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[23]_i_1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.864 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.797     6.661    pwm_i/rc_receiver_0/inst/acc_loc_fu_114_p3[25]
    SLICE_X0Y36          LUT4 (Prop_lut4_I3_O)        0.303     6.964 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_9/O
                         net (fo=1, routed)           0.592     7.556    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_9_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I5_O)        0.124     7.680 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_3/O
                         net (fo=34, routed)          0.977     8.658    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_3_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I3_O)        0.124     8.782 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5/O
                         net (fo=1, routed)           0.000     8.782    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.295 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.295    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.412 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.412    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.529 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.529    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.646 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.763 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.763    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.880 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.880    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.997 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.997    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.334 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[31]_i_1/O[1]
                         net (fo=3, routed)           0.423    10.757    pwm_i/rc_receiver_0/inst/acc_new_1_fu_172_p3[29]
    SLICE_X7Y42          LUT4 (Prop_lut4_I0_O)        0.306    11.063 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5/O
                         net (fo=1, routed)           0.857    11.920    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124    12.044 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3/O
                         net (fo=34, routed)          0.927    12.971    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I2_O)        0.124    13.095 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687[7]_i_5/O
                         net (fo=1, routed)           0.000    13.095    pwm_i/rc_receiver_0/inst/p_acc_new_1_fu_212_p3[4]
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.608 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.608    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.725 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.725    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.842 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.842    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.959 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.959    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.076 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.076    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[23]_i_1_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.193 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.193    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[27]_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.524 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[31]_i_1/O[3]
                         net (fo=3, routed)           1.015    15.539    pwm_i/rc_receiver_0/inst/acc_new_3_fu_234_p3[31]
    SLICE_X7Y36          LUT6 (Prop_lut6_I0_O)        0.307    15.846 r  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_8/O
                         net (fo=1, routed)           0.799    16.645    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_8_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I0_O)        0.124    16.769 r  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_3/O
                         net (fo=32, routed)          0.851    17.620    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_3_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I3_O)        0.124    17.744 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[3]_i_5/O
                         net (fo=1, routed)           0.000    17.744    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[3]_i_5_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.276 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.276    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.390 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.504 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.504    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.618 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.618    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.732 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.732    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.846 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.846    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    19.175 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.796    19.971    pwm_i/rc_receiver_0/inst/acc_new_5_fu_296_p3[27]
    SLICE_X7Y40          LUT4 (Prop_lut4_I2_O)        0.306    20.277 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_7/O
                         net (fo=1, routed)           1.126    21.404    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_7_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I3_O)        0.124    21.528 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_2/O
                         net (fo=33, routed)          0.795    22.323    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_2_n_0
    SLICE_X3Y36          LUT5 (Prop_lut5_I2_O)        0.124    22.447 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712[7]_i_4/O
                         net (fo=1, routed)           0.000    22.447    pwm_i/rc_receiver_0/inst/p_acc_new_5_fu_336_p3[5]
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.997 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.997    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.111 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.111    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.225 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.225    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.339 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.339    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.453 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.453    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.567 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.567    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[27]_i_1_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    23.823 f  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[31]_i_1/O[2]
                         net (fo=3, routed)           0.830    24.653    pwm_i/rc_receiver_0/inst/acc_new_7_fu_358_p3[30]
    SLICE_X0Y39          LUT4 (Prop_lut4_I0_O)        0.302    24.955 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_6/O
                         net (fo=1, routed)           0.452    25.407    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_6_n_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I2_O)        0.124    25.531 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2/O
                         net (fo=33, routed)          0.712    26.243    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I2_O)        0.124    26.367 r  pwm_i/rc_receiver_0/inst/acc[3]_i_4/O
                         net (fo=1, routed)           0.000    26.367    pwm_i/rc_receiver_0/inst/p_acc_new_7_fu_398_p3[1]
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.900 r  pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.900    pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.017 r  pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.017    pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.134 r  pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.134    pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.251 r  pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.251    pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.368 r  pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.368    pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.485 r  pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.485    pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.602 r  pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.602    pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    27.933 r  pwm_i/rc_receiver_0/inst/acc_reg[31]_i_3/O[3]
                         net (fo=3, routed)           0.793    28.725    pwm_i/rc_receiver_0/inst/acc_new_9_fu_420_p3[31]
    SLICE_X1Y44          LUT4 (Prop_lut4_I0_O)        0.307    29.032 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_6/O
                         net (fo=1, routed)           0.590    29.623    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_6_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I2_O)        0.124    29.747 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_2/O
                         net (fo=3, routed)           0.609    30.356    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_2_n_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I2_O)        0.124    30.480 f  pwm_i/rc_receiver_0/inst/acc[31]_i_6/O
                         net (fo=2, routed)           0.665    31.145    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[5]
    SLICE_X2Y43          LUT6 (Prop_lut6_I3_O)        0.124    31.269 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.529    31.798    pwm_i/rc_receiver_0/inst/acc
    SLICE_X0Y44          FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.659    12.839    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X0Y44          FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[10]/C
                         clock pessimism              0.269    13.107    
                         clock uncertainty           -0.154    12.953    
    SLICE_X0Y44          FDRE (Setup_fdre_C_R)       -0.524    12.429    pwm_i/rc_receiver_0/inst/acc_reg[10]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                         -31.798    
  -------------------------------------------------------------------
                         slack                                -19.369    

Slack (VIOLATED) :        -19.369ns  (required time - arrival time)
  Source:                 pwm_i/rc_receiver_0/inst/acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.667ns  (logic 12.758ns (44.505%)  route 15.909ns (55.495%))
  Logic Levels:           63  (CARRY4=44 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.837     3.131    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X0Y42          FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518     3.649 r  pwm_i/rc_receiver_0/inst/acc_reg[3]/Q
                         net (fo=1, routed)           0.772     4.421    pwm_i/rc_receiver_0/inst/acc_reg_n_0_[3]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     4.946 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.946    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.060    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.174    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.288    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.402    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.516 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.516    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[23]_i_1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.864 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.797     6.661    pwm_i/rc_receiver_0/inst/acc_loc_fu_114_p3[25]
    SLICE_X0Y36          LUT4 (Prop_lut4_I3_O)        0.303     6.964 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_9/O
                         net (fo=1, routed)           0.592     7.556    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_9_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I5_O)        0.124     7.680 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_3/O
                         net (fo=34, routed)          0.977     8.658    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_3_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I3_O)        0.124     8.782 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5/O
                         net (fo=1, routed)           0.000     8.782    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.295 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.295    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.412 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.412    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.529 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.529    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.646 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.763 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.763    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.880 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.880    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.997 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.997    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.334 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[31]_i_1/O[1]
                         net (fo=3, routed)           0.423    10.757    pwm_i/rc_receiver_0/inst/acc_new_1_fu_172_p3[29]
    SLICE_X7Y42          LUT4 (Prop_lut4_I0_O)        0.306    11.063 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5/O
                         net (fo=1, routed)           0.857    11.920    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124    12.044 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3/O
                         net (fo=34, routed)          0.927    12.971    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I2_O)        0.124    13.095 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687[7]_i_5/O
                         net (fo=1, routed)           0.000    13.095    pwm_i/rc_receiver_0/inst/p_acc_new_1_fu_212_p3[4]
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.608 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.608    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.725 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.725    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.842 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.842    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.959 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.959    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.076 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.076    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[23]_i_1_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.193 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.193    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[27]_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.524 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[31]_i_1/O[3]
                         net (fo=3, routed)           1.015    15.539    pwm_i/rc_receiver_0/inst/acc_new_3_fu_234_p3[31]
    SLICE_X7Y36          LUT6 (Prop_lut6_I0_O)        0.307    15.846 r  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_8/O
                         net (fo=1, routed)           0.799    16.645    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_8_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I0_O)        0.124    16.769 r  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_3/O
                         net (fo=32, routed)          0.851    17.620    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_3_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I3_O)        0.124    17.744 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[3]_i_5/O
                         net (fo=1, routed)           0.000    17.744    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[3]_i_5_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.276 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.276    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.390 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.504 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.504    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.618 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.618    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.732 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.732    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.846 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.846    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    19.175 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.796    19.971    pwm_i/rc_receiver_0/inst/acc_new_5_fu_296_p3[27]
    SLICE_X7Y40          LUT4 (Prop_lut4_I2_O)        0.306    20.277 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_7/O
                         net (fo=1, routed)           1.126    21.404    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_7_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I3_O)        0.124    21.528 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_2/O
                         net (fo=33, routed)          0.795    22.323    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_2_n_0
    SLICE_X3Y36          LUT5 (Prop_lut5_I2_O)        0.124    22.447 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712[7]_i_4/O
                         net (fo=1, routed)           0.000    22.447    pwm_i/rc_receiver_0/inst/p_acc_new_5_fu_336_p3[5]
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.997 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.997    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.111 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.111    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.225 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.225    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.339 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.339    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.453 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.453    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.567 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.567    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[27]_i_1_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    23.823 f  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[31]_i_1/O[2]
                         net (fo=3, routed)           0.830    24.653    pwm_i/rc_receiver_0/inst/acc_new_7_fu_358_p3[30]
    SLICE_X0Y39          LUT4 (Prop_lut4_I0_O)        0.302    24.955 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_6/O
                         net (fo=1, routed)           0.452    25.407    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_6_n_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I2_O)        0.124    25.531 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2/O
                         net (fo=33, routed)          0.712    26.243    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I2_O)        0.124    26.367 r  pwm_i/rc_receiver_0/inst/acc[3]_i_4/O
                         net (fo=1, routed)           0.000    26.367    pwm_i/rc_receiver_0/inst/p_acc_new_7_fu_398_p3[1]
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.900 r  pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.900    pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.017 r  pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.017    pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.134 r  pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.134    pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.251 r  pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.251    pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.368 r  pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.368    pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.485 r  pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.485    pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.602 r  pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.602    pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    27.933 r  pwm_i/rc_receiver_0/inst/acc_reg[31]_i_3/O[3]
                         net (fo=3, routed)           0.793    28.725    pwm_i/rc_receiver_0/inst/acc_new_9_fu_420_p3[31]
    SLICE_X1Y44          LUT4 (Prop_lut4_I0_O)        0.307    29.032 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_6/O
                         net (fo=1, routed)           0.590    29.623    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_6_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I2_O)        0.124    29.747 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_2/O
                         net (fo=3, routed)           0.609    30.356    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_2_n_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I2_O)        0.124    30.480 f  pwm_i/rc_receiver_0/inst/acc[31]_i_6/O
                         net (fo=2, routed)           0.665    31.145    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[5]
    SLICE_X2Y43          LUT6 (Prop_lut6_I3_O)        0.124    31.269 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.529    31.798    pwm_i/rc_receiver_0/inst/acc
    SLICE_X0Y44          FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.659    12.839    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X0Y44          FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[11]/C
                         clock pessimism              0.269    13.107    
                         clock uncertainty           -0.154    12.953    
    SLICE_X0Y44          FDRE (Setup_fdre_C_R)       -0.524    12.429    pwm_i/rc_receiver_0/inst/acc_reg[11]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                         -31.798    
  -------------------------------------------------------------------
                         slack                                -19.369    

Slack (VIOLATED) :        -19.369ns  (required time - arrival time)
  Source:                 pwm_i/rc_receiver_0/inst/acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.667ns  (logic 12.758ns (44.505%)  route 15.909ns (55.495%))
  Logic Levels:           63  (CARRY4=44 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.837     3.131    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X0Y42          FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518     3.649 r  pwm_i/rc_receiver_0/inst/acc_reg[3]/Q
                         net (fo=1, routed)           0.772     4.421    pwm_i/rc_receiver_0/inst/acc_reg_n_0_[3]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     4.946 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.946    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.060    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.174    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.288    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.402    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.516 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.516    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[23]_i_1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.864 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.797     6.661    pwm_i/rc_receiver_0/inst/acc_loc_fu_114_p3[25]
    SLICE_X0Y36          LUT4 (Prop_lut4_I3_O)        0.303     6.964 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_9/O
                         net (fo=1, routed)           0.592     7.556    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_9_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I5_O)        0.124     7.680 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_3/O
                         net (fo=34, routed)          0.977     8.658    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_3_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I3_O)        0.124     8.782 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5/O
                         net (fo=1, routed)           0.000     8.782    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.295 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.295    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.412 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.412    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.529 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.529    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.646 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.763 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.763    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.880 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.880    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.997 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.997    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.334 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[31]_i_1/O[1]
                         net (fo=3, routed)           0.423    10.757    pwm_i/rc_receiver_0/inst/acc_new_1_fu_172_p3[29]
    SLICE_X7Y42          LUT4 (Prop_lut4_I0_O)        0.306    11.063 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5/O
                         net (fo=1, routed)           0.857    11.920    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124    12.044 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3/O
                         net (fo=34, routed)          0.927    12.971    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I2_O)        0.124    13.095 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687[7]_i_5/O
                         net (fo=1, routed)           0.000    13.095    pwm_i/rc_receiver_0/inst/p_acc_new_1_fu_212_p3[4]
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.608 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.608    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.725 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.725    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.842 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.842    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.959 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.959    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.076 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.076    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[23]_i_1_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.193 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.193    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[27]_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.524 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[31]_i_1/O[3]
                         net (fo=3, routed)           1.015    15.539    pwm_i/rc_receiver_0/inst/acc_new_3_fu_234_p3[31]
    SLICE_X7Y36          LUT6 (Prop_lut6_I0_O)        0.307    15.846 r  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_8/O
                         net (fo=1, routed)           0.799    16.645    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_8_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I0_O)        0.124    16.769 r  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_3/O
                         net (fo=32, routed)          0.851    17.620    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_3_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I3_O)        0.124    17.744 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[3]_i_5/O
                         net (fo=1, routed)           0.000    17.744    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[3]_i_5_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.276 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.276    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.390 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.504 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.504    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.618 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.618    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.732 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.732    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.846 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.846    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    19.175 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.796    19.971    pwm_i/rc_receiver_0/inst/acc_new_5_fu_296_p3[27]
    SLICE_X7Y40          LUT4 (Prop_lut4_I2_O)        0.306    20.277 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_7/O
                         net (fo=1, routed)           1.126    21.404    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_7_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I3_O)        0.124    21.528 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_2/O
                         net (fo=33, routed)          0.795    22.323    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_2_n_0
    SLICE_X3Y36          LUT5 (Prop_lut5_I2_O)        0.124    22.447 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712[7]_i_4/O
                         net (fo=1, routed)           0.000    22.447    pwm_i/rc_receiver_0/inst/p_acc_new_5_fu_336_p3[5]
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.997 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.997    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.111 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.111    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.225 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.225    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.339 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.339    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.453 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.453    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.567 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.567    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[27]_i_1_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    23.823 f  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[31]_i_1/O[2]
                         net (fo=3, routed)           0.830    24.653    pwm_i/rc_receiver_0/inst/acc_new_7_fu_358_p3[30]
    SLICE_X0Y39          LUT4 (Prop_lut4_I0_O)        0.302    24.955 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_6/O
                         net (fo=1, routed)           0.452    25.407    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_6_n_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I2_O)        0.124    25.531 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2/O
                         net (fo=33, routed)          0.712    26.243    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I2_O)        0.124    26.367 r  pwm_i/rc_receiver_0/inst/acc[3]_i_4/O
                         net (fo=1, routed)           0.000    26.367    pwm_i/rc_receiver_0/inst/p_acc_new_7_fu_398_p3[1]
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.900 r  pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.900    pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.017 r  pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.017    pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.134 r  pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.134    pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.251 r  pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.251    pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.368 r  pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.368    pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.485 r  pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.485    pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.602 r  pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.602    pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    27.933 r  pwm_i/rc_receiver_0/inst/acc_reg[31]_i_3/O[3]
                         net (fo=3, routed)           0.793    28.725    pwm_i/rc_receiver_0/inst/acc_new_9_fu_420_p3[31]
    SLICE_X1Y44          LUT4 (Prop_lut4_I0_O)        0.307    29.032 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_6/O
                         net (fo=1, routed)           0.590    29.623    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_6_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I2_O)        0.124    29.747 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_2/O
                         net (fo=3, routed)           0.609    30.356    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_2_n_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I2_O)        0.124    30.480 f  pwm_i/rc_receiver_0/inst/acc[31]_i_6/O
                         net (fo=2, routed)           0.665    31.145    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[5]
    SLICE_X2Y43          LUT6 (Prop_lut6_I3_O)        0.124    31.269 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.529    31.798    pwm_i/rc_receiver_0/inst/acc
    SLICE_X0Y44          FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.659    12.839    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X0Y44          FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[12]/C
                         clock pessimism              0.269    13.107    
                         clock uncertainty           -0.154    12.953    
    SLICE_X0Y44          FDRE (Setup_fdre_C_R)       -0.524    12.429    pwm_i/rc_receiver_0/inst/acc_reg[12]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                         -31.798    
  -------------------------------------------------------------------
                         slack                                -19.369    

Slack (VIOLATED) :        -19.369ns  (required time - arrival time)
  Source:                 pwm_i/rc_receiver_0/inst/acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.667ns  (logic 12.758ns (44.505%)  route 15.909ns (55.495%))
  Logic Levels:           63  (CARRY4=44 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.837     3.131    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X0Y42          FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518     3.649 r  pwm_i/rc_receiver_0/inst/acc_reg[3]/Q
                         net (fo=1, routed)           0.772     4.421    pwm_i/rc_receiver_0/inst/acc_reg_n_0_[3]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     4.946 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.946    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.060    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.174    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.288    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.402    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.516 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.516    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[23]_i_1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.864 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.797     6.661    pwm_i/rc_receiver_0/inst/acc_loc_fu_114_p3[25]
    SLICE_X0Y36          LUT4 (Prop_lut4_I3_O)        0.303     6.964 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_9/O
                         net (fo=1, routed)           0.592     7.556    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_9_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I5_O)        0.124     7.680 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_3/O
                         net (fo=34, routed)          0.977     8.658    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_3_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I3_O)        0.124     8.782 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5/O
                         net (fo=1, routed)           0.000     8.782    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.295 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.295    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.412 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.412    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.529 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.529    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.646 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.763 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.763    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.880 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.880    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.997 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.997    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.334 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[31]_i_1/O[1]
                         net (fo=3, routed)           0.423    10.757    pwm_i/rc_receiver_0/inst/acc_new_1_fu_172_p3[29]
    SLICE_X7Y42          LUT4 (Prop_lut4_I0_O)        0.306    11.063 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5/O
                         net (fo=1, routed)           0.857    11.920    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124    12.044 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3/O
                         net (fo=34, routed)          0.927    12.971    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I2_O)        0.124    13.095 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687[7]_i_5/O
                         net (fo=1, routed)           0.000    13.095    pwm_i/rc_receiver_0/inst/p_acc_new_1_fu_212_p3[4]
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.608 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.608    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.725 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.725    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.842 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.842    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.959 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.959    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.076 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.076    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[23]_i_1_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.193 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.193    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[27]_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.524 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[31]_i_1/O[3]
                         net (fo=3, routed)           1.015    15.539    pwm_i/rc_receiver_0/inst/acc_new_3_fu_234_p3[31]
    SLICE_X7Y36          LUT6 (Prop_lut6_I0_O)        0.307    15.846 r  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_8/O
                         net (fo=1, routed)           0.799    16.645    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_8_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I0_O)        0.124    16.769 r  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_3/O
                         net (fo=32, routed)          0.851    17.620    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_3_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I3_O)        0.124    17.744 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[3]_i_5/O
                         net (fo=1, routed)           0.000    17.744    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[3]_i_5_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.276 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.276    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.390 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.504 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.504    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.618 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.618    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.732 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.732    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.846 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.846    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    19.175 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.796    19.971    pwm_i/rc_receiver_0/inst/acc_new_5_fu_296_p3[27]
    SLICE_X7Y40          LUT4 (Prop_lut4_I2_O)        0.306    20.277 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_7/O
                         net (fo=1, routed)           1.126    21.404    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_7_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I3_O)        0.124    21.528 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_2/O
                         net (fo=33, routed)          0.795    22.323    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_2_n_0
    SLICE_X3Y36          LUT5 (Prop_lut5_I2_O)        0.124    22.447 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712[7]_i_4/O
                         net (fo=1, routed)           0.000    22.447    pwm_i/rc_receiver_0/inst/p_acc_new_5_fu_336_p3[5]
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.997 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.997    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.111 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.111    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.225 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.225    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.339 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.339    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.453 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.453    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.567 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.567    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[27]_i_1_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    23.823 f  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[31]_i_1/O[2]
                         net (fo=3, routed)           0.830    24.653    pwm_i/rc_receiver_0/inst/acc_new_7_fu_358_p3[30]
    SLICE_X0Y39          LUT4 (Prop_lut4_I0_O)        0.302    24.955 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_6/O
                         net (fo=1, routed)           0.452    25.407    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_6_n_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I2_O)        0.124    25.531 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2/O
                         net (fo=33, routed)          0.712    26.243    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I2_O)        0.124    26.367 r  pwm_i/rc_receiver_0/inst/acc[3]_i_4/O
                         net (fo=1, routed)           0.000    26.367    pwm_i/rc_receiver_0/inst/p_acc_new_7_fu_398_p3[1]
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.900 r  pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.900    pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.017 r  pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.017    pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.134 r  pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.134    pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.251 r  pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.251    pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.368 r  pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.368    pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.485 r  pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.485    pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.602 r  pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.602    pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    27.933 r  pwm_i/rc_receiver_0/inst/acc_reg[31]_i_3/O[3]
                         net (fo=3, routed)           0.793    28.725    pwm_i/rc_receiver_0/inst/acc_new_9_fu_420_p3[31]
    SLICE_X1Y44          LUT4 (Prop_lut4_I0_O)        0.307    29.032 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_6/O
                         net (fo=1, routed)           0.590    29.623    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_6_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I2_O)        0.124    29.747 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_2/O
                         net (fo=3, routed)           0.609    30.356    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_2_n_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I2_O)        0.124    30.480 f  pwm_i/rc_receiver_0/inst/acc[31]_i_6/O
                         net (fo=2, routed)           0.665    31.145    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[5]
    SLICE_X2Y43          LUT6 (Prop_lut6_I3_O)        0.124    31.269 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.529    31.798    pwm_i/rc_receiver_0/inst/acc
    SLICE_X0Y44          FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.659    12.839    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X0Y44          FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[13]/C
                         clock pessimism              0.269    13.107    
                         clock uncertainty           -0.154    12.953    
    SLICE_X0Y44          FDRE (Setup_fdre_C_R)       -0.524    12.429    pwm_i/rc_receiver_0/inst/acc_reg[13]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                         -31.798    
  -------------------------------------------------------------------
                         slack                                -19.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[58].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[58].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.934%)  route 0.241ns (63.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.562     0.898    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[58].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X44Y46         FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[58].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[58].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/Q
                         net (fo=3, routed)           0.241     1.279    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[58].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[0]
    SLICE_X51Y46         FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[58].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.825     1.191    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[58].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X51Y46         FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[58].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X51Y46         FDRE (Hold_fdre_C_D)         0.070     1.226    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[58].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.808%)  route 0.178ns (58.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.551     0.887    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/S_DCLK_O
    SLICE_X48Y28         FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y28         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_reg/Q
                         net (fo=25, routed)          0.178     1.193    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/mu_config_cs_shift_en[0]
    SLICE_X50Y30         SRLC32E                                      r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.815     1.181    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/S_DCLK_O
    SLICE_X50Y30         SRLC32E                                      r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y30         SRLC32E (Hold_srlc32e_CLK_CE)
                                                     -0.007     1.139    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[147].mu_srl_reg/parallel_dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[147].mu_srl_reg/parallel_dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.484%)  route 0.256ns (64.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.551     0.887    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[147].mu_srl_reg/S_DCLK_O
    SLICE_X52Y91         FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[147].mu_srl_reg/parallel_dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[147].mu_srl_reg/parallel_dout_reg[15]/Q
                         net (fo=2, routed)           0.256     1.284    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[147].mu_srl_reg/slaveRegDo_muConfig[4243]_14[15]
    SLICE_X44Y93         FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[147].mu_srl_reg/parallel_dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.824     1.190    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[147].mu_srl_reg/S_DCLK_O
    SLICE_X44Y93         FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[147].mu_srl_reg/parallel_dout_reg[14]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X44Y93         FDRE (Hold_fdre_C_D)         0.075     1.230    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[147].mu_srl_reg/parallel_dout_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][723]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.578     0.914    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X54Y36         FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][723]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y36         FDRE (Prop_fdre_C_Q)         0.164     1.078 r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][723]/Q
                         net (fo=1, routed)           0.107     1.184    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/WRITE_DATA_I[13]
    RAMB36_X3Y7          RAMB36E1                                     r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.890     1.256    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/out
    RAMB36_X3Y7          RAMB36E1                                     r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.282     0.974    
    RAMB36_X3Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.155     1.129    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.562     0.897    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X32Y10         FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][34]/Q
                         net (fo=1, routed)           0.106     1.168    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/WRITE_DATA_I[16]
    RAMB36_X2Y1          RAMB36E1                                     r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.871     1.237    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    RAMB36_X2Y1          RAMB36E1                                     r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.280     0.957    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.155     1.112    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][737]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.579     0.915    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X54Y37         FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][737]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDRE (Prop_fdre_C_Q)         0.164     1.079 r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][737]/Q
                         net (fo=1, routed)           0.106     1.185    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/WRITE_DATA_I[27]
    RAMB36_X3Y7          RAMB36E1                                     r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.890     1.256    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/out
    RAMB36_X3Y7          RAMB36E1                                     r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.282     0.974    
    RAMB36_X3Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.155     1.129    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/parallel_dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/parallel_dout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.225%)  route 0.248ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.562     0.898    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/S_DCLK_O
    SLICE_X49Y49         FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/parallel_dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/parallel_dout_reg[13]/Q
                         net (fo=2, routed)           0.248     1.287    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/slaveRegDo_muConfig[4159]_98[13]
    SLICE_X48Y50         FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/parallel_dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.825     1.191    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/S_DCLK_O
    SLICE_X48Y50         FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/parallel_dout_reg[12]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.070     1.231    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/parallel_dout_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][689]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.561     0.896    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X32Y37         FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][689]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][689]/Q
                         net (fo=1, routed)           0.107     1.167    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/WRITE_DATA_I[15]
    RAMB36_X2Y7          RAMB36E1                                     r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.870     1.236    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/out
    RAMB36_X2Y7          RAMB36E1                                     r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.280     0.956    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.155     1.111    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][667]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.563     0.899    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X32Y41         FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][667]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][667]/Q
                         net (fo=1, routed)           0.107     1.169    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/WRITE_DATA_I[29]
    RAMB36_X2Y8          RAMB36E1                                     r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.872     1.238    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/out
    RAMB36_X2Y8          RAMB36E1                                     r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.280     0.958    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.155     1.113    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][721]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.578     0.914    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X54Y36         FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][721]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y36         FDRE (Prop_fdre_C_Q)         0.164     1.078 r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][721]/Q
                         net (fo=1, routed)           0.108     1.185    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/WRITE_DATA_I[11]
    RAMB36_X3Y7          RAMB36E1                                     r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.890     1.256    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/out
    RAMB36_X3Y7          RAMB36E1                                     r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.282     0.974    
    RAMB36_X3Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.155     1.129    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y0    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y0    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y5    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y5    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y3    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y3    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y62  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y62  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.069ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.792ns  (logic 1.138ns (19.649%)  route 4.654ns (80.351%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.766ns = ( 36.766 - 33.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.859     4.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X108Y65        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y65        FDRE (Prop_fdre_C_Q)         0.518     4.784 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/Q
                         net (fo=3, routed)           0.870     5.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_bit_count_reg[3][2]
    SLICE_X108Y65        LUT6 (Prop_lut6_I2_O)        0.124     5.778 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           1.102     6.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/empty_fwft_i_reg
    SLICE_X109Y60        LUT3 (Prop_lut3_I2_O)        0.124     7.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.603     7.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_reg_in_reg[17]
    SLICE_X106Y63        LUT4 (Prop_lut4_I1_O)        0.124     7.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.719     8.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X102Y62        LUT6 (Prop_lut6_I0_O)        0.124     8.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2/O
                         net (fo=1, routed)           0.452     9.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2_n_0
    SLICE_X102Y62        LUT6 (Prop_lut6_I0_O)        0.124     9.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.907    10.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gnxpm_cdc.wr_pntr_bin_reg[1]
    SLICE_X107Y64        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.681    36.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X107Y64        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.477    37.243    
                         clock uncertainty           -0.035    37.208    
    SLICE_X107Y64        FDPE (Setup_fdpe_C_D)       -0.081    37.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         37.127    
                         arrival time                         -10.057    
  -------------------------------------------------------------------
                         slack                                 27.069    

Slack (MET) :             27.190ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.787ns  (logic 1.498ns (25.888%)  route 4.289ns (74.112%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.756ns = ( 36.756 - 33.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.846     4.253    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X107Y74        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y74        FDRE (Prop_fdre_C_Q)         0.419     4.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.476     6.148    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X110Y75        LUT4 (Prop_lut4_I1_O)        0.299     6.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.957     7.404    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X111Y76        LUT6 (Prop_lut6_I1_O)        0.124     7.528 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     7.528    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X111Y76        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.855     9.915    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X107Y73        LUT5 (Prop_lut5_I2_O)        0.124    10.039 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.039    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X107Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.671    36.756    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X107Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.477    37.233    
                         clock uncertainty           -0.035    37.198    
    SLICE_X107Y73        FDRE (Setup_fdre_C_D)        0.032    37.230    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.229    
                         arrival time                         -10.039    
  -------------------------------------------------------------------
                         slack                                 27.190    

Slack (MET) :             27.194ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.782ns  (logic 1.498ns (25.910%)  route 4.284ns (74.090%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.756ns = ( 36.756 - 33.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.846     4.253    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X107Y74        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y74        FDRE (Prop_fdre_C_Q)         0.419     4.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.476     6.148    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X110Y75        LUT4 (Prop_lut4_I1_O)        0.299     6.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.957     7.404    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X111Y76        LUT6 (Prop_lut6_I1_O)        0.124     7.528 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     7.528    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X111Y76        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.850     9.910    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X107Y73        LUT5 (Prop_lut5_I2_O)        0.124    10.034 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.034    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X107Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.671    36.756    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X107Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.477    37.233    
                         clock uncertainty           -0.035    37.198    
    SLICE_X107Y73        FDRE (Setup_fdre_C_D)        0.031    37.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.229    
                         arrival time                         -10.034    
  -------------------------------------------------------------------
                         slack                                 27.194    

Slack (MET) :             27.292ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 1.138ns (20.313%)  route 4.464ns (79.687%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.766ns = ( 36.766 - 33.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.859     4.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X108Y65        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y65        FDRE (Prop_fdre_C_Q)         0.518     4.784 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/Q
                         net (fo=3, routed)           0.870     5.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_bit_count_reg[3][2]
    SLICE_X108Y65        LUT6 (Prop_lut6_I2_O)        0.124     5.778 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           1.102     6.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/empty_fwft_i_reg
    SLICE_X109Y60        LUT3 (Prop_lut3_I2_O)        0.124     7.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.603     7.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_reg_in_reg[17]
    SLICE_X106Y63        LUT4 (Prop_lut4_I1_O)        0.124     7.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.719     8.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X102Y62        LUT6 (Prop_lut6_I0_O)        0.124     8.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2/O
                         net (fo=1, routed)           0.452     9.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2_n_0
    SLICE_X102Y62        LUT6 (Prop_lut6_I0_O)        0.124     9.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.718     9.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gnxpm_cdc.wr_pntr_bin_reg[1]
    SLICE_X107Y64        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.681    36.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X107Y64        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.477    37.243    
                         clock uncertainty           -0.035    37.208    
    SLICE_X107Y64        FDPE (Setup_fdpe_C_D)       -0.047    37.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         37.161    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                 27.292    

Slack (MET) :             27.352ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.621ns  (logic 1.498ns (26.648%)  route 4.123ns (73.352%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.756ns = ( 36.756 - 33.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.846     4.253    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X107Y74        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y74        FDRE (Prop_fdre_C_Q)         0.419     4.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.476     6.148    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X110Y75        LUT4 (Prop_lut4_I1_O)        0.299     6.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.957     7.404    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X111Y76        LUT6 (Prop_lut6_I1_O)        0.124     7.528 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     7.528    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X111Y76        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.060 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.690     9.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X106Y73        LUT6 (Prop_lut6_I4_O)        0.124     9.874 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.874    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X106Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.671    36.756    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.477    37.233    
                         clock uncertainty           -0.035    37.198    
    SLICE_X106Y73        FDRE (Setup_fdre_C_D)        0.029    37.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.227    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                 27.352    

Slack (MET) :             27.481ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.406ns  (logic 0.952ns (17.611%)  route 4.454ns (82.389%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.772ns = ( 36.772 - 33.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.859     4.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X109Y65        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y65        FDRE (Prop_fdre_C_Q)         0.456     4.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=9, routed)           1.601     6.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/p_0_in_0
    SLICE_X108Y57        LUT2 (Prop_lut2_I1_O)        0.124     6.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count[3]_i_1__0/O
                         net (fo=5, routed)           1.008     7.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/SR[0]
    SLICE_X108Y52        LUT6 (Prop_lut6_I4_O)        0.124     7.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.458     8.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X107Y50        LUT6 (Prop_lut6_I0_O)        0.124     8.161 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3/O
                         net (fo=1, routed)           0.796     8.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]_0
    SLICE_X107Y51        LUT6 (Prop_lut6_I5_O)        0.124     9.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_1/O
                         net (fo=2, routed)           0.591     9.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gnxpm_cdc.rd_pntr_bin_reg[1]
    SLICE_X107Y51        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.687    36.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_bscan_tck[0]
    SLICE_X107Y51        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.477    37.249    
                         clock uncertainty           -0.035    37.214    
    SLICE_X107Y51        FDCE (Setup_fdce_C_D)       -0.061    37.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         37.153    
                         arrival time                          -9.671    
  -------------------------------------------------------------------
                         slack                                 27.481    

Slack (MET) :             27.593ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.376ns  (logic 1.474ns (27.417%)  route 3.902ns (72.583%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.754ns = ( 36.754 - 33.000 ) 
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.848     4.255    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDRE (Prop_fdre_C_Q)         0.456     4.711 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.634     6.345    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X113Y75        LUT4 (Prop_lut4_I3_O)        0.124     6.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.810     7.279    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X111Y75        LUT6 (Prop_lut6_I1_O)        0.124     7.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     7.403    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X111Y75        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.935    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X111Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.458     9.507    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X107Y74        LUT5 (Prop_lut5_I3_O)        0.124     9.631 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.631    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X107Y74        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.669    36.754    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X107Y74        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.477    37.231    
                         clock uncertainty           -0.035    37.196    
    SLICE_X107Y74        FDRE (Setup_fdre_C_D)        0.029    37.225    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.225    
                         arrival time                          -9.631    
  -------------------------------------------------------------------
                         slack                                 27.593    

Slack (MET) :             27.597ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.377ns  (logic 1.498ns (27.862%)  route 3.879ns (72.138%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.756ns = ( 36.756 - 33.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.846     4.253    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X107Y74        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y74        FDRE (Prop_fdre_C_Q)         0.419     4.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.476     6.148    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X110Y75        LUT4 (Prop_lut4_I1_O)        0.299     6.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.957     7.404    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X111Y76        LUT6 (Prop_lut6_I1_O)        0.124     7.528 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     7.528    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X111Y76        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.445     9.505    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X107Y73        LUT5 (Prop_lut5_I2_O)        0.124     9.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.629    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X107Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.671    36.756    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X107Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.477    37.233    
                         clock uncertainty           -0.035    37.198    
    SLICE_X107Y73        FDRE (Setup_fdre_C_D)        0.029    37.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.227    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                 27.597    

Slack (MET) :             27.715ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 1.498ns (28.719%)  route 3.718ns (71.281%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.754ns = ( 36.754 - 33.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.846     4.253    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X107Y74        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y74        FDRE (Prop_fdre_C_Q)         0.419     4.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.476     6.148    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X110Y75        LUT4 (Prop_lut4_I1_O)        0.299     6.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.957     7.404    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X111Y76        LUT6 (Prop_lut6_I1_O)        0.124     7.528 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     7.528    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X111Y76        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.285     9.345    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X106Y75        LUT5 (Prop_lut5_I2_O)        0.124     9.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.469    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X106Y75        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.669    36.754    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y75        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.436    37.190    
                         clock uncertainty           -0.035    37.155    
    SLICE_X106Y75        FDRE (Setup_fdre_C_D)        0.029    37.184    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.184    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                 27.715    

Slack (MET) :             27.724ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 1.498ns (28.759%)  route 3.711ns (71.241%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.754ns = ( 36.754 - 33.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.846     4.253    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X107Y74        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y74        FDRE (Prop_fdre_C_Q)         0.419     4.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.476     6.148    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X110Y75        LUT4 (Prop_lut4_I1_O)        0.299     6.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.957     7.404    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X111Y76        LUT6 (Prop_lut6_I1_O)        0.124     7.528 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     7.528    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X111Y76        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.277     9.338    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X106Y75        LUT5 (Prop_lut5_I2_O)        0.124     9.462 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X106Y75        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.669    36.754    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y75        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.436    37.190    
                         clock uncertainty           -0.035    37.155    
    SLICE_X106Y75        FDRE (Setup_fdre_C_D)        0.031    37.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.186    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                 27.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.608     1.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X103Y61        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y61        FDCE (Prop_fdce_C_Q)         0.141     1.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X103Y61        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.878     2.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X103Y61        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.405     1.662    
    SLICE_X103Y61        FDCE (Hold_fdce_C_D)         0.076     1.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.607     1.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X103Y62        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y62        FDCE (Prop_fdce_C_Q)         0.141     1.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X103Y62        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.876     2.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X103Y62        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.404     1.661    
    SLICE_X103Y62        FDCE (Hold_fdce_C_D)         0.075     1.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.608     1.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X103Y61        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y61        FDCE (Prop_fdce_C_Q)         0.141     1.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X103Y61        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.878     2.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X103Y61        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.405     1.662    
    SLICE_X103Y61        FDCE (Hold_fdce_C_D)         0.075     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.611     1.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X105Y51        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y51        FDCE (Prop_fdce_C_Q)         0.141     1.806 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X105Y51        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.882     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X105Y51        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.406     1.665    
    SLICE_X105Y51        FDCE (Hold_fdce_C_D)         0.075     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.613     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X105Y48        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y48        FDPE (Prop_fdpe_C_Q)         0.141     1.807 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X105Y48        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.883     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X105Y48        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.405     1.666    
    SLICE_X105Y48        FDPE (Hold_fdpe_C_D)         0.075     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.638     1.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X110Y53        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDRE (Prop_fdre_C_Q)         0.141     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/Q
                         net (fo=2, routed)           0.059     1.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[25]
    SLICE_X110Y53        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.910     2.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X110Y53        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                         clock pessimism             -0.407     1.692    
    SLICE_X110Y53        FDRE (Hold_fdre_C_D)         0.076     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.638     1.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X106Y51        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y51        FDCE (Prop_fdce_C_Q)         0.141     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.059     1.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X106Y51        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.908     2.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X106Y51        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.405     1.692    
    SLICE_X106Y51        FDCE (Hold_fdce_C_D)         0.076     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.608     1.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X103Y61        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y61        FDCE (Prop_fdce_C_Q)         0.141     1.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X103Y61        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.878     2.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X103Y61        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.405     1.662    
    SLICE_X103Y61        FDCE (Hold_fdce_C_D)         0.071     1.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.611     1.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X105Y51        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y51        FDCE (Prop_fdce_C_Q)         0.141     1.806 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X105Y51        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.882     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X105Y51        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.406     1.665    
    SLICE_X105Y51        FDCE (Hold_fdce_C_D)         0.071     1.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.638     1.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X110Y53        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDRE (Prop_fdre_C_Q)         0.141     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/Q
                         net (fo=2, routed)           0.058     1.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[23]
    SLICE_X110Y53        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.910     2.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X110Y53        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
                         clock pessimism             -0.407     1.692    
    SLICE_X110Y53        FDRE (Hold_fdre_C_D)         0.071     1.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X112Y59  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X112Y59  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X113Y59  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X113Y59  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X108Y60  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X107Y60  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X107Y60  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X106Y60  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X106Y60  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y54  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y54  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y54  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y54  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.456ns (14.161%)  route 2.764ns (85.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 12.786 - 10.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.864     3.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X113Y58        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDRE (Prop_fdre_C_Q)         0.456     3.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.764     6.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X101Y57        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.607    12.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X101Y57        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.229    13.015    
                         clock uncertainty           -0.154    12.861    
    SLICE_X101Y57        FDCE (Recov_fdce_C_CLR)     -0.405    12.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         12.456    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.456ns (14.161%)  route 2.764ns (85.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 12.786 - 10.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.864     3.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X113Y58        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDRE (Prop_fdre_C_Q)         0.456     3.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.764     6.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X101Y57        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.607    12.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X101Y57        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.229    13.015    
                         clock uncertainty           -0.154    12.861    
    SLICE_X101Y57        FDCE (Recov_fdce_C_CLR)     -0.405    12.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         12.456    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.456ns (14.161%)  route 2.764ns (85.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 12.786 - 10.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.864     3.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X113Y58        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDRE (Prop_fdre_C_Q)         0.456     3.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.764     6.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X101Y57        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.607    12.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X101Y57        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.229    13.015    
                         clock uncertainty           -0.154    12.861    
    SLICE_X101Y57        FDCE (Recov_fdce_C_CLR)     -0.405    12.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.456    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.456ns (14.161%)  route 2.764ns (85.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 12.786 - 10.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.864     3.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X113Y58        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDRE (Prop_fdre_C_Q)         0.456     3.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.764     6.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X101Y57        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.607    12.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X101Y57        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.229    13.015    
                         clock uncertainty           -0.154    12.861    
    SLICE_X101Y57        FDCE (Recov_fdce_C_CLR)     -0.405    12.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.456    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.456ns (14.161%)  route 2.764ns (85.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 12.786 - 10.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.864     3.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X113Y58        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDRE (Prop_fdre_C_Q)         0.456     3.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.764     6.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X101Y57        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.607    12.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X101Y57        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.229    13.015    
                         clock uncertainty           -0.154    12.861    
    SLICE_X101Y57        FDCE (Recov_fdce_C_CLR)     -0.405    12.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.456    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.456ns (14.161%)  route 2.764ns (85.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 12.786 - 10.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.864     3.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X113Y58        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDRE (Prop_fdre_C_Q)         0.456     3.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.764     6.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X101Y57        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.607    12.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X101Y57        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.229    13.015    
                         clock uncertainty           -0.154    12.861    
    SLICE_X101Y57        FDCE (Recov_fdce_C_CLR)     -0.405    12.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         12.456    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.456ns (16.384%)  route 2.327ns (83.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 12.785 - 10.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.864     3.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X113Y58        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDRE (Prop_fdre_C_Q)         0.456     3.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.327     5.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X101Y59        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.606    12.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X101Y59        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.229    13.014    
                         clock uncertainty           -0.154    12.860    
    SLICE_X101Y59        FDCE (Recov_fdce_C_CLR)     -0.405    12.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.455    
                         arrival time                          -5.941    
  -------------------------------------------------------------------
                         slack                                  6.514    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.456ns (16.384%)  route 2.327ns (83.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 12.785 - 10.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.864     3.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X113Y58        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDRE (Prop_fdre_C_Q)         0.456     3.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.327     5.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X100Y59        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.606    12.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X100Y59        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.229    13.014    
                         clock uncertainty           -0.154    12.860    
    SLICE_X100Y59        FDCE (Recov_fdce_C_CLR)     -0.319    12.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.541    
                         arrival time                          -5.941    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.845ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.456ns (18.582%)  route 1.998ns (81.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.864     3.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X113Y58        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDRE (Prop_fdre_C_Q)         0.456     3.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.998     5.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X103Y57        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.608    12.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X103Y57        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.229    13.016    
                         clock uncertainty           -0.154    12.862    
    SLICE_X103Y57        FDCE (Recov_fdce_C_CLR)     -0.405    12.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         12.457    
                         arrival time                          -5.612    
  -------------------------------------------------------------------
                         slack                                  6.845    

Slack (MET) :             6.845ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.456ns (18.582%)  route 1.998ns (81.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.864     3.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X113Y58        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDRE (Prop_fdre_C_Q)         0.456     3.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.998     5.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X103Y57        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       1.608    12.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X103Y57        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.229    13.016    
                         clock uncertainty           -0.154    12.862    
    SLICE_X103Y57        FDCE (Recov_fdce_C_CLR)     -0.405    12.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.457    
                         arrival time                          -5.612    
  -------------------------------------------------------------------
                         slack                                  6.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.421%)  route 0.184ns (56.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.632     0.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X109Y62        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y62        FDRE (Prop_fdre_C_Q)         0.141     1.109 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.184     1.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rddata_rst_reg
    SLICE_X112Y62        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.904     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X112Y62        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.264     1.006    
    SLICE_X112Y62        FDPE (Remov_fdpe_C_PRE)     -0.071     0.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.421%)  route 0.184ns (56.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.632     0.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X109Y62        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y62        FDRE (Prop_fdre_C_Q)         0.141     1.109 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.184     1.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rddata_rst_reg
    SLICE_X112Y62        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.904     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X112Y62        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.264     1.006    
    SLICE_X112Y62        FDPE (Remov_fdpe_C_PRE)     -0.071     0.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.415%)  route 0.236ns (62.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.635     0.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X113Y58        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDRE (Prop_fdre_C_Q)         0.141     1.112 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.236     1.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X108Y58        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.904     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X108Y58        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism             -0.264     1.006    
    SLICE_X108Y58        FDCE (Remov_fdce_C_CLR)     -0.067     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.415%)  route 0.236ns (62.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.635     0.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X113Y58        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDRE (Prop_fdre_C_Q)         0.141     1.112 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.236     1.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X108Y58        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.904     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X108Y58        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism             -0.264     1.006    
    SLICE_X108Y58        FDCE (Remov_fdce_C_CLR)     -0.067     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.556%)  route 0.215ns (60.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.607     0.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X101Y57        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y57        FDCE (Prop_fdce_C_Q)         0.141     1.084 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.215     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X100Y57        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.877     1.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X100Y57        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.287     0.956    
    SLICE_X100Y57        FDCE (Remov_fdce_C_CLR)     -0.067     0.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.633     0.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X112Y62        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.148     1.117 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.178     1.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X112Y61        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.906     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X112Y61        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.286     0.986    
    SLICE_X112Y61        FDPE (Remov_fdpe_C_PRE)     -0.124     0.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.415%)  route 0.236ns (62.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.635     0.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X113Y58        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDRE (Prop_fdre_C_Q)         0.141     1.112 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.236     1.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X109Y58        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.904     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X109Y58        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism             -0.264     1.006    
    SLICE_X109Y58        FDCE (Remov_fdce_C_CLR)     -0.092     0.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.415%)  route 0.236ns (62.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.635     0.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X113Y58        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDRE (Prop_fdre_C_Q)         0.141     1.112 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.236     1.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X109Y58        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.904     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X109Y58        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism             -0.264     1.006    
    SLICE_X109Y58        FDCE (Remov_fdce_C_CLR)     -0.092     0.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.415%)  route 0.236ns (62.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.635     0.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X113Y58        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDRE (Prop_fdre_C_Q)         0.141     1.112 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.236     1.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X109Y58        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.904     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X109Y58        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism             -0.264     1.006    
    SLICE_X109Y58        FDCE (Remov_fdce_C_CLR)     -0.092     0.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.967%)  route 0.251ns (64.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.607     0.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X101Y57        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y57        FDCE (Prop_fdce_C_Q)         0.141     1.084 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.251     1.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X100Y58        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30896, routed)       0.877     1.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X100Y58        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.284     0.959    
    SLICE_X100Y58        FDCE (Remov_fdce_C_CLR)     -0.067     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.443    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.068ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.966ns (21.759%)  route 3.474ns (78.241%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.767ns = ( 36.767 - 33.000 ) 
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.848     4.255    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDRE (Prop_fdre_C_Q)         0.419     4.674 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.988     5.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X108Y73        LUT6 (Prop_lut6_I2_O)        0.299     5.961 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.821     6.782    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X107Y72        LUT4 (Prop_lut4_I0_O)        0.124     6.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.871     7.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X107Y67        LUT1 (Prop_lut1_I0_O)        0.124     7.901 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.794     8.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X110Y66        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.682    36.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X110Y66        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.436    37.203    
                         clock uncertainty           -0.035    37.168    
    SLICE_X110Y66        FDCE (Recov_fdce_C_CLR)     -0.405    36.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.763    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                 28.068    

Slack (MET) :             28.068ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.966ns (21.759%)  route 3.474ns (78.241%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.767ns = ( 36.767 - 33.000 ) 
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.848     4.255    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDRE (Prop_fdre_C_Q)         0.419     4.674 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.988     5.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X108Y73        LUT6 (Prop_lut6_I2_O)        0.299     5.961 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.821     6.782    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X107Y72        LUT4 (Prop_lut4_I0_O)        0.124     6.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.871     7.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X107Y67        LUT1 (Prop_lut1_I0_O)        0.124     7.901 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.794     8.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X110Y66        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.682    36.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X110Y66        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.436    37.203    
                         clock uncertainty           -0.035    37.168    
    SLICE_X110Y66        FDCE (Recov_fdce_C_CLR)     -0.405    36.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.763    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                 28.068    

Slack (MET) :             28.068ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.966ns (21.759%)  route 3.474ns (78.241%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.767ns = ( 36.767 - 33.000 ) 
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.848     4.255    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDRE (Prop_fdre_C_Q)         0.419     4.674 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.988     5.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X108Y73        LUT6 (Prop_lut6_I2_O)        0.299     5.961 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.821     6.782    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X107Y72        LUT4 (Prop_lut4_I0_O)        0.124     6.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.871     7.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X107Y67        LUT1 (Prop_lut1_I0_O)        0.124     7.901 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.794     8.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X110Y66        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.682    36.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X110Y66        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.436    37.203    
                         clock uncertainty           -0.035    37.168    
    SLICE_X110Y66        FDCE (Recov_fdce_C_CLR)     -0.405    36.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.763    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                 28.068    

Slack (MET) :             28.068ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.966ns (21.759%)  route 3.474ns (78.241%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.767ns = ( 36.767 - 33.000 ) 
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.848     4.255    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDRE (Prop_fdre_C_Q)         0.419     4.674 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.988     5.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X108Y73        LUT6 (Prop_lut6_I2_O)        0.299     5.961 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.821     6.782    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X107Y72        LUT4 (Prop_lut4_I0_O)        0.124     6.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.871     7.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X107Y67        LUT1 (Prop_lut1_I0_O)        0.124     7.901 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.794     8.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X110Y66        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.682    36.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X110Y66        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.436    37.203    
                         clock uncertainty           -0.035    37.168    
    SLICE_X110Y66        FDCE (Recov_fdce_C_CLR)     -0.405    36.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.763    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                 28.068    

Slack (MET) :             28.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.966ns (21.780%)  route 3.469ns (78.220%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.767ns = ( 36.767 - 33.000 ) 
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.848     4.255    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDRE (Prop_fdre_C_Q)         0.419     4.674 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.988     5.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X108Y73        LUT6 (Prop_lut6_I2_O)        0.299     5.961 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.821     6.782    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X107Y72        LUT4 (Prop_lut4_I0_O)        0.124     6.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.871     7.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X107Y67        LUT1 (Prop_lut1_I0_O)        0.124     7.901 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.789     8.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X111Y66        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.682    36.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X111Y66        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.436    37.203    
                         clock uncertainty           -0.035    37.168    
    SLICE_X111Y66        FDCE (Recov_fdce_C_CLR)     -0.405    36.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.763    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                 28.072    

Slack (MET) :             28.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.966ns (21.780%)  route 3.469ns (78.220%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.767ns = ( 36.767 - 33.000 ) 
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.848     4.255    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDRE (Prop_fdre_C_Q)         0.419     4.674 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.988     5.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X108Y73        LUT6 (Prop_lut6_I2_O)        0.299     5.961 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.821     6.782    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X107Y72        LUT4 (Prop_lut4_I0_O)        0.124     6.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.871     7.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X107Y67        LUT1 (Prop_lut1_I0_O)        0.124     7.901 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.789     8.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X111Y66        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.682    36.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X111Y66        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.436    37.203    
                         clock uncertainty           -0.035    37.168    
    SLICE_X111Y66        FDCE (Recov_fdce_C_CLR)     -0.405    36.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.763    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                 28.072    

Slack (MET) :             28.504ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 0.966ns (23.404%)  route 3.161ns (76.596%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 36.764 - 33.000 ) 
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.848     4.255    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDRE (Prop_fdre_C_Q)         0.419     4.674 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.988     5.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X108Y73        LUT6 (Prop_lut6_I2_O)        0.299     5.961 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.821     6.782    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X107Y72        LUT4 (Prop_lut4_I0_O)        0.124     6.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.871     7.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X107Y67        LUT1 (Prop_lut1_I0_O)        0.124     7.901 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.481     8.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X108Y66        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.679    36.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X108Y66        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.477    37.241    
                         clock uncertainty           -0.035    37.206    
    SLICE_X108Y66        FDCE (Recov_fdce_C_CLR)     -0.319    36.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.887    
                         arrival time                          -8.382    
  -------------------------------------------------------------------
                         slack                                 28.504    

Slack (MET) :             28.504ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 0.966ns (23.404%)  route 3.161ns (76.596%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 36.764 - 33.000 ) 
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.848     4.255    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDRE (Prop_fdre_C_Q)         0.419     4.674 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.988     5.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X108Y73        LUT6 (Prop_lut6_I2_O)        0.299     5.961 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.821     6.782    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X107Y72        LUT4 (Prop_lut4_I0_O)        0.124     6.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.871     7.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X107Y67        LUT1 (Prop_lut1_I0_O)        0.124     7.901 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.481     8.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X108Y66        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.679    36.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X108Y66        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.477    37.241    
                         clock uncertainty           -0.035    37.206    
    SLICE_X108Y66        FDCE (Recov_fdce_C_CLR)     -0.319    36.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.887    
                         arrival time                          -8.382    
  -------------------------------------------------------------------
                         slack                                 28.504    

Slack (MET) :             28.504ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 0.966ns (23.404%)  route 3.161ns (76.596%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 36.764 - 33.000 ) 
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.848     4.255    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDRE (Prop_fdre_C_Q)         0.419     4.674 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.988     5.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X108Y73        LUT6 (Prop_lut6_I2_O)        0.299     5.961 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.821     6.782    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X107Y72        LUT4 (Prop_lut4_I0_O)        0.124     6.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.871     7.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X107Y67        LUT1 (Prop_lut1_I0_O)        0.124     7.901 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.481     8.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X108Y66        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.679    36.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X108Y66        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.477    37.241    
                         clock uncertainty           -0.035    37.206    
    SLICE_X108Y66        FDCE (Recov_fdce_C_CLR)     -0.319    36.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.887    
                         arrival time                          -8.382    
  -------------------------------------------------------------------
                         slack                                 28.504    

Slack (MET) :             28.504ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 0.966ns (23.404%)  route 3.161ns (76.596%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 36.764 - 33.000 ) 
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.848     4.255    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDRE (Prop_fdre_C_Q)         0.419     4.674 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.988     5.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X108Y73        LUT6 (Prop_lut6_I2_O)        0.299     5.961 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.821     6.782    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X107Y72        LUT4 (Prop_lut4_I0_O)        0.124     6.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.871     7.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X107Y67        LUT1 (Prop_lut1_I0_O)        0.124     7.901 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.481     8.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X108Y66        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.679    36.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X108Y66        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.477    37.241    
                         clock uncertainty           -0.035    37.206    
    SLICE_X108Y66        FDCE (Recov_fdce_C_CLR)     -0.319    36.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.887    
                         arrival time                          -8.382    
  -------------------------------------------------------------------
                         slack                                 28.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.614%)  route 0.308ns (62.386%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.613     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X105Y49        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDPE (Prop_fdpe_C_Q)         0.141     1.807 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.098     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X104Y49        LUT2 (Prop_lut2_I0_O)        0.045     1.951 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.210     2.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X105Y50        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.882     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X105Y50        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.135     1.936    
    SLICE_X105Y50        FDPE (Remov_fdpe_C_PRE)     -0.095     1.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.614%)  route 0.308ns (62.386%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.613     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X105Y49        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDPE (Prop_fdpe_C_Q)         0.141     1.807 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.098     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X104Y49        LUT2 (Prop_lut2_I0_O)        0.045     1.951 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.210     2.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X105Y50        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.882     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X105Y50        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.135     1.936    
    SLICE_X105Y50        FDPE (Remov_fdpe_C_PRE)     -0.095     1.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.614%)  route 0.308ns (62.386%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.613     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X105Y49        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDPE (Prop_fdpe_C_Q)         0.141     1.807 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.098     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X104Y49        LUT2 (Prop_lut2_I0_O)        0.045     1.951 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.210     2.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X105Y50        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.882     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X105Y50        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.135     1.936    
    SLICE_X105Y50        FDPE (Remov_fdpe_C_PRE)     -0.095     1.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.545%)  route 0.371ns (72.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.637     1.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X106Y54        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y54        FDRE (Prop_fdre_C_Q)         0.141     1.832 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.371     2.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wrdata_rst_reg
    SLICE_X105Y48        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.883     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X105Y48        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.135     1.937    
    SLICE_X105Y48        FDPE (Remov_fdpe_C_PRE)     -0.095     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.545%)  route 0.371ns (72.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.637     1.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X106Y54        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y54        FDRE (Prop_fdre_C_Q)         0.141     1.832 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.371     2.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wrdata_rst_reg
    SLICE_X105Y48        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.883     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X105Y48        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.135     1.937    
    SLICE_X105Y48        FDPE (Remov_fdpe_C_PRE)     -0.095     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.613     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X105Y48        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y48        FDPE (Prop_fdpe_C_Q)         0.128     1.794 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.119     1.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X105Y49        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.883     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X105Y49        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.389     1.682    
    SLICE_X105Y49        FDPE (Remov_fdpe_C_PRE)     -0.149     1.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.157%)  route 0.164ns (53.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.637     1.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X106Y54        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y54        FDRE (Prop_fdre_C_Q)         0.141     1.832 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.164     1.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X107Y53        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.907     2.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X107Y53        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                         clock pessimism             -0.389     1.707    
    SLICE_X107Y53        FDCE (Remov_fdce_C_CLR)     -0.092     1.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.157%)  route 0.164ns (53.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.637     1.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X106Y54        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y54        FDRE (Prop_fdre_C_Q)         0.141     1.832 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.164     1.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X107Y53        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.907     2.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X107Y53        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                         clock pessimism             -0.389     1.707    
    SLICE_X107Y53        FDCE (Remov_fdce_C_CLR)     -0.092     1.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.508%)  route 0.169ns (54.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.637     1.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X106Y54        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y54        FDRE (Prop_fdre_C_Q)         0.141     1.832 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.169     2.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X106Y53        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.907     2.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X106Y53        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                         clock pessimism             -0.389     1.707    
    SLICE_X106Y53        FDCE (Remov_fdce_C_CLR)     -0.092     1.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.508%)  route 0.169ns (54.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.637     1.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X106Y54        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y54        FDRE (Prop_fdre_C_Q)         0.141     1.832 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.169     2.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X106Y53        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.907     2.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X106Y53        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                         clock pessimism             -0.389     1.707    
    SLICE_X106Y53        FDCE (Remov_fdce_C_CLR)     -0.092     1.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.386    





