;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	SUB -12, @10
	SUB #12, @0
	SLT 12, @10
	DAT #10, #220
	JMZ @12, #0
	JMZ <127, 106
	JMZ @12, #0
	SLT 121, 0
	MOV 270, 60
	SUB #12, @300
	CMP @127, 106
	DAT #9, <-82
	SUB <121, 106
	MOV -7, <-20
	SUB @157, 106
	SUB 200, 600
	DJN <2, <3
	SUB 1, <-1
	SUB 200, 600
	SUB 200, 600
	ADD 32, 23
	MOV -1, <-30
	JMZ -12, #10
	MOV -1, <-30
	SUB 200, 600
	SUB #12, @300
	SUB -12, @10
	DAT #32, #23
	SUB @127, <100
	SLT 121, 0
	SLT 121, 0
	SUB 1, <-1
	SUB -12, @10
	SUB 200, 600
	SUB #12, @300
	DJN 32, 23
	SUB @127, <100
	SUB #272, @201
	MOV 570, 60
	MOV -1, <-30
	CMP -207, <-120
	SPL 0, <-22
	SPL 0, <-22
	SUB #12, @300
	SUB 61, <-1
	SUB -12, @10
	MOV -7, <-20
