Date: Sun, 7 Mar 1999 21:33:45 -0800
From: Guy Sotomayor <>
Subject: Re: Grr..
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/1999/3/8/5

Quoted mail:
> AFAIK, that extra 4 bit of address space on the PPro and Xeon is not
> linearly addressable, but is divided into banks of memory, and you
> switch between them. 
> 
> you can use that memory sure, but not without the ugly code to use
> the bank-switching kludge/feature of PPro's and Xeon's.
> 
> if you find anyone crazy enough to waste money on 2GB+ of RAM for an
> intel, tell me - i want to send them my CV.. 8^).
> 
---End quote
No, the extra 4 bits of physical address are achieved by making pte twice
as large (so architecturally it could support 64 bit physical addresses). 
In order to retain the 4GB virtual, Intel added a third level in the page
directory scheme.  No bank switching required (just more pde's).
TTFN - Guy
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.rutgers.edu
Please read the FAQ at 
http://www.tux.org/lkml/