<use f='llvm/llvm/include/llvm/CodeGen/AntiDepBreaker.h' l='88' c='_ZN4llvm30createAggressiveAntiDepBreakerERNS_15MachineFunctionERKNS_17RegisterClassInfoERNS_15SmallVectorImplIPKNS_19TargetRegisterClassEEE'/>
<use f='llvm/llvm/include/llvm/CodeGen/AntiDepBreaker.h' l='92' c='_ZN4llvm28createCriticalAntiDepBreakerERNS_15MachineFunctionERKNS_17RegisterClassInfoE'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.h' l='122'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.h' l='133' c='_ZN4llvm24AggressiveAntiDepBreakerC1ERNS_15MachineFunctionERKNS_17RegisterClassInfoERNS_15SmallVectorImplIPKNS_19TargetRegisterClassEEE'/>
<def f='llvm/llvm/include/llvm/CodeGen/RegisterClassInfo.h' l='30' ll='145'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1089' c='_ZNK4llvm15TargetInstrInfo28shouldReduceRegisterPressureEPNS_17MachineBasicBlockEPNS_17RegisterClassInfoE'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='121' c='_ZN4llvm24AggressiveAntiDepBreakerC1ERNS_15MachineFunctionERKNS_17RegisterClassInfoERNS_15SmallVectorImplIPKNS_19TargetRegisterClassEEE'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='1011' c='_ZN4llvm30createAggressiveAntiDepBreakerERNS_15MachineFunctionERKNS_17RegisterClassInfoERNS_15SmallVectorImplIPKNS_19TargetRegisterClassEEE'/>
<size>104</size>
<mbr r='llvm::RegisterClassInfo::RegClass' o='0' t='std::unique_ptr&lt;RCInfo []&gt;'/>
<mbr r='llvm::RegisterClassInfo::Tag' o='64' t='unsigned int'/>
<mbr r='llvm::RegisterClassInfo::MF' o='128' t='const llvm::MachineFunction *'/>
<mbr r='llvm::RegisterClassInfo::TRI' o='192' t='const llvm::TargetRegisterInfo *'/>
<mbr r='llvm::RegisterClassInfo::CalleeSavedRegs' o='256' t='const llvm::MCPhysReg *'/>
<mbr r='llvm::RegisterClassInfo::CalleeSavedAliases' o='320' t='SmallVector&lt;llvm::MCPhysReg, 4&gt;'/>
<mbr r='llvm::RegisterClassInfo::Reserved' o='576' t='llvm::BitVector'/>
<mbr r='llvm::RegisterClassInfo::PSetLimits' o='768' t='std::unique_ptr&lt;unsigned int []&gt;'/>
<fun r='_ZNK4llvm17RegisterClassInfo7computeEPKNS_19TargetRegisterClassE'/>
<fun r='_ZNK4llvm17RegisterClassInfo3getEPKNS_19TargetRegisterClassE'/>
<fun r='_ZN4llvm17RegisterClassInfoC1Ev'/>
<fun r='_ZN4llvm17RegisterClassInfo20runOnMachineFunctionERKNS_15MachineFunctionE'/>
<fun r='_ZNK4llvm17RegisterClassInfo21getNumAllocatableRegsEPKNS_19TargetRegisterClassE'/>
<fun r='_ZNK4llvm17RegisterClassInfo8getOrderEPKNS_19TargetRegisterClassE'/>
<fun r='_ZNK4llvm17RegisterClassInfo16isProperSubClassEPKNS_19TargetRegisterClassE'/>
<fun r='_ZNK4llvm17RegisterClassInfo23getLastCalleeSavedAliasEj'/>
<fun r='_ZN4llvm17RegisterClassInfo10getMinCostEPKNS_19TargetRegisterClassE'/>
<fun r='_ZN4llvm17RegisterClassInfo17getLastCostChangeEPKNS_19TargetRegisterClassE'/>
<fun r='_ZNK4llvm17RegisterClassInfo22getRegPressureSetLimitEj'/>
<fun r='_ZNK4llvm17RegisterClassInfo16computePSetLimitEj'/>
<use f='llvm/llvm/lib/CodeGen/AllocationOrder.h' l='85' c='_ZN4llvm15AllocationOrder6createEjRKNS_10VirtRegMapERKNS_17RegisterClassInfoEPKNS_13LiveRegMatrixE'/>
<use f='llvm/llvm/lib/CodeGen/AllocationOrder.cpp' l='30' c='_ZN4llvm15AllocationOrder6createEjRKNS_10VirtRegMapERKNS_17RegisterClassInfoEPKNS_13LiveRegMatrixE'/>
<size>104</size>
<use f='llvm/llvm/lib/CodeGen/BreakFalseDeps.cpp' l='38'/>
<size>104</size>
<use f='llvm/llvm/lib/CodeGen/CriticalAntiDepBreaker.h' l='41'/>
<use f='llvm/llvm/lib/CodeGen/CriticalAntiDepBreaker.h' l='74' c='_ZN4llvm22CriticalAntiDepBreakerC1ERNS_15MachineFunctionERKNS_17RegisterClassInfoE'/>
<use f='llvm/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp' l='42' c='_ZN4llvm22CriticalAntiDepBreakerC1ERNS_15MachineFunctionERKNS_17RegisterClassInfoE'/>
<use f='llvm/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp' l='705' c='_ZN4llvm28createCriticalAntiDepBreakerERNS_15MachineFunctionERKNS_17RegisterClassInfoE'/>
<size>104</size>
<use f='llvm/llvm/lib/CodeGen/MachineCombiner.cpp' l='76'/>
<size>104</size>
<use f='llvm/llvm/include/llvm/CodeGen/MachinePipeliner.h' l='68'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachinePipeliner.h' l='116'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachinePipeliner.h' l='195' c='_ZN4llvm17SwingSchedulerDAGC1ERNS_16MachinePipelinerERNS_11MachineLoopERNS_13LiveIntervalsERKNS_17RegisterClassInfoEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='361'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='403' c='_ZN4llvm18RegPressureTracker4initEPKNS_15MachineFunctionEPKNS_17RegisterClassInfoEPKNS_13LiveIntervalsEPKNS_17MachineBasicBlockENS_26MachineInstrBundl9302404'/>
<size>104</size>
<use f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='127'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='386'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='155' c='_ZN4llvm19MachineSchedContextC1Ev'/>
<size>104</size>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='111'/>
<size>104</size>
<use f='llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp' l='80'/>
<use f='llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp' l='147' c='_ZN12_GLOBAL__N_120SchedulePostRATDListC1ERN4llvm15MachineFunctionERNS1_15MachineLoopInfoEPNS1_9AAResultsERKNS1_17RegisterClassInfoENS1_19TargetSubtar9815517'/>
<use f='llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp' l='206' c='_ZN12_GLOBAL__N_120SchedulePostRATDListC1ERN4llvm15MachineFunctionERNS1_15MachineLoopInfoEPNS1_9AAResultsERKNS1_17RegisterClassInfoENS1_19TargetSubtar9815517'/>
<size>104</size>
<use f='llvm/llvm/lib/CodeGen/RegAllocBase.h' l='69'/>
<size>104</size>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='79'/>
<size>104</size>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='158'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2056' c='_ZL35getNumAllocatableRegsForConstraintsPKN4llvm12MachineInstrENS_8RegisterEPKNS_19TargetRegisterClassEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInf14155097'/>
<size>104</size>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='134'/>
<size>104</size>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='264' c='_ZN4llvm18RegPressureTracker4initEPKNS_15MachineFunctionEPKNS_17RegisterClassInfoEPKNS_13LiveIntervalsEPKNS_17MachineBasicBlockENS_26MachineInstrBundl9302404'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='963' c='_ZL26computeExcessPressureDeltaN4llvm8ArrayRefIjEES1_RNS_16RegPressureDeltaEPKNS_17RegisterClassInfoES1_'/>
<size>104</size>
<use f='llvm/llvm/lib/CodeGen/ShrinkWrap.cpp' l='112'/>
<size>104</size>
<use f='llvm/llvm/lib/Target/AArch64/AArch64A57FPLoadBalancing.cpp' l='112'/>
<size>104</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPreAllocateWWMRegs.cpp' l='38'/>
<size>104</size>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='111'/>
<size>104</size>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.h' l='99' c='_ZN4llvm20VLIWMachineScheduler15getRegClassInfoEv'/>
<size>104</size>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.h' l='367' c='_ZNK4llvm12PPCInstrInfo28shouldReduceRegisterPressureEPNS_17MachineBasicBlockEPNS_17RegisterClassInfoE'/>
<size>104</size>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='614' c='_ZNK4llvm12PPCInstrInfo28shouldReduceRegisterPressureEPNS_17MachineBasicBlockEPNS_17RegisterClassInfoE'/>
<size>104</size>
