$date
	Sun Jan 28 11:07:10 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module gates7_structural_tb $end
$var wire 1 ! f_xor $end
$var wire 1 " f_xnor $end
$var wire 1 # f_or $end
$var wire 1 $ f_not $end
$var wire 1 % f_nor $end
$var wire 1 & f_nand $end
$var wire 1 ' f_and $end
$var reg 1 ( a $end
$var reg 1 ) b $end
$scope module g $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 ' f_and $end
$var wire 1 & f_nand $end
$var wire 1 % f_nor $end
$var wire 1 $ f_not $end
$var wire 1 # f_or $end
$var wire 1 " f_xnor $end
$var wire 1 ! f_xor $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
1&
1%
1$
0#
1"
0!
$end
#2
1#
0%
1!
0"
1)
#4
0$
0)
1(
#6
1'
0&
0!
1"
1)
#8
0'
0#
1$
1&
1%
0)
0(
#9
