Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May 27 20:49:13 2020
| Host         : Mateusz-HP running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file network_rtl_timing_summary_routed.rpt -rpx network_rtl_timing_summary_routed.rpx -warn_on_violation
| Design       : network_rtl
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 73 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.144        0.000                      0                62266        0.015        0.000                      0                62266        5.750        0.000                       0                 28286  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 6.250}      12.500          80.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.144        0.000                      0                62266        0.015        0.000                      0                62266        5.750        0.000                       0                 28286  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 y1_reg[14][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            n2_0/w_nxt_reg[10][17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        12.280ns  (logic 7.033ns (57.274%)  route 5.247ns (42.726%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 17.591 - 12.500 ) 
    Source Clock Delay      (SCD):    5.474ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       1.712     5.474    clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  y1_reg[14][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     5.930 r  y1_reg[14][2]/Q
                         net (fo=24, routed)          2.032     7.962    n2_0/y1_reg[14][16][2]
    SLICE_X89Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.086 r  n2_0/p_1_out__2_i_47/O
                         net (fo=1, routed)           0.000     8.086    n2_0/p_1_out__2_i_47_n_0
    SLICE_X89Y37         MUXF7 (Prop_muxf7_I1_O)      0.245     8.331 r  n2_0/p_1_out__2_i_15/O
                         net (fo=1, routed)           1.273     9.604    n2_0/p_1_out__2_i_15_n_0
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_B[2]_P[14])
                                                      3.830    13.434 r  n2_0/p_1_out__2/P[14]
                         net (fo=2, routed)           0.918    14.352    n2_0/p_1_out__2_n_91
    SLICE_X102Y46        LUT2 (Prop_lut2_I0_O)        0.124    14.476 r  n2_0/w_nxt[4][3]_i_15__0/O
                         net (fo=1, routed)           0.000    14.476    n2_0/w_nxt[4][3]_i_15__0_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.989 r  n2_0/w_nxt_reg[4][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.989    n2_0/w_nxt_reg[4][3]_i_7_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.312 r  n2_0/w_nxt_reg[4][7]_i_7/O[1]
                         net (fo=16, routed)          1.023    16.335    n2_0/w_nxt_reg[4][7]_i_7_n_6
    SLICE_X91Y49         LUT5 (Prop_lut5_I4_O)        0.306    16.641 r  n2_0/w_nxt[10][7]_i_4/O
                         net (fo=1, routed)           0.000    16.641    n2_0/w_nxt[10][7]_i_4_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.191 r  n2_0/w_nxt_reg[10][7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    17.192    n2_0/w_nxt_reg[10][7]_i_1_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.306 r  n2_0/w_nxt_reg[10][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.306    n2_0/w_nxt_reg[10][11]_i_1_n_0
    SLICE_X91Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.420 r  n2_0/w_nxt_reg[10][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.420    n2_0/w_nxt_reg[10][15]_i_1_n_0
    SLICE_X91Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.754 r  n2_0/w_nxt_reg[10][17]_i_2/O[1]
                         net (fo=1, routed)           0.000    17.754    n2_0/w_nxt_reg[10][17]_i_2_n_6
    SLICE_X91Y52         FDRE                                         r  n2_0/w_nxt_reg[10][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    Y9                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    13.920 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    15.892    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.983 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       1.609    17.591    n2_0/clk_IBUF_BUFG
    SLICE_X91Y52         FDRE                                         r  n2_0/w_nxt_reg[10][17]/C
                         clock pessimism              0.280    17.871    
                         clock uncertainty           -0.035    17.836    
    SLICE_X91Y52         FDRE (Setup_fdre_C_D)        0.062    17.898    n2_0/w_nxt_reg[10][17]
  -------------------------------------------------------------------
                         required time                         17.898    
                         arrival time                         -17.754    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 y1_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            n2_3/w_nxt_reg[7][17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        12.304ns  (logic 7.028ns (57.119%)  route 5.276ns (42.881%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 17.522 - 12.500 ) 
    Source Clock Delay      (SCD):    5.476ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       1.714     5.476    clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  y1_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.456     5.932 r  y1_reg[1][9]/Q
                         net (fo=24, routed)          1.805     7.737    n2_3/y1_reg[1][16][9]
    SLICE_X79Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.861 r  n2_3/p_1_out__1_i_32__3/O
                         net (fo=1, routed)           0.000     7.861    n2_3/p_1_out__1_i_32__3_n_0
    SLICE_X79Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     8.073 r  n2_3/p_1_out__1_i_8__6/O
                         net (fo=1, routed)           1.260     9.333    n2_3/p_1_out__1_i_8__6_n_0
    DSP48_X3Y6           DSP48E1 (Prop_dsp48e1_B[9]_P[14])
                                                      3.831    13.164 r  n2_3/p_1_out__1/P[14]
                         net (fo=2, routed)           1.416    14.580    n2_3/p_1_out__1_n_91
    SLICE_X71Y16         LUT2 (Prop_lut2_I0_O)        0.124    14.704 r  n2_3/w_nxt[5][3]_i_14__11/O
                         net (fo=1, routed)           0.000    14.704    n2_3/w_nxt[5][3]_i_14__11_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.236 r  n2_3/w_nxt_reg[5][3]_i_10__5/CO[3]
                         net (fo=1, routed)           0.000    15.236    n2_3/w_nxt_reg[5][3]_i_10__5_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.570 r  n2_3/w_nxt_reg[5][7]_i_10__5/O[1]
                         net (fo=8, routed)           0.795    16.366    n2_3/p_2_in[5]
    SLICE_X63Y19         LUT6 (Prop_lut6_I3_O)        0.303    16.669 r  n2_3/w_nxt[7][7]_i_8__12/O
                         net (fo=1, routed)           0.000    16.669    n2_3/w_nxt[7][7]_i_8__12_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.219 r  n2_3/w_nxt_reg[7][7]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    17.219    n2_3/w_nxt_reg[7][7]_i_1__12_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.333 r  n2_3/w_nxt_reg[7][11]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    17.333    n2_3/w_nxt_reg[7][11]_i_1__12_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.447 r  n2_3/w_nxt_reg[7][15]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    17.447    n2_3/w_nxt_reg[7][15]_i_1__12_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.781 r  n2_3/w_nxt_reg[7][17]_i_2__12/O[1]
                         net (fo=1, routed)           0.000    17.781    n2_3/w_nxt_reg[7][17]_i_2__12_n_6
    SLICE_X63Y22         FDRE                                         r  n2_3/w_nxt_reg[7][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    Y9                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    13.920 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    15.892    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.983 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       1.539    17.522    n2_3/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  n2_3/w_nxt_reg[7][17]/C
                         clock pessimism              0.394    17.916    
                         clock uncertainty           -0.035    17.881    
    SLICE_X63Y22         FDRE (Setup_fdre_C_D)        0.062    17.943    n2_3/w_nxt_reg[7][17]
  -------------------------------------------------------------------
                         required time                         17.943    
                         arrival time                         -17.781    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 y1_reg[14][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            n2_0/w_nxt_reg[9][17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        12.263ns  (logic 7.033ns (57.350%)  route 5.230ns (42.650%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 17.594 - 12.500 ) 
    Source Clock Delay      (SCD):    5.474ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       1.712     5.474    clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  y1_reg[14][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     5.930 r  y1_reg[14][2]/Q
                         net (fo=24, routed)          2.032     7.962    n2_0/y1_reg[14][16][2]
    SLICE_X89Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.086 r  n2_0/p_1_out__2_i_47/O
                         net (fo=1, routed)           0.000     8.086    n2_0/p_1_out__2_i_47_n_0
    SLICE_X89Y37         MUXF7 (Prop_muxf7_I1_O)      0.245     8.331 r  n2_0/p_1_out__2_i_15/O
                         net (fo=1, routed)           1.273     9.604    n2_0/p_1_out__2_i_15_n_0
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_B[2]_P[14])
                                                      3.830    13.434 r  n2_0/p_1_out__2/P[14]
                         net (fo=2, routed)           0.918    14.352    n2_0/p_1_out__2_n_91
    SLICE_X102Y46        LUT2 (Prop_lut2_I0_O)        0.124    14.476 r  n2_0/w_nxt[4][3]_i_15__0/O
                         net (fo=1, routed)           0.000    14.476    n2_0/w_nxt[4][3]_i_15__0_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.989 r  n2_0/w_nxt_reg[4][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.989    n2_0/w_nxt_reg[4][3]_i_7_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.312 r  n2_0/w_nxt_reg[4][7]_i_7/O[1]
                         net (fo=16, routed)          1.007    16.320    n2_0/w_nxt_reg[4][7]_i_7_n_6
    SLICE_X103Y53        LUT6 (Prop_lut6_I1_O)        0.306    16.626 r  n2_0/w_nxt[9][7]_i_8/O
                         net (fo=1, routed)           0.000    16.626    n2_0/w_nxt[9][7]_i_8_n_0
    SLICE_X103Y53        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.176 r  n2_0/w_nxt_reg[9][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.176    n2_0/w_nxt_reg[9][7]_i_1_n_0
    SLICE_X103Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.290 r  n2_0/w_nxt_reg[9][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.290    n2_0/w_nxt_reg[9][11]_i_1_n_0
    SLICE_X103Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.404 r  n2_0/w_nxt_reg[9][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.404    n2_0/w_nxt_reg[9][15]_i_1_n_0
    SLICE_X103Y56        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.738 r  n2_0/w_nxt_reg[9][17]_i_2/O[1]
                         net (fo=1, routed)           0.000    17.738    n2_0/w_nxt_reg[9][17]_i_2_n_6
    SLICE_X103Y56        FDRE                                         r  n2_0/w_nxt_reg[9][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    Y9                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    13.920 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    15.892    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.983 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       1.612    17.594    n2_0/clk_IBUF_BUFG
    SLICE_X103Y56        FDRE                                         r  n2_0/w_nxt_reg[9][17]/C
                         clock pessimism              0.280    17.874    
                         clock uncertainty           -0.035    17.839    
    SLICE_X103Y56        FDRE (Setup_fdre_C_D)        0.062    17.901    n2_0/w_nxt_reg[9][17]
  -------------------------------------------------------------------
                         required time                         17.901    
                         arrival time                         -17.738    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 y1_reg[14][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            n2_6/w_nxt_reg[5][17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        12.322ns  (logic 7.059ns (57.289%)  route 5.263ns (42.711%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 17.587 - 12.500 ) 
    Source Clock Delay      (SCD):    5.472ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       1.710     5.472    clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  y1_reg[14][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.456     5.928 r  y1_reg[14][0]/Q
                         net (fo=24, routed)          2.364     8.292    n2_6/y1_reg[14][16][0]
    SLICE_X91Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.416 r  n2_6/p_1_out__2_i_51__2/O
                         net (fo=1, routed)           0.000     8.416    n2_6/p_1_out__2_i_51__2_n_0
    SLICE_X91Y25         MUXF7 (Prop_muxf7_I1_O)      0.245     8.661 r  n2_6/p_1_out__2_i_17__5/O
                         net (fo=1, routed)           0.888     9.549    n2_6/p_1_out__2_i_17__5_n_0
    DSP48_X4Y10          DSP48E1 (Prop_dsp48e1_B[0]_P[15])
                                                      3.830    13.379 r  n2_6/p_1_out__2/P[15]
                         net (fo=2, routed)           0.878    14.257    n2_6/p_1_out__2_n_90
    SLICE_X102Y23        LUT2 (Prop_lut2_I0_O)        0.124    14.381 r  n2_6/w_nxt[4][3]_i_14__10/O
                         net (fo=1, routed)           0.000    14.381    n2_6/w_nxt[4][3]_i_14__10_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.914 r  n2_6/w_nxt_reg[4][3]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.914    n2_6/w_nxt_reg[4][3]_i_7__4_n_0
    SLICE_X102Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.031 r  n2_6/w_nxt_reg[4][7]_i_7__4/CO[3]
                         net (fo=1, routed)           0.009    15.040    n2_6/w_nxt_reg[4][7]_i_7__4_n_0
    SLICE_X102Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.157 r  n2_6/w_nxt_reg[4][11]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.157    n2_6/w_nxt_reg[4][11]_i_7__4_n_0
    SLICE_X102Y26        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.480 r  n2_6/w_nxt_reg[4][15]_i_7__4/O[1]
                         net (fo=16, routed)          1.115    16.595    n2_6/w_nxt_reg[4][15]_i_7__4_n_6
    SLICE_X95Y24         LUT6 (Prop_lut6_I1_O)        0.306    16.901 r  n2_6/w_nxt[5][15]_i_8__17/O
                         net (fo=1, routed)           0.000    16.901    n2_6/w_nxt[5][15]_i_8__17_n_0
    SLICE_X95Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.451 r  n2_6/w_nxt_reg[5][15]_i_1__11/CO[3]
                         net (fo=1, routed)           0.009    17.460    n2_6/w_nxt_reg[5][15]_i_1__11_n_0
    SLICE_X95Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.794 r  n2_6/w_nxt_reg[5][17]_i_2__6/O[1]
                         net (fo=1, routed)           0.000    17.794    n2_6/w_nxt_reg[5][17]_i_2__6_n_6
    SLICE_X95Y25         FDRE                                         r  n2_6/w_nxt_reg[5][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    Y9                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    13.920 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    15.892    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.983 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       1.604    17.587    n2_6/clk_IBUF_BUFG
    SLICE_X95Y25         FDRE                                         r  n2_6/w_nxt_reg[5][17]/C
                         clock pessimism              0.394    17.981    
                         clock uncertainty           -0.035    17.946    
    SLICE_X95Y25         FDRE (Setup_fdre_C_D)        0.062    18.008    n2_6/w_nxt_reg[5][17]
  -------------------------------------------------------------------
                         required time                         18.008    
                         arrival time                         -17.794    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 y1_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            n2_3/w_nxt_reg[5][17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        12.232ns  (logic 7.028ns (57.455%)  route 5.204ns (42.545%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 17.523 - 12.500 ) 
    Source Clock Delay      (SCD):    5.476ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       1.714     5.476    clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  y1_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.456     5.932 r  y1_reg[1][9]/Q
                         net (fo=24, routed)          1.805     7.737    n2_3/y1_reg[1][16][9]
    SLICE_X79Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.861 r  n2_3/p_1_out__1_i_32__3/O
                         net (fo=1, routed)           0.000     7.861    n2_3/p_1_out__1_i_32__3_n_0
    SLICE_X79Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     8.073 r  n2_3/p_1_out__1_i_8__6/O
                         net (fo=1, routed)           1.260     9.333    n2_3/p_1_out__1_i_8__6_n_0
    DSP48_X3Y6           DSP48E1 (Prop_dsp48e1_B[9]_P[14])
                                                      3.831    13.164 r  n2_3/p_1_out__1/P[14]
                         net (fo=2, routed)           1.416    14.580    n2_3/p_1_out__1_n_91
    SLICE_X71Y16         LUT2 (Prop_lut2_I0_O)        0.124    14.704 r  n2_3/w_nxt[5][3]_i_14__11/O
                         net (fo=1, routed)           0.000    14.704    n2_3/w_nxt[5][3]_i_14__11_n_0
    SLICE_X71Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.236 r  n2_3/w_nxt_reg[5][3]_i_10__5/CO[3]
                         net (fo=1, routed)           0.000    15.236    n2_3/w_nxt_reg[5][3]_i_10__5_n_0
    SLICE_X71Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.570 r  n2_3/w_nxt_reg[5][7]_i_10__5/O[1]
                         net (fo=8, routed)           0.723    16.293    n2_3/p_2_in[5]
    SLICE_X64Y19         LUT6 (Prop_lut6_I3_O)        0.303    16.596 r  n2_3/w_nxt[5][7]_i_8__18/O
                         net (fo=1, routed)           0.000    16.596    n2_3/w_nxt[5][7]_i_8__18_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.146 r  n2_3/w_nxt_reg[5][7]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    17.146    n2_3/w_nxt_reg[5][7]_i_1__12_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.260 r  n2_3/w_nxt_reg[5][11]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    17.260    n2_3/w_nxt_reg[5][11]_i_1__12_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.374 r  n2_3/w_nxt_reg[5][15]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    17.374    n2_3/w_nxt_reg[5][15]_i_1__12_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.708 r  n2_3/w_nxt_reg[5][17]_i_2__7/O[1]
                         net (fo=1, routed)           0.000    17.708    n2_3/w_nxt_reg[5][17]_i_2__7_n_6
    SLICE_X64Y22         FDRE                                         r  n2_3/w_nxt_reg[5][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    Y9                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    13.920 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    15.892    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.983 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       1.540    17.523    n2_3/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  n2_3/w_nxt_reg[5][17]/C
                         clock pessimism              0.394    17.917    
                         clock uncertainty           -0.035    17.882    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)        0.062    17.944    n2_3/w_nxt_reg[5][17]
  -------------------------------------------------------------------
                         required time                         17.944    
                         arrival time                         -17.708    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 y1_reg[13][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            n2_0/w_nxt_reg[11][17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        12.258ns  (logic 6.805ns (55.514%)  route 5.453ns (44.486%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 17.669 - 12.500 ) 
    Source Clock Delay      (SCD):    5.477ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       1.715     5.477    clk_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  y1_reg[13][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.456     5.933 r  y1_reg[13][5]/Q
                         net (fo=24, routed)          2.151     8.084    n2_0/y1_reg[13][16][5]
    SLICE_X91Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.208 r  n2_0/p_1_out__1_i_41/O
                         net (fo=1, routed)           0.000     8.208    n2_0/p_1_out__1_i_41_n_0
    SLICE_X91Y36         MUXF7 (Prop_muxf7_I1_O)      0.217     8.425 r  n2_0/p_1_out__1_i_12/O
                         net (fo=1, routed)           1.076     9.502    n2_0/p_1_out__1_i_12_n_0
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_B[5]_P[22])
                                                      3.831    13.333 r  n2_0/p_1_out__1/P[22]
                         net (fo=2, routed)           1.146    14.479    n2_0/p_1_out__1_n_83
    SLICE_X101Y47        LUT2 (Prop_lut2_I0_O)        0.124    14.603 r  n2_0/w_nxt[5][11]_i_14__0/O
                         net (fo=1, routed)           0.000    14.603    n2_0/w_nxt[5][11]_i_14__0_n_0
    SLICE_X101Y47        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.135 r  n2_0/w_nxt_reg[5][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.135    n2_0/w_nxt_reg[5][11]_i_10_n_0
    SLICE_X101Y48        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.469 r  n2_0/w_nxt_reg[5][15]_i_10/O[1]
                         net (fo=8, routed)           1.080    16.548    n2_0/p_2_in[13]
    SLICE_X106Y51        LUT6 (Prop_lut6_I3_O)        0.303    16.851 r  n2_0/w_nxt[11][15]_i_8/O
                         net (fo=1, routed)           0.000    16.851    n2_0/w_nxt[11][15]_i_8_n_0
    SLICE_X106Y51        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.401 r  n2_0/w_nxt_reg[11][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.401    n2_0/w_nxt_reg[11][15]_i_1_n_0
    SLICE_X106Y52        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.735 r  n2_0/w_nxt_reg[11][17]_i_2/O[1]
                         net (fo=1, routed)           0.000    17.735    n2_0/w_nxt_reg[11][17]_i_2_n_6
    SLICE_X106Y52        FDRE                                         r  n2_0/w_nxt_reg[11][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    Y9                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    13.920 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    15.892    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.983 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       1.687    17.669    n2_0/clk_IBUF_BUFG
    SLICE_X106Y52        FDRE                                         r  n2_0/w_nxt_reg[11][17]/C
                         clock pessimism              0.280    17.949    
                         clock uncertainty           -0.035    17.914    
    SLICE_X106Y52        FDRE (Setup_fdre_C_D)        0.062    17.976    n2_0/w_nxt_reg[11][17]
  -------------------------------------------------------------------
                         required time                         17.976    
                         arrival time                         -17.735    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 y1_reg[14][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            n2_0/w_nxt_reg[10][16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        12.169ns  (logic 6.922ns (56.884%)  route 5.247ns (43.116%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 17.591 - 12.500 ) 
    Source Clock Delay      (SCD):    5.474ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       1.712     5.474    clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  y1_reg[14][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     5.930 r  y1_reg[14][2]/Q
                         net (fo=24, routed)          2.032     7.962    n2_0/y1_reg[14][16][2]
    SLICE_X89Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.086 r  n2_0/p_1_out__2_i_47/O
                         net (fo=1, routed)           0.000     8.086    n2_0/p_1_out__2_i_47_n_0
    SLICE_X89Y37         MUXF7 (Prop_muxf7_I1_O)      0.245     8.331 r  n2_0/p_1_out__2_i_15/O
                         net (fo=1, routed)           1.273     9.604    n2_0/p_1_out__2_i_15_n_0
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_B[2]_P[14])
                                                      3.830    13.434 r  n2_0/p_1_out__2/P[14]
                         net (fo=2, routed)           0.918    14.352    n2_0/p_1_out__2_n_91
    SLICE_X102Y46        LUT2 (Prop_lut2_I0_O)        0.124    14.476 r  n2_0/w_nxt[4][3]_i_15__0/O
                         net (fo=1, routed)           0.000    14.476    n2_0/w_nxt[4][3]_i_15__0_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.989 r  n2_0/w_nxt_reg[4][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.989    n2_0/w_nxt_reg[4][3]_i_7_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.312 r  n2_0/w_nxt_reg[4][7]_i_7/O[1]
                         net (fo=16, routed)          1.023    16.335    n2_0/w_nxt_reg[4][7]_i_7_n_6
    SLICE_X91Y49         LUT5 (Prop_lut5_I4_O)        0.306    16.641 r  n2_0/w_nxt[10][7]_i_4/O
                         net (fo=1, routed)           0.000    16.641    n2_0/w_nxt[10][7]_i_4_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.191 r  n2_0/w_nxt_reg[10][7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    17.192    n2_0/w_nxt_reg[10][7]_i_1_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.306 r  n2_0/w_nxt_reg[10][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.306    n2_0/w_nxt_reg[10][11]_i_1_n_0
    SLICE_X91Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.420 r  n2_0/w_nxt_reg[10][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.420    n2_0/w_nxt_reg[10][15]_i_1_n_0
    SLICE_X91Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.643 r  n2_0/w_nxt_reg[10][17]_i_2/O[0]
                         net (fo=1, routed)           0.000    17.643    n2_0/w_nxt_reg[10][17]_i_2_n_7
    SLICE_X91Y52         FDRE                                         r  n2_0/w_nxt_reg[10][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    Y9                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    13.920 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    15.892    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.983 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       1.609    17.591    n2_0/clk_IBUF_BUFG
    SLICE_X91Y52         FDRE                                         r  n2_0/w_nxt_reg[10][16]/C
                         clock pessimism              0.280    17.871    
                         clock uncertainty           -0.035    17.836    
    SLICE_X91Y52         FDRE (Setup_fdre_C_D)        0.062    17.898    n2_0/w_nxt_reg[10][16]
  -------------------------------------------------------------------
                         required time                         17.898    
                         arrival time                         -17.643    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 y1_reg[14][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            n2_0/w_nxt_reg[10][13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        12.166ns  (logic 6.919ns (56.874%)  route 5.247ns (43.126%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 17.591 - 12.500 ) 
    Source Clock Delay      (SCD):    5.474ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       1.712     5.474    clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  y1_reg[14][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     5.930 r  y1_reg[14][2]/Q
                         net (fo=24, routed)          2.032     7.962    n2_0/y1_reg[14][16][2]
    SLICE_X89Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.086 r  n2_0/p_1_out__2_i_47/O
                         net (fo=1, routed)           0.000     8.086    n2_0/p_1_out__2_i_47_n_0
    SLICE_X89Y37         MUXF7 (Prop_muxf7_I1_O)      0.245     8.331 r  n2_0/p_1_out__2_i_15/O
                         net (fo=1, routed)           1.273     9.604    n2_0/p_1_out__2_i_15_n_0
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_B[2]_P[14])
                                                      3.830    13.434 r  n2_0/p_1_out__2/P[14]
                         net (fo=2, routed)           0.918    14.352    n2_0/p_1_out__2_n_91
    SLICE_X102Y46        LUT2 (Prop_lut2_I0_O)        0.124    14.476 r  n2_0/w_nxt[4][3]_i_15__0/O
                         net (fo=1, routed)           0.000    14.476    n2_0/w_nxt[4][3]_i_15__0_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.989 r  n2_0/w_nxt_reg[4][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.989    n2_0/w_nxt_reg[4][3]_i_7_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.312 r  n2_0/w_nxt_reg[4][7]_i_7/O[1]
                         net (fo=16, routed)          1.023    16.335    n2_0/w_nxt_reg[4][7]_i_7_n_6
    SLICE_X91Y49         LUT5 (Prop_lut5_I4_O)        0.306    16.641 r  n2_0/w_nxt[10][7]_i_4/O
                         net (fo=1, routed)           0.000    16.641    n2_0/w_nxt[10][7]_i_4_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.191 r  n2_0/w_nxt_reg[10][7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    17.192    n2_0/w_nxt_reg[10][7]_i_1_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.306 r  n2_0/w_nxt_reg[10][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.306    n2_0/w_nxt_reg[10][11]_i_1_n_0
    SLICE_X91Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.640 r  n2_0/w_nxt_reg[10][15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.640    n2_0/w_nxt_reg[10][15]_i_1_n_6
    SLICE_X91Y51         FDRE                                         r  n2_0/w_nxt_reg[10][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    Y9                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    13.920 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    15.892    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.983 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       1.609    17.591    n2_0/clk_IBUF_BUFG
    SLICE_X91Y51         FDRE                                         r  n2_0/w_nxt_reg[10][13]/C
                         clock pessimism              0.280    17.871    
                         clock uncertainty           -0.035    17.836    
    SLICE_X91Y51         FDRE (Setup_fdre_C_D)        0.062    17.898    n2_0/w_nxt_reg[10][13]
  -------------------------------------------------------------------
                         required time                         17.898    
                         arrival time                         -17.640    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 y1_reg[12][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            n2_2/w_nxt_reg[5][17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        12.124ns  (logic 7.006ns (57.786%)  route 5.118ns (42.214%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 17.536 - 12.500 ) 
    Source Clock Delay      (SCD):    5.474ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       1.712     5.474    clk_IBUF_BUFG
    SLICE_X68Y26         FDRE                                         r  y1_reg[12][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y26         FDRE (Prop_fdre_C_Q)         0.456     5.930 r  y1_reg[12][7]/Q
                         net (fo=24, routed)          1.786     7.716    n2_2/y1_reg[12][16][7]
    SLICE_X51Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.840 r  n2_2/p_1_out__2_i_37__1/O
                         net (fo=1, routed)           0.000     7.840    n2_2/p_1_out__2_i_37__1_n_0
    SLICE_X51Y23         MUXF7 (Prop_muxf7_I1_O)      0.217     8.057 r  n2_2/p_1_out__2_i_10__4/O
                         net (fo=1, routed)           1.383     9.440    n2_2/p_1_out__2_i_10__4_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_B[7]_P[14])
                                                      3.831    13.271 r  n2_2/p_1_out__2/P[14]
                         net (fo=2, routed)           0.985    14.256    n2_2/p_1_out__2_n_91
    SLICE_X22Y19         LUT2 (Prop_lut2_I0_O)        0.124    14.380 r  n2_2/w_nxt[4][3]_i_15__9/O
                         net (fo=1, routed)           0.000    14.380    n2_2/w_nxt[4][3]_i_15__9_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.893 r  n2_2/w_nxt_reg[4][3]_i_7__3/CO[3]
                         net (fo=1, routed)           0.000    14.893    n2_2/w_nxt_reg[4][3]_i_7__3_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.216 r  n2_2/w_nxt_reg[4][7]_i_7__3/O[1]
                         net (fo=16, routed)          0.964    16.180    n2_2/w_nxt_reg[4][7]_i_7__3_n_6
    SLICE_X29Y20         LUT6 (Prop_lut6_I1_O)        0.306    16.486 r  n2_2/w_nxt[5][7]_i_8__16/O
                         net (fo=1, routed)           0.000    16.486    n2_2/w_nxt[5][7]_i_8__16_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.036 r  n2_2/w_nxt_reg[5][7]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000    17.036    n2_2/w_nxt_reg[5][7]_i_1__10_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.150 r  n2_2/w_nxt_reg[5][11]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000    17.150    n2_2/w_nxt_reg[5][11]_i_1__10_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.264 r  n2_2/w_nxt_reg[5][15]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000    17.264    n2_2/w_nxt_reg[5][15]_i_1__10_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.598 r  n2_2/w_nxt_reg[5][17]_i_2__5/O[1]
                         net (fo=1, routed)           0.000    17.598    n2_2/w_nxt_reg[5][17]_i_2__5_n_6
    SLICE_X29Y23         FDRE                                         r  n2_2/w_nxt_reg[5][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    Y9                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    13.920 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    15.892    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.983 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       1.553    17.536    n2_2/clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  n2_2/w_nxt_reg[5][17]/C
                         clock pessimism              0.294    17.830    
                         clock uncertainty           -0.035    17.794    
    SLICE_X29Y23         FDRE (Setup_fdre_C_D)        0.062    17.856    n2_2/w_nxt_reg[5][17]
  -------------------------------------------------------------------
                         required time                         17.856    
                         arrival time                         -17.598    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 y1_reg[6][15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            n2_1/w_nxt_reg[2][17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        12.226ns  (logic 7.053ns (57.688%)  route 5.173ns (42.312%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 17.539 - 12.500 ) 
    Source Clock Delay      (SCD):    5.475ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       1.713     5.475    clk_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  y1_reg[6][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.456     5.931 r  y1_reg[6][15]/Q
                         net (fo=24, routed)          2.001     7.932    n2_1/y1_reg[6][16][15]
    SLICE_X87Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.056 r  n2_1/p_1_out__2_i_20__4/O
                         net (fo=1, routed)           0.000     8.056    n2_1/p_1_out__2_i_20__4_n_0
    SLICE_X87Y41         MUXF7 (Prop_muxf7_I0_O)      0.238     8.294 r  n2_1/p_1_out__2_i_2__8/O
                         net (fo=1, routed)           0.790     9.084    n2_1/p_1_out__2_i_2__8_n_0
    DSP48_X3Y17          DSP48E1 (Prop_dsp48e1_B[15]_P[14])
                                                      3.830    12.914 r  n2_1/p_1_out__2/P[14]
                         net (fo=2, routed)           1.439    14.353    n2_1/p_1_out__2_n_91
    SLICE_X72Y39         LUT2 (Prop_lut2_I0_O)        0.124    14.477 r  n2_1/w_nxt[4][3]_i_15__19/O
                         net (fo=1, routed)           0.000    14.477    n2_1/w_nxt[4][3]_i_15__19_n_0
    SLICE_X72Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.009 r  n2_1/w_nxt_reg[4][3]_i_7__6/CO[3]
                         net (fo=1, routed)           0.000    15.009    n2_1/w_nxt_reg[4][3]_i_7__6_n_0
    SLICE_X72Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 r  n2_1/w_nxt_reg[4][7]_i_7__6/CO[3]
                         net (fo=1, routed)           0.000    15.123    n2_1/w_nxt_reg[4][7]_i_7__6_n_0
    SLICE_X72Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.237 r  n2_1/w_nxt_reg[4][11]_i_7__6/CO[3]
                         net (fo=1, routed)           0.000    15.237    n2_1/w_nxt_reg[4][11]_i_7__6_n_0
    SLICE_X72Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.571 r  n2_1/w_nxt_reg[4][15]_i_7__6/O[1]
                         net (fo=16, routed)          0.943    16.515    n2_1/w_nxt_reg[4][15]_i_7__6_n_6
    SLICE_X71Y47         LUT5 (Prop_lut5_I0_O)        0.303    16.818 r  n2_1/w_nxt[2][15]_i_4__16/O
                         net (fo=1, routed)           0.000    16.818    n2_1/w_nxt[2][15]_i_4__16_n_0
    SLICE_X71Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.368 r  n2_1/w_nxt_reg[2][15]_i_1__16/CO[3]
                         net (fo=1, routed)           0.000    17.368    n2_1/w_nxt_reg[2][15]_i_1__16_n_0
    SLICE_X71Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.702 r  n2_1/w_nxt_reg[2][17]_i_2__10/O[1]
                         net (fo=1, routed)           0.000    17.702    n2_1/w_nxt_reg[2][17]_i_2__10_n_6
    SLICE_X71Y48         FDRE                                         r  n2_1/w_nxt_reg[2][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    Y9                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    13.920 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    15.892    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.983 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       1.556    17.539    n2_1/clk_IBUF_BUFG
    SLICE_X71Y48         FDRE                                         r  n2_1/w_nxt_reg[2][17]/C
                         clock pessimism              0.394    17.933    
                         clock uncertainty           -0.035    17.898    
    SLICE_X71Y48         FDRE (Setup_fdre_C_D)        0.062    17.960    n2_1/w_nxt_reg[2][17]
  -------------------------------------------------------------------
                         required time                         17.960    
                         arrival time                         -17.702    
  -------------------------------------------------------------------
                         slack                                  0.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 n3_2/w_nxt_reg[7][12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            n3_2/w_reg[7][12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.525%)  route 0.207ns (59.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       0.636     1.583    n3_2/clk_IBUF_BUFG
    SLICE_X51Y144        FDRE                                         r  n3_2/w_nxt_reg[7][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y144        FDRE (Prop_fdre_C_Q)         0.141     1.724 r  n3_2/w_nxt_reg[7][12]/Q
                         net (fo=1, routed)           0.207     1.931    n3_2/w_nxt_reg_n_0_[7][12]
    SLICE_X49Y145        FDRE                                         r  n3_2/w_reg[7][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       0.912     2.106    n3_2/clk_IBUF_BUFG
    SLICE_X49Y145        FDRE                                         r  n3_2/w_reg[7][12]/C
                         clock pessimism             -0.255     1.851    
    SLICE_X49Y145        FDRE (Hold_fdre_C_D)         0.066     1.917    n3_2/w_reg[7][12]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 n3_4/sum_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            n3_4/y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.334%)  route 0.215ns (53.666%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       0.557     1.504    n3_4/clk_IBUF_BUFG
    SLICE_X41Y90         FDRE                                         r  n3_4/sum_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  n3_4/sum_reg[8]/Q
                         net (fo=1, routed)           0.215     1.860    n3_4/sum_reg_n_0_[8]
    SLICE_X50Y90         LUT2 (Prop_lut2_I0_O)        0.045     1.905 r  n3_4/y[8]_i_1__3/O
                         net (fo=1, routed)           0.000     1.905    n3_4/y[8]_i_1__3_n_0
    SLICE_X50Y90         FDRE                                         r  n3_4/y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       0.821     2.015    n3_4/clk_IBUF_BUFG
    SLICE_X50Y90         FDRE                                         r  n3_4/y_reg[8]/C
                         clock pessimism             -0.252     1.763    
    SLICE_X50Y90         FDRE (Hold_fdre_C_D)         0.121     1.884    n3_4/y_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 n3_4/w_nxt_reg[1][14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            n3_4/w_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.481%)  route 0.216ns (60.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       0.624     1.571    n3_4/clk_IBUF_BUFG
    SLICE_X51Y123        FDRE                                         r  n3_4/w_nxt_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y123        FDRE (Prop_fdre_C_Q)         0.141     1.712 r  n3_4/w_nxt_reg[1][14]/Q
                         net (fo=1, routed)           0.216     1.928    n3_4/w_nxt_reg_n_0_[1][14]
    SLICE_X47Y123        FDRE                                         r  n3_4/w_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       0.897     2.091    n3_4/clk_IBUF_BUFG
    SLICE_X47Y123        FDRE                                         r  n3_4/w_reg[1][14]/C
                         clock pessimism             -0.255     1.836    
    SLICE_X47Y123        FDRE (Hold_fdre_C_D)         0.070     1.906    n3_4/w_reg[1][14]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 n3_5/sum_nxt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            n3_5/sum_nxt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.371ns (72.917%)  route 0.138ns (27.083%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       0.611     1.558    n3_5/clk_IBUF_BUFG
    SLICE_X100Y99        FDRE                                         r  n3_5/sum_nxt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y99        FDRE (Prop_fdre_C_Q)         0.164     1.722 r  n3_5/sum_nxt_reg[27]/Q
                         net (fo=1, routed)           0.137     1.859    n3_5/sum_nxt_reg_n_0_[27]
    SLICE_X100Y99        LUT3 (Prop_lut3_I1_O)        0.045     1.904 r  n3_5/sum_nxt[24]_i_6__5/O
                         net (fo=1, routed)           0.000     1.904    n3_5/sum_nxt[24]_i_6__5_n_0
    SLICE_X100Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.013 r  n3_5/sum_nxt_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     2.014    n3_5/sum_nxt_reg[24]_i_1__5_n_0
    SLICE_X100Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.067 r  n3_5/sum_nxt_reg[28]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     2.067    n3_5/sum_nxt_reg[28]_i_1__5_n_7
    SLICE_X100Y100       FDRE                                         r  n3_5/sum_nxt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       0.967     2.161    n3_5/clk_IBUF_BUFG
    SLICE_X100Y100       FDRE                                         r  n3_5/sum_nxt_reg[28]/C
                         clock pessimism             -0.252     1.909    
    SLICE_X100Y100       FDRE (Hold_fdre_C_D)         0.134     2.043    n3_5/sum_nxt_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 n1_3/komparator_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            n1_3/A[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.080%)  route 0.220ns (60.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       0.546     1.493    n1_3/clk_IBUF_BUFG
    SLICE_X52Y28         FDRE                                         r  n1_3/komparator_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  n1_3/komparator_reg[10]/Q
                         net (fo=1, routed)           0.220     1.854    n1_3/komparator_reg_n_0_[10]
    SLICE_X47Y27         FDRE                                         r  n1_3/A[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       0.814     2.008    n1_3/clk_IBUF_BUFG
    SLICE_X47Y27         FDRE                                         r  n1_3/A[8]/C
                         clock pessimism             -0.252     1.756    
    SLICE_X47Y27         FDRE (Hold_fdre_C_D)         0.070     1.826    n1_3/A[8]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 n1_14/w_nxt_reg[13][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            n1_14/w_reg[13][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.823%)  route 0.213ns (60.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       0.558     1.505    n1_14/clk_IBUF_BUFG
    SLICE_X49Y7          FDRE                                         r  n1_14/w_nxt_reg[13][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  n1_14/w_nxt_reg[13][3]/Q
                         net (fo=1, routed)           0.213     1.859    n1_14/w_nxt_reg[13]__0[3]
    SLICE_X50Y8          FDRE                                         r  n1_14/w_reg[13][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       0.822     2.016    n1_14/clk_IBUF_BUFG
    SLICE_X50Y8          FDRE                                         r  n1_14/w_reg[13][3]/C
                         clock pessimism             -0.252     1.764    
    SLICE_X50Y8          FDRE (Hold_fdre_C_D)         0.063     1.827    n1_14/w_reg[13][3]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 n3_5/sum_nxt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            n3_5/sum_nxt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.384ns (73.592%)  route 0.138ns (26.408%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       0.611     1.558    n3_5/clk_IBUF_BUFG
    SLICE_X100Y99        FDRE                                         r  n3_5/sum_nxt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y99        FDRE (Prop_fdre_C_Q)         0.164     1.722 r  n3_5/sum_nxt_reg[27]/Q
                         net (fo=1, routed)           0.137     1.859    n3_5/sum_nxt_reg_n_0_[27]
    SLICE_X100Y99        LUT3 (Prop_lut3_I1_O)        0.045     1.904 r  n3_5/sum_nxt[24]_i_6__5/O
                         net (fo=1, routed)           0.000     1.904    n3_5/sum_nxt[24]_i_6__5_n_0
    SLICE_X100Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.013 r  n3_5/sum_nxt_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     2.014    n3_5/sum_nxt_reg[24]_i_1__5_n_0
    SLICE_X100Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.080 r  n3_5/sum_nxt_reg[28]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     2.080    n3_5/sum_nxt_reg[28]_i_1__5_n_5
    SLICE_X100Y100       FDRE                                         r  n3_5/sum_nxt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       0.967     2.161    n3_5/clk_IBUF_BUFG
    SLICE_X100Y100       FDRE                                         r  n3_5/sum_nxt_reg[30]/C
                         clock pessimism             -0.252     1.909    
    SLICE_X100Y100       FDRE (Hold_fdre_C_D)         0.134     2.043    n3_5/sum_nxt_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 n3_4/w_nxt_reg[7][15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            n3_4/w_reg[7][15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.035%)  route 0.208ns (55.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       0.626     1.573    n3_4/clk_IBUF_BUFG
    SLICE_X50Y121        FDRE                                         r  n3_4/w_nxt_reg[7][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        FDRE (Prop_fdre_C_Q)         0.164     1.737 r  n3_4/w_nxt_reg[7][15]/Q
                         net (fo=1, routed)           0.208     1.946    n3_4/w_nxt_reg_n_0_[7][15]
    SLICE_X49Y122        FDRE                                         r  n3_4/w_reg[7][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       0.899     2.093    n3_4/clk_IBUF_BUFG
    SLICE_X49Y122        FDRE                                         r  n3_4/w_reg[7][15]/C
                         clock pessimism             -0.255     1.838    
    SLICE_X49Y122        FDRE (Hold_fdre_C_D)         0.070     1.908    n3_4/w_reg[7][15]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 n1_14/w_nxt_reg[13][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            n1_14/w_reg[13][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.856%)  route 0.222ns (61.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       0.558     1.505    n1_14/clk_IBUF_BUFG
    SLICE_X48Y9          FDRE                                         r  n1_14/w_nxt_reg[13][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  n1_14/w_nxt_reg[13][0]/Q
                         net (fo=1, routed)           0.222     1.868    n1_14/w_nxt_reg[13]__0[0]
    SLICE_X52Y10         FDRE                                         r  n1_14/w_reg[13][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       0.821     2.015    n1_14/clk_IBUF_BUFG
    SLICE_X52Y10         FDRE                                         r  n1_14/w_reg[13][0]/C
                         clock pessimism             -0.252     1.763    
    SLICE_X52Y10         FDRE (Hold_fdre_C_D)         0.066     1.829    n1_14/w_reg[13][0]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 n3_1/sum_nxt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            n3_1/sum_nxt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.210%)  route 0.150ns (28.790%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       0.561     1.508    n3_1/clk_IBUF_BUFG
    SLICE_X34Y99         FDRE                                         r  n3_1/sum_nxt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  n3_1/sum_nxt_reg[7]/Q
                         net (fo=2, routed)           0.149     1.821    n3_1/sum_nxt_reg[7]
    SLICE_X34Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.866 r  n3_1/sum_nxt[4]_i_6__8/O
                         net (fo=1, routed)           0.000     1.866    n3_1/sum_nxt[4]_i_6__8_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.975 r  n3_1/sum_nxt_reg[4]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.976    n3_1/sum_nxt_reg[4]_i_1__8_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.029 r  n3_1/sum_nxt_reg[8]_i_1__8/O[0]
                         net (fo=1, routed)           0.000     2.029    n3_1/sum_nxt_reg[8]_i_1__8_n_7
    SLICE_X34Y100        FDRE                                         r  n3_1/sum_nxt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=28445, routed)       0.914     2.108    n3_1/clk_IBUF_BUFG
    SLICE_X34Y100        FDRE                                         r  n3_1/sum_nxt_reg[8]/C
                         clock pessimism             -0.252     1.856    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     1.990    n3_1/sum_nxt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         12.500      10.345     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         12.500      10.346     DSP48_X3Y5     n2_6/temp1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         12.500      10.346     DSP48_X1Y13    n2_2/temp1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         12.500      10.346     DSP48_X2Y3     n2_5/temp1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         12.500      10.346     DSP48_X3Y19    n2_1/temp1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         12.500      10.346     DSP48_X4Y13    n2_4/temp1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         12.500      10.346     DSP48_X0Y14    n2_7/temp1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         12.500      10.346     DSP48_X1Y10    n2_3/temp1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         12.500      10.346     DSP48_X3Y21    n2_0/temp1/CLK
Min Period        n/a     FDRE/C       n/a            1.000         12.500      11.500     SLICE_X64Y73   FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         6.250       5.750      SLICE_X81Y81   n4_2/g_delta_reg[3][2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         6.250       5.750      SLICE_X81Y81   n4_2/g_delta_reg[3][6]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         6.250       5.750      SLICE_X81Y81   n4_2/g_delta_reg[3][8]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         6.250       5.750      SLICE_X92Y78   n4_3/temp_reg[32]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         6.250       5.750      SLICE_X92Y71   n4_3/temp_reg[4]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         6.250       5.750      SLICE_X92Y71   n4_3/temp_reg[5]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         6.250       5.750      SLICE_X92Y71   n4_3/temp_reg[6]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         6.250       5.750      SLICE_X92Y71   n4_3/temp_reg[7]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         6.250       5.750      SLICE_X97Y71   n4_2/j_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         6.250       5.750      SLICE_X97Y71   n4_2/j_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         6.250       5.750      SLICE_X64Y73   FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         6.250       5.750      SLICE_X63Y73   FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         6.250       5.750      SLICE_X63Y73   FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         6.250       5.750      SLICE_X63Y73   FSM_sequential_state_reg[3]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         6.250       5.750      SLICE_X56Y77   n1_0/A[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         6.250       5.750      SLICE_X56Y78   n1_0/A[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         6.250       5.750      SLICE_X56Y78   n1_0/A[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         6.250       5.750      SLICE_X56Y78   n1_0/A[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         6.250       5.750      SLICE_X56Y78   n1_0/A[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         6.250       5.750      SLICE_X56Y77   n1_0/A[14]/C



