ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"drv_system.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.cycleCounterInit,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-sp-d16
  25              	cycleCounterInit:
  26              	.LFB193:
  27              		.file 1 "Src/drv/drv_system.c"
   1:Src/drv/drv_system.c **** /** @file 		drv_system.c
   2:Src/drv/drv_system.c ****  *  @brief
   3:Src/drv/drv_system.c ****  *  	This file contains all the basic functions to run the timing
   4:Src/drv/drv_system.c ****  *  	of the system as well as initialize the system.
   5:Src/drv/drv_system.c ****  *
   6:Src/drv/drv_system.c ****  *
   7:Src/drv/drv_system.c ****  *  @author 	Jeremy Wolfe
   8:Src/drv/drv_system.c ****  *  @date 		03 MAR 2022
   9:Src/drv/drv_system.c ****  */
  10:Src/drv/drv_system.c **** 
  11:Src/drv/drv_system.c **** #include "board.h"
  12:Src/drv/drv_system.c **** 
  13:Src/drv/drv_system.c **** /* Static Variables */
  14:Src/drv/drv_system.c **** static volatile uint32_t usTicks = 0;
  15:Src/drv/drv_system.c **** static volatile uint32_t sysTickUptime = 0;
  16:Src/drv/drv_system.c **** static volatile uint32_t sysTickCycleCounter = 0;
  17:Src/drv/drv_system.c **** 
  18:Src/drv/drv_system.c **** /* Global Variables */
  19:Src/drv/drv_system.c **** uint16_t frameCounter = 0;
  20:Src/drv/drv_system.c **** 
  21:Src/drv/drv_system.c **** // semaphore_t frame_1000Hz = false;
  22:Src/drv/drv_system.c **** // semaphore_t frame_500Hz = false;
  23:Src/drv/drv_system.c **** // semaphore_t frame_200Hz = false;
  24:Src/drv/drv_system.c **** // semaphore_t frame_100Hz = false;
  25:Src/drv/drv_system.c **** // semaphore_t frame_50Hz = false;
  26:Src/drv/drv_system.c **** // semaphore_t frame_10Hz = false;
  27:Src/drv/drv_system.c **** // semaphore_t frame_5Hz = false;
  28:Src/drv/drv_system.c **** // semaphore_t frame_1Hz = false;
  29:Src/drv/drv_system.c **** 
  30:Src/drv/drv_system.c **** // uint32_t deltaTime1000Hz, executionTime1000Hz, previous1000HzTime;
  31:Src/drv/drv_system.c **** // uint32_t deltaTime500Hz, executionTime500Hz, previous500HzTime;
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 2


  32:Src/drv/drv_system.c **** // uint32_t deltaTime200Hz, executionTime200Hz, previous200HzTime;
  33:Src/drv/drv_system.c **** // uint32_t deltaTime100Hz, executionTime100Hz, previous100HzTime;
  34:Src/drv/drv_system.c **** // uint32_t deltaTime50Hz, executionTime50Hz, previous50HzTime;
  35:Src/drv/drv_system.c **** // uint32_t deltaTime10Hz, executionTime10Hz, previous10HzTime;
  36:Src/drv/drv_system.c **** // uint32_t deltaTime5Hz, executionTime5Hz, previous5HzTime;
  37:Src/drv/drv_system.c **** // uint32_t deltaTime1Hz, executionTime1Hz, previous1HzTime;
  38:Src/drv/drv_system.c **** 
  39:Src/drv/drv_system.c **** float dt500Hz;
  40:Src/drv/drv_system.c **** 
  41:Src/drv/drv_system.c **** semaphore_t systemReady = false;
  42:Src/drv/drv_system.c **** 
  43:Src/drv/drv_system.c **** semaphore_t execUp = false;
  44:Src/drv/drv_system.c **** 
  45:Src/drv/drv_system.c **** volatile uint8_t loopMask = 0x00;
  46:Src/drv/drv_system.c **** volatile bool loopsChecked;
  47:Src/drv/drv_system.c **** 
  48:Src/drv/drv_system.c **** /* Static Function Prototypes */
  49:Src/drv/drv_system.c **** static void cycleCounterInit(void);
  50:Src/drv/drv_system.c **** 
  51:Src/drv/drv_system.c **** /**
  52:Src/drv/drv_system.c ****  * @brief This function handles System tick timer.
  53:Src/drv/drv_system.c ****  */
  54:Src/drv/drv_system.c **** void SysTick_Handler(void)
  55:Src/drv/drv_system.c **** {
  56:Src/drv/drv_system.c ****     sysTickCycleCounter = DWT->CYCCNT;
  57:Src/drv/drv_system.c ****     sysTickUptime++;
  58:Src/drv/drv_system.c **** 
  59:Src/drv/drv_system.c ****     //    watchDogsTick();
  60:Src/drv/drv_system.c **** 
  61:Src/drv/drv_system.c ****     if ((systemReady == true) &&
  62:Src/drv/drv_system.c ****         (accelCalibrating == false) &&
  63:Src/drv/drv_system.c ****         (mpu6000Calibrating == false))
  64:Src/drv/drv_system.c ****     {
  65:Src/drv/drv_system.c **** 
  66:Src/drv/drv_system.c ****         frameCounter++;
  67:Src/drv/drv_system.c ****         if (frameCounter >= FRAME_COUNT)
  68:Src/drv/drv_system.c ****             frameCounter = 0;
  69:Src/drv/drv_system.c **** 
  70:Src/drv/drv_system.c ****         if (!(frameCounter % COUNT_1000HZ))
  71:Src/drv/drv_system.c ****             loopMask |= MASK_1000HZ;
  72:Src/drv/drv_system.c **** 
  73:Src/drv/drv_system.c ****         if (!(frameCounter % COUNT_500HZ))
  74:Src/drv/drv_system.c ****             loopMask |= MASK_500HZ;
  75:Src/drv/drv_system.c **** 
  76:Src/drv/drv_system.c ****         if (!(frameCounter % COUNT_200HZ))
  77:Src/drv/drv_system.c ****             loopMask |= MASK_200HZ;
  78:Src/drv/drv_system.c **** 
  79:Src/drv/drv_system.c ****         if (!(frameCounter % COUNT_100HZ))
  80:Src/drv/drv_system.c ****             loopMask |= MASK_100HZ;
  81:Src/drv/drv_system.c **** 
  82:Src/drv/drv_system.c ****         if (!(frameCounter % COUNT_50HZ))
  83:Src/drv/drv_system.c ****             loopMask |= MASK_50HZ;
  84:Src/drv/drv_system.c **** 
  85:Src/drv/drv_system.c ****         if (!(frameCounter % COUNT_10HZ))
  86:Src/drv/drv_system.c ****             loopMask |= MASK_10HZ;
  87:Src/drv/drv_system.c **** 
  88:Src/drv/drv_system.c ****         if (!(frameCounter % COUNT_5HZ))
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 3


  89:Src/drv/drv_system.c ****             loopMask |= MASK_5HZ;
  90:Src/drv/drv_system.c **** 
  91:Src/drv/drv_system.c ****         if (!(frameCounter % COUNT_1HZ))
  92:Src/drv/drv_system.c ****             loopMask |= MASK_1HZ;
  93:Src/drv/drv_system.c **** 
  94:Src/drv/drv_system.c ****         loopsChecked = true;
  95:Src/drv/drv_system.c **** 
  96:Src/drv/drv_system.c ****         ///////////////////////////////
  97:Src/drv/drv_system.c ****     }
  98:Src/drv/drv_system.c ****     // else if (!motor_initialized)
  99:Src/drv/drv_system.c ****     //     dshotWrite(motor_value);
 100:Src/drv/drv_system.c **** }
 101:Src/drv/drv_system.c **** 
 102:Src/drv/drv_system.c **** /** @brief Gets system time in microseconds.
 103:Src/drv/drv_system.c ****  *
 104:Src/drv/drv_system.c ****  *		This can be called from within IRQ Handlers, so uses LDREX/STREX.
 105:Src/drv/drv_system.c ****  *		If a higher priority IRQ or DMA or anything happens the STREX will fail
 106:Src/drv/drv_system.c ****  *		and restart the loop. Otherwise the same number that was read is harmlessly
 107:Src/drv/drv_system.c ****  *		written back.
 108:Src/drv/drv_system.c ****  *
 109:Src/drv/drv_system.c ****  *  @return uint32_t Time in microseconds.
 110:Src/drv/drv_system.c ****  */
 111:Src/drv/drv_system.c **** uint32_t
 112:Src/drv/drv_system.c **** micros(void)
 113:Src/drv/drv_system.c **** {
 114:Src/drv/drv_system.c ****     register uint32_t oldCycle, cycle, timeMs;
 115:Src/drv/drv_system.c **** 
 116:Src/drv/drv_system.c ****     do
 117:Src/drv/drv_system.c ****     {
 118:Src/drv/drv_system.c ****         timeMs = __LDREXW(&sysTickUptime);
 119:Src/drv/drv_system.c ****         cycle = DWT->CYCCNT;
 120:Src/drv/drv_system.c ****         oldCycle = sysTickCycleCounter;
 121:Src/drv/drv_system.c ****     } while (__STREXW(timeMs, &sysTickUptime));
 122:Src/drv/drv_system.c **** 
 123:Src/drv/drv_system.c ****     return (timeMs * 1000) + (cycle - oldCycle) / usTicks;
 124:Src/drv/drv_system.c **** }
 125:Src/drv/drv_system.c **** 
 126:Src/drv/drv_system.c **** /** @brief Gets system time in milliseconds.
 127:Src/drv/drv_system.c ****  *
 128:Src/drv/drv_system.c ****  *  @return uint32_t Time in milliseconds.
 129:Src/drv/drv_system.c ****  */
 130:Src/drv/drv_system.c **** uint32_t
 131:Src/drv/drv_system.c **** millis(void)
 132:Src/drv/drv_system.c **** {
 133:Src/drv/drv_system.c ****     return sysTickUptime;
 134:Src/drv/drv_system.c **** }
 135:Src/drv/drv_system.c **** 
 136:Src/drv/drv_system.c **** /** @brief Delay in microseconds.
 137:Src/drv/drv_system.c ****  *
 138:Src/drv/drv_system.c ****  *  @return Void.
 139:Src/drv/drv_system.c ****  */
 140:Src/drv/drv_system.c **** void delayMicroseconds(uint32_t us)
 141:Src/drv/drv_system.c **** {
 142:Src/drv/drv_system.c ****     uint32_t elapsed = 0;
 143:Src/drv/drv_system.c ****     uint32_t lastCount = DWT->CYCCNT;
 144:Src/drv/drv_system.c **** 
 145:Src/drv/drv_system.c ****     for (;;)
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 4


 146:Src/drv/drv_system.c ****     {
 147:Src/drv/drv_system.c ****         register uint32_t current_count = DWT->CYCCNT;
 148:Src/drv/drv_system.c ****         uint32_t elapsed_us;
 149:Src/drv/drv_system.c **** 
 150:Src/drv/drv_system.c ****         // measure the time elapsed since the last time we checked
 151:Src/drv/drv_system.c ****         elapsed += current_count - lastCount;
 152:Src/drv/drv_system.c ****         lastCount = current_count;
 153:Src/drv/drv_system.c **** 
 154:Src/drv/drv_system.c ****         // convert to microseconds
 155:Src/drv/drv_system.c ****         elapsed_us = elapsed / usTicks;
 156:Src/drv/drv_system.c ****         if (elapsed_us >= us)
 157:Src/drv/drv_system.c ****             break;
 158:Src/drv/drv_system.c **** 
 159:Src/drv/drv_system.c ****         // reduce the delay by the elapsed time
 160:Src/drv/drv_system.c ****         us -= elapsed_us;
 161:Src/drv/drv_system.c **** 
 162:Src/drv/drv_system.c ****         // keep fractional microseconds for the next iteration
 163:Src/drv/drv_system.c ****         elapsed %= usTicks;
 164:Src/drv/drv_system.c ****     }
 165:Src/drv/drv_system.c **** }
 166:Src/drv/drv_system.c **** 
 167:Src/drv/drv_system.c **** /** @brief Delay in milliseconds.
 168:Src/drv/drv_system.c ****  *
 169:Src/drv/drv_system.c ****  *  @return Void.
 170:Src/drv/drv_system.c ****  */
 171:Src/drv/drv_system.c **** void delay(int32_t ms)
 172:Src/drv/drv_system.c **** {
 173:Src/drv/drv_system.c ****     while (ms > 0)
 174:Src/drv/drv_system.c ****     {
 175:Src/drv/drv_system.c ****         delayMicroseconds(1000);
 176:Src/drv/drv_system.c ****         ms--;
 177:Src/drv/drv_system.c ****     }
 178:Src/drv/drv_system.c **** }
 179:Src/drv/drv_system.c **** 
 180:Src/drv/drv_system.c **** /** @brief Initializes system.
 181:Src/drv/drv_system.c ****  *
 182:Src/drv/drv_system.c ****  *  @return Void.
 183:Src/drv/drv_system.c ****  */
 184:Src/drv/drv_system.c **** void systemInit(void)
 185:Src/drv/drv_system.c **** {
 186:Src/drv/drv_system.c ****     rcc216MHzInit();
 187:Src/drv/drv_system.c **** 
 188:Src/drv/drv_system.c ****     SysTick_Config(SystemCoreClock / 1000);
 189:Src/drv/drv_system.c **** 
 190:Src/drv/drv_system.c ****     dmaInit();
 191:Src/drv/drv_system.c **** 
 192:Src/drv/drv_system.c ****     cycleCounterInit();
 193:Src/drv/drv_system.c **** 
 194:Src/drv/drv_system.c ****     ledInit();
 195:Src/drv/drv_system.c **** 
 196:Src/drv/drv_system.c ****     /*		LOW LEVEL INITIALIZATION	*/
 197:Src/drv/drv_system.c ****     serialInit();
 198:Src/drv/drv_system.c **** 
 199:Src/drv/drv_system.c ****     drawAutodrone();
 200:Src/drv/drv_system.c **** 
 201:Src/drv/drv_system.c ****     color(GREEN, YES);
 202:Src/drv/drv_system.c ****     printf("\nBEGINNING INITIALIZATION\n");
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 5


 203:Src/drv/drv_system.c ****     printf("----------------------------------\n");
 204:Src/drv/drv_system.c ****     printf("----------------------------------\n");
 205:Src/drv/drv_system.c ****     colorDefault();
 206:Src/drv/drv_system.c **** 
 207:Src/drv/drv_system.c **** #ifndef USE_EEPROM
 208:Src/drv/drv_system.c ****     checkFirstTime(false);
 209:Src/drv/drv_system.c ****     readEEPROM();
 210:Src/drv/drv_system.c **** #endif
 211:Src/drv/drv_system.c ****     adc1Ch8Init();
 212:Src/drv/drv_system.c **** 
 213:Src/drv/drv_system.c ****     dshotInit(DSHOT600);
 214:Src/drv/drv_system.c ****     motorInit();
 215:Src/drv/drv_system.c **** 
 216:Src/drv/drv_system.c ****     spi1Init();
 217:Src/drv/drv_system.c **** 
 218:Src/drv/drv_system.c ****     usart1Init();
 219:Src/drv/drv_system.c ****     usart6Init();
 220:Src/drv/drv_system.c **** 
 221:Src/drv/drv_system.c ****     tim9Init();
 222:Src/drv/drv_system.c **** 
 223:Src/drv/drv_system.c ****     /*		SENSOR INITIALIZATION		*/
 224:Src/drv/drv_system.c ****     battMonInit();
 225:Src/drv/drv_system.c **** 
 226:Src/drv/drv_system.c ****     orientSensors();
 227:Src/drv/drv_system.c **** 
 228:Src/drv/drv_system.c ****     mpu6000Init();
 229:Src/drv/drv_system.c **** 
 230:Src/drv/drv_system.c ****     madgwickInit();
 231:Src/drv/drv_system.c **** 
 232:Src/drv/drv_system.c ****     while (!ibusInit())
 233:Src/drv/drv_system.c ****         ;
 234:Src/drv/drv_system.c **** 
 235:Src/drv/drv_system.c ****     initPID();
 236:Src/drv/drv_system.c **** 
 237:Src/drv/drv_system.c ****     if (eepromChanged)
 238:Src/drv/drv_system.c ****         writeEEPROM();
 239:Src/drv/drv_system.c **** 
 240:Src/drv/drv_system.c ****     motor_initialized = true;
 241:Src/drv/drv_system.c **** 
 242:Src/drv/drv_system.c ****     //    modeTransition();
 243:Src/drv/drv_system.c **** }
 244:Src/drv/drv_system.c **** 
 245:Src/drv/drv_system.c **** /** @brief Initializes the cycle counter so we can use delay
 246:Src/drv/drv_system.c ****  *  and getTime functions
 247:Src/drv/drv_system.c ****  *
 248:Src/drv/drv_system.c ****  *  @return Void.
 249:Src/drv/drv_system.c ****  */
 250:Src/drv/drv_system.c **** static void
 251:Src/drv/drv_system.c **** cycleCounterInit(void)
 252:Src/drv/drv_system.c **** {
  28              		.loc 1 252 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 253:Src/drv/drv_system.c ****     usTicks = SystemCoreClock / 1000000;
  33              		.loc 1 253 5 view .LVU1
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 6


  34              		.loc 1 253 31 is_stmt 0 view .LVU2
  35 0000 0A4B     		ldr	r3, .L2
  36 0002 1B68     		ldr	r3, [r3]
  37 0004 0A4A     		ldr	r2, .L2+4
  38 0006 A2FB0323 		umull	r2, r3, r2, r3
  39 000a 9B0C     		lsrs	r3, r3, #18
  40              		.loc 1 253 13 view .LVU3
  41 000c 094A     		ldr	r2, .L2+8
  42 000e 1360     		str	r3, [r2]
 254:Src/drv/drv_system.c **** 
 255:Src/drv/drv_system.c ****     // enable DWT access
 256:Src/drv/drv_system.c ****     CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
  43              		.loc 1 256 5 is_stmt 1 view .LVU4
  44              		.loc 1 256 22 is_stmt 0 view .LVU5
  45 0010 094A     		ldr	r2, .L2+12
  46 0012 D2F8FC30 		ldr	r3, [r2, #252]
  47 0016 43F08073 		orr	r3, r3, #16777216
  48 001a C2F8FC30 		str	r3, [r2, #252]
 257:Src/drv/drv_system.c ****     // enable the CPU cycle counter
 258:Src/drv/drv_system.c ****     DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
  49              		.loc 1 258 5 is_stmt 1 view .LVU6
  50              		.loc 1 258 15 is_stmt 0 view .LVU7
  51 001e A2F55D42 		sub	r2, r2, #56576
  52 0022 1368     		ldr	r3, [r2]
  53 0024 43F00103 		orr	r3, r3, #1
  54 0028 1360     		str	r3, [r2]
 259:Src/drv/drv_system.c **** }
  55              		.loc 1 259 1 view .LVU8
  56 002a 7047     		bx	lr
  57              	.L3:
  58              		.align	2
  59              	.L2:
  60 002c 00000000 		.word	SystemCoreClock
  61 0030 83DE1B43 		.word	1125899907
  62 0034 00000000 		.word	.LANCHOR0
  63 0038 00ED00E0 		.word	-536810240
  64              		.cfi_endproc
  65              	.LFE193:
  67              		.section	.text.SysTick_Handler,"ax",%progbits
  68              		.align	1
  69              		.global	SysTick_Handler
  70              		.syntax unified
  71              		.thumb
  72              		.thumb_func
  73              		.fpu fpv5-sp-d16
  75              	SysTick_Handler:
  76              	.LFB187:
  55:Src/drv/drv_system.c ****     sysTickCycleCounter = DWT->CYCCNT;
  77              		.loc 1 55 1 is_stmt 1 view -0
  78              		.cfi_startproc
  79              		@ args = 0, pretend = 0, frame = 0
  80              		@ frame_needed = 0, uses_anonymous_args = 0
  81              		@ link register save eliminated.
  56:Src/drv/drv_system.c ****     sysTickUptime++;
  82              		.loc 1 56 5 view .LVU10
  56:Src/drv/drv_system.c ****     sysTickUptime++;
  83              		.loc 1 56 30 is_stmt 0 view .LVU11
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 7


  84 0000 454B     		ldr	r3, .L15
  85 0002 5A68     		ldr	r2, [r3, #4]
  56:Src/drv/drv_system.c ****     sysTickUptime++;
  86              		.loc 1 56 25 view .LVU12
  87 0004 454B     		ldr	r3, .L15+4
  88 0006 1A60     		str	r2, [r3]
  57:Src/drv/drv_system.c **** 
  89              		.loc 1 57 5 is_stmt 1 view .LVU13
  57:Src/drv/drv_system.c **** 
  90              		.loc 1 57 18 is_stmt 0 view .LVU14
  91 0008 454A     		ldr	r2, .L15+8
  92 000a 1368     		ldr	r3, [r2]
  93 000c 0133     		adds	r3, r3, #1
  94 000e 1360     		str	r3, [r2]
  61:Src/drv/drv_system.c ****         (accelCalibrating == false) &&
  95              		.loc 1 61 5 is_stmt 1 view .LVU15
  61:Src/drv/drv_system.c ****         (accelCalibrating == false) &&
  96              		.loc 1 61 22 is_stmt 0 view .LVU16
  97 0010 444B     		ldr	r3, .L15+12
  98 0012 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  99 0014 DBB2     		uxtb	r3, r3
  61:Src/drv/drv_system.c ****         (accelCalibrating == false) &&
 100              		.loc 1 61 8 view .LVU17
 101 0016 012B     		cmp	r3, #1
 102 0018 00D0     		beq	.L14
 103              	.L4:
 100:Src/drv/drv_system.c **** 
 104              		.loc 1 100 1 view .LVU18
 105 001a 7047     		bx	lr
 106              	.L14:
  62:Src/drv/drv_system.c ****         (mpu6000Calibrating == false))
 107              		.loc 1 62 27 discriminator 1 view .LVU19
 108 001c 424B     		ldr	r3, .L15+16
 109 001e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  61:Src/drv/drv_system.c ****         (accelCalibrating == false) &&
 110              		.loc 1 61 31 discriminator 1 view .LVU20
 111 0020 002B     		cmp	r3, #0
 112 0022 FAD1     		bne	.L4
  63:Src/drv/drv_system.c ****     {
 113              		.loc 1 63 29 view .LVU21
 114 0024 414B     		ldr	r3, .L15+20
 115 0026 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  62:Src/drv/drv_system.c ****         (mpu6000Calibrating == false))
 116              		.loc 1 62 37 view .LVU22
 117 0028 002B     		cmp	r3, #0
 118 002a F6D1     		bne	.L4
  66:Src/drv/drv_system.c ****         if (frameCounter >= FRAME_COUNT)
 119              		.loc 1 66 9 is_stmt 1 view .LVU23
  66:Src/drv/drv_system.c ****         if (frameCounter >= FRAME_COUNT)
 120              		.loc 1 66 21 is_stmt 0 view .LVU24
 121 002c 404A     		ldr	r2, .L15+24
 122 002e 1388     		ldrh	r3, [r2]
 123 0030 0133     		adds	r3, r3, #1
 124 0032 9BB2     		uxth	r3, r3
 125 0034 1380     		strh	r3, [r2]	@ movhi
  67:Src/drv/drv_system.c ****             frameCounter = 0;
 126              		.loc 1 67 9 is_stmt 1 view .LVU25
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 8


  67:Src/drv/drv_system.c ****             frameCounter = 0;
 127              		.loc 1 67 12 is_stmt 0 view .LVU26
 128 0036 B3F57A7F 		cmp	r3, #1000
 129 003a 02D3     		bcc	.L6
  68:Src/drv/drv_system.c **** 
 130              		.loc 1 68 13 is_stmt 1 view .LVU27
  68:Src/drv/drv_system.c **** 
 131              		.loc 1 68 26 is_stmt 0 view .LVU28
 132 003c 1346     		mov	r3, r2
 133 003e 0022     		movs	r2, #0
 134 0040 1A80     		strh	r2, [r3]	@ movhi
 135              	.L6:
  70:Src/drv/drv_system.c ****             loopMask |= MASK_1000HZ;
 136              		.loc 1 70 9 is_stmt 1 view .LVU29
  71:Src/drv/drv_system.c **** 
 137              		.loc 1 71 13 view .LVU30
  71:Src/drv/drv_system.c **** 
 138              		.loc 1 71 22 is_stmt 0 view .LVU31
 139 0042 3C4A     		ldr	r2, .L15+28
 140 0044 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 141 0046 43F00103 		orr	r3, r3, #1
 142 004a 1370     		strb	r3, [r2]
  73:Src/drv/drv_system.c ****             loopMask |= MASK_500HZ;
 143              		.loc 1 73 9 is_stmt 1 view .LVU32
  73:Src/drv/drv_system.c ****             loopMask |= MASK_500HZ;
 144              		.loc 1 73 13 is_stmt 0 view .LVU33
 145 004c 384B     		ldr	r3, .L15+24
 146 004e 1B88     		ldrh	r3, [r3]
  73:Src/drv/drv_system.c ****             loopMask |= MASK_500HZ;
 147              		.loc 1 73 12 view .LVU34
 148 0050 13F0010F 		tst	r3, #1
 149 0054 04D1     		bne	.L7
  74:Src/drv/drv_system.c **** 
 150              		.loc 1 74 13 is_stmt 1 view .LVU35
  74:Src/drv/drv_system.c **** 
 151              		.loc 1 74 22 is_stmt 0 view .LVU36
 152 0056 1146     		mov	r1, r2
 153 0058 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 154 005a 42F00202 		orr	r2, r2, #2
 155 005e 0A70     		strb	r2, [r1]
 156              	.L7:
  76:Src/drv/drv_system.c ****             loopMask |= MASK_200HZ;
 157              		.loc 1 76 9 is_stmt 1 view .LVU37
  76:Src/drv/drv_system.c ****             loopMask |= MASK_200HZ;
 158              		.loc 1 76 13 is_stmt 0 view .LVU38
 159 0060 354A     		ldr	r2, .L15+32
 160 0062 A2FB0312 		umull	r1, r2, r2, r3
 161 0066 9208     		lsrs	r2, r2, #2
 162 0068 02EB8202 		add	r2, r2, r2, lsl #2
 163 006c 9A1A     		subs	r2, r3, r2
 164 006e 92B2     		uxth	r2, r2
  76:Src/drv/drv_system.c ****             loopMask |= MASK_200HZ;
 165              		.loc 1 76 12 view .LVU39
 166 0070 22B9     		cbnz	r2, .L8
  77:Src/drv/drv_system.c **** 
 167              		.loc 1 77 13 is_stmt 1 view .LVU40
  77:Src/drv/drv_system.c **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 9


 168              		.loc 1 77 22 is_stmt 0 view .LVU41
 169 0072 3049     		ldr	r1, .L15+28
 170 0074 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 171 0076 42F00402 		orr	r2, r2, #4
 172 007a 0A70     		strb	r2, [r1]
 173              	.L8:
  79:Src/drv/drv_system.c ****             loopMask |= MASK_100HZ;
 174              		.loc 1 79 9 is_stmt 1 view .LVU42
  79:Src/drv/drv_system.c ****             loopMask |= MASK_100HZ;
 175              		.loc 1 79 13 is_stmt 0 view .LVU43
 176 007c 2E4A     		ldr	r2, .L15+32
 177 007e A2FB0312 		umull	r1, r2, r2, r3
 178 0082 D208     		lsrs	r2, r2, #3
 179 0084 02EB8202 		add	r2, r2, r2, lsl #2
 180 0088 5100     		lsls	r1, r2, #1
 181 008a 591A     		subs	r1, r3, r1
 182 008c 89B2     		uxth	r1, r1
  79:Src/drv/drv_system.c ****             loopMask |= MASK_100HZ;
 183              		.loc 1 79 12 view .LVU44
 184 008e 21B9     		cbnz	r1, .L9
  80:Src/drv/drv_system.c **** 
 185              		.loc 1 80 13 is_stmt 1 view .LVU45
  80:Src/drv/drv_system.c **** 
 186              		.loc 1 80 22 is_stmt 0 view .LVU46
 187 0090 2849     		ldr	r1, .L15+28
 188 0092 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 189 0094 42F00802 		orr	r2, r2, #8
 190 0098 0A70     		strb	r2, [r1]
 191              	.L9:
  82:Src/drv/drv_system.c ****             loopMask |= MASK_50HZ;
 192              		.loc 1 82 9 is_stmt 1 view .LVU47
  82:Src/drv/drv_system.c ****             loopMask |= MASK_50HZ;
 193              		.loc 1 82 13 is_stmt 0 view .LVU48
 194 009a 274A     		ldr	r2, .L15+32
 195 009c A2FB0312 		umull	r1, r2, r2, r3
 196 00a0 1209     		lsrs	r2, r2, #4
 197 00a2 02EB8202 		add	r2, r2, r2, lsl #2
 198 00a6 9100     		lsls	r1, r2, #2
 199 00a8 591A     		subs	r1, r3, r1
 200 00aa 89B2     		uxth	r1, r1
  82:Src/drv/drv_system.c ****             loopMask |= MASK_50HZ;
 201              		.loc 1 82 12 view .LVU49
 202 00ac 21B9     		cbnz	r1, .L10
  83:Src/drv/drv_system.c **** 
 203              		.loc 1 83 13 is_stmt 1 view .LVU50
  83:Src/drv/drv_system.c **** 
 204              		.loc 1 83 22 is_stmt 0 view .LVU51
 205 00ae 2149     		ldr	r1, .L15+28
 206 00b0 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 207 00b2 42F01002 		orr	r2, r2, #16
 208 00b6 0A70     		strb	r2, [r1]
 209              	.L10:
  85:Src/drv/drv_system.c ****             loopMask |= MASK_10HZ;
 210              		.loc 1 85 9 is_stmt 1 view .LVU52
  85:Src/drv/drv_system.c ****             loopMask |= MASK_10HZ;
 211              		.loc 1 85 13 is_stmt 0 view .LVU53
 212 00b8 204A     		ldr	r2, .L15+36
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 10


 213 00ba A2FB0312 		umull	r1, r2, r2, r3
 214 00be 5209     		lsrs	r2, r2, #5
 215 00c0 6421     		movs	r1, #100
 216 00c2 01FB1232 		mls	r2, r1, r2, r3
 217 00c6 92B2     		uxth	r2, r2
  85:Src/drv/drv_system.c ****             loopMask |= MASK_10HZ;
 218              		.loc 1 85 12 view .LVU54
 219 00c8 22B9     		cbnz	r2, .L11
  86:Src/drv/drv_system.c **** 
 220              		.loc 1 86 13 is_stmt 1 view .LVU55
  86:Src/drv/drv_system.c **** 
 221              		.loc 1 86 22 is_stmt 0 view .LVU56
 222 00ca 1A49     		ldr	r1, .L15+28
 223 00cc 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 224 00ce 42F02002 		orr	r2, r2, #32
 225 00d2 0A70     		strb	r2, [r1]
 226              	.L11:
  88:Src/drv/drv_system.c ****             loopMask |= MASK_5HZ;
 227              		.loc 1 88 9 is_stmt 1 view .LVU57
  88:Src/drv/drv_system.c ****             loopMask |= MASK_5HZ;
 228              		.loc 1 88 13 is_stmt 0 view .LVU58
 229 00d4 194A     		ldr	r2, .L15+36
 230 00d6 A2FB0312 		umull	r1, r2, r2, r3
 231 00da 9209     		lsrs	r2, r2, #6
 232 00dc C821     		movs	r1, #200
 233 00de 01FB1232 		mls	r2, r1, r2, r3
 234 00e2 92B2     		uxth	r2, r2
  88:Src/drv/drv_system.c ****             loopMask |= MASK_5HZ;
 235              		.loc 1 88 12 view .LVU59
 236 00e4 22B9     		cbnz	r2, .L12
  89:Src/drv/drv_system.c **** 
 237              		.loc 1 89 13 is_stmt 1 view .LVU60
  89:Src/drv/drv_system.c **** 
 238              		.loc 1 89 22 is_stmt 0 view .LVU61
 239 00e6 1349     		ldr	r1, .L15+28
 240 00e8 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 241 00ea 42F04002 		orr	r2, r2, #64
 242 00ee 0A70     		strb	r2, [r1]
 243              	.L12:
  91:Src/drv/drv_system.c ****             loopMask |= MASK_1HZ;
 244              		.loc 1 91 9 is_stmt 1 view .LVU62
  91:Src/drv/drv_system.c ****             loopMask |= MASK_1HZ;
 245              		.loc 1 91 13 is_stmt 0 view .LVU63
 246 00f0 134A     		ldr	r2, .L15+40
 247 00f2 A2FB0312 		umull	r1, r2, r2, r3
 248 00f6 9209     		lsrs	r2, r2, #6
 249 00f8 4FF47A71 		mov	r1, #1000
 250 00fc 01FB1233 		mls	r3, r1, r2, r3
 251 0100 9BB2     		uxth	r3, r3
  91:Src/drv/drv_system.c ****             loopMask |= MASK_1HZ;
 252              		.loc 1 91 12 view .LVU64
 253 0102 23B9     		cbnz	r3, .L13
  92:Src/drv/drv_system.c **** 
 254              		.loc 1 92 13 is_stmt 1 view .LVU65
  92:Src/drv/drv_system.c **** 
 255              		.loc 1 92 22 is_stmt 0 view .LVU66
 256 0104 0B4A     		ldr	r2, .L15+28
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 11


 257 0106 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 258 0108 43F08003 		orr	r3, r3, #128
 259 010c 1370     		strb	r3, [r2]
 260              	.L13:
  94:Src/drv/drv_system.c **** 
 261              		.loc 1 94 9 is_stmt 1 view .LVU67
  94:Src/drv/drv_system.c **** 
 262              		.loc 1 94 22 is_stmt 0 view .LVU68
 263 010e 0D4B     		ldr	r3, .L15+44
 264 0110 0122     		movs	r2, #1
 265 0112 1A70     		strb	r2, [r3]
 100:Src/drv/drv_system.c **** 
 266              		.loc 1 100 1 view .LVU69
 267 0114 81E7     		b	.L4
 268              	.L16:
 269 0116 00BF     		.align	2
 270              	.L15:
 271 0118 001000E0 		.word	-536866816
 272 011c 00000000 		.word	.LANCHOR1
 273 0120 00000000 		.word	.LANCHOR2
 274 0124 00000000 		.word	.LANCHOR3
 275 0128 00000000 		.word	accelCalibrating
 276 012c 00000000 		.word	mpu6000Calibrating
 277 0130 00000000 		.word	.LANCHOR4
 278 0134 00000000 		.word	.LANCHOR5
 279 0138 CDCCCCCC 		.word	-858993459
 280 013c 1F85EB51 		.word	1374389535
 281 0140 D34D6210 		.word	274877907
 282 0144 00000000 		.word	.LANCHOR6
 283              		.cfi_endproc
 284              	.LFE187:
 286              		.section	.text.micros,"ax",%progbits
 287              		.align	1
 288              		.global	micros
 289              		.syntax unified
 290              		.thumb
 291              		.thumb_func
 292              		.fpu fpv5-sp-d16
 294              	micros:
 295              	.LFB188:
 113:Src/drv/drv_system.c ****     register uint32_t oldCycle, cycle, timeMs;
 296              		.loc 1 113 1 is_stmt 1 view -0
 297              		.cfi_startproc
 298              		@ args = 0, pretend = 0, frame = 0
 299              		@ frame_needed = 0, uses_anonymous_args = 0
 300              		@ link register save eliminated.
 301 0000 10B4     		push	{r4}
 302              		.cfi_def_cfa_offset 4
 303              		.cfi_offset 4, -4
 304              	.L18:
 114:Src/drv/drv_system.c **** 
 305              		.loc 1 114 5 discriminator 1 view .LVU71
 116:Src/drv/drv_system.c ****     {
 306              		.loc 1 116 5 discriminator 1 view .LVU72
 118:Src/drv/drv_system.c ****         cycle = DWT->CYCCNT;
 307              		.loc 1 118 9 discriminator 1 view .LVU73
 308              	.LVL0:
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 12


 309              	.LBB12:
 310              	.LBI12:
 311              		.file 2 "Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include
   1:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /*
   8:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  *
  10:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  *
  12:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  *
  16:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  *
  18:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
  24:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
  25:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
  28:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
  34:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
  39:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 13


  55:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 14


 112:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 117:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 118:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 123:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 124:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 125:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 129:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 131:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 133:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 134:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 135:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 136:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 140:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 142:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 144:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 145:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 146:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 147:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 151:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 153:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 155:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 158:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 159:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 160:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 162:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 166:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 168:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 15


 169:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 170:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 173:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 174:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 175:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 176:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 177:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 181:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 183:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 185:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 186:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 187:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 189:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 193:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 195:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 197:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 198:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 199:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 200:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 201:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 205:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 207:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 209:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 212:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 213:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 214:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 215:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 219:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 221:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 223:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 16


 226:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 227:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 228:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 229:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 233:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 235:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 237:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 240:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 241:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 242:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 243:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 247:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 249:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 251:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 254:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 255:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 256:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 258:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 262:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 264:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 266:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 269:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 270:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 271:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 272:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 273:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 277:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 279:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 281:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 282:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 17


 283:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 285:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 289:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 291:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 293:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 294:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 295:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 296:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 297:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 301:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 303:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 305:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 308:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 309:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 310:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 312:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 316:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 318:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 320:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 323:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 324:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 325:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 326:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 327:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 331:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 333:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 335:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 336:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 337:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 339:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 18


 340:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 343:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 345:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 347:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 348:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 349:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 350:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 352:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 356:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 358:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 360:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 363:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 364:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 365:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 366:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 370:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 372:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 374:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 375:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 376:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 377:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 378:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 382:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 384:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 386:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 388:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 389:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 390:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 391:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 393:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 19


 397:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 399:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 401:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 404:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 405:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 406:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 407:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 408:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 412:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 414:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 416:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 417:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 418:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 420:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 424:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 426:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 428:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 429:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 430:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 431:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 435:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 439:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 441:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 443:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 444:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 445:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 446:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 450:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 452:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 20


 454:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 455:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 456:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 457:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 461:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 463:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 464:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 465:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 467:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 468:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 469:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 470:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 472:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 476:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 478:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 479:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 480:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 482:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 483:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 484:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 485:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 486:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 487:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 491:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 493:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 495:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 496:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 497:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 499:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 503:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 505:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 507:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 508:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 509:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 510:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 21


 511:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 516:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 518:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 520:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 521:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 522:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 523:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 527:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 529:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 530:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 531:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 533:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 534:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 535:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 536:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 538:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 542:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 544:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 545:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 546:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 548:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 549:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 550:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 551:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 552:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 553:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 557:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 559:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 561:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 562:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 563:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 565:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 22


 568:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 569:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 571:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 573:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 574:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 575:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 579:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 580:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 583:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 584:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   mode.
 588:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   
 589:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 592:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 594:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 598:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 599:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 600:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return result;
 602:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 603:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 604:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 605:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 607:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 611:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 614:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 616:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 619:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 620:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 621:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return result;
 623:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 624:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 23


 625:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 626:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 627:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 628:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 629:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   mode.
 633:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   
 634:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 637:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 639:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 644:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 646:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 647:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 648:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 649:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 651:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 655:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 658:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 660:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 664:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 666:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 667:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 668:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 669:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 670:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 671:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   mode.
 675:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 676:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 679:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 681:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 24


 682:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 685:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 686:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 687:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return result;
 689:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 690:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 691:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 692:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 693:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 695:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 699:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 702:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 704:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 707:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 708:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 709:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return result;
 711:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 712:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 713:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 714:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 715:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 716:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 717:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   mode.
 721:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 722:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 725:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 727:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 732:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 734:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 735:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 736:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 737:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 25


 739:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 743:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 746:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 748:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 752:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 754:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 755:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 756:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 757:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 760:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 761:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 762:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 766:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 768:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 776:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 777:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 778:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 780:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 782:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 783:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 784:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 785:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 786:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 787:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 788:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 792:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 794:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 26


 796:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 802:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 804:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 805:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 806:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 807:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 808:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 809:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 810:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 812:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 813:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   @{
 817:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** */
 818:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 819:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 827:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 831:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 832:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 833:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 834:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 836:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 838:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 839:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 842:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 844:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 845:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 846:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 850:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 852:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 27


 853:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 854:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 855:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 857:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 859:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 860:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 861:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 866:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 868:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 870:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 871:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 872:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 873:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 877:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 879:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 880:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 881:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 882:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 883:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 884:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 885:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 886:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 887:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 888:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 889:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 890:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 891:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 892:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 893:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 894:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 895:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 896:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 897:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 898:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 899:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 900:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 901:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 902:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 903:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 904:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 905:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 906:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 907:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 908:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return result;
 909:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 28


 910:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 911:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 912:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 913:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 914:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 915:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 916:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 917:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 918:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 919:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 920:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 921:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 922:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 923:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 924:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return result;
 925:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 926:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 927:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 928:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 929:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 930:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 931:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 932:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 933:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 934:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 935:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 936:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 937:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 938:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 939:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 940:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 941:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 942:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return result;
 943:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 944:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 945:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 946:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 947:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 948:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 949:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 950:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 951:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 952:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 953:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 954:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 955:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 956:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 957:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 958:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   {
 959:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****     return op1;
 960:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   }
 961:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 962:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 963:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 964:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 965:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 966:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 29


 967:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 968:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 969:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 970:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 971:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 972:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 973:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 974:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 975:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 976:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 977:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 978:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 979:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 980:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 981:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 982:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 983:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 984:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 985:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 986:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 987:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 988:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 989:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 990:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 991:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 992:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 993:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 994:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   {
 995:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 996:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 997:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****     s--;
 998:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   }
 999:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1000:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
1001:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return result;
1002:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
1003:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
1004:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
1005:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
1006:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
1007:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
1008:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
1009:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
1010:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
1011:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #define __CLZ             (uint8_t)__builtin_clz
1012:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
1013:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
1014:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1015:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1016:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1017:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1018:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
1019:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
1020:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
1021:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1022:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1023:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 30


1024:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
1025:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
1026:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1027:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
1028:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1029:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
1030:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #else
1031:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1032:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1033:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****     */
1034:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1035:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
1036:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1037:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
1038:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
1039:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
1040:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
1041:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
1042:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
1043:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1044:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1045:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
1046:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
1047:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
1048:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1049:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
1050:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1051:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
1052:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #else
1053:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1054:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1055:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****     */
1056:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1057:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
1058:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1059:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
1060:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
1061:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
1062:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
1063:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
1064:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
1065:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1066:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1067:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
1068:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 312              		.loc 2 1068 31 discriminator 1 view .LVU74
 313              	.LBB13:
1069:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
1070:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 314              		.loc 2 1070 5 discriminator 1 view .LVU75
1071:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
1072:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 315              		.loc 2 1072 4 discriminator 1 view .LVU76
 316 0002 0B4A     		ldr	r2, .L20
 317              		.syntax unified
 318              	@ 1072 "Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/c
 319 0004 52E8003F 		ldrex r3, [r2]
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 31


 320              	@ 0 "" 2
 321              	.LVL1:
1073:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****    return(result);
 322              		.loc 2 1073 4 discriminator 1 view .LVU77
 323              		.loc 2 1073 4 is_stmt 0 discriminator 1 view .LVU78
 324              		.thumb
 325              		.syntax unified
 326              	.LBE13:
 327              	.LBE12:
 119:Src/drv/drv_system.c ****         oldCycle = sysTickCycleCounter;
 328              		.loc 1 119 9 is_stmt 1 discriminator 1 view .LVU79
 119:Src/drv/drv_system.c ****         oldCycle = sysTickCycleCounter;
 329              		.loc 1 119 15 is_stmt 0 discriminator 1 view .LVU80
 330 0008 0A49     		ldr	r1, .L20+4
 331 000a 4868     		ldr	r0, [r1, #4]
 332              	.LVL2:
 120:Src/drv/drv_system.c ****     } while (__STREXW(timeMs, &sysTickUptime));
 333              		.loc 1 120 9 is_stmt 1 discriminator 1 view .LVU81
 120:Src/drv/drv_system.c ****     } while (__STREXW(timeMs, &sysTickUptime));
 334              		.loc 1 120 18 is_stmt 0 discriminator 1 view .LVU82
 335 000c 0A49     		ldr	r1, .L20+8
 336 000e 0C68     		ldr	r4, [r1]
 337              	.LVL3:
 121:Src/drv/drv_system.c **** 
 338              		.loc 1 121 13 is_stmt 1 discriminator 1 view .LVU83
 339              	.LBB14:
 340              	.LBI14:
1074:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
1075:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
1076:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
1077:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
1078:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
1079:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
1080:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1081:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1082:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1083:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
1084:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
1085:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
1086:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
1087:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
1088:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
1089:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1090:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****    return(result);
1091:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
1092:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
1093:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
1094:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
1095:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
1096:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
1097:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1098:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1099:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1100:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
1101:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
1102:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
1103:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 32


1104:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
1105:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
1106:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1107:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****    return(result);
1108:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
1109:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
1110:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
1111:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
1112:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
1113:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
1114:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1115:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1116:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1117:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
1118:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
1119:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 341              		.loc 2 1119 31 discriminator 1 view .LVU84
 342              	.LBB15:
1120:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
1121:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 343              		.loc 2 1121 4 discriminator 1 view .LVU85
1122:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
1123:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 344              		.loc 2 1123 4 discriminator 1 view .LVU86
 345              		.syntax unified
 346              	@ 1123 "Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/c
 347 0010 42E80031 		strex r1, r3, [r2]
 348              	@ 0 "" 2
 349              	.LVL4:
1124:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****    return(result);
 350              		.loc 2 1124 4 discriminator 1 view .LVU87
 351              		.loc 2 1124 4 is_stmt 0 discriminator 1 view .LVU88
 352              		.thumb
 353              		.syntax unified
 354              	.LBE15:
 355              	.LBE14:
 121:Src/drv/drv_system.c **** 
 356              		.loc 1 121 5 discriminator 1 view .LVU89
 357 0014 0029     		cmp	r1, #0
 358 0016 F4D1     		bne	.L18
 123:Src/drv/drv_system.c **** }
 359              		.loc 1 123 5 is_stmt 1 view .LVU90
 123:Src/drv/drv_system.c **** }
 360              		.loc 1 123 37 is_stmt 0 view .LVU91
 361 0018 001B     		subs	r0, r0, r4
 362              	.LVL5:
 123:Src/drv/drv_system.c **** }
 363              		.loc 1 123 49 view .LVU92
 364 001a 084A     		ldr	r2, .L20+12
 365 001c 1268     		ldr	r2, [r2]
 366 001e B0FBF2F0 		udiv	r0, r0, r2
 124:Src/drv/drv_system.c **** 
 367              		.loc 1 124 1 view .LVU93
 368 0022 4FF47A72 		mov	r2, #1000
 369 0026 02FB0300 		mla	r0, r2, r3, r0
 370 002a 5DF8044B 		ldr	r4, [sp], #4
 371              		.cfi_restore 4
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 33


 372              		.cfi_def_cfa_offset 0
 373              	.LVL6:
 124:Src/drv/drv_system.c **** 
 374              		.loc 1 124 1 view .LVU94
 375 002e 7047     		bx	lr
 376              	.L21:
 377              		.align	2
 378              	.L20:
 379 0030 00000000 		.word	.LANCHOR2
 380 0034 001000E0 		.word	-536866816
 381 0038 00000000 		.word	.LANCHOR1
 382 003c 00000000 		.word	.LANCHOR0
 383              		.cfi_endproc
 384              	.LFE188:
 386              		.section	.text.millis,"ax",%progbits
 387              		.align	1
 388              		.global	millis
 389              		.syntax unified
 390              		.thumb
 391              		.thumb_func
 392              		.fpu fpv5-sp-d16
 394              	millis:
 395              	.LFB189:
 132:Src/drv/drv_system.c ****     return sysTickUptime;
 396              		.loc 1 132 1 is_stmt 1 view -0
 397              		.cfi_startproc
 398              		@ args = 0, pretend = 0, frame = 0
 399              		@ frame_needed = 0, uses_anonymous_args = 0
 400              		@ link register save eliminated.
 133:Src/drv/drv_system.c **** }
 401              		.loc 1 133 5 view .LVU96
 133:Src/drv/drv_system.c **** }
 402              		.loc 1 133 12 is_stmt 0 view .LVU97
 403 0000 014B     		ldr	r3, .L23
 404 0002 1868     		ldr	r0, [r3]
 134:Src/drv/drv_system.c **** 
 405              		.loc 1 134 1 view .LVU98
 406 0004 7047     		bx	lr
 407              	.L24:
 408 0006 00BF     		.align	2
 409              	.L23:
 410 0008 00000000 		.word	.LANCHOR2
 411              		.cfi_endproc
 412              	.LFE189:
 414              		.section	.text.delayMicroseconds,"ax",%progbits
 415              		.align	1
 416              		.global	delayMicroseconds
 417              		.syntax unified
 418              		.thumb
 419              		.thumb_func
 420              		.fpu fpv5-sp-d16
 422              	delayMicroseconds:
 423              	.LVL7:
 424              	.LFB190:
 141:Src/drv/drv_system.c ****     uint32_t elapsed = 0;
 425              		.loc 1 141 1 is_stmt 1 view -0
 426              		.cfi_startproc
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 34


 427              		@ args = 0, pretend = 0, frame = 0
 428              		@ frame_needed = 0, uses_anonymous_args = 0
 429              		@ link register save eliminated.
 142:Src/drv/drv_system.c ****     uint32_t lastCount = DWT->CYCCNT;
 430              		.loc 1 142 5 view .LVU100
 143:Src/drv/drv_system.c **** 
 431              		.loc 1 143 5 view .LVU101
 143:Src/drv/drv_system.c **** 
 432              		.loc 1 143 14 is_stmt 0 view .LVU102
 433 0000 0B4B     		ldr	r3, .L29
 434 0002 5A68     		ldr	r2, [r3, #4]
 435              	.LVL8:
 142:Src/drv/drv_system.c ****     uint32_t lastCount = DWT->CYCCNT;
 436              		.loc 1 142 14 view .LVU103
 437 0004 0023     		movs	r3, #0
 438 0006 07E0     		b	.L27
 439              	.LVL9:
 440              	.L28:
 441              	.LBB16:
 160:Src/drv/drv_system.c **** 
 442              		.loc 1 160 9 is_stmt 1 view .LVU104
 160:Src/drv/drv_system.c **** 
 443              		.loc 1 160 12 is_stmt 0 view .LVU105
 444 0008 801A     		subs	r0, r0, r2
 445              	.LVL10:
 163:Src/drv/drv_system.c ****     }
 446              		.loc 1 163 9 is_stmt 1 view .LVU106
 447 000a 0A4A     		ldr	r2, .L29+4
 448              	.LVL11:
 163:Src/drv/drv_system.c ****     }
 449              		.loc 1 163 9 is_stmt 0 view .LVU107
 450 000c 1268     		ldr	r2, [r2]
 163:Src/drv/drv_system.c ****     }
 451              		.loc 1 163 17 view .LVU108
 452 000e B3FBF2FC 		udiv	ip, r3, r2
 453 0012 02FB1C33 		mls	r3, r2, ip, r3
 454              	.LVL12:
 163:Src/drv/drv_system.c ****     }
 455              		.loc 1 163 17 view .LVU109
 456              	.LBE16:
 145:Src/drv/drv_system.c ****     {
 457              		.loc 1 145 11 is_stmt 1 view .LVU110
 458              	.LBB17:
 152:Src/drv/drv_system.c **** 
 459              		.loc 1 152 19 is_stmt 0 view .LVU111
 460 0016 0A46     		mov	r2, r1
 461              	.LVL13:
 462              	.L27:
 152:Src/drv/drv_system.c **** 
 463              		.loc 1 152 19 view .LVU112
 464              	.LBE17:
 145:Src/drv/drv_system.c ****     {
 465              		.loc 1 145 5 is_stmt 1 view .LVU113
 466              	.LBB18:
 147:Src/drv/drv_system.c ****         uint32_t elapsed_us;
 467              		.loc 1 147 9 view .LVU114
 147:Src/drv/drv_system.c ****         uint32_t elapsed_us;
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 35


 468              		.loc 1 147 27 is_stmt 0 view .LVU115
 469 0018 0549     		ldr	r1, .L29
 470 001a 4968     		ldr	r1, [r1, #4]
 471              	.LVL14:
 148:Src/drv/drv_system.c **** 
 472              		.loc 1 148 9 is_stmt 1 view .LVU116
 151:Src/drv/drv_system.c ****         lastCount = current_count;
 473              		.loc 1 151 9 view .LVU117
 151:Src/drv/drv_system.c ****         lastCount = current_count;
 474              		.loc 1 151 34 is_stmt 0 view .LVU118
 475 001c 8A1A     		subs	r2, r1, r2
 476              	.LVL15:
 151:Src/drv/drv_system.c ****         lastCount = current_count;
 477              		.loc 1 151 17 view .LVU119
 478 001e 1344     		add	r3, r3, r2
 479              	.LVL16:
 152:Src/drv/drv_system.c **** 
 480              		.loc 1 152 9 is_stmt 1 view .LVU120
 155:Src/drv/drv_system.c ****         if (elapsed_us >= us)
 481              		.loc 1 155 9 view .LVU121
 155:Src/drv/drv_system.c ****         if (elapsed_us >= us)
 482              		.loc 1 155 30 is_stmt 0 view .LVU122
 483 0020 044A     		ldr	r2, .L29+4
 484 0022 1268     		ldr	r2, [r2]
 155:Src/drv/drv_system.c ****         if (elapsed_us >= us)
 485              		.loc 1 155 20 view .LVU123
 486 0024 B3FBF2F2 		udiv	r2, r3, r2
 487              	.LVL17:
 156:Src/drv/drv_system.c ****             break;
 488              		.loc 1 156 9 is_stmt 1 view .LVU124
 156:Src/drv/drv_system.c ****             break;
 489              		.loc 1 156 12 is_stmt 0 view .LVU125
 490 0028 9042     		cmp	r0, r2
 491 002a EDD8     		bhi	.L28
 156:Src/drv/drv_system.c ****             break;
 492              		.loc 1 156 12 view .LVU126
 493              	.LBE18:
 165:Src/drv/drv_system.c **** 
 494              		.loc 1 165 1 view .LVU127
 495 002c 7047     		bx	lr
 496              	.L30:
 497 002e 00BF     		.align	2
 498              	.L29:
 499 0030 001000E0 		.word	-536866816
 500 0034 00000000 		.word	.LANCHOR0
 501              		.cfi_endproc
 502              	.LFE190:
 504              		.section	.text.delay,"ax",%progbits
 505              		.align	1
 506              		.global	delay
 507              		.syntax unified
 508              		.thumb
 509              		.thumb_func
 510              		.fpu fpv5-sp-d16
 512              	delay:
 513              	.LVL18:
 514              	.LFB191:
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 36


 172:Src/drv/drv_system.c ****     while (ms > 0)
 515              		.loc 1 172 1 is_stmt 1 view -0
 516              		.cfi_startproc
 517              		@ args = 0, pretend = 0, frame = 0
 518              		@ frame_needed = 0, uses_anonymous_args = 0
 172:Src/drv/drv_system.c ****     while (ms > 0)
 519              		.loc 1 172 1 is_stmt 0 view .LVU129
 520 0000 10B5     		push	{r4, lr}
 521              		.cfi_def_cfa_offset 8
 522              		.cfi_offset 4, -8
 523              		.cfi_offset 14, -4
 524 0002 0446     		mov	r4, r0
 173:Src/drv/drv_system.c ****     {
 525              		.loc 1 173 5 is_stmt 1 view .LVU130
 173:Src/drv/drv_system.c ****     {
 526              		.loc 1 173 11 is_stmt 0 view .LVU131
 527 0004 04E0     		b	.L32
 528              	.LVL19:
 529              	.L33:
 175:Src/drv/drv_system.c ****         ms--;
 530              		.loc 1 175 9 is_stmt 1 view .LVU132
 531 0006 4FF47A70 		mov	r0, #1000
 532 000a FFF7FEFF 		bl	delayMicroseconds
 533              	.LVL20:
 176:Src/drv/drv_system.c ****     }
 534              		.loc 1 176 9 view .LVU133
 176:Src/drv/drv_system.c ****     }
 535              		.loc 1 176 11 is_stmt 0 view .LVU134
 536 000e 013C     		subs	r4, r4, #1
 537              	.LVL21:
 538              	.L32:
 173:Src/drv/drv_system.c ****     {
 539              		.loc 1 173 11 is_stmt 1 view .LVU135
 540 0010 002C     		cmp	r4, #0
 541 0012 F8DC     		bgt	.L33
 178:Src/drv/drv_system.c **** 
 542              		.loc 1 178 1 is_stmt 0 view .LVU136
 543 0014 10BD     		pop	{r4, pc}
 178:Src/drv/drv_system.c **** 
 544              		.loc 1 178 1 view .LVU137
 545              		.cfi_endproc
 546              	.LFE191:
 548              		.section	.rodata.systemInit.str1.4,"aMS",%progbits,1
 549              		.align	2
 550              	.LC0:
 551 0000 0A424547 		.ascii	"\012BEGINNING INITIALIZATION\000"
 551      494E4E49 
 551      4E472049 
 551      4E495449 
 551      414C495A 
 552 001a 0000     		.align	2
 553              	.LC1:
 554 001c 2D2D2D2D 		.ascii	"----------------------------------\000"
 554      2D2D2D2D 
 554      2D2D2D2D 
 554      2D2D2D2D 
 554      2D2D2D2D 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 37


 555              		.section	.text.systemInit,"ax",%progbits
 556              		.align	1
 557              		.global	systemInit
 558              		.syntax unified
 559              		.thumb
 560              		.thumb_func
 561              		.fpu fpv5-sp-d16
 563              	systemInit:
 564              	.LFB192:
 185:Src/drv/drv_system.c ****     rcc216MHzInit();
 565              		.loc 1 185 1 is_stmt 1 view -0
 566              		.cfi_startproc
 567              		@ args = 0, pretend = 0, frame = 0
 568              		@ frame_needed = 0, uses_anonymous_args = 0
 569 0000 10B5     		push	{r4, lr}
 570              		.cfi_def_cfa_offset 8
 571              		.cfi_offset 4, -8
 572              		.cfi_offset 14, -4
 186:Src/drv/drv_system.c **** 
 573              		.loc 1 186 5 view .LVU139
 574 0002 FFF7FEFF 		bl	rcc216MHzInit
 575              	.LVL22:
 188:Src/drv/drv_system.c **** 
 576              		.loc 1 188 5 view .LVU140
 577 0006 2B4B     		ldr	r3, .L41
 578 0008 1B68     		ldr	r3, [r3]
 579 000a 2B4A     		ldr	r2, .L41+4
 580 000c A2FB0323 		umull	r2, r3, r2, r3
 581 0010 9B09     		lsrs	r3, r3, #6
 582              	.LVL23:
 583              	.LBB19:
 584              	.LBI19:
 585              		.file 3 "Libraries/CMSIS/Include/core_cm7.h"
   1:Libraries/CMSIS/Include/core_cm7.h **** /**************************************************************************//**
   2:Libraries/CMSIS/Include/core_cm7.h ****  * @file     core_cm7.h
   3:Libraries/CMSIS/Include/core_cm7.h ****  * @brief    CMSIS Cortex-M7 Core Peripheral Access Layer Header File
   4:Libraries/CMSIS/Include/core_cm7.h ****  * @version  V5.0.8
   5:Libraries/CMSIS/Include/core_cm7.h ****  * @date     04. June 2018
   6:Libraries/CMSIS/Include/core_cm7.h ****  ******************************************************************************/
   7:Libraries/CMSIS/Include/core_cm7.h **** /*
   8:Libraries/CMSIS/Include/core_cm7.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Libraries/CMSIS/Include/core_cm7.h ****  *
  10:Libraries/CMSIS/Include/core_cm7.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Libraries/CMSIS/Include/core_cm7.h ****  *
  12:Libraries/CMSIS/Include/core_cm7.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Libraries/CMSIS/Include/core_cm7.h ****  * not use this file except in compliance with the License.
  14:Libraries/CMSIS/Include/core_cm7.h ****  * You may obtain a copy of the License at
  15:Libraries/CMSIS/Include/core_cm7.h ****  *
  16:Libraries/CMSIS/Include/core_cm7.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Libraries/CMSIS/Include/core_cm7.h ****  *
  18:Libraries/CMSIS/Include/core_cm7.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Libraries/CMSIS/Include/core_cm7.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Libraries/CMSIS/Include/core_cm7.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Libraries/CMSIS/Include/core_cm7.h ****  * See the License for the specific language governing permissions and
  22:Libraries/CMSIS/Include/core_cm7.h ****  * limitations under the License.
  23:Libraries/CMSIS/Include/core_cm7.h ****  */
  24:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 38


  25:Libraries/CMSIS/Include/core_cm7.h **** #if   defined ( __ICCARM__ )
  26:Libraries/CMSIS/Include/core_cm7.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Libraries/CMSIS/Include/core_cm7.h **** #elif defined (__clang__)
  28:Libraries/CMSIS/Include/core_cm7.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Libraries/CMSIS/Include/core_cm7.h **** #endif
  30:Libraries/CMSIS/Include/core_cm7.h **** 
  31:Libraries/CMSIS/Include/core_cm7.h **** #ifndef __CORE_CM7_H_GENERIC
  32:Libraries/CMSIS/Include/core_cm7.h **** #define __CORE_CM7_H_GENERIC
  33:Libraries/CMSIS/Include/core_cm7.h **** 
  34:Libraries/CMSIS/Include/core_cm7.h **** #include <stdint.h>
  35:Libraries/CMSIS/Include/core_cm7.h **** 
  36:Libraries/CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
  37:Libraries/CMSIS/Include/core_cm7.h ****  extern "C" {
  38:Libraries/CMSIS/Include/core_cm7.h **** #endif
  39:Libraries/CMSIS/Include/core_cm7.h **** 
  40:Libraries/CMSIS/Include/core_cm7.h **** /**
  41:Libraries/CMSIS/Include/core_cm7.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Libraries/CMSIS/Include/core_cm7.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Libraries/CMSIS/Include/core_cm7.h **** 
  44:Libraries/CMSIS/Include/core_cm7.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Libraries/CMSIS/Include/core_cm7.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Libraries/CMSIS/Include/core_cm7.h **** 
  47:Libraries/CMSIS/Include/core_cm7.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Libraries/CMSIS/Include/core_cm7.h ****      Unions are used for effective representation of core registers.
  49:Libraries/CMSIS/Include/core_cm7.h **** 
  50:Libraries/CMSIS/Include/core_cm7.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Libraries/CMSIS/Include/core_cm7.h ****      Function-like macros are used to allow more efficient code.
  52:Libraries/CMSIS/Include/core_cm7.h ****  */
  53:Libraries/CMSIS/Include/core_cm7.h **** 
  54:Libraries/CMSIS/Include/core_cm7.h **** 
  55:Libraries/CMSIS/Include/core_cm7.h **** /*******************************************************************************
  56:Libraries/CMSIS/Include/core_cm7.h ****  *                 CMSIS definitions
  57:Libraries/CMSIS/Include/core_cm7.h ****  ******************************************************************************/
  58:Libraries/CMSIS/Include/core_cm7.h **** /**
  59:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup Cortex_M7
  60:Libraries/CMSIS/Include/core_cm7.h ****   @{
  61:Libraries/CMSIS/Include/core_cm7.h ****  */
  62:Libraries/CMSIS/Include/core_cm7.h **** 
  63:Libraries/CMSIS/Include/core_cm7.h **** #include "../../../Libraries/CMSIS/Include/cmsis_version.h"
  64:Libraries/CMSIS/Include/core_cm7.h **** 
  65:Libraries/CMSIS/Include/core_cm7.h **** /* CMSIS CM7 definitions */
  66:Libraries/CMSIS/Include/core_cm7.h **** #define __CM7_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [31:1
  67:Libraries/CMSIS/Include/core_cm7.h **** #define __CM7_CMSIS_VERSION_SUB   ( __CM_CMSIS_VERSION_SUB)                  /*!< \deprecated [15:0
  68:Libraries/CMSIS/Include/core_cm7.h **** #define __CM7_CMSIS_VERSION       ((__CM7_CMSIS_VERSION_MAIN << 16U) | \
  69:Libraries/CMSIS/Include/core_cm7.h ****                                     __CM7_CMSIS_VERSION_SUB           )      /*!< \deprecated CMSIS
  70:Libraries/CMSIS/Include/core_cm7.h **** 
  71:Libraries/CMSIS/Include/core_cm7.h **** #define __CORTEX_M                (7U)                                       /*!< Cortex-M Core */
  72:Libraries/CMSIS/Include/core_cm7.h **** 
  73:Libraries/CMSIS/Include/core_cm7.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Libraries/CMSIS/Include/core_cm7.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Libraries/CMSIS/Include/core_cm7.h **** */
  76:Libraries/CMSIS/Include/core_cm7.h **** #if defined ( __CC_ARM )
  77:Libraries/CMSIS/Include/core_cm7.h ****   #if defined __TARGET_FPU_VFP
  78:Libraries/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
  80:Libraries/CMSIS/Include/core_cm7.h ****     #else
  81:Libraries/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 39


  82:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
  83:Libraries/CMSIS/Include/core_cm7.h ****     #endif
  84:Libraries/CMSIS/Include/core_cm7.h ****   #else
  85:Libraries/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
  86:Libraries/CMSIS/Include/core_cm7.h ****   #endif
  87:Libraries/CMSIS/Include/core_cm7.h **** 
  88:Libraries/CMSIS/Include/core_cm7.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Libraries/CMSIS/Include/core_cm7.h ****   #if defined __ARM_PCS_VFP
  90:Libraries/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
  92:Libraries/CMSIS/Include/core_cm7.h ****     #else
  93:Libraries/CMSIS/Include/core_cm7.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
  95:Libraries/CMSIS/Include/core_cm7.h ****     #endif
  96:Libraries/CMSIS/Include/core_cm7.h ****   #else
  97:Libraries/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
  98:Libraries/CMSIS/Include/core_cm7.h ****   #endif
  99:Libraries/CMSIS/Include/core_cm7.h **** 
 100:Libraries/CMSIS/Include/core_cm7.h **** #elif defined ( __GNUC__ )
 101:Libraries/CMSIS/Include/core_cm7.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Libraries/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 104:Libraries/CMSIS/Include/core_cm7.h ****     #else
 105:Libraries/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 107:Libraries/CMSIS/Include/core_cm7.h ****     #endif
 108:Libraries/CMSIS/Include/core_cm7.h ****   #else
 109:Libraries/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 110:Libraries/CMSIS/Include/core_cm7.h ****   #endif
 111:Libraries/CMSIS/Include/core_cm7.h **** 
 112:Libraries/CMSIS/Include/core_cm7.h **** #elif defined ( __ICCARM__ )
 113:Libraries/CMSIS/Include/core_cm7.h ****   #if defined __ARMVFP__
 114:Libraries/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 116:Libraries/CMSIS/Include/core_cm7.h ****     #else
 117:Libraries/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 119:Libraries/CMSIS/Include/core_cm7.h ****     #endif
 120:Libraries/CMSIS/Include/core_cm7.h ****   #else
 121:Libraries/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 122:Libraries/CMSIS/Include/core_cm7.h ****   #endif
 123:Libraries/CMSIS/Include/core_cm7.h **** 
 124:Libraries/CMSIS/Include/core_cm7.h **** #elif defined ( __TI_ARM__ )
 125:Libraries/CMSIS/Include/core_cm7.h ****   #if defined __TI_VFP_SUPPORT__
 126:Libraries/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 128:Libraries/CMSIS/Include/core_cm7.h ****     #else
 129:Libraries/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 131:Libraries/CMSIS/Include/core_cm7.h ****     #endif
 132:Libraries/CMSIS/Include/core_cm7.h ****   #else
 133:Libraries/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 134:Libraries/CMSIS/Include/core_cm7.h ****   #endif
 135:Libraries/CMSIS/Include/core_cm7.h **** 
 136:Libraries/CMSIS/Include/core_cm7.h **** #elif defined ( __TASKING__ )
 137:Libraries/CMSIS/Include/core_cm7.h ****   #if defined __FPU_VFP__
 138:Libraries/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 40


 139:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 140:Libraries/CMSIS/Include/core_cm7.h ****     #else
 141:Libraries/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 143:Libraries/CMSIS/Include/core_cm7.h ****     #endif
 144:Libraries/CMSIS/Include/core_cm7.h ****   #else
 145:Libraries/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 146:Libraries/CMSIS/Include/core_cm7.h ****   #endif
 147:Libraries/CMSIS/Include/core_cm7.h **** 
 148:Libraries/CMSIS/Include/core_cm7.h **** #elif defined ( __CSMC__ )
 149:Libraries/CMSIS/Include/core_cm7.h ****   #if ( __CSMC__ & 0x400U)
 150:Libraries/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 152:Libraries/CMSIS/Include/core_cm7.h ****     #else
 153:Libraries/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Libraries/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 155:Libraries/CMSIS/Include/core_cm7.h ****     #endif
 156:Libraries/CMSIS/Include/core_cm7.h ****   #else
 157:Libraries/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 158:Libraries/CMSIS/Include/core_cm7.h ****   #endif
 159:Libraries/CMSIS/Include/core_cm7.h **** 
 160:Libraries/CMSIS/Include/core_cm7.h **** #endif
 161:Libraries/CMSIS/Include/core_cm7.h **** 
 162:Libraries/CMSIS/Include/core_cm7.h **** #include "../../../Libraries/CMSIS/Include/cmsis_compiler.h"               /* CMSIS compiler specif
 163:Libraries/CMSIS/Include/core_cm7.h **** 
 164:Libraries/CMSIS/Include/core_cm7.h **** 
 165:Libraries/CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
 166:Libraries/CMSIS/Include/core_cm7.h **** }
 167:Libraries/CMSIS/Include/core_cm7.h **** #endif
 168:Libraries/CMSIS/Include/core_cm7.h **** 
 169:Libraries/CMSIS/Include/core_cm7.h **** #endif /* __CORE_CM7_H_GENERIC */
 170:Libraries/CMSIS/Include/core_cm7.h **** 
 171:Libraries/CMSIS/Include/core_cm7.h **** #ifndef __CMSIS_GENERIC
 172:Libraries/CMSIS/Include/core_cm7.h **** 
 173:Libraries/CMSIS/Include/core_cm7.h **** #ifndef __CORE_CM7_H_DEPENDANT
 174:Libraries/CMSIS/Include/core_cm7.h **** #define __CORE_CM7_H_DEPENDANT
 175:Libraries/CMSIS/Include/core_cm7.h **** 
 176:Libraries/CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
 177:Libraries/CMSIS/Include/core_cm7.h ****  extern "C" {
 178:Libraries/CMSIS/Include/core_cm7.h **** #endif
 179:Libraries/CMSIS/Include/core_cm7.h **** 
 180:Libraries/CMSIS/Include/core_cm7.h **** /* check device defines and use defaults */
 181:Libraries/CMSIS/Include/core_cm7.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Libraries/CMSIS/Include/core_cm7.h ****   #ifndef __CM7_REV
 183:Libraries/CMSIS/Include/core_cm7.h ****     #define __CM7_REV               0x0000U
 184:Libraries/CMSIS/Include/core_cm7.h ****     #warning "__CM7_REV not defined in device header file; using default!"
 185:Libraries/CMSIS/Include/core_cm7.h ****   #endif
 186:Libraries/CMSIS/Include/core_cm7.h **** 
 187:Libraries/CMSIS/Include/core_cm7.h ****   #ifndef __FPU_PRESENT
 188:Libraries/CMSIS/Include/core_cm7.h ****     #define __FPU_PRESENT             0U
 189:Libraries/CMSIS/Include/core_cm7.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Libraries/CMSIS/Include/core_cm7.h ****   #endif
 191:Libraries/CMSIS/Include/core_cm7.h **** 
 192:Libraries/CMSIS/Include/core_cm7.h ****   #ifndef __MPU_PRESENT
 193:Libraries/CMSIS/Include/core_cm7.h ****     #define __MPU_PRESENT             0U
 194:Libraries/CMSIS/Include/core_cm7.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Libraries/CMSIS/Include/core_cm7.h ****   #endif
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 41


 196:Libraries/CMSIS/Include/core_cm7.h **** 
 197:Libraries/CMSIS/Include/core_cm7.h ****   #ifndef __ICACHE_PRESENT
 198:Libraries/CMSIS/Include/core_cm7.h ****     #define __ICACHE_PRESENT          0U
 199:Libraries/CMSIS/Include/core_cm7.h ****     #warning "__ICACHE_PRESENT not defined in device header file; using default!"
 200:Libraries/CMSIS/Include/core_cm7.h ****   #endif
 201:Libraries/CMSIS/Include/core_cm7.h **** 
 202:Libraries/CMSIS/Include/core_cm7.h ****   #ifndef __DCACHE_PRESENT
 203:Libraries/CMSIS/Include/core_cm7.h ****     #define __DCACHE_PRESENT          0U
 204:Libraries/CMSIS/Include/core_cm7.h ****     #warning "__DCACHE_PRESENT not defined in device header file; using default!"
 205:Libraries/CMSIS/Include/core_cm7.h ****   #endif
 206:Libraries/CMSIS/Include/core_cm7.h **** 
 207:Libraries/CMSIS/Include/core_cm7.h ****   #ifndef __DTCM_PRESENT
 208:Libraries/CMSIS/Include/core_cm7.h ****     #define __DTCM_PRESENT            0U
 209:Libraries/CMSIS/Include/core_cm7.h ****     #warning "__DTCM_PRESENT        not defined in device header file; using default!"
 210:Libraries/CMSIS/Include/core_cm7.h ****   #endif
 211:Libraries/CMSIS/Include/core_cm7.h **** 
 212:Libraries/CMSIS/Include/core_cm7.h ****   #ifndef __NVIC_PRIO_BITS
 213:Libraries/CMSIS/Include/core_cm7.h ****     #define __NVIC_PRIO_BITS          3U
 214:Libraries/CMSIS/Include/core_cm7.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 215:Libraries/CMSIS/Include/core_cm7.h ****   #endif
 216:Libraries/CMSIS/Include/core_cm7.h **** 
 217:Libraries/CMSIS/Include/core_cm7.h ****   #ifndef __Vendor_SysTickConfig
 218:Libraries/CMSIS/Include/core_cm7.h ****     #define __Vendor_SysTickConfig    0U
 219:Libraries/CMSIS/Include/core_cm7.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 220:Libraries/CMSIS/Include/core_cm7.h ****   #endif
 221:Libraries/CMSIS/Include/core_cm7.h **** #endif
 222:Libraries/CMSIS/Include/core_cm7.h **** 
 223:Libraries/CMSIS/Include/core_cm7.h **** /* IO definitions (access restrictions to peripheral registers) */
 224:Libraries/CMSIS/Include/core_cm7.h **** /**
 225:Libraries/CMSIS/Include/core_cm7.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 226:Libraries/CMSIS/Include/core_cm7.h **** 
 227:Libraries/CMSIS/Include/core_cm7.h ****     <strong>IO Type Qualifiers</strong> are used
 228:Libraries/CMSIS/Include/core_cm7.h ****     \li to specify the access to peripheral variables.
 229:Libraries/CMSIS/Include/core_cm7.h ****     \li for automatic generation of peripheral register debug information.
 230:Libraries/CMSIS/Include/core_cm7.h **** */
 231:Libraries/CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
 232:Libraries/CMSIS/Include/core_cm7.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 233:Libraries/CMSIS/Include/core_cm7.h **** #else
 234:Libraries/CMSIS/Include/core_cm7.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 235:Libraries/CMSIS/Include/core_cm7.h **** #endif
 236:Libraries/CMSIS/Include/core_cm7.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 237:Libraries/CMSIS/Include/core_cm7.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 238:Libraries/CMSIS/Include/core_cm7.h **** 
 239:Libraries/CMSIS/Include/core_cm7.h **** /* following defines should be used for structure members */
 240:Libraries/CMSIS/Include/core_cm7.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 241:Libraries/CMSIS/Include/core_cm7.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 242:Libraries/CMSIS/Include/core_cm7.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 243:Libraries/CMSIS/Include/core_cm7.h **** 
 244:Libraries/CMSIS/Include/core_cm7.h **** /*@} end of group Cortex_M7 */
 245:Libraries/CMSIS/Include/core_cm7.h **** 
 246:Libraries/CMSIS/Include/core_cm7.h **** 
 247:Libraries/CMSIS/Include/core_cm7.h **** 
 248:Libraries/CMSIS/Include/core_cm7.h **** /*******************************************************************************
 249:Libraries/CMSIS/Include/core_cm7.h ****  *                 Register Abstraction
 250:Libraries/CMSIS/Include/core_cm7.h ****   Core Register contain:
 251:Libraries/CMSIS/Include/core_cm7.h ****   - Core Register
 252:Libraries/CMSIS/Include/core_cm7.h ****   - Core NVIC Register
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 42


 253:Libraries/CMSIS/Include/core_cm7.h ****   - Core SCB Register
 254:Libraries/CMSIS/Include/core_cm7.h ****   - Core SysTick Register
 255:Libraries/CMSIS/Include/core_cm7.h ****   - Core Debug Register
 256:Libraries/CMSIS/Include/core_cm7.h ****   - Core MPU Register
 257:Libraries/CMSIS/Include/core_cm7.h ****   - Core FPU Register
 258:Libraries/CMSIS/Include/core_cm7.h ****  ******************************************************************************/
 259:Libraries/CMSIS/Include/core_cm7.h **** /**
 260:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 261:Libraries/CMSIS/Include/core_cm7.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 262:Libraries/CMSIS/Include/core_cm7.h **** */
 263:Libraries/CMSIS/Include/core_cm7.h **** 
 264:Libraries/CMSIS/Include/core_cm7.h **** /**
 265:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
 266:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 267:Libraries/CMSIS/Include/core_cm7.h ****   \brief      Core Register type definitions.
 268:Libraries/CMSIS/Include/core_cm7.h ****   @{
 269:Libraries/CMSIS/Include/core_cm7.h ****  */
 270:Libraries/CMSIS/Include/core_cm7.h **** 
 271:Libraries/CMSIS/Include/core_cm7.h **** /**
 272:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 273:Libraries/CMSIS/Include/core_cm7.h ****  */
 274:Libraries/CMSIS/Include/core_cm7.h **** typedef union
 275:Libraries/CMSIS/Include/core_cm7.h **** {
 276:Libraries/CMSIS/Include/core_cm7.h ****   struct
 277:Libraries/CMSIS/Include/core_cm7.h ****   {
 278:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 279:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 280:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 281:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 282:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 283:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 284:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 285:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 286:Libraries/CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 287:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 288:Libraries/CMSIS/Include/core_cm7.h **** } APSR_Type;
 289:Libraries/CMSIS/Include/core_cm7.h **** 
 290:Libraries/CMSIS/Include/core_cm7.h **** /* APSR Register Definitions */
 291:Libraries/CMSIS/Include/core_cm7.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 292:Libraries/CMSIS/Include/core_cm7.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 293:Libraries/CMSIS/Include/core_cm7.h **** 
 294:Libraries/CMSIS/Include/core_cm7.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 295:Libraries/CMSIS/Include/core_cm7.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 296:Libraries/CMSIS/Include/core_cm7.h **** 
 297:Libraries/CMSIS/Include/core_cm7.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 298:Libraries/CMSIS/Include/core_cm7.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 299:Libraries/CMSIS/Include/core_cm7.h **** 
 300:Libraries/CMSIS/Include/core_cm7.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 301:Libraries/CMSIS/Include/core_cm7.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 302:Libraries/CMSIS/Include/core_cm7.h **** 
 303:Libraries/CMSIS/Include/core_cm7.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 304:Libraries/CMSIS/Include/core_cm7.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 305:Libraries/CMSIS/Include/core_cm7.h **** 
 306:Libraries/CMSIS/Include/core_cm7.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 307:Libraries/CMSIS/Include/core_cm7.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 308:Libraries/CMSIS/Include/core_cm7.h **** 
 309:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 43


 310:Libraries/CMSIS/Include/core_cm7.h **** /**
 311:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 312:Libraries/CMSIS/Include/core_cm7.h ****  */
 313:Libraries/CMSIS/Include/core_cm7.h **** typedef union
 314:Libraries/CMSIS/Include/core_cm7.h **** {
 315:Libraries/CMSIS/Include/core_cm7.h ****   struct
 316:Libraries/CMSIS/Include/core_cm7.h ****   {
 317:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 318:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 319:Libraries/CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 320:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 321:Libraries/CMSIS/Include/core_cm7.h **** } IPSR_Type;
 322:Libraries/CMSIS/Include/core_cm7.h **** 
 323:Libraries/CMSIS/Include/core_cm7.h **** /* IPSR Register Definitions */
 324:Libraries/CMSIS/Include/core_cm7.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 325:Libraries/CMSIS/Include/core_cm7.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 326:Libraries/CMSIS/Include/core_cm7.h **** 
 327:Libraries/CMSIS/Include/core_cm7.h **** 
 328:Libraries/CMSIS/Include/core_cm7.h **** /**
 329:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 330:Libraries/CMSIS/Include/core_cm7.h ****  */
 331:Libraries/CMSIS/Include/core_cm7.h **** typedef union
 332:Libraries/CMSIS/Include/core_cm7.h **** {
 333:Libraries/CMSIS/Include/core_cm7.h ****   struct
 334:Libraries/CMSIS/Include/core_cm7.h ****   {
 335:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 336:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 337:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 338:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 339:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 340:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 341:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 342:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 343:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 344:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 345:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 346:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 347:Libraries/CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 348:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 349:Libraries/CMSIS/Include/core_cm7.h **** } xPSR_Type;
 350:Libraries/CMSIS/Include/core_cm7.h **** 
 351:Libraries/CMSIS/Include/core_cm7.h **** /* xPSR Register Definitions */
 352:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 353:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 354:Libraries/CMSIS/Include/core_cm7.h **** 
 355:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 356:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 357:Libraries/CMSIS/Include/core_cm7.h **** 
 358:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 359:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 360:Libraries/CMSIS/Include/core_cm7.h **** 
 361:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 362:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 363:Libraries/CMSIS/Include/core_cm7.h **** 
 364:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 365:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 366:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 44


 367:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 368:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 369:Libraries/CMSIS/Include/core_cm7.h **** 
 370:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 371:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 372:Libraries/CMSIS/Include/core_cm7.h **** 
 373:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 374:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 375:Libraries/CMSIS/Include/core_cm7.h **** 
 376:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 377:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 378:Libraries/CMSIS/Include/core_cm7.h **** 
 379:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 380:Libraries/CMSIS/Include/core_cm7.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 381:Libraries/CMSIS/Include/core_cm7.h **** 
 382:Libraries/CMSIS/Include/core_cm7.h **** 
 383:Libraries/CMSIS/Include/core_cm7.h **** /**
 384:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Control Registers (CONTROL).
 385:Libraries/CMSIS/Include/core_cm7.h ****  */
 386:Libraries/CMSIS/Include/core_cm7.h **** typedef union
 387:Libraries/CMSIS/Include/core_cm7.h **** {
 388:Libraries/CMSIS/Include/core_cm7.h ****   struct
 389:Libraries/CMSIS/Include/core_cm7.h ****   {
 390:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 391:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 392:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 393:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 394:Libraries/CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 395:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 396:Libraries/CMSIS/Include/core_cm7.h **** } CONTROL_Type;
 397:Libraries/CMSIS/Include/core_cm7.h **** 
 398:Libraries/CMSIS/Include/core_cm7.h **** /* CONTROL Register Definitions */
 399:Libraries/CMSIS/Include/core_cm7.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 400:Libraries/CMSIS/Include/core_cm7.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 401:Libraries/CMSIS/Include/core_cm7.h **** 
 402:Libraries/CMSIS/Include/core_cm7.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 403:Libraries/CMSIS/Include/core_cm7.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 404:Libraries/CMSIS/Include/core_cm7.h **** 
 405:Libraries/CMSIS/Include/core_cm7.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 406:Libraries/CMSIS/Include/core_cm7.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 407:Libraries/CMSIS/Include/core_cm7.h **** 
 408:Libraries/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_CORE */
 409:Libraries/CMSIS/Include/core_cm7.h **** 
 410:Libraries/CMSIS/Include/core_cm7.h **** 
 411:Libraries/CMSIS/Include/core_cm7.h **** /**
 412:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
 413:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 414:Libraries/CMSIS/Include/core_cm7.h ****   \brief      Type definitions for the NVIC Registers
 415:Libraries/CMSIS/Include/core_cm7.h ****   @{
 416:Libraries/CMSIS/Include/core_cm7.h ****  */
 417:Libraries/CMSIS/Include/core_cm7.h **** 
 418:Libraries/CMSIS/Include/core_cm7.h **** /**
 419:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 420:Libraries/CMSIS/Include/core_cm7.h ****  */
 421:Libraries/CMSIS/Include/core_cm7.h **** typedef struct
 422:Libraries/CMSIS/Include/core_cm7.h **** {
 423:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 45


 424:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[24U];
 425:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 426:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RSERVED1[24U];
 427:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 428:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[24U];
 429:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 430:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[24U];
 431:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 432:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[56U];
 433:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 434:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[644U];
 435:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 436:Libraries/CMSIS/Include/core_cm7.h **** }  NVIC_Type;
 437:Libraries/CMSIS/Include/core_cm7.h **** 
 438:Libraries/CMSIS/Include/core_cm7.h **** /* Software Triggered Interrupt Register Definitions */
 439:Libraries/CMSIS/Include/core_cm7.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 440:Libraries/CMSIS/Include/core_cm7.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 441:Libraries/CMSIS/Include/core_cm7.h **** 
 442:Libraries/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_NVIC */
 443:Libraries/CMSIS/Include/core_cm7.h **** 
 444:Libraries/CMSIS/Include/core_cm7.h **** 
 445:Libraries/CMSIS/Include/core_cm7.h **** /**
 446:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
 447:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 448:Libraries/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the System Control Block Registers
 449:Libraries/CMSIS/Include/core_cm7.h ****   @{
 450:Libraries/CMSIS/Include/core_cm7.h ****  */
 451:Libraries/CMSIS/Include/core_cm7.h **** 
 452:Libraries/CMSIS/Include/core_cm7.h **** /**
 453:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the System Control Block (SCB).
 454:Libraries/CMSIS/Include/core_cm7.h ****  */
 455:Libraries/CMSIS/Include/core_cm7.h **** typedef struct
 456:Libraries/CMSIS/Include/core_cm7.h **** {
 457:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 458:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 459:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 460:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 461:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 462:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 463:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 464:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 465:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 466:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 467:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 468:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 469:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 470:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 471:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 472:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 473:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_AFR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 474:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_MFR[4U];             /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 475:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_ISAR[5U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 476:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
 477:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
 478:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
 479:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
 480:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 46


 481:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 482:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[93U];
 483:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Reg
 484:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[15U];
 485:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0
 486:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1
 487:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2
 488:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[1U];
 489:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
 490:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED6[1U];
 491:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU
 492:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC
 493:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
 494:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
 495:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
 496:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
 497:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by 
 498:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by 
 499:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED7[6U];
 500:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ITCMCR;                 /*!< Offset: 0x290 (R/W)  Instruction Tightly-Coupled Memo
 501:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DTCMCR;                 /*!< Offset: 0x294 (R/W)  Data Tightly-Coupled Memory Cont
 502:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t AHBPCR;                 /*!< Offset: 0x298 (R/W)  AHBP Control Register */
 503:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CACR;                   /*!< Offset: 0x29C (R/W)  L1 Cache Control Register */
 504:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t AHBSCR;                 /*!< Offset: 0x2A0 (R/W)  AHB Slave Control Register */
 505:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED8[1U];
 506:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ABFSR;                  /*!< Offset: 0x2A8 (R/W)  Auxiliary Bus Fault Status Regis
 507:Libraries/CMSIS/Include/core_cm7.h **** } SCB_Type;
 508:Libraries/CMSIS/Include/core_cm7.h **** 
 509:Libraries/CMSIS/Include/core_cm7.h **** /* SCB CPUID Register Definitions */
 510:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 511:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 512:Libraries/CMSIS/Include/core_cm7.h **** 
 513:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 514:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 515:Libraries/CMSIS/Include/core_cm7.h **** 
 516:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 517:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 518:Libraries/CMSIS/Include/core_cm7.h **** 
 519:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 520:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 521:Libraries/CMSIS/Include/core_cm7.h **** 
 522:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 523:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 524:Libraries/CMSIS/Include/core_cm7.h **** 
 525:Libraries/CMSIS/Include/core_cm7.h **** /* SCB Interrupt Control State Register Definitions */
 526:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 527:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 528:Libraries/CMSIS/Include/core_cm7.h **** 
 529:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 530:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 531:Libraries/CMSIS/Include/core_cm7.h **** 
 532:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 533:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 534:Libraries/CMSIS/Include/core_cm7.h **** 
 535:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 536:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 537:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 47


 538:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 539:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 540:Libraries/CMSIS/Include/core_cm7.h **** 
 541:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 542:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 543:Libraries/CMSIS/Include/core_cm7.h **** 
 544:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 545:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 546:Libraries/CMSIS/Include/core_cm7.h **** 
 547:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 548:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 549:Libraries/CMSIS/Include/core_cm7.h **** 
 550:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 551:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 552:Libraries/CMSIS/Include/core_cm7.h **** 
 553:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 554:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 555:Libraries/CMSIS/Include/core_cm7.h **** 
 556:Libraries/CMSIS/Include/core_cm7.h **** /* SCB Vector Table Offset Register Definitions */
 557:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 558:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 559:Libraries/CMSIS/Include/core_cm7.h **** 
 560:Libraries/CMSIS/Include/core_cm7.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 561:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 562:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 563:Libraries/CMSIS/Include/core_cm7.h **** 
 564:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 565:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 566:Libraries/CMSIS/Include/core_cm7.h **** 
 567:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 568:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 569:Libraries/CMSIS/Include/core_cm7.h **** 
 570:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 571:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 572:Libraries/CMSIS/Include/core_cm7.h **** 
 573:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 574:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 575:Libraries/CMSIS/Include/core_cm7.h **** 
 576:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 577:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 578:Libraries/CMSIS/Include/core_cm7.h **** 
 579:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 580:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 581:Libraries/CMSIS/Include/core_cm7.h **** 
 582:Libraries/CMSIS/Include/core_cm7.h **** /* SCB System Control Register Definitions */
 583:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 584:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 585:Libraries/CMSIS/Include/core_cm7.h **** 
 586:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 587:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 588:Libraries/CMSIS/Include/core_cm7.h **** 
 589:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 590:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 591:Libraries/CMSIS/Include/core_cm7.h **** 
 592:Libraries/CMSIS/Include/core_cm7.h **** /* SCB Configuration Control Register Definitions */
 593:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_BP_Pos                      18U                                           /*!< SCB 
 594:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 48


 595:Libraries/CMSIS/Include/core_cm7.h **** 
 596:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_IC_Pos                      17U                                           /*!< SCB 
 597:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB 
 598:Libraries/CMSIS/Include/core_cm7.h **** 
 599:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_DC_Pos                      16U                                           /*!< SCB 
 600:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB 
 601:Libraries/CMSIS/Include/core_cm7.h **** 
 602:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 603:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 604:Libraries/CMSIS/Include/core_cm7.h **** 
 605:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 606:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 607:Libraries/CMSIS/Include/core_cm7.h **** 
 608:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 609:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 610:Libraries/CMSIS/Include/core_cm7.h **** 
 611:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 612:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 613:Libraries/CMSIS/Include/core_cm7.h **** 
 614:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 615:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 616:Libraries/CMSIS/Include/core_cm7.h **** 
 617:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 618:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 619:Libraries/CMSIS/Include/core_cm7.h **** 
 620:Libraries/CMSIS/Include/core_cm7.h **** /* SCB System Handler Control and State Register Definitions */
 621:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 622:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 623:Libraries/CMSIS/Include/core_cm7.h **** 
 624:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 625:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 626:Libraries/CMSIS/Include/core_cm7.h **** 
 627:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 628:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 629:Libraries/CMSIS/Include/core_cm7.h **** 
 630:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 631:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 632:Libraries/CMSIS/Include/core_cm7.h **** 
 633:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 634:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 635:Libraries/CMSIS/Include/core_cm7.h **** 
 636:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 637:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 638:Libraries/CMSIS/Include/core_cm7.h **** 
 639:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 640:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 641:Libraries/CMSIS/Include/core_cm7.h **** 
 642:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 643:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 644:Libraries/CMSIS/Include/core_cm7.h **** 
 645:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 646:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 647:Libraries/CMSIS/Include/core_cm7.h **** 
 648:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 649:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 650:Libraries/CMSIS/Include/core_cm7.h **** 
 651:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 49


 652:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 653:Libraries/CMSIS/Include/core_cm7.h **** 
 654:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 655:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 656:Libraries/CMSIS/Include/core_cm7.h **** 
 657:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 658:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 659:Libraries/CMSIS/Include/core_cm7.h **** 
 660:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 661:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 662:Libraries/CMSIS/Include/core_cm7.h **** 
 663:Libraries/CMSIS/Include/core_cm7.h **** /* SCB Configurable Fault Status Register Definitions */
 664:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 665:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 666:Libraries/CMSIS/Include/core_cm7.h **** 
 667:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 668:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 669:Libraries/CMSIS/Include/core_cm7.h **** 
 670:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 671:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 672:Libraries/CMSIS/Include/core_cm7.h **** 
 673:Libraries/CMSIS/Include/core_cm7.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 674:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 675:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 676:Libraries/CMSIS/Include/core_cm7.h **** 
 677:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 678:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 679:Libraries/CMSIS/Include/core_cm7.h **** 
 680:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 681:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 682:Libraries/CMSIS/Include/core_cm7.h **** 
 683:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 684:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 685:Libraries/CMSIS/Include/core_cm7.h **** 
 686:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 687:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 688:Libraries/CMSIS/Include/core_cm7.h **** 
 689:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 690:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 691:Libraries/CMSIS/Include/core_cm7.h **** 
 692:Libraries/CMSIS/Include/core_cm7.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 693:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 694:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 695:Libraries/CMSIS/Include/core_cm7.h **** 
 696:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 697:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 698:Libraries/CMSIS/Include/core_cm7.h **** 
 699:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 700:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 701:Libraries/CMSIS/Include/core_cm7.h **** 
 702:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 703:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 704:Libraries/CMSIS/Include/core_cm7.h **** 
 705:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 706:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 707:Libraries/CMSIS/Include/core_cm7.h **** 
 708:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 50


 709:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 710:Libraries/CMSIS/Include/core_cm7.h **** 
 711:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 712:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 713:Libraries/CMSIS/Include/core_cm7.h **** 
 714:Libraries/CMSIS/Include/core_cm7.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 715:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 716:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 717:Libraries/CMSIS/Include/core_cm7.h **** 
 718:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 719:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 720:Libraries/CMSIS/Include/core_cm7.h **** 
 721:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 722:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 723:Libraries/CMSIS/Include/core_cm7.h **** 
 724:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 725:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 726:Libraries/CMSIS/Include/core_cm7.h **** 
 727:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 728:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 729:Libraries/CMSIS/Include/core_cm7.h **** 
 730:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 731:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 732:Libraries/CMSIS/Include/core_cm7.h **** 
 733:Libraries/CMSIS/Include/core_cm7.h **** /* SCB Hard Fault Status Register Definitions */
 734:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 735:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 736:Libraries/CMSIS/Include/core_cm7.h **** 
 737:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 738:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 739:Libraries/CMSIS/Include/core_cm7.h **** 
 740:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 741:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 742:Libraries/CMSIS/Include/core_cm7.h **** 
 743:Libraries/CMSIS/Include/core_cm7.h **** /* SCB Debug Fault Status Register Definitions */
 744:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 745:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 746:Libraries/CMSIS/Include/core_cm7.h **** 
 747:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 748:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 749:Libraries/CMSIS/Include/core_cm7.h **** 
 750:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 751:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 752:Libraries/CMSIS/Include/core_cm7.h **** 
 753:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 754:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 755:Libraries/CMSIS/Include/core_cm7.h **** 
 756:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 757:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 758:Libraries/CMSIS/Include/core_cm7.h **** 
 759:Libraries/CMSIS/Include/core_cm7.h **** /* SCB Cache Level ID Register Definitions */
 760:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB 
 761:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB 
 762:Libraries/CMSIS/Include/core_cm7.h **** 
 763:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB 
 764:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB 
 765:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 51


 766:Libraries/CMSIS/Include/core_cm7.h **** /* SCB Cache Type Register Definitions */
 767:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB 
 768:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB 
 769:Libraries/CMSIS/Include/core_cm7.h **** 
 770:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB 
 771:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB 
 772:Libraries/CMSIS/Include/core_cm7.h **** 
 773:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB 
 774:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB 
 775:Libraries/CMSIS/Include/core_cm7.h **** 
 776:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB 
 777:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB 
 778:Libraries/CMSIS/Include/core_cm7.h **** 
 779:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB 
 780:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB 
 781:Libraries/CMSIS/Include/core_cm7.h **** 
 782:Libraries/CMSIS/Include/core_cm7.h **** /* SCB Cache Size ID Register Definitions */
 783:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB 
 784:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB 
 785:Libraries/CMSIS/Include/core_cm7.h **** 
 786:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB 
 787:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB 
 788:Libraries/CMSIS/Include/core_cm7.h **** 
 789:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB 
 790:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB 
 791:Libraries/CMSIS/Include/core_cm7.h **** 
 792:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB 
 793:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB 
 794:Libraries/CMSIS/Include/core_cm7.h **** 
 795:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB 
 796:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB 
 797:Libraries/CMSIS/Include/core_cm7.h **** 
 798:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB 
 799:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB 
 800:Libraries/CMSIS/Include/core_cm7.h **** 
 801:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB 
 802:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB 
 803:Libraries/CMSIS/Include/core_cm7.h **** 
 804:Libraries/CMSIS/Include/core_cm7.h **** /* SCB Cache Size Selection Register Definitions */
 805:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB 
 806:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB 
 807:Libraries/CMSIS/Include/core_cm7.h **** 
 808:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB 
 809:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB 
 810:Libraries/CMSIS/Include/core_cm7.h **** 
 811:Libraries/CMSIS/Include/core_cm7.h **** /* SCB Software Triggered Interrupt Register Definitions */
 812:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB 
 813:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB 
 814:Libraries/CMSIS/Include/core_cm7.h **** 
 815:Libraries/CMSIS/Include/core_cm7.h **** /* SCB D-Cache Invalidate by Set-way Register Definitions */
 816:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB 
 817:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB 
 818:Libraries/CMSIS/Include/core_cm7.h **** 
 819:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB 
 820:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB 
 821:Libraries/CMSIS/Include/core_cm7.h **** 
 822:Libraries/CMSIS/Include/core_cm7.h **** /* SCB D-Cache Clean by Set-way Register Definitions */
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 52


 823:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB 
 824:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB 
 825:Libraries/CMSIS/Include/core_cm7.h **** 
 826:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB 
 827:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB 
 828:Libraries/CMSIS/Include/core_cm7.h **** 
 829:Libraries/CMSIS/Include/core_cm7.h **** /* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
 830:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB 
 831:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB 
 832:Libraries/CMSIS/Include/core_cm7.h **** 
 833:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB 
 834:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB 
 835:Libraries/CMSIS/Include/core_cm7.h **** 
 836:Libraries/CMSIS/Include/core_cm7.h **** /* Instruction Tightly-Coupled Memory Control Register Definitions */
 837:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_SZ_Pos                   3U                                            /*!< SCB 
 838:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_SZ_Msk                  (0xFUL << SCB_ITCMCR_SZ_Pos)                   /*!< SCB 
 839:Libraries/CMSIS/Include/core_cm7.h **** 
 840:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RETEN_Pos                2U                                            /*!< SCB 
 841:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RETEN_Msk               (1UL << SCB_ITCMCR_RETEN_Pos)                  /*!< SCB 
 842:Libraries/CMSIS/Include/core_cm7.h **** 
 843:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RMW_Pos                  1U                                            /*!< SCB 
 844:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RMW_Msk                 (1UL << SCB_ITCMCR_RMW_Pos)                    /*!< SCB 
 845:Libraries/CMSIS/Include/core_cm7.h **** 
 846:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_EN_Pos                   0U                                            /*!< SCB 
 847:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_EN_Msk                  (1UL /*<< SCB_ITCMCR_EN_Pos*/)                 /*!< SCB 
 848:Libraries/CMSIS/Include/core_cm7.h **** 
 849:Libraries/CMSIS/Include/core_cm7.h **** /* Data Tightly-Coupled Memory Control Register Definitions */
 850:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_SZ_Pos                   3U                                            /*!< SCB 
 851:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_SZ_Msk                  (0xFUL << SCB_DTCMCR_SZ_Pos)                   /*!< SCB 
 852:Libraries/CMSIS/Include/core_cm7.h **** 
 853:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RETEN_Pos                2U                                            /*!< SCB 
 854:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RETEN_Msk               (1UL << SCB_DTCMCR_RETEN_Pos)                   /*!< SCB
 855:Libraries/CMSIS/Include/core_cm7.h **** 
 856:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RMW_Pos                  1U                                            /*!< SCB 
 857:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RMW_Msk                 (1UL << SCB_DTCMCR_RMW_Pos)                    /*!< SCB 
 858:Libraries/CMSIS/Include/core_cm7.h **** 
 859:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_EN_Pos                   0U                                            /*!< SCB 
 860:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_EN_Msk                  (1UL /*<< SCB_DTCMCR_EN_Pos*/)                 /*!< SCB 
 861:Libraries/CMSIS/Include/core_cm7.h **** 
 862:Libraries/CMSIS/Include/core_cm7.h **** /* AHBP Control Register Definitions */
 863:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_SZ_Pos                   1U                                            /*!< SCB 
 864:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_SZ_Msk                  (7UL << SCB_AHBPCR_SZ_Pos)                     /*!< SCB 
 865:Libraries/CMSIS/Include/core_cm7.h **** 
 866:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_EN_Pos                   0U                                            /*!< SCB 
 867:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_EN_Msk                  (1UL /*<< SCB_AHBPCR_EN_Pos*/)                 /*!< SCB 
 868:Libraries/CMSIS/Include/core_cm7.h **** 
 869:Libraries/CMSIS/Include/core_cm7.h **** /* L1 Cache Control Register Definitions */
 870:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CACR_FORCEWT_Pos                2U                                            /*!< SCB 
 871:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CACR_FORCEWT_Msk               (1UL << SCB_CACR_FORCEWT_Pos)                  /*!< SCB 
 872:Libraries/CMSIS/Include/core_cm7.h **** 
 873:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CACR_ECCEN_Pos                  1U                                            /*!< SCB 
 874:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CACR_ECCEN_Msk                 (1UL << SCB_CACR_ECCEN_Pos)                    /*!< SCB 
 875:Libraries/CMSIS/Include/core_cm7.h **** 
 876:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CACR_SIWT_Pos                   0U                                            /*!< SCB 
 877:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_CACR_SIWT_Msk                  (1UL /*<< SCB_CACR_SIWT_Pos*/)                 /*!< SCB 
 878:Libraries/CMSIS/Include/core_cm7.h **** 
 879:Libraries/CMSIS/Include/core_cm7.h **** /* AHBS Control Register Definitions */
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 53


 880:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_INITCOUNT_Pos           11U                                            /*!< SCB 
 881:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_INITCOUNT_Msk           (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos)           /*!< SCB 
 882:Libraries/CMSIS/Include/core_cm7.h **** 
 883:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_TPRI_Pos                 2U                                            /*!< SCB 
 884:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_TPRI_Msk                (0x1FFUL << SCB_AHBPCR_TPRI_Pos)               /*!< SCB 
 885:Libraries/CMSIS/Include/core_cm7.h **** 
 886:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_CTL_Pos                  0U                                            /*!< SCB 
 887:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_CTL_Msk                 (3UL /*<< SCB_AHBPCR_CTL_Pos*/)                /*!< SCB 
 888:Libraries/CMSIS/Include/core_cm7.h **** 
 889:Libraries/CMSIS/Include/core_cm7.h **** /* Auxiliary Bus Fault Status Register Definitions */
 890:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIMTYPE_Pos              8U                                            /*!< SCB 
 891:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIMTYPE_Msk             (3UL << SCB_ABFSR_AXIMTYPE_Pos)                /*!< SCB 
 892:Libraries/CMSIS/Include/core_cm7.h **** 
 893:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_EPPB_Pos                  4U                                            /*!< SCB 
 894:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_EPPB_Msk                 (1UL << SCB_ABFSR_EPPB_Pos)                    /*!< SCB 
 895:Libraries/CMSIS/Include/core_cm7.h **** 
 896:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIM_Pos                  3U                                            /*!< SCB 
 897:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIM_Msk                 (1UL << SCB_ABFSR_AXIM_Pos)                    /*!< SCB 
 898:Libraries/CMSIS/Include/core_cm7.h **** 
 899:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AHBP_Pos                  2U                                            /*!< SCB 
 900:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AHBP_Msk                 (1UL << SCB_ABFSR_AHBP_Pos)                    /*!< SCB 
 901:Libraries/CMSIS/Include/core_cm7.h **** 
 902:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_DTCM_Pos                  1U                                            /*!< SCB 
 903:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_DTCM_Msk                 (1UL << SCB_ABFSR_DTCM_Pos)                    /*!< SCB 
 904:Libraries/CMSIS/Include/core_cm7.h **** 
 905:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_ITCM_Pos                  0U                                            /*!< SCB 
 906:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_ITCM_Msk                 (1UL /*<< SCB_ABFSR_ITCM_Pos*/)                /*!< SCB 
 907:Libraries/CMSIS/Include/core_cm7.h **** 
 908:Libraries/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_SCB */
 909:Libraries/CMSIS/Include/core_cm7.h **** 
 910:Libraries/CMSIS/Include/core_cm7.h **** 
 911:Libraries/CMSIS/Include/core_cm7.h **** /**
 912:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
 913:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 914:Libraries/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 915:Libraries/CMSIS/Include/core_cm7.h ****   @{
 916:Libraries/CMSIS/Include/core_cm7.h ****  */
 917:Libraries/CMSIS/Include/core_cm7.h **** 
 918:Libraries/CMSIS/Include/core_cm7.h **** /**
 919:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 920:Libraries/CMSIS/Include/core_cm7.h ****  */
 921:Libraries/CMSIS/Include/core_cm7.h **** typedef struct
 922:Libraries/CMSIS/Include/core_cm7.h **** {
 923:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
 924:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 925:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 926:Libraries/CMSIS/Include/core_cm7.h **** } SCnSCB_Type;
 927:Libraries/CMSIS/Include/core_cm7.h **** 
 928:Libraries/CMSIS/Include/core_cm7.h **** /* Interrupt Controller Type Register Definitions */
 929:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 930:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 931:Libraries/CMSIS/Include/core_cm7.h **** 
 932:Libraries/CMSIS/Include/core_cm7.h **** /* Auxiliary Control Register Definitions */
 933:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Pos    12U                                         /*!< ACTLR: 
 934:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Msk    (1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos)    /*!< ACTLR: 
 935:Libraries/CMSIS/Include/core_cm7.h **** 
 936:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISRAMODE_Pos         11U                                         /*!< ACTLR: 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 54


 937:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISRAMODE_Msk         (1UL << SCnSCB_ACTLR_DISRAMODE_Pos)         /*!< ACTLR: 
 938:Libraries/CMSIS/Include/core_cm7.h **** 
 939:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_FPEXCODIS_Pos         10U                                         /*!< ACTLR: 
 940:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_FPEXCODIS_Msk         (1UL << SCnSCB_ACTLR_FPEXCODIS_Pos)         /*!< ACTLR: 
 941:Libraries/CMSIS/Include/core_cm7.h **** 
 942:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 943:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 944:Libraries/CMSIS/Include/core_cm7.h **** 
 945:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 946:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 947:Libraries/CMSIS/Include/core_cm7.h **** 
 948:Libraries/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_SCnotSCB */
 949:Libraries/CMSIS/Include/core_cm7.h **** 
 950:Libraries/CMSIS/Include/core_cm7.h **** 
 951:Libraries/CMSIS/Include/core_cm7.h **** /**
 952:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
 953:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 954:Libraries/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the System Timer Registers.
 955:Libraries/CMSIS/Include/core_cm7.h ****   @{
 956:Libraries/CMSIS/Include/core_cm7.h ****  */
 957:Libraries/CMSIS/Include/core_cm7.h **** 
 958:Libraries/CMSIS/Include/core_cm7.h **** /**
 959:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the System Timer (SysTick).
 960:Libraries/CMSIS/Include/core_cm7.h ****  */
 961:Libraries/CMSIS/Include/core_cm7.h **** typedef struct
 962:Libraries/CMSIS/Include/core_cm7.h **** {
 963:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 964:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 965:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 966:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 967:Libraries/CMSIS/Include/core_cm7.h **** } SysTick_Type;
 968:Libraries/CMSIS/Include/core_cm7.h **** 
 969:Libraries/CMSIS/Include/core_cm7.h **** /* SysTick Control / Status Register Definitions */
 970:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 971:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 972:Libraries/CMSIS/Include/core_cm7.h **** 
 973:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 974:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 975:Libraries/CMSIS/Include/core_cm7.h **** 
 976:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 977:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 978:Libraries/CMSIS/Include/core_cm7.h **** 
 979:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 980:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 981:Libraries/CMSIS/Include/core_cm7.h **** 
 982:Libraries/CMSIS/Include/core_cm7.h **** /* SysTick Reload Register Definitions */
 983:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 984:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 985:Libraries/CMSIS/Include/core_cm7.h **** 
 986:Libraries/CMSIS/Include/core_cm7.h **** /* SysTick Current Register Definitions */
 987:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 988:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 989:Libraries/CMSIS/Include/core_cm7.h **** 
 990:Libraries/CMSIS/Include/core_cm7.h **** /* SysTick Calibration Register Definitions */
 991:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 992:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 993:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 55


 994:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 995:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 996:Libraries/CMSIS/Include/core_cm7.h **** 
 997:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 998:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 999:Libraries/CMSIS/Include/core_cm7.h **** 
1000:Libraries/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_SysTick */
1001:Libraries/CMSIS/Include/core_cm7.h **** 
1002:Libraries/CMSIS/Include/core_cm7.h **** 
1003:Libraries/CMSIS/Include/core_cm7.h **** /**
1004:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1005:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
1006:Libraries/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
1007:Libraries/CMSIS/Include/core_cm7.h ****   @{
1008:Libraries/CMSIS/Include/core_cm7.h ****  */
1009:Libraries/CMSIS/Include/core_cm7.h **** 
1010:Libraries/CMSIS/Include/core_cm7.h **** /**
1011:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
1012:Libraries/CMSIS/Include/core_cm7.h ****  */
1013:Libraries/CMSIS/Include/core_cm7.h **** typedef struct
1014:Libraries/CMSIS/Include/core_cm7.h **** {
1015:Libraries/CMSIS/Include/core_cm7.h ****   __OM  union
1016:Libraries/CMSIS/Include/core_cm7.h ****   {
1017:Libraries/CMSIS/Include/core_cm7.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
1018:Libraries/CMSIS/Include/core_cm7.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
1019:Libraries/CMSIS/Include/core_cm7.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
1020:Libraries/CMSIS/Include/core_cm7.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
1021:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[864U];
1022:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
1023:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED1[15U];
1024:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
1025:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[15U];
1026:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
1027:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[29U];
1028:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
1029:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
1030:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
1031:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[43U];
1032:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
1033:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
1034:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[6U];
1035:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
1036:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
1037:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
1038:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
1039:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
1040:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
1041:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
1042:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
1043:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
1044:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
1045:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
1046:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
1047:Libraries/CMSIS/Include/core_cm7.h **** } ITM_Type;
1048:Libraries/CMSIS/Include/core_cm7.h **** 
1049:Libraries/CMSIS/Include/core_cm7.h **** /* ITM Trace Privilege Register Definitions */
1050:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 56


1051:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
1052:Libraries/CMSIS/Include/core_cm7.h **** 
1053:Libraries/CMSIS/Include/core_cm7.h **** /* ITM Trace Control Register Definitions */
1054:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
1055:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
1056:Libraries/CMSIS/Include/core_cm7.h **** 
1057:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
1058:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
1059:Libraries/CMSIS/Include/core_cm7.h **** 
1060:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
1061:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
1062:Libraries/CMSIS/Include/core_cm7.h **** 
1063:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
1064:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
1065:Libraries/CMSIS/Include/core_cm7.h **** 
1066:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
1067:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
1068:Libraries/CMSIS/Include/core_cm7.h **** 
1069:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
1070:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
1071:Libraries/CMSIS/Include/core_cm7.h **** 
1072:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
1073:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
1074:Libraries/CMSIS/Include/core_cm7.h **** 
1075:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
1076:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
1077:Libraries/CMSIS/Include/core_cm7.h **** 
1078:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
1079:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
1080:Libraries/CMSIS/Include/core_cm7.h **** 
1081:Libraries/CMSIS/Include/core_cm7.h **** /* ITM Integration Write Register Definitions */
1082:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
1083:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
1084:Libraries/CMSIS/Include/core_cm7.h **** 
1085:Libraries/CMSIS/Include/core_cm7.h **** /* ITM Integration Read Register Definitions */
1086:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
1087:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
1088:Libraries/CMSIS/Include/core_cm7.h **** 
1089:Libraries/CMSIS/Include/core_cm7.h **** /* ITM Integration Mode Control Register Definitions */
1090:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
1091:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
1092:Libraries/CMSIS/Include/core_cm7.h **** 
1093:Libraries/CMSIS/Include/core_cm7.h **** /* ITM Lock Status Register Definitions */
1094:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
1095:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
1096:Libraries/CMSIS/Include/core_cm7.h **** 
1097:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
1098:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
1099:Libraries/CMSIS/Include/core_cm7.h **** 
1100:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
1101:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
1102:Libraries/CMSIS/Include/core_cm7.h **** 
1103:Libraries/CMSIS/Include/core_cm7.h **** /*@}*/ /* end of group CMSIS_ITM */
1104:Libraries/CMSIS/Include/core_cm7.h **** 
1105:Libraries/CMSIS/Include/core_cm7.h **** 
1106:Libraries/CMSIS/Include/core_cm7.h **** /**
1107:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 57


1108:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
1109:Libraries/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
1110:Libraries/CMSIS/Include/core_cm7.h ****   @{
1111:Libraries/CMSIS/Include/core_cm7.h ****  */
1112:Libraries/CMSIS/Include/core_cm7.h **** 
1113:Libraries/CMSIS/Include/core_cm7.h **** /**
1114:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
1115:Libraries/CMSIS/Include/core_cm7.h ****  */
1116:Libraries/CMSIS/Include/core_cm7.h **** typedef struct
1117:Libraries/CMSIS/Include/core_cm7.h **** {
1118:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
1119:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
1120:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
1121:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
1122:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
1123:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
1124:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
1125:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
1126:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
1127:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
1128:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
1129:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
1130:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
1131:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
1132:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
1133:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED1[1U];
1134:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
1135:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
1136:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
1137:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[1U];
1138:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
1139:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
1140:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
1141:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[981U];
1142:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 (  W)  Lock Access Register */
1143:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
1144:Libraries/CMSIS/Include/core_cm7.h **** } DWT_Type;
1145:Libraries/CMSIS/Include/core_cm7.h **** 
1146:Libraries/CMSIS/Include/core_cm7.h **** /* DWT Control Register Definitions */
1147:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
1148:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
1149:Libraries/CMSIS/Include/core_cm7.h **** 
1150:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
1151:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
1152:Libraries/CMSIS/Include/core_cm7.h **** 
1153:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
1154:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
1155:Libraries/CMSIS/Include/core_cm7.h **** 
1156:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
1157:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
1158:Libraries/CMSIS/Include/core_cm7.h **** 
1159:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
1160:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
1161:Libraries/CMSIS/Include/core_cm7.h **** 
1162:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
1163:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
1164:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 58


1165:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
1166:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
1167:Libraries/CMSIS/Include/core_cm7.h **** 
1168:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
1169:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
1170:Libraries/CMSIS/Include/core_cm7.h **** 
1171:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
1172:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
1173:Libraries/CMSIS/Include/core_cm7.h **** 
1174:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
1175:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
1176:Libraries/CMSIS/Include/core_cm7.h **** 
1177:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
1178:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
1179:Libraries/CMSIS/Include/core_cm7.h **** 
1180:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
1181:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
1182:Libraries/CMSIS/Include/core_cm7.h **** 
1183:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
1184:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
1185:Libraries/CMSIS/Include/core_cm7.h **** 
1186:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
1187:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
1188:Libraries/CMSIS/Include/core_cm7.h **** 
1189:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
1190:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
1191:Libraries/CMSIS/Include/core_cm7.h **** 
1192:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
1193:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
1194:Libraries/CMSIS/Include/core_cm7.h **** 
1195:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
1196:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
1197:Libraries/CMSIS/Include/core_cm7.h **** 
1198:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
1199:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
1200:Libraries/CMSIS/Include/core_cm7.h **** 
1201:Libraries/CMSIS/Include/core_cm7.h **** /* DWT CPI Count Register Definitions */
1202:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
1203:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
1204:Libraries/CMSIS/Include/core_cm7.h **** 
1205:Libraries/CMSIS/Include/core_cm7.h **** /* DWT Exception Overhead Count Register Definitions */
1206:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1207:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1208:Libraries/CMSIS/Include/core_cm7.h **** 
1209:Libraries/CMSIS/Include/core_cm7.h **** /* DWT Sleep Count Register Definitions */
1210:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1211:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1212:Libraries/CMSIS/Include/core_cm7.h **** 
1213:Libraries/CMSIS/Include/core_cm7.h **** /* DWT LSU Count Register Definitions */
1214:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1215:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1216:Libraries/CMSIS/Include/core_cm7.h **** 
1217:Libraries/CMSIS/Include/core_cm7.h **** /* DWT Folded-instruction Count Register Definitions */
1218:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1219:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1220:Libraries/CMSIS/Include/core_cm7.h **** 
1221:Libraries/CMSIS/Include/core_cm7.h **** /* DWT Comparator Mask Register Definitions */
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 59


1222:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1223:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1224:Libraries/CMSIS/Include/core_cm7.h **** 
1225:Libraries/CMSIS/Include/core_cm7.h **** /* DWT Comparator Function Register Definitions */
1226:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1227:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1228:Libraries/CMSIS/Include/core_cm7.h **** 
1229:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1230:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1231:Libraries/CMSIS/Include/core_cm7.h **** 
1232:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1233:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1234:Libraries/CMSIS/Include/core_cm7.h **** 
1235:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1236:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1237:Libraries/CMSIS/Include/core_cm7.h **** 
1238:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1239:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1240:Libraries/CMSIS/Include/core_cm7.h **** 
1241:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1242:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1243:Libraries/CMSIS/Include/core_cm7.h **** 
1244:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1245:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1246:Libraries/CMSIS/Include/core_cm7.h **** 
1247:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1248:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1249:Libraries/CMSIS/Include/core_cm7.h **** 
1250:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1251:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1252:Libraries/CMSIS/Include/core_cm7.h **** 
1253:Libraries/CMSIS/Include/core_cm7.h **** /*@}*/ /* end of group CMSIS_DWT */
1254:Libraries/CMSIS/Include/core_cm7.h **** 
1255:Libraries/CMSIS/Include/core_cm7.h **** 
1256:Libraries/CMSIS/Include/core_cm7.h **** /**
1257:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1258:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1259:Libraries/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1260:Libraries/CMSIS/Include/core_cm7.h ****   @{
1261:Libraries/CMSIS/Include/core_cm7.h ****  */
1262:Libraries/CMSIS/Include/core_cm7.h **** 
1263:Libraries/CMSIS/Include/core_cm7.h **** /**
1264:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1265:Libraries/CMSIS/Include/core_cm7.h ****  */
1266:Libraries/CMSIS/Include/core_cm7.h **** typedef struct
1267:Libraries/CMSIS/Include/core_cm7.h **** {
1268:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1269:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1270:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[2U];
1271:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1272:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED1[55U];
1273:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1274:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[131U];
1275:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1276:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1277:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1278:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[759U];
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 60


1279:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1280:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1281:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1282:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[1U];
1283:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1284:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1285:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1286:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[39U];
1287:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1288:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1289:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED7[8U];
1290:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1291:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1292:Libraries/CMSIS/Include/core_cm7.h **** } TPI_Type;
1293:Libraries/CMSIS/Include/core_cm7.h **** 
1294:Libraries/CMSIS/Include/core_cm7.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1295:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1296:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1297:Libraries/CMSIS/Include/core_cm7.h **** 
1298:Libraries/CMSIS/Include/core_cm7.h **** /* TPI Selected Pin Protocol Register Definitions */
1299:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1300:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1301:Libraries/CMSIS/Include/core_cm7.h **** 
1302:Libraries/CMSIS/Include/core_cm7.h **** /* TPI Formatter and Flush Status Register Definitions */
1303:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1304:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1305:Libraries/CMSIS/Include/core_cm7.h **** 
1306:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1307:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1308:Libraries/CMSIS/Include/core_cm7.h **** 
1309:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1310:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1311:Libraries/CMSIS/Include/core_cm7.h **** 
1312:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1313:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1314:Libraries/CMSIS/Include/core_cm7.h **** 
1315:Libraries/CMSIS/Include/core_cm7.h **** /* TPI Formatter and Flush Control Register Definitions */
1316:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1317:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1318:Libraries/CMSIS/Include/core_cm7.h **** 
1319:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1320:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1321:Libraries/CMSIS/Include/core_cm7.h **** 
1322:Libraries/CMSIS/Include/core_cm7.h **** /* TPI TRIGGER Register Definitions */
1323:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1324:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1325:Libraries/CMSIS/Include/core_cm7.h **** 
1326:Libraries/CMSIS/Include/core_cm7.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1327:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1328:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1329:Libraries/CMSIS/Include/core_cm7.h **** 
1330:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1331:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1332:Libraries/CMSIS/Include/core_cm7.h **** 
1333:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1334:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1335:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 61


1336:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1337:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1338:Libraries/CMSIS/Include/core_cm7.h **** 
1339:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1340:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1341:Libraries/CMSIS/Include/core_cm7.h **** 
1342:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1343:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1344:Libraries/CMSIS/Include/core_cm7.h **** 
1345:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1346:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1347:Libraries/CMSIS/Include/core_cm7.h **** 
1348:Libraries/CMSIS/Include/core_cm7.h **** /* TPI ITATBCTR2 Register Definitions */
1349:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1350:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1351:Libraries/CMSIS/Include/core_cm7.h **** 
1352:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1353:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1354:Libraries/CMSIS/Include/core_cm7.h **** 
1355:Libraries/CMSIS/Include/core_cm7.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1356:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1357:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1358:Libraries/CMSIS/Include/core_cm7.h **** 
1359:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1360:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1361:Libraries/CMSIS/Include/core_cm7.h **** 
1362:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1363:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1364:Libraries/CMSIS/Include/core_cm7.h **** 
1365:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1366:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1367:Libraries/CMSIS/Include/core_cm7.h **** 
1368:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1369:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1370:Libraries/CMSIS/Include/core_cm7.h **** 
1371:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1372:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1373:Libraries/CMSIS/Include/core_cm7.h **** 
1374:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1375:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1376:Libraries/CMSIS/Include/core_cm7.h **** 
1377:Libraries/CMSIS/Include/core_cm7.h **** /* TPI ITATBCTR0 Register Definitions */
1378:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1379:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1380:Libraries/CMSIS/Include/core_cm7.h **** 
1381:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1382:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1383:Libraries/CMSIS/Include/core_cm7.h **** 
1384:Libraries/CMSIS/Include/core_cm7.h **** /* TPI Integration Mode Control Register Definitions */
1385:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1386:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1387:Libraries/CMSIS/Include/core_cm7.h **** 
1388:Libraries/CMSIS/Include/core_cm7.h **** /* TPI DEVID Register Definitions */
1389:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1390:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1391:Libraries/CMSIS/Include/core_cm7.h **** 
1392:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 62


1393:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1394:Libraries/CMSIS/Include/core_cm7.h **** 
1395:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1396:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1397:Libraries/CMSIS/Include/core_cm7.h **** 
1398:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1399:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1400:Libraries/CMSIS/Include/core_cm7.h **** 
1401:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1402:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1403:Libraries/CMSIS/Include/core_cm7.h **** 
1404:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1405:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1406:Libraries/CMSIS/Include/core_cm7.h **** 
1407:Libraries/CMSIS/Include/core_cm7.h **** /* TPI DEVTYPE Register Definitions */
1408:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1409:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1410:Libraries/CMSIS/Include/core_cm7.h **** 
1411:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1412:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1413:Libraries/CMSIS/Include/core_cm7.h **** 
1414:Libraries/CMSIS/Include/core_cm7.h **** /*@}*/ /* end of group CMSIS_TPI */
1415:Libraries/CMSIS/Include/core_cm7.h **** 
1416:Libraries/CMSIS/Include/core_cm7.h **** 
1417:Libraries/CMSIS/Include/core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1418:Libraries/CMSIS/Include/core_cm7.h **** /**
1419:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1420:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1421:Libraries/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1422:Libraries/CMSIS/Include/core_cm7.h ****   @{
1423:Libraries/CMSIS/Include/core_cm7.h ****  */
1424:Libraries/CMSIS/Include/core_cm7.h **** 
1425:Libraries/CMSIS/Include/core_cm7.h **** /**
1426:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1427:Libraries/CMSIS/Include/core_cm7.h ****  */
1428:Libraries/CMSIS/Include/core_cm7.h **** typedef struct
1429:Libraries/CMSIS/Include/core_cm7.h **** {
1430:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1431:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1432:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1433:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1434:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1435:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1436:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1437:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1438:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1439:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1440:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1441:Libraries/CMSIS/Include/core_cm7.h **** } MPU_Type;
1442:Libraries/CMSIS/Include/core_cm7.h **** 
1443:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_RALIASES                  4U
1444:Libraries/CMSIS/Include/core_cm7.h **** 
1445:Libraries/CMSIS/Include/core_cm7.h **** /* MPU Type Register Definitions */
1446:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1447:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1448:Libraries/CMSIS/Include/core_cm7.h **** 
1449:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 63


1450:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1451:Libraries/CMSIS/Include/core_cm7.h **** 
1452:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1453:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1454:Libraries/CMSIS/Include/core_cm7.h **** 
1455:Libraries/CMSIS/Include/core_cm7.h **** /* MPU Control Register Definitions */
1456:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1457:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1458:Libraries/CMSIS/Include/core_cm7.h **** 
1459:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1460:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1461:Libraries/CMSIS/Include/core_cm7.h **** 
1462:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1463:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1464:Libraries/CMSIS/Include/core_cm7.h **** 
1465:Libraries/CMSIS/Include/core_cm7.h **** /* MPU Region Number Register Definitions */
1466:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1467:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1468:Libraries/CMSIS/Include/core_cm7.h **** 
1469:Libraries/CMSIS/Include/core_cm7.h **** /* MPU Region Base Address Register Definitions */
1470:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1471:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1472:Libraries/CMSIS/Include/core_cm7.h **** 
1473:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1474:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1475:Libraries/CMSIS/Include/core_cm7.h **** 
1476:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1477:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1478:Libraries/CMSIS/Include/core_cm7.h **** 
1479:Libraries/CMSIS/Include/core_cm7.h **** /* MPU Region Attribute and Size Register Definitions */
1480:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1481:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1482:Libraries/CMSIS/Include/core_cm7.h **** 
1483:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1484:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1485:Libraries/CMSIS/Include/core_cm7.h **** 
1486:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1487:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1488:Libraries/CMSIS/Include/core_cm7.h **** 
1489:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1490:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1491:Libraries/CMSIS/Include/core_cm7.h **** 
1492:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1493:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1494:Libraries/CMSIS/Include/core_cm7.h **** 
1495:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1496:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1497:Libraries/CMSIS/Include/core_cm7.h **** 
1498:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1499:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1500:Libraries/CMSIS/Include/core_cm7.h **** 
1501:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1502:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1503:Libraries/CMSIS/Include/core_cm7.h **** 
1504:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1505:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1506:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 64


1507:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1508:Libraries/CMSIS/Include/core_cm7.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1509:Libraries/CMSIS/Include/core_cm7.h **** 
1510:Libraries/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_MPU */
1511:Libraries/CMSIS/Include/core_cm7.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1512:Libraries/CMSIS/Include/core_cm7.h **** 
1513:Libraries/CMSIS/Include/core_cm7.h **** 
1514:Libraries/CMSIS/Include/core_cm7.h **** /**
1515:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1516:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1517:Libraries/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1518:Libraries/CMSIS/Include/core_cm7.h ****   @{
1519:Libraries/CMSIS/Include/core_cm7.h ****  */
1520:Libraries/CMSIS/Include/core_cm7.h **** 
1521:Libraries/CMSIS/Include/core_cm7.h **** /**
1522:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1523:Libraries/CMSIS/Include/core_cm7.h ****  */
1524:Libraries/CMSIS/Include/core_cm7.h **** typedef struct
1525:Libraries/CMSIS/Include/core_cm7.h **** {
1526:Libraries/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
1527:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1528:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1529:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1530:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1531:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1532:Libraries/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1533:Libraries/CMSIS/Include/core_cm7.h **** } FPU_Type;
1534:Libraries/CMSIS/Include/core_cm7.h **** 
1535:Libraries/CMSIS/Include/core_cm7.h **** /* Floating-Point Context Control Register Definitions */
1536:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1537:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1538:Libraries/CMSIS/Include/core_cm7.h **** 
1539:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1540:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1541:Libraries/CMSIS/Include/core_cm7.h **** 
1542:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1543:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1544:Libraries/CMSIS/Include/core_cm7.h **** 
1545:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1546:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1547:Libraries/CMSIS/Include/core_cm7.h **** 
1548:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1549:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1550:Libraries/CMSIS/Include/core_cm7.h **** 
1551:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1552:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1553:Libraries/CMSIS/Include/core_cm7.h **** 
1554:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1555:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1556:Libraries/CMSIS/Include/core_cm7.h **** 
1557:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1558:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1559:Libraries/CMSIS/Include/core_cm7.h **** 
1560:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1561:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1562:Libraries/CMSIS/Include/core_cm7.h **** 
1563:Libraries/CMSIS/Include/core_cm7.h **** /* Floating-Point Context Address Register Definitions */
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 65


1564:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1565:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1566:Libraries/CMSIS/Include/core_cm7.h **** 
1567:Libraries/CMSIS/Include/core_cm7.h **** /* Floating-Point Default Status Control Register Definitions */
1568:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1569:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1570:Libraries/CMSIS/Include/core_cm7.h **** 
1571:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1572:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1573:Libraries/CMSIS/Include/core_cm7.h **** 
1574:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1575:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1576:Libraries/CMSIS/Include/core_cm7.h **** 
1577:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1578:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1579:Libraries/CMSIS/Include/core_cm7.h **** 
1580:Libraries/CMSIS/Include/core_cm7.h **** /* Media and FP Feature Register 0 Definitions */
1581:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1582:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1583:Libraries/CMSIS/Include/core_cm7.h **** 
1584:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1585:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1586:Libraries/CMSIS/Include/core_cm7.h **** 
1587:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1588:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1589:Libraries/CMSIS/Include/core_cm7.h **** 
1590:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1591:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1592:Libraries/CMSIS/Include/core_cm7.h **** 
1593:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1594:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1595:Libraries/CMSIS/Include/core_cm7.h **** 
1596:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1597:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1598:Libraries/CMSIS/Include/core_cm7.h **** 
1599:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1600:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1601:Libraries/CMSIS/Include/core_cm7.h **** 
1602:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1603:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1604:Libraries/CMSIS/Include/core_cm7.h **** 
1605:Libraries/CMSIS/Include/core_cm7.h **** /* Media and FP Feature Register 1 Definitions */
1606:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1607:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1608:Libraries/CMSIS/Include/core_cm7.h **** 
1609:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1610:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1611:Libraries/CMSIS/Include/core_cm7.h **** 
1612:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1613:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1614:Libraries/CMSIS/Include/core_cm7.h **** 
1615:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1616:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1617:Libraries/CMSIS/Include/core_cm7.h **** 
1618:Libraries/CMSIS/Include/core_cm7.h **** /* Media and FP Feature Register 2 Definitions */
1619:Libraries/CMSIS/Include/core_cm7.h **** 
1620:Libraries/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_FPU */
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 66


1621:Libraries/CMSIS/Include/core_cm7.h **** 
1622:Libraries/CMSIS/Include/core_cm7.h **** 
1623:Libraries/CMSIS/Include/core_cm7.h **** /**
1624:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1625:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1626:Libraries/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Core Debug Registers
1627:Libraries/CMSIS/Include/core_cm7.h ****   @{
1628:Libraries/CMSIS/Include/core_cm7.h ****  */
1629:Libraries/CMSIS/Include/core_cm7.h **** 
1630:Libraries/CMSIS/Include/core_cm7.h **** /**
1631:Libraries/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1632:Libraries/CMSIS/Include/core_cm7.h ****  */
1633:Libraries/CMSIS/Include/core_cm7.h **** typedef struct
1634:Libraries/CMSIS/Include/core_cm7.h **** {
1635:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1636:Libraries/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1637:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1638:Libraries/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1639:Libraries/CMSIS/Include/core_cm7.h **** } CoreDebug_Type;
1640:Libraries/CMSIS/Include/core_cm7.h **** 
1641:Libraries/CMSIS/Include/core_cm7.h **** /* Debug Halting Control and Status Register Definitions */
1642:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1643:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1644:Libraries/CMSIS/Include/core_cm7.h **** 
1645:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1646:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1647:Libraries/CMSIS/Include/core_cm7.h **** 
1648:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1649:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1650:Libraries/CMSIS/Include/core_cm7.h **** 
1651:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1652:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1653:Libraries/CMSIS/Include/core_cm7.h **** 
1654:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1655:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1656:Libraries/CMSIS/Include/core_cm7.h **** 
1657:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1658:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1659:Libraries/CMSIS/Include/core_cm7.h **** 
1660:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1661:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1662:Libraries/CMSIS/Include/core_cm7.h **** 
1663:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1664:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1665:Libraries/CMSIS/Include/core_cm7.h **** 
1666:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1667:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1668:Libraries/CMSIS/Include/core_cm7.h **** 
1669:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1670:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1671:Libraries/CMSIS/Include/core_cm7.h **** 
1672:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1673:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1674:Libraries/CMSIS/Include/core_cm7.h **** 
1675:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1676:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1677:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 67


1678:Libraries/CMSIS/Include/core_cm7.h **** /* Debug Core Register Selector Register Definitions */
1679:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1680:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1681:Libraries/CMSIS/Include/core_cm7.h **** 
1682:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1683:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1684:Libraries/CMSIS/Include/core_cm7.h **** 
1685:Libraries/CMSIS/Include/core_cm7.h **** /* Debug Exception and Monitor Control Register Definitions */
1686:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1687:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1688:Libraries/CMSIS/Include/core_cm7.h **** 
1689:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1690:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1691:Libraries/CMSIS/Include/core_cm7.h **** 
1692:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1693:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1694:Libraries/CMSIS/Include/core_cm7.h **** 
1695:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1696:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1697:Libraries/CMSIS/Include/core_cm7.h **** 
1698:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1699:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1700:Libraries/CMSIS/Include/core_cm7.h **** 
1701:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1702:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1703:Libraries/CMSIS/Include/core_cm7.h **** 
1704:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1705:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1706:Libraries/CMSIS/Include/core_cm7.h **** 
1707:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1708:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1709:Libraries/CMSIS/Include/core_cm7.h **** 
1710:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1711:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1712:Libraries/CMSIS/Include/core_cm7.h **** 
1713:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1714:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1715:Libraries/CMSIS/Include/core_cm7.h **** 
1716:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1717:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1718:Libraries/CMSIS/Include/core_cm7.h **** 
1719:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1720:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1721:Libraries/CMSIS/Include/core_cm7.h **** 
1722:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1723:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1724:Libraries/CMSIS/Include/core_cm7.h **** 
1725:Libraries/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_CoreDebug */
1726:Libraries/CMSIS/Include/core_cm7.h **** 
1727:Libraries/CMSIS/Include/core_cm7.h **** 
1728:Libraries/CMSIS/Include/core_cm7.h **** /**
1729:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
1730:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1731:Libraries/CMSIS/Include/core_cm7.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1732:Libraries/CMSIS/Include/core_cm7.h ****   @{
1733:Libraries/CMSIS/Include/core_cm7.h ****  */
1734:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 68


1735:Libraries/CMSIS/Include/core_cm7.h **** /**
1736:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1737:Libraries/CMSIS/Include/core_cm7.h ****   \param[in] field  Name of the register bit field.
1738:Libraries/CMSIS/Include/core_cm7.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1739:Libraries/CMSIS/Include/core_cm7.h ****   \return           Masked and shifted value.
1740:Libraries/CMSIS/Include/core_cm7.h **** */
1741:Libraries/CMSIS/Include/core_cm7.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1742:Libraries/CMSIS/Include/core_cm7.h **** 
1743:Libraries/CMSIS/Include/core_cm7.h **** /**
1744:Libraries/CMSIS/Include/core_cm7.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1745:Libraries/CMSIS/Include/core_cm7.h ****   \param[in] field  Name of the register bit field.
1746:Libraries/CMSIS/Include/core_cm7.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1747:Libraries/CMSIS/Include/core_cm7.h ****   \return           Masked and shifted bit field value.
1748:Libraries/CMSIS/Include/core_cm7.h **** */
1749:Libraries/CMSIS/Include/core_cm7.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1750:Libraries/CMSIS/Include/core_cm7.h **** 
1751:Libraries/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_core_bitfield */
1752:Libraries/CMSIS/Include/core_cm7.h **** 
1753:Libraries/CMSIS/Include/core_cm7.h **** 
1754:Libraries/CMSIS/Include/core_cm7.h **** /**
1755:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
1756:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_core_base     Core Definitions
1757:Libraries/CMSIS/Include/core_cm7.h ****   \brief      Definitions for base addresses, unions, and structures.
1758:Libraries/CMSIS/Include/core_cm7.h ****   @{
1759:Libraries/CMSIS/Include/core_cm7.h ****  */
1760:Libraries/CMSIS/Include/core_cm7.h **** 
1761:Libraries/CMSIS/Include/core_cm7.h **** /* Memory mapping of Core Hardware */
1762:Libraries/CMSIS/Include/core_cm7.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1763:Libraries/CMSIS/Include/core_cm7.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1764:Libraries/CMSIS/Include/core_cm7.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1765:Libraries/CMSIS/Include/core_cm7.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1766:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1767:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1768:Libraries/CMSIS/Include/core_cm7.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1769:Libraries/CMSIS/Include/core_cm7.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1770:Libraries/CMSIS/Include/core_cm7.h **** 
1771:Libraries/CMSIS/Include/core_cm7.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1772:Libraries/CMSIS/Include/core_cm7.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1773:Libraries/CMSIS/Include/core_cm7.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1774:Libraries/CMSIS/Include/core_cm7.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1775:Libraries/CMSIS/Include/core_cm7.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1776:Libraries/CMSIS/Include/core_cm7.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1777:Libraries/CMSIS/Include/core_cm7.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1778:Libraries/CMSIS/Include/core_cm7.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1779:Libraries/CMSIS/Include/core_cm7.h **** 
1780:Libraries/CMSIS/Include/core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1781:Libraries/CMSIS/Include/core_cm7.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1782:Libraries/CMSIS/Include/core_cm7.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1783:Libraries/CMSIS/Include/core_cm7.h **** #endif
1784:Libraries/CMSIS/Include/core_cm7.h **** 
1785:Libraries/CMSIS/Include/core_cm7.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1786:Libraries/CMSIS/Include/core_cm7.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1787:Libraries/CMSIS/Include/core_cm7.h **** 
1788:Libraries/CMSIS/Include/core_cm7.h **** /*@} */
1789:Libraries/CMSIS/Include/core_cm7.h **** 
1790:Libraries/CMSIS/Include/core_cm7.h **** 
1791:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 69


1792:Libraries/CMSIS/Include/core_cm7.h **** /*******************************************************************************
1793:Libraries/CMSIS/Include/core_cm7.h ****  *                Hardware Abstraction Layer
1794:Libraries/CMSIS/Include/core_cm7.h ****   Core Function Interface contains:
1795:Libraries/CMSIS/Include/core_cm7.h ****   - Core NVIC Functions
1796:Libraries/CMSIS/Include/core_cm7.h ****   - Core SysTick Functions
1797:Libraries/CMSIS/Include/core_cm7.h ****   - Core Debug Functions
1798:Libraries/CMSIS/Include/core_cm7.h ****   - Core Register Access Functions
1799:Libraries/CMSIS/Include/core_cm7.h ****  ******************************************************************************/
1800:Libraries/CMSIS/Include/core_cm7.h **** /**
1801:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1802:Libraries/CMSIS/Include/core_cm7.h **** */
1803:Libraries/CMSIS/Include/core_cm7.h **** 
1804:Libraries/CMSIS/Include/core_cm7.h **** 
1805:Libraries/CMSIS/Include/core_cm7.h **** 
1806:Libraries/CMSIS/Include/core_cm7.h **** /* ##########################   NVIC functions  #################################### */
1807:Libraries/CMSIS/Include/core_cm7.h **** /**
1808:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
1809:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1810:Libraries/CMSIS/Include/core_cm7.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1811:Libraries/CMSIS/Include/core_cm7.h ****   @{
1812:Libraries/CMSIS/Include/core_cm7.h ****  */
1813:Libraries/CMSIS/Include/core_cm7.h **** 
1814:Libraries/CMSIS/Include/core_cm7.h **** #ifdef CMSIS_NVIC_VIRTUAL
1815:Libraries/CMSIS/Include/core_cm7.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1816:Libraries/CMSIS/Include/core_cm7.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1817:Libraries/CMSIS/Include/core_cm7.h ****   #endif
1818:Libraries/CMSIS/Include/core_cm7.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1819:Libraries/CMSIS/Include/core_cm7.h **** #else
1820:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1821:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1822:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1823:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1824:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1825:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1826:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1827:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1828:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_GetActive              __NVIC_GetActive
1829:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1830:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1831:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1832:Libraries/CMSIS/Include/core_cm7.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1833:Libraries/CMSIS/Include/core_cm7.h **** 
1834:Libraries/CMSIS/Include/core_cm7.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1835:Libraries/CMSIS/Include/core_cm7.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1836:Libraries/CMSIS/Include/core_cm7.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1837:Libraries/CMSIS/Include/core_cm7.h ****   #endif
1838:Libraries/CMSIS/Include/core_cm7.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1839:Libraries/CMSIS/Include/core_cm7.h **** #else
1840:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_SetVector              __NVIC_SetVector
1841:Libraries/CMSIS/Include/core_cm7.h ****   #define NVIC_GetVector              __NVIC_GetVector
1842:Libraries/CMSIS/Include/core_cm7.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1843:Libraries/CMSIS/Include/core_cm7.h **** 
1844:Libraries/CMSIS/Include/core_cm7.h **** #define NVIC_USER_IRQ_OFFSET          16
1845:Libraries/CMSIS/Include/core_cm7.h **** 
1846:Libraries/CMSIS/Include/core_cm7.h **** 
1847:Libraries/CMSIS/Include/core_cm7.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1848:Libraries/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 70


1849:Libraries/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1850:Libraries/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1851:Libraries/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1852:Libraries/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1853:Libraries/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1854:Libraries/CMSIS/Include/core_cm7.h **** 
1855:Libraries/CMSIS/Include/core_cm7.h **** 
1856:Libraries/CMSIS/Include/core_cm7.h **** /**
1857:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Set Priority Grouping
1858:Libraries/CMSIS/Include/core_cm7.h ****   \details Sets the priority grouping field using the required unlock sequence.
1859:Libraries/CMSIS/Include/core_cm7.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1860:Libraries/CMSIS/Include/core_cm7.h ****            Only values from 0..7 are used.
1861:Libraries/CMSIS/Include/core_cm7.h ****            In case of a conflict between priority grouping and available
1862:Libraries/CMSIS/Include/core_cm7.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1863:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]      PriorityGroup  Priority grouping field.
1864:Libraries/CMSIS/Include/core_cm7.h ****  */
1865:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1866:Libraries/CMSIS/Include/core_cm7.h **** {
1867:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t reg_value;
1868:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1869:Libraries/CMSIS/Include/core_cm7.h **** 
1870:Libraries/CMSIS/Include/core_cm7.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1871:Libraries/CMSIS/Include/core_cm7.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1872:Libraries/CMSIS/Include/core_cm7.h ****   reg_value  =  (reg_value                                   |
1873:Libraries/CMSIS/Include/core_cm7.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1874:Libraries/CMSIS/Include/core_cm7.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1875:Libraries/CMSIS/Include/core_cm7.h ****   SCB->AIRCR =  reg_value;
1876:Libraries/CMSIS/Include/core_cm7.h **** }
1877:Libraries/CMSIS/Include/core_cm7.h **** 
1878:Libraries/CMSIS/Include/core_cm7.h **** 
1879:Libraries/CMSIS/Include/core_cm7.h **** /**
1880:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Get Priority Grouping
1881:Libraries/CMSIS/Include/core_cm7.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1882:Libraries/CMSIS/Include/core_cm7.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1883:Libraries/CMSIS/Include/core_cm7.h ****  */
1884:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1885:Libraries/CMSIS/Include/core_cm7.h **** {
1886:Libraries/CMSIS/Include/core_cm7.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1887:Libraries/CMSIS/Include/core_cm7.h **** }
1888:Libraries/CMSIS/Include/core_cm7.h **** 
1889:Libraries/CMSIS/Include/core_cm7.h **** 
1890:Libraries/CMSIS/Include/core_cm7.h **** /**
1891:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Enable Interrupt
1892:Libraries/CMSIS/Include/core_cm7.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1893:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1894:Libraries/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1895:Libraries/CMSIS/Include/core_cm7.h ****  */
1896:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1897:Libraries/CMSIS/Include/core_cm7.h **** {
1898:Libraries/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1899:Libraries/CMSIS/Include/core_cm7.h ****   {
1900:Libraries/CMSIS/Include/core_cm7.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1901:Libraries/CMSIS/Include/core_cm7.h ****   }
1902:Libraries/CMSIS/Include/core_cm7.h **** }
1903:Libraries/CMSIS/Include/core_cm7.h **** 
1904:Libraries/CMSIS/Include/core_cm7.h **** 
1905:Libraries/CMSIS/Include/core_cm7.h **** /**
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 71


1906:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Get Interrupt Enable status
1907:Libraries/CMSIS/Include/core_cm7.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1908:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1909:Libraries/CMSIS/Include/core_cm7.h ****   \return             0  Interrupt is not enabled.
1910:Libraries/CMSIS/Include/core_cm7.h ****   \return             1  Interrupt is enabled.
1911:Libraries/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1912:Libraries/CMSIS/Include/core_cm7.h ****  */
1913:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1914:Libraries/CMSIS/Include/core_cm7.h **** {
1915:Libraries/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1916:Libraries/CMSIS/Include/core_cm7.h ****   {
1917:Libraries/CMSIS/Include/core_cm7.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1918:Libraries/CMSIS/Include/core_cm7.h ****   }
1919:Libraries/CMSIS/Include/core_cm7.h ****   else
1920:Libraries/CMSIS/Include/core_cm7.h ****   {
1921:Libraries/CMSIS/Include/core_cm7.h ****     return(0U);
1922:Libraries/CMSIS/Include/core_cm7.h ****   }
1923:Libraries/CMSIS/Include/core_cm7.h **** }
1924:Libraries/CMSIS/Include/core_cm7.h **** 
1925:Libraries/CMSIS/Include/core_cm7.h **** 
1926:Libraries/CMSIS/Include/core_cm7.h **** /**
1927:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Disable Interrupt
1928:Libraries/CMSIS/Include/core_cm7.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1929:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1930:Libraries/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1931:Libraries/CMSIS/Include/core_cm7.h ****  */
1932:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1933:Libraries/CMSIS/Include/core_cm7.h **** {
1934:Libraries/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1935:Libraries/CMSIS/Include/core_cm7.h ****   {
1936:Libraries/CMSIS/Include/core_cm7.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1937:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
1938:Libraries/CMSIS/Include/core_cm7.h ****     __ISB();
1939:Libraries/CMSIS/Include/core_cm7.h ****   }
1940:Libraries/CMSIS/Include/core_cm7.h **** }
1941:Libraries/CMSIS/Include/core_cm7.h **** 
1942:Libraries/CMSIS/Include/core_cm7.h **** 
1943:Libraries/CMSIS/Include/core_cm7.h **** /**
1944:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Get Pending Interrupt
1945:Libraries/CMSIS/Include/core_cm7.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1946:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1947:Libraries/CMSIS/Include/core_cm7.h ****   \return             0  Interrupt status is not pending.
1948:Libraries/CMSIS/Include/core_cm7.h ****   \return             1  Interrupt status is pending.
1949:Libraries/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1950:Libraries/CMSIS/Include/core_cm7.h ****  */
1951:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1952:Libraries/CMSIS/Include/core_cm7.h **** {
1953:Libraries/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1954:Libraries/CMSIS/Include/core_cm7.h ****   {
1955:Libraries/CMSIS/Include/core_cm7.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1956:Libraries/CMSIS/Include/core_cm7.h ****   }
1957:Libraries/CMSIS/Include/core_cm7.h ****   else
1958:Libraries/CMSIS/Include/core_cm7.h ****   {
1959:Libraries/CMSIS/Include/core_cm7.h ****     return(0U);
1960:Libraries/CMSIS/Include/core_cm7.h ****   }
1961:Libraries/CMSIS/Include/core_cm7.h **** }
1962:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 72


1963:Libraries/CMSIS/Include/core_cm7.h **** 
1964:Libraries/CMSIS/Include/core_cm7.h **** /**
1965:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Set Pending Interrupt
1966:Libraries/CMSIS/Include/core_cm7.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1967:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1968:Libraries/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1969:Libraries/CMSIS/Include/core_cm7.h ****  */
1970:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1971:Libraries/CMSIS/Include/core_cm7.h **** {
1972:Libraries/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1973:Libraries/CMSIS/Include/core_cm7.h ****   {
1974:Libraries/CMSIS/Include/core_cm7.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1975:Libraries/CMSIS/Include/core_cm7.h ****   }
1976:Libraries/CMSIS/Include/core_cm7.h **** }
1977:Libraries/CMSIS/Include/core_cm7.h **** 
1978:Libraries/CMSIS/Include/core_cm7.h **** 
1979:Libraries/CMSIS/Include/core_cm7.h **** /**
1980:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Clear Pending Interrupt
1981:Libraries/CMSIS/Include/core_cm7.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1982:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1983:Libraries/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1984:Libraries/CMSIS/Include/core_cm7.h ****  */
1985:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1986:Libraries/CMSIS/Include/core_cm7.h **** {
1987:Libraries/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1988:Libraries/CMSIS/Include/core_cm7.h ****   {
1989:Libraries/CMSIS/Include/core_cm7.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1990:Libraries/CMSIS/Include/core_cm7.h ****   }
1991:Libraries/CMSIS/Include/core_cm7.h **** }
1992:Libraries/CMSIS/Include/core_cm7.h **** 
1993:Libraries/CMSIS/Include/core_cm7.h **** 
1994:Libraries/CMSIS/Include/core_cm7.h **** /**
1995:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Get Active Interrupt
1996:Libraries/CMSIS/Include/core_cm7.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1997:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1998:Libraries/CMSIS/Include/core_cm7.h ****   \return             0  Interrupt status is not active.
1999:Libraries/CMSIS/Include/core_cm7.h ****   \return             1  Interrupt status is active.
2000:Libraries/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
2001:Libraries/CMSIS/Include/core_cm7.h ****  */
2002:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
2003:Libraries/CMSIS/Include/core_cm7.h **** {
2004:Libraries/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2005:Libraries/CMSIS/Include/core_cm7.h ****   {
2006:Libraries/CMSIS/Include/core_cm7.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
2007:Libraries/CMSIS/Include/core_cm7.h ****   }
2008:Libraries/CMSIS/Include/core_cm7.h ****   else
2009:Libraries/CMSIS/Include/core_cm7.h ****   {
2010:Libraries/CMSIS/Include/core_cm7.h ****     return(0U);
2011:Libraries/CMSIS/Include/core_cm7.h ****   }
2012:Libraries/CMSIS/Include/core_cm7.h **** }
2013:Libraries/CMSIS/Include/core_cm7.h **** 
2014:Libraries/CMSIS/Include/core_cm7.h **** 
2015:Libraries/CMSIS/Include/core_cm7.h **** /**
2016:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Set Interrupt Priority
2017:Libraries/CMSIS/Include/core_cm7.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
2018:Libraries/CMSIS/Include/core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2019:Libraries/CMSIS/Include/core_cm7.h ****            or negative to specify a processor exception.
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 73


2020:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Interrupt number.
2021:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]  priority  Priority to set.
2022:Libraries/CMSIS/Include/core_cm7.h ****   \note    The priority cannot be set for every processor exception.
2023:Libraries/CMSIS/Include/core_cm7.h ****  */
2024:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
2025:Libraries/CMSIS/Include/core_cm7.h **** {
2026:Libraries/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2027:Libraries/CMSIS/Include/core_cm7.h ****   {
2028:Libraries/CMSIS/Include/core_cm7.h ****     NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
2029:Libraries/CMSIS/Include/core_cm7.h ****   }
2030:Libraries/CMSIS/Include/core_cm7.h ****   else
2031:Libraries/CMSIS/Include/core_cm7.h ****   {
2032:Libraries/CMSIS/Include/core_cm7.h ****     SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
2033:Libraries/CMSIS/Include/core_cm7.h ****   }
2034:Libraries/CMSIS/Include/core_cm7.h **** }
2035:Libraries/CMSIS/Include/core_cm7.h **** 
2036:Libraries/CMSIS/Include/core_cm7.h **** 
2037:Libraries/CMSIS/Include/core_cm7.h **** /**
2038:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Get Interrupt Priority
2039:Libraries/CMSIS/Include/core_cm7.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
2040:Libraries/CMSIS/Include/core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2041:Libraries/CMSIS/Include/core_cm7.h ****            or negative to specify a processor exception.
2042:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]   IRQn  Interrupt number.
2043:Libraries/CMSIS/Include/core_cm7.h ****   \return             Interrupt Priority.
2044:Libraries/CMSIS/Include/core_cm7.h ****                       Value is aligned automatically to the implemented priority bits of the microc
2045:Libraries/CMSIS/Include/core_cm7.h ****  */
2046:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
2047:Libraries/CMSIS/Include/core_cm7.h **** {
2048:Libraries/CMSIS/Include/core_cm7.h **** 
2049:Libraries/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2050:Libraries/CMSIS/Include/core_cm7.h ****   {
2051:Libraries/CMSIS/Include/core_cm7.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]                >> (8U - __NVIC_PRIO_BITS)));
2052:Libraries/CMSIS/Include/core_cm7.h ****   }
2053:Libraries/CMSIS/Include/core_cm7.h ****   else
2054:Libraries/CMSIS/Include/core_cm7.h ****   {
2055:Libraries/CMSIS/Include/core_cm7.h ****     return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
2056:Libraries/CMSIS/Include/core_cm7.h ****   }
2057:Libraries/CMSIS/Include/core_cm7.h **** }
2058:Libraries/CMSIS/Include/core_cm7.h **** 
2059:Libraries/CMSIS/Include/core_cm7.h **** 
2060:Libraries/CMSIS/Include/core_cm7.h **** /**
2061:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Encode Priority
2062:Libraries/CMSIS/Include/core_cm7.h ****   \details Encodes the priority for an interrupt with the given priority group,
2063:Libraries/CMSIS/Include/core_cm7.h ****            preemptive priority value, and subpriority value.
2064:Libraries/CMSIS/Include/core_cm7.h ****            In case of a conflict between priority grouping and available
2065:Libraries/CMSIS/Include/core_cm7.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
2066:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]     PriorityGroup  Used priority group.
2067:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
2068:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
2069:Libraries/CMSIS/Include/core_cm7.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
2070:Libraries/CMSIS/Include/core_cm7.h ****  */
2071:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
2072:Libraries/CMSIS/Include/core_cm7.h **** {
2073:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
2074:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t PreemptPriorityBits;
2075:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t SubPriorityBits;
2076:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 74


2077:Libraries/CMSIS/Include/core_cm7.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
2078:Libraries/CMSIS/Include/core_cm7.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
2079:Libraries/CMSIS/Include/core_cm7.h **** 
2080:Libraries/CMSIS/Include/core_cm7.h ****   return (
2081:Libraries/CMSIS/Include/core_cm7.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
2082:Libraries/CMSIS/Include/core_cm7.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
2083:Libraries/CMSIS/Include/core_cm7.h ****          );
2084:Libraries/CMSIS/Include/core_cm7.h **** }
2085:Libraries/CMSIS/Include/core_cm7.h **** 
2086:Libraries/CMSIS/Include/core_cm7.h **** 
2087:Libraries/CMSIS/Include/core_cm7.h **** /**
2088:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Decode Priority
2089:Libraries/CMSIS/Include/core_cm7.h ****   \details Decodes an interrupt priority value with a given priority group to
2090:Libraries/CMSIS/Include/core_cm7.h ****            preemptive priority value and subpriority value.
2091:Libraries/CMSIS/Include/core_cm7.h ****            In case of a conflict between priority grouping and available
2092:Libraries/CMSIS/Include/core_cm7.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
2093:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
2094:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]     PriorityGroup  Used priority group.
2095:Libraries/CMSIS/Include/core_cm7.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
2096:Libraries/CMSIS/Include/core_cm7.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
2097:Libraries/CMSIS/Include/core_cm7.h ****  */
2098:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
2099:Libraries/CMSIS/Include/core_cm7.h **** {
2100:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
2101:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t PreemptPriorityBits;
2102:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t SubPriorityBits;
2103:Libraries/CMSIS/Include/core_cm7.h **** 
2104:Libraries/CMSIS/Include/core_cm7.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
2105:Libraries/CMSIS/Include/core_cm7.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
2106:Libraries/CMSIS/Include/core_cm7.h **** 
2107:Libraries/CMSIS/Include/core_cm7.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
2108:Libraries/CMSIS/Include/core_cm7.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
2109:Libraries/CMSIS/Include/core_cm7.h **** }
2110:Libraries/CMSIS/Include/core_cm7.h **** 
2111:Libraries/CMSIS/Include/core_cm7.h **** 
2112:Libraries/CMSIS/Include/core_cm7.h **** /**
2113:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Set Interrupt Vector
2114:Libraries/CMSIS/Include/core_cm7.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
2115:Libraries/CMSIS/Include/core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2116:Libraries/CMSIS/Include/core_cm7.h ****            or negative to specify a processor exception.
2117:Libraries/CMSIS/Include/core_cm7.h ****            VTOR must been relocated to SRAM before.
2118:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]   IRQn      Interrupt number
2119:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]   vector    Address of interrupt handler function
2120:Libraries/CMSIS/Include/core_cm7.h ****  */
2121:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
2122:Libraries/CMSIS/Include/core_cm7.h **** {
2123:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
2124:Libraries/CMSIS/Include/core_cm7.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
2125:Libraries/CMSIS/Include/core_cm7.h **** }
2126:Libraries/CMSIS/Include/core_cm7.h **** 
2127:Libraries/CMSIS/Include/core_cm7.h **** 
2128:Libraries/CMSIS/Include/core_cm7.h **** /**
2129:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Get Interrupt Vector
2130:Libraries/CMSIS/Include/core_cm7.h ****   \details Reads an interrupt vector from interrupt vector table.
2131:Libraries/CMSIS/Include/core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2132:Libraries/CMSIS/Include/core_cm7.h ****            or negative to specify a processor exception.
2133:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]   IRQn      Interrupt number.
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 75


2134:Libraries/CMSIS/Include/core_cm7.h ****   \return                 Address of interrupt handler function
2135:Libraries/CMSIS/Include/core_cm7.h ****  */
2136:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
2137:Libraries/CMSIS/Include/core_cm7.h **** {
2138:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
2139:Libraries/CMSIS/Include/core_cm7.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
2140:Libraries/CMSIS/Include/core_cm7.h **** }
2141:Libraries/CMSIS/Include/core_cm7.h **** 
2142:Libraries/CMSIS/Include/core_cm7.h **** 
2143:Libraries/CMSIS/Include/core_cm7.h **** /**
2144:Libraries/CMSIS/Include/core_cm7.h ****   \brief   System Reset
2145:Libraries/CMSIS/Include/core_cm7.h ****   \details Initiates a system reset request to reset the MCU.
2146:Libraries/CMSIS/Include/core_cm7.h ****  */
2147:Libraries/CMSIS/Include/core_cm7.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
2148:Libraries/CMSIS/Include/core_cm7.h **** {
2149:Libraries/CMSIS/Include/core_cm7.h ****   __DSB();                                                          /* Ensure all outstanding memor
2150:Libraries/CMSIS/Include/core_cm7.h ****                                                                        buffered write are completed
2151:Libraries/CMSIS/Include/core_cm7.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
2152:Libraries/CMSIS/Include/core_cm7.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
2153:Libraries/CMSIS/Include/core_cm7.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
2154:Libraries/CMSIS/Include/core_cm7.h ****   __DSB();                                                          /* Ensure completion of memory 
2155:Libraries/CMSIS/Include/core_cm7.h **** 
2156:Libraries/CMSIS/Include/core_cm7.h ****   for(;;)                                                           /* wait until reset */
2157:Libraries/CMSIS/Include/core_cm7.h ****   {
2158:Libraries/CMSIS/Include/core_cm7.h ****     __NOP();
2159:Libraries/CMSIS/Include/core_cm7.h ****   }
2160:Libraries/CMSIS/Include/core_cm7.h **** }
2161:Libraries/CMSIS/Include/core_cm7.h **** 
2162:Libraries/CMSIS/Include/core_cm7.h **** /*@} end of CMSIS_Core_NVICFunctions */
2163:Libraries/CMSIS/Include/core_cm7.h **** 
2164:Libraries/CMSIS/Include/core_cm7.h **** /* ##########################  MPU functions  #################################### */
2165:Libraries/CMSIS/Include/core_cm7.h **** 
2166:Libraries/CMSIS/Include/core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
2167:Libraries/CMSIS/Include/core_cm7.h **** 
2168:Libraries/CMSIS/Include/core_cm7.h **** #include "../../../Libraries/CMSIS/Include/mpu_armv7.h"
2169:Libraries/CMSIS/Include/core_cm7.h **** 
2170:Libraries/CMSIS/Include/core_cm7.h **** #endif
2171:Libraries/CMSIS/Include/core_cm7.h **** 
2172:Libraries/CMSIS/Include/core_cm7.h **** /* ##########################  FPU functions  #################################### */
2173:Libraries/CMSIS/Include/core_cm7.h **** /**
2174:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
2175:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
2176:Libraries/CMSIS/Include/core_cm7.h ****   \brief    Function that provides FPU type.
2177:Libraries/CMSIS/Include/core_cm7.h ****   @{
2178:Libraries/CMSIS/Include/core_cm7.h ****  */
2179:Libraries/CMSIS/Include/core_cm7.h **** 
2180:Libraries/CMSIS/Include/core_cm7.h **** /**
2181:Libraries/CMSIS/Include/core_cm7.h ****   \brief   get FPU type
2182:Libraries/CMSIS/Include/core_cm7.h ****   \details returns the FPU type
2183:Libraries/CMSIS/Include/core_cm7.h ****   \returns
2184:Libraries/CMSIS/Include/core_cm7.h ****    - \b  0: No FPU
2185:Libraries/CMSIS/Include/core_cm7.h ****    - \b  1: Single precision FPU
2186:Libraries/CMSIS/Include/core_cm7.h ****    - \b  2: Double + Single precision FPU
2187:Libraries/CMSIS/Include/core_cm7.h ****  */
2188:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
2189:Libraries/CMSIS/Include/core_cm7.h **** {
2190:Libraries/CMSIS/Include/core_cm7.h ****   uint32_t mvfr0;
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 76


2191:Libraries/CMSIS/Include/core_cm7.h **** 
2192:Libraries/CMSIS/Include/core_cm7.h ****   mvfr0 = SCB->MVFR0;
2193:Libraries/CMSIS/Include/core_cm7.h ****   if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U)
2194:Libraries/CMSIS/Include/core_cm7.h ****   {
2195:Libraries/CMSIS/Include/core_cm7.h ****     return 2U;           /* Double + Single precision FPU */
2196:Libraries/CMSIS/Include/core_cm7.h ****   }
2197:Libraries/CMSIS/Include/core_cm7.h ****   else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
2198:Libraries/CMSIS/Include/core_cm7.h ****   {
2199:Libraries/CMSIS/Include/core_cm7.h ****     return 1U;           /* Single precision FPU */
2200:Libraries/CMSIS/Include/core_cm7.h ****   }
2201:Libraries/CMSIS/Include/core_cm7.h ****   else
2202:Libraries/CMSIS/Include/core_cm7.h ****   {
2203:Libraries/CMSIS/Include/core_cm7.h ****     return 0U;           /* No FPU */
2204:Libraries/CMSIS/Include/core_cm7.h ****   }
2205:Libraries/CMSIS/Include/core_cm7.h **** }
2206:Libraries/CMSIS/Include/core_cm7.h **** 
2207:Libraries/CMSIS/Include/core_cm7.h **** 
2208:Libraries/CMSIS/Include/core_cm7.h **** /*@} end of CMSIS_Core_FpuFunctions */
2209:Libraries/CMSIS/Include/core_cm7.h **** 
2210:Libraries/CMSIS/Include/core_cm7.h **** 
2211:Libraries/CMSIS/Include/core_cm7.h **** 
2212:Libraries/CMSIS/Include/core_cm7.h **** /* ##########################  Cache functions  #################################### */
2213:Libraries/CMSIS/Include/core_cm7.h **** /**
2214:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
2215:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_Core_CacheFunctions Cache Functions
2216:Libraries/CMSIS/Include/core_cm7.h ****   \brief    Functions that configure Instruction and Data cache.
2217:Libraries/CMSIS/Include/core_cm7.h ****   @{
2218:Libraries/CMSIS/Include/core_cm7.h ****  */
2219:Libraries/CMSIS/Include/core_cm7.h **** 
2220:Libraries/CMSIS/Include/core_cm7.h **** /* Cache Size ID Register Macros */
2221:Libraries/CMSIS/Include/core_cm7.h **** #define CCSIDR_WAYS(x)         (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Po
2222:Libraries/CMSIS/Include/core_cm7.h **** #define CCSIDR_SETS(x)         (((x) & SCB_CCSIDR_NUMSETS_Msk      ) >> SCB_CCSIDR_NUMSETS_Pos     
2223:Libraries/CMSIS/Include/core_cm7.h **** 
2224:Libraries/CMSIS/Include/core_cm7.h **** 
2225:Libraries/CMSIS/Include/core_cm7.h **** /**
2226:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Enable I-Cache
2227:Libraries/CMSIS/Include/core_cm7.h ****   \details Turns on I-Cache
2228:Libraries/CMSIS/Include/core_cm7.h ****   */
2229:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_EnableICache (void)
2230:Libraries/CMSIS/Include/core_cm7.h **** {
2231:Libraries/CMSIS/Include/core_cm7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
2232:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2233:Libraries/CMSIS/Include/core_cm7.h ****     __ISB();
2234:Libraries/CMSIS/Include/core_cm7.h ****     SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
2235:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2236:Libraries/CMSIS/Include/core_cm7.h ****     __ISB();
2237:Libraries/CMSIS/Include/core_cm7.h ****     SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
2238:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2239:Libraries/CMSIS/Include/core_cm7.h ****     __ISB();
2240:Libraries/CMSIS/Include/core_cm7.h ****   #endif
2241:Libraries/CMSIS/Include/core_cm7.h **** }
2242:Libraries/CMSIS/Include/core_cm7.h **** 
2243:Libraries/CMSIS/Include/core_cm7.h **** 
2244:Libraries/CMSIS/Include/core_cm7.h **** /**
2245:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Disable I-Cache
2246:Libraries/CMSIS/Include/core_cm7.h ****   \details Turns off I-Cache
2247:Libraries/CMSIS/Include/core_cm7.h ****   */
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 77


2248:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_DisableICache (void)
2249:Libraries/CMSIS/Include/core_cm7.h **** {
2250:Libraries/CMSIS/Include/core_cm7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
2251:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2252:Libraries/CMSIS/Include/core_cm7.h ****     __ISB();
2253:Libraries/CMSIS/Include/core_cm7.h ****     SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
2254:Libraries/CMSIS/Include/core_cm7.h ****     SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
2255:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2256:Libraries/CMSIS/Include/core_cm7.h ****     __ISB();
2257:Libraries/CMSIS/Include/core_cm7.h ****   #endif
2258:Libraries/CMSIS/Include/core_cm7.h **** }
2259:Libraries/CMSIS/Include/core_cm7.h **** 
2260:Libraries/CMSIS/Include/core_cm7.h **** 
2261:Libraries/CMSIS/Include/core_cm7.h **** /**
2262:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Invalidate I-Cache
2263:Libraries/CMSIS/Include/core_cm7.h ****   \details Invalidates I-Cache
2264:Libraries/CMSIS/Include/core_cm7.h ****   */
2265:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_InvalidateICache (void)
2266:Libraries/CMSIS/Include/core_cm7.h **** {
2267:Libraries/CMSIS/Include/core_cm7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
2268:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2269:Libraries/CMSIS/Include/core_cm7.h ****     __ISB();
2270:Libraries/CMSIS/Include/core_cm7.h ****     SCB->ICIALLU = 0UL;
2271:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2272:Libraries/CMSIS/Include/core_cm7.h ****     __ISB();
2273:Libraries/CMSIS/Include/core_cm7.h ****   #endif
2274:Libraries/CMSIS/Include/core_cm7.h **** }
2275:Libraries/CMSIS/Include/core_cm7.h **** 
2276:Libraries/CMSIS/Include/core_cm7.h **** 
2277:Libraries/CMSIS/Include/core_cm7.h **** /**
2278:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Enable D-Cache
2279:Libraries/CMSIS/Include/core_cm7.h ****   \details Turns on D-Cache
2280:Libraries/CMSIS/Include/core_cm7.h ****   */
2281:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_EnableDCache (void)
2282:Libraries/CMSIS/Include/core_cm7.h **** {
2283:Libraries/CMSIS/Include/core_cm7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
2284:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t ccsidr;
2285:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t sets;
2286:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t ways;
2287:Libraries/CMSIS/Include/core_cm7.h **** 
2288:Libraries/CMSIS/Include/core_cm7.h ****     SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
2289:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2290:Libraries/CMSIS/Include/core_cm7.h **** 
2291:Libraries/CMSIS/Include/core_cm7.h ****     ccsidr = SCB->CCSIDR;
2292:Libraries/CMSIS/Include/core_cm7.h **** 
2293:Libraries/CMSIS/Include/core_cm7.h ****                                             /* invalidate D-Cache */
2294:Libraries/CMSIS/Include/core_cm7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
2295:Libraries/CMSIS/Include/core_cm7.h ****     do {
2296:Libraries/CMSIS/Include/core_cm7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
2297:Libraries/CMSIS/Include/core_cm7.h ****       do {
2298:Libraries/CMSIS/Include/core_cm7.h ****         SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
2299:Libraries/CMSIS/Include/core_cm7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
2300:Libraries/CMSIS/Include/core_cm7.h ****         #if defined ( __CC_ARM )
2301:Libraries/CMSIS/Include/core_cm7.h ****           __schedule_barrier();
2302:Libraries/CMSIS/Include/core_cm7.h ****         #endif
2303:Libraries/CMSIS/Include/core_cm7.h ****       } while (ways-- != 0U);
2304:Libraries/CMSIS/Include/core_cm7.h ****     } while(sets-- != 0U);
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 78


2305:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2306:Libraries/CMSIS/Include/core_cm7.h **** 
2307:Libraries/CMSIS/Include/core_cm7.h ****     SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
2308:Libraries/CMSIS/Include/core_cm7.h **** 
2309:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2310:Libraries/CMSIS/Include/core_cm7.h ****     __ISB();
2311:Libraries/CMSIS/Include/core_cm7.h ****   #endif
2312:Libraries/CMSIS/Include/core_cm7.h **** }
2313:Libraries/CMSIS/Include/core_cm7.h **** 
2314:Libraries/CMSIS/Include/core_cm7.h **** 
2315:Libraries/CMSIS/Include/core_cm7.h **** /**
2316:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Disable D-Cache
2317:Libraries/CMSIS/Include/core_cm7.h ****   \details Turns off D-Cache
2318:Libraries/CMSIS/Include/core_cm7.h ****   */
2319:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_DisableDCache (void)
2320:Libraries/CMSIS/Include/core_cm7.h **** {
2321:Libraries/CMSIS/Include/core_cm7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
2322:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t ccsidr;
2323:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t sets;
2324:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t ways;
2325:Libraries/CMSIS/Include/core_cm7.h **** 
2326:Libraries/CMSIS/Include/core_cm7.h ****     SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
2327:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2328:Libraries/CMSIS/Include/core_cm7.h **** 
2329:Libraries/CMSIS/Include/core_cm7.h ****     SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk;  /* disable D-Cache */
2330:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2331:Libraries/CMSIS/Include/core_cm7.h **** 
2332:Libraries/CMSIS/Include/core_cm7.h ****     ccsidr = SCB->CCSIDR;
2333:Libraries/CMSIS/Include/core_cm7.h **** 
2334:Libraries/CMSIS/Include/core_cm7.h ****                                             /* clean & invalidate D-Cache */
2335:Libraries/CMSIS/Include/core_cm7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
2336:Libraries/CMSIS/Include/core_cm7.h ****     do {
2337:Libraries/CMSIS/Include/core_cm7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
2338:Libraries/CMSIS/Include/core_cm7.h ****       do {
2339:Libraries/CMSIS/Include/core_cm7.h ****         SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
2340:Libraries/CMSIS/Include/core_cm7.h ****                        ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
2341:Libraries/CMSIS/Include/core_cm7.h ****         #if defined ( __CC_ARM )
2342:Libraries/CMSIS/Include/core_cm7.h ****           __schedule_barrier();
2343:Libraries/CMSIS/Include/core_cm7.h ****         #endif
2344:Libraries/CMSIS/Include/core_cm7.h ****       } while (ways-- != 0U);
2345:Libraries/CMSIS/Include/core_cm7.h ****     } while(sets-- != 0U);
2346:Libraries/CMSIS/Include/core_cm7.h **** 
2347:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2348:Libraries/CMSIS/Include/core_cm7.h ****     __ISB();
2349:Libraries/CMSIS/Include/core_cm7.h ****   #endif
2350:Libraries/CMSIS/Include/core_cm7.h **** }
2351:Libraries/CMSIS/Include/core_cm7.h **** 
2352:Libraries/CMSIS/Include/core_cm7.h **** 
2353:Libraries/CMSIS/Include/core_cm7.h **** /**
2354:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Invalidate D-Cache
2355:Libraries/CMSIS/Include/core_cm7.h ****   \details Invalidates D-Cache
2356:Libraries/CMSIS/Include/core_cm7.h ****   */
2357:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_InvalidateDCache (void)
2358:Libraries/CMSIS/Include/core_cm7.h **** {
2359:Libraries/CMSIS/Include/core_cm7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
2360:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t ccsidr;
2361:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t sets;
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 79


2362:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t ways;
2363:Libraries/CMSIS/Include/core_cm7.h **** 
2364:Libraries/CMSIS/Include/core_cm7.h ****     SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
2365:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2366:Libraries/CMSIS/Include/core_cm7.h **** 
2367:Libraries/CMSIS/Include/core_cm7.h ****     ccsidr = SCB->CCSIDR;
2368:Libraries/CMSIS/Include/core_cm7.h **** 
2369:Libraries/CMSIS/Include/core_cm7.h ****                                             /* invalidate D-Cache */
2370:Libraries/CMSIS/Include/core_cm7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
2371:Libraries/CMSIS/Include/core_cm7.h ****     do {
2372:Libraries/CMSIS/Include/core_cm7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
2373:Libraries/CMSIS/Include/core_cm7.h ****       do {
2374:Libraries/CMSIS/Include/core_cm7.h ****         SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
2375:Libraries/CMSIS/Include/core_cm7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
2376:Libraries/CMSIS/Include/core_cm7.h ****         #if defined ( __CC_ARM )
2377:Libraries/CMSIS/Include/core_cm7.h ****           __schedule_barrier();
2378:Libraries/CMSIS/Include/core_cm7.h ****         #endif
2379:Libraries/CMSIS/Include/core_cm7.h ****       } while (ways-- != 0U);
2380:Libraries/CMSIS/Include/core_cm7.h ****     } while(sets-- != 0U);
2381:Libraries/CMSIS/Include/core_cm7.h **** 
2382:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2383:Libraries/CMSIS/Include/core_cm7.h ****     __ISB();
2384:Libraries/CMSIS/Include/core_cm7.h ****   #endif
2385:Libraries/CMSIS/Include/core_cm7.h **** }
2386:Libraries/CMSIS/Include/core_cm7.h **** 
2387:Libraries/CMSIS/Include/core_cm7.h **** 
2388:Libraries/CMSIS/Include/core_cm7.h **** /**
2389:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Clean D-Cache
2390:Libraries/CMSIS/Include/core_cm7.h ****   \details Cleans D-Cache
2391:Libraries/CMSIS/Include/core_cm7.h ****   */
2392:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_CleanDCache (void)
2393:Libraries/CMSIS/Include/core_cm7.h **** {
2394:Libraries/CMSIS/Include/core_cm7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
2395:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t ccsidr;
2396:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t sets;
2397:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t ways;
2398:Libraries/CMSIS/Include/core_cm7.h **** 
2399:Libraries/CMSIS/Include/core_cm7.h ****      SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
2400:Libraries/CMSIS/Include/core_cm7.h ****    __DSB();
2401:Libraries/CMSIS/Include/core_cm7.h **** 
2402:Libraries/CMSIS/Include/core_cm7.h ****     ccsidr = SCB->CCSIDR;
2403:Libraries/CMSIS/Include/core_cm7.h **** 
2404:Libraries/CMSIS/Include/core_cm7.h ****                                             /* clean D-Cache */
2405:Libraries/CMSIS/Include/core_cm7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
2406:Libraries/CMSIS/Include/core_cm7.h ****     do {
2407:Libraries/CMSIS/Include/core_cm7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
2408:Libraries/CMSIS/Include/core_cm7.h ****       do {
2409:Libraries/CMSIS/Include/core_cm7.h ****         SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
2410:Libraries/CMSIS/Include/core_cm7.h ****                       ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk)  );
2411:Libraries/CMSIS/Include/core_cm7.h ****         #if defined ( __CC_ARM )
2412:Libraries/CMSIS/Include/core_cm7.h ****           __schedule_barrier();
2413:Libraries/CMSIS/Include/core_cm7.h ****         #endif
2414:Libraries/CMSIS/Include/core_cm7.h ****       } while (ways-- != 0U);
2415:Libraries/CMSIS/Include/core_cm7.h ****     } while(sets-- != 0U);
2416:Libraries/CMSIS/Include/core_cm7.h **** 
2417:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2418:Libraries/CMSIS/Include/core_cm7.h ****     __ISB();
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 80


2419:Libraries/CMSIS/Include/core_cm7.h ****   #endif
2420:Libraries/CMSIS/Include/core_cm7.h **** }
2421:Libraries/CMSIS/Include/core_cm7.h **** 
2422:Libraries/CMSIS/Include/core_cm7.h **** 
2423:Libraries/CMSIS/Include/core_cm7.h **** /**
2424:Libraries/CMSIS/Include/core_cm7.h ****   \brief   Clean & Invalidate D-Cache
2425:Libraries/CMSIS/Include/core_cm7.h ****   \details Cleans and Invalidates D-Cache
2426:Libraries/CMSIS/Include/core_cm7.h ****   */
2427:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_CleanInvalidateDCache (void)
2428:Libraries/CMSIS/Include/core_cm7.h **** {
2429:Libraries/CMSIS/Include/core_cm7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
2430:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t ccsidr;
2431:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t sets;
2432:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t ways;
2433:Libraries/CMSIS/Include/core_cm7.h **** 
2434:Libraries/CMSIS/Include/core_cm7.h ****     SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
2435:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2436:Libraries/CMSIS/Include/core_cm7.h **** 
2437:Libraries/CMSIS/Include/core_cm7.h ****     ccsidr = SCB->CCSIDR;
2438:Libraries/CMSIS/Include/core_cm7.h **** 
2439:Libraries/CMSIS/Include/core_cm7.h ****                                             /* clean & invalidate D-Cache */
2440:Libraries/CMSIS/Include/core_cm7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
2441:Libraries/CMSIS/Include/core_cm7.h ****     do {
2442:Libraries/CMSIS/Include/core_cm7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
2443:Libraries/CMSIS/Include/core_cm7.h ****       do {
2444:Libraries/CMSIS/Include/core_cm7.h ****         SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
2445:Libraries/CMSIS/Include/core_cm7.h ****                        ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
2446:Libraries/CMSIS/Include/core_cm7.h ****         #if defined ( __CC_ARM )
2447:Libraries/CMSIS/Include/core_cm7.h ****           __schedule_barrier();
2448:Libraries/CMSIS/Include/core_cm7.h ****         #endif
2449:Libraries/CMSIS/Include/core_cm7.h ****       } while (ways-- != 0U);
2450:Libraries/CMSIS/Include/core_cm7.h ****     } while(sets-- != 0U);
2451:Libraries/CMSIS/Include/core_cm7.h **** 
2452:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2453:Libraries/CMSIS/Include/core_cm7.h ****     __ISB();
2454:Libraries/CMSIS/Include/core_cm7.h ****   #endif
2455:Libraries/CMSIS/Include/core_cm7.h **** }
2456:Libraries/CMSIS/Include/core_cm7.h **** 
2457:Libraries/CMSIS/Include/core_cm7.h **** 
2458:Libraries/CMSIS/Include/core_cm7.h **** /**
2459:Libraries/CMSIS/Include/core_cm7.h ****   \brief   D-Cache Invalidate by address
2460:Libraries/CMSIS/Include/core_cm7.h ****   \details Invalidates D-Cache for the given address
2461:Libraries/CMSIS/Include/core_cm7.h ****   \param[in]   addr    address (aligned to 32-byte boundary)
2462:Libraries/CMSIS/Include/core_cm7.h ****   \param[in]   dsize   size of memory block (in number of bytes)
2463:Libraries/CMSIS/Include/core_cm7.h **** */
2464:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
2465:Libraries/CMSIS/Include/core_cm7.h **** {
2466:Libraries/CMSIS/Include/core_cm7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
2467:Libraries/CMSIS/Include/core_cm7.h ****      int32_t op_size = dsize;
2468:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t op_addr = (uint32_t)addr;
2469:Libraries/CMSIS/Include/core_cm7.h ****      int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (
2470:Libraries/CMSIS/Include/core_cm7.h **** 
2471:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2472:Libraries/CMSIS/Include/core_cm7.h **** 
2473:Libraries/CMSIS/Include/core_cm7.h ****     while (op_size > 0) {
2474:Libraries/CMSIS/Include/core_cm7.h ****       SCB->DCIMVAC = op_addr;
2475:Libraries/CMSIS/Include/core_cm7.h ****       op_addr += (uint32_t)linesize;
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 81


2476:Libraries/CMSIS/Include/core_cm7.h ****       op_size -=           linesize;
2477:Libraries/CMSIS/Include/core_cm7.h ****     }
2478:Libraries/CMSIS/Include/core_cm7.h **** 
2479:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2480:Libraries/CMSIS/Include/core_cm7.h ****     __ISB();
2481:Libraries/CMSIS/Include/core_cm7.h ****   #endif
2482:Libraries/CMSIS/Include/core_cm7.h **** }
2483:Libraries/CMSIS/Include/core_cm7.h **** 
2484:Libraries/CMSIS/Include/core_cm7.h **** 
2485:Libraries/CMSIS/Include/core_cm7.h **** /**
2486:Libraries/CMSIS/Include/core_cm7.h ****   \brief   D-Cache Clean by address
2487:Libraries/CMSIS/Include/core_cm7.h ****   \details Cleans D-Cache for the given address
2488:Libraries/CMSIS/Include/core_cm7.h ****   \param[in]   addr    address (aligned to 32-byte boundary)
2489:Libraries/CMSIS/Include/core_cm7.h ****   \param[in]   dsize   size of memory block (in number of bytes)
2490:Libraries/CMSIS/Include/core_cm7.h **** */
2491:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
2492:Libraries/CMSIS/Include/core_cm7.h **** {
2493:Libraries/CMSIS/Include/core_cm7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
2494:Libraries/CMSIS/Include/core_cm7.h ****      int32_t op_size = dsize;
2495:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t op_addr = (uint32_t) addr;
2496:Libraries/CMSIS/Include/core_cm7.h ****      int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (
2497:Libraries/CMSIS/Include/core_cm7.h **** 
2498:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2499:Libraries/CMSIS/Include/core_cm7.h **** 
2500:Libraries/CMSIS/Include/core_cm7.h ****     while (op_size > 0) {
2501:Libraries/CMSIS/Include/core_cm7.h ****       SCB->DCCMVAC = op_addr;
2502:Libraries/CMSIS/Include/core_cm7.h ****       op_addr += (uint32_t)linesize;
2503:Libraries/CMSIS/Include/core_cm7.h ****       op_size -=           linesize;
2504:Libraries/CMSIS/Include/core_cm7.h ****     }
2505:Libraries/CMSIS/Include/core_cm7.h **** 
2506:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2507:Libraries/CMSIS/Include/core_cm7.h ****     __ISB();
2508:Libraries/CMSIS/Include/core_cm7.h ****   #endif
2509:Libraries/CMSIS/Include/core_cm7.h **** }
2510:Libraries/CMSIS/Include/core_cm7.h **** 
2511:Libraries/CMSIS/Include/core_cm7.h **** 
2512:Libraries/CMSIS/Include/core_cm7.h **** /**
2513:Libraries/CMSIS/Include/core_cm7.h ****   \brief   D-Cache Clean and Invalidate by address
2514:Libraries/CMSIS/Include/core_cm7.h ****   \details Cleans and invalidates D_Cache for the given address
2515:Libraries/CMSIS/Include/core_cm7.h ****   \param[in]   addr    address (aligned to 32-byte boundary)
2516:Libraries/CMSIS/Include/core_cm7.h ****   \param[in]   dsize   size of memory block (in number of bytes)
2517:Libraries/CMSIS/Include/core_cm7.h **** */
2518:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_CleanInvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
2519:Libraries/CMSIS/Include/core_cm7.h **** {
2520:Libraries/CMSIS/Include/core_cm7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
2521:Libraries/CMSIS/Include/core_cm7.h ****      int32_t op_size = dsize;
2522:Libraries/CMSIS/Include/core_cm7.h ****     uint32_t op_addr = (uint32_t) addr;
2523:Libraries/CMSIS/Include/core_cm7.h ****      int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (
2524:Libraries/CMSIS/Include/core_cm7.h **** 
2525:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2526:Libraries/CMSIS/Include/core_cm7.h **** 
2527:Libraries/CMSIS/Include/core_cm7.h ****     while (op_size > 0) {
2528:Libraries/CMSIS/Include/core_cm7.h ****       SCB->DCCIMVAC = op_addr;
2529:Libraries/CMSIS/Include/core_cm7.h ****       op_addr += (uint32_t)linesize;
2530:Libraries/CMSIS/Include/core_cm7.h ****       op_size -=           linesize;
2531:Libraries/CMSIS/Include/core_cm7.h ****     }
2532:Libraries/CMSIS/Include/core_cm7.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 82


2533:Libraries/CMSIS/Include/core_cm7.h ****     __DSB();
2534:Libraries/CMSIS/Include/core_cm7.h ****     __ISB();
2535:Libraries/CMSIS/Include/core_cm7.h ****   #endif
2536:Libraries/CMSIS/Include/core_cm7.h **** }
2537:Libraries/CMSIS/Include/core_cm7.h **** 
2538:Libraries/CMSIS/Include/core_cm7.h **** 
2539:Libraries/CMSIS/Include/core_cm7.h **** /*@} end of CMSIS_Core_CacheFunctions */
2540:Libraries/CMSIS/Include/core_cm7.h **** 
2541:Libraries/CMSIS/Include/core_cm7.h **** 
2542:Libraries/CMSIS/Include/core_cm7.h **** 
2543:Libraries/CMSIS/Include/core_cm7.h **** /* ##################################    SysTick function  ########################################
2544:Libraries/CMSIS/Include/core_cm7.h **** /**
2545:Libraries/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
2546:Libraries/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
2547:Libraries/CMSIS/Include/core_cm7.h ****   \brief    Functions that configure the System.
2548:Libraries/CMSIS/Include/core_cm7.h ****   @{
2549:Libraries/CMSIS/Include/core_cm7.h ****  */
2550:Libraries/CMSIS/Include/core_cm7.h **** 
2551:Libraries/CMSIS/Include/core_cm7.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
2552:Libraries/CMSIS/Include/core_cm7.h **** 
2553:Libraries/CMSIS/Include/core_cm7.h **** /**
2554:Libraries/CMSIS/Include/core_cm7.h ****   \brief   System Tick Configuration
2555:Libraries/CMSIS/Include/core_cm7.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
2556:Libraries/CMSIS/Include/core_cm7.h ****            Counter is in free running mode to generate periodic interrupts.
2557:Libraries/CMSIS/Include/core_cm7.h ****   \param [in]  ticks  Number of ticks between two interrupts.
2558:Libraries/CMSIS/Include/core_cm7.h ****   \return          0  Function succeeded.
2559:Libraries/CMSIS/Include/core_cm7.h ****   \return          1  Function failed.
2560:Libraries/CMSIS/Include/core_cm7.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
2561:Libraries/CMSIS/Include/core_cm7.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
2562:Libraries/CMSIS/Include/core_cm7.h ****            must contain a vendor-specific implementation of this function.
2563:Libraries/CMSIS/Include/core_cm7.h ****  */
2564:Libraries/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
 586              		.loc 3 2564 26 view .LVU141
 587              	.LBB20:
2565:Libraries/CMSIS/Include/core_cm7.h **** {
2566:Libraries/CMSIS/Include/core_cm7.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 588              		.loc 3 2566 3 view .LVU142
 589              		.loc 3 2566 14 is_stmt 0 view .LVU143
 590 0012 013B     		subs	r3, r3, #1
 591              	.LVL24:
 592              		.loc 3 2566 6 view .LVU144
 593 0014 B3F1807F 		cmp	r3, #16777216
 594 0018 0AD2     		bcs	.L36
2567:Libraries/CMSIS/Include/core_cm7.h ****   {
2568:Libraries/CMSIS/Include/core_cm7.h ****     return (1UL);                                                   /* Reload value impossible */
2569:Libraries/CMSIS/Include/core_cm7.h ****   }
2570:Libraries/CMSIS/Include/core_cm7.h **** 
2571:Libraries/CMSIS/Include/core_cm7.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 595              		.loc 3 2571 3 is_stmt 1 view .LVU145
 596              		.loc 3 2571 18 is_stmt 0 view .LVU146
 597 001a 4FF0E022 		mov	r2, #-536813568
 598 001e 5361     		str	r3, [r2, #20]
2572:Libraries/CMSIS/Include/core_cm7.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
 599              		.loc 3 2572 3 is_stmt 1 view .LVU147
 600              	.LVL25:
 601              	.LBB21:
 602              	.LBI21:
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 83


2024:Libraries/CMSIS/Include/core_cm7.h **** {
 603              		.loc 3 2024 22 view .LVU148
 604              	.LBB22:
2026:Libraries/CMSIS/Include/core_cm7.h ****   {
 605              		.loc 3 2026 3 view .LVU149
2032:Libraries/CMSIS/Include/core_cm7.h ****   }
 606              		.loc 3 2032 5 view .LVU150
2032:Libraries/CMSIS/Include/core_cm7.h ****   }
 607              		.loc 3 2032 47 is_stmt 0 view .LVU151
 608 0020 264B     		ldr	r3, .L41+8
 609              	.LVL26:
2032:Libraries/CMSIS/Include/core_cm7.h ****   }
 610              		.loc 3 2032 47 view .LVU152
 611 0022 F021     		movs	r1, #240
 612 0024 83F82310 		strb	r1, [r3, #35]
 613              	.LVL27:
2032:Libraries/CMSIS/Include/core_cm7.h ****   }
 614              		.loc 3 2032 47 view .LVU153
 615              	.LBE22:
 616              	.LBE21:
2573:Libraries/CMSIS/Include/core_cm7.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 617              		.loc 3 2573 3 is_stmt 1 view .LVU154
 618              		.loc 3 2573 18 is_stmt 0 view .LVU155
 619 0028 0023     		movs	r3, #0
 620 002a 9361     		str	r3, [r2, #24]
2574:Libraries/CMSIS/Include/core_cm7.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 621              		.loc 3 2574 3 is_stmt 1 view .LVU156
 622              		.loc 3 2574 18 is_stmt 0 view .LVU157
 623 002c 0723     		movs	r3, #7
 624 002e 1361     		str	r3, [r2, #16]
2575:Libraries/CMSIS/Include/core_cm7.h ****                    SysTick_CTRL_TICKINT_Msk   |
2576:Libraries/CMSIS/Include/core_cm7.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
2577:Libraries/CMSIS/Include/core_cm7.h ****   return (0UL);                                                     /* Function successful */
 625              		.loc 3 2577 3 is_stmt 1 view .LVU158
 626              	.L36:
 627              		.loc 3 2577 3 is_stmt 0 view .LVU159
 628              	.LBE20:
 629              	.LBE19:
 190:Src/drv/drv_system.c **** 
 630              		.loc 1 190 5 is_stmt 1 view .LVU160
 631 0030 FFF7FEFF 		bl	dmaInit
 632              	.LVL28:
 192:Src/drv/drv_system.c **** 
 633              		.loc 1 192 5 view .LVU161
 634 0034 FFF7FEFF 		bl	cycleCounterInit
 635              	.LVL29:
 194:Src/drv/drv_system.c **** 
 636              		.loc 1 194 5 view .LVU162
 637 0038 FFF7FEFF 		bl	ledInit
 638              	.LVL30:
 197:Src/drv/drv_system.c **** 
 639              		.loc 1 197 5 view .LVU163
 640 003c FFF7FEFF 		bl	serialInit
 641              	.LVL31:
 199:Src/drv/drv_system.c **** 
 642              		.loc 1 199 5 view .LVU164
 643 0040 FFF7FEFF 		bl	drawAutodrone
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 84


 644              	.LVL32:
 201:Src/drv/drv_system.c ****     printf("\nBEGINNING INITIALIZATION\n");
 645              		.loc 1 201 5 view .LVU165
 646 0044 0121     		movs	r1, #1
 647 0046 0220     		movs	r0, #2
 648 0048 FFF7FEFF 		bl	color
 649              	.LVL33:
 202:Src/drv/drv_system.c ****     printf("----------------------------------\n");
 650              		.loc 1 202 5 view .LVU166
 651 004c 1C48     		ldr	r0, .L41+12
 652 004e FFF7FEFF 		bl	puts
 653              	.LVL34:
 203:Src/drv/drv_system.c ****     printf("----------------------------------\n");
 654              		.loc 1 203 5 view .LVU167
 655 0052 1C4C     		ldr	r4, .L41+16
 656 0054 2046     		mov	r0, r4
 657 0056 FFF7FEFF 		bl	puts
 658              	.LVL35:
 204:Src/drv/drv_system.c ****     colorDefault();
 659              		.loc 1 204 5 view .LVU168
 660 005a 2046     		mov	r0, r4
 661 005c FFF7FEFF 		bl	puts
 662              	.LVL36:
 205:Src/drv/drv_system.c **** 
 663              		.loc 1 205 5 view .LVU169
 664 0060 FFF7FEFF 		bl	colorDefault
 665              	.LVL37:
 211:Src/drv/drv_system.c **** 
 666              		.loc 1 211 5 view .LVU170
 667 0064 FFF7FEFF 		bl	adc1Ch8Init
 668              	.LVL38:
 213:Src/drv/drv_system.c ****     motorInit();
 669              		.loc 1 213 5 view .LVU171
 670 0068 0220     		movs	r0, #2
 671 006a FFF7FEFF 		bl	dshotInit
 672              	.LVL39:
 214:Src/drv/drv_system.c **** 
 673              		.loc 1 214 5 view .LVU172
 674 006e FFF7FEFF 		bl	motorInit
 675              	.LVL40:
 216:Src/drv/drv_system.c **** 
 676              		.loc 1 216 5 view .LVU173
 677 0072 FFF7FEFF 		bl	spi1Init
 678              	.LVL41:
 218:Src/drv/drv_system.c ****     usart6Init();
 679              		.loc 1 218 5 view .LVU174
 680 0076 FFF7FEFF 		bl	usart1Init
 681              	.LVL42:
 219:Src/drv/drv_system.c **** 
 682              		.loc 1 219 5 view .LVU175
 683 007a FFF7FEFF 		bl	usart6Init
 684              	.LVL43:
 221:Src/drv/drv_system.c **** 
 685              		.loc 1 221 5 view .LVU176
 686 007e FFF7FEFF 		bl	tim9Init
 687              	.LVL44:
 224:Src/drv/drv_system.c **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 85


 688              		.loc 1 224 5 view .LVU177
 689 0082 FFF7FEFF 		bl	battMonInit
 690              	.LVL45:
 226:Src/drv/drv_system.c **** 
 691              		.loc 1 226 5 view .LVU178
 692 0086 FFF7FEFF 		bl	orientSensors
 693              	.LVL46:
 228:Src/drv/drv_system.c **** 
 694              		.loc 1 228 5 view .LVU179
 695 008a FFF7FEFF 		bl	mpu6000Init
 696              	.LVL47:
 230:Src/drv/drv_system.c **** 
 697              		.loc 1 230 5 view .LVU180
 698 008e FFF7FEFF 		bl	madgwickInit
 699              	.LVL48:
 232:Src/drv/drv_system.c ****         ;
 700              		.loc 1 232 5 view .LVU181
 701              	.L37:
 233:Src/drv/drv_system.c **** 
 702              		.loc 1 233 9 discriminator 1 view .LVU182
 232:Src/drv/drv_system.c ****         ;
 703              		.loc 1 232 11 discriminator 1 view .LVU183
 232:Src/drv/drv_system.c ****         ;
 704              		.loc 1 232 13 is_stmt 0 discriminator 1 view .LVU184
 705 0092 FFF7FEFF 		bl	ibusInit
 706              	.LVL49:
 232:Src/drv/drv_system.c ****         ;
 707              		.loc 1 232 11 discriminator 1 view .LVU185
 708 0096 0028     		cmp	r0, #0
 709 0098 FBD0     		beq	.L37
 235:Src/drv/drv_system.c **** 
 710              		.loc 1 235 5 is_stmt 1 view .LVU186
 711 009a FFF7FEFF 		bl	initPID
 712              	.LVL50:
 237:Src/drv/drv_system.c ****         writeEEPROM();
 713              		.loc 1 237 5 view .LVU187
 237:Src/drv/drv_system.c ****         writeEEPROM();
 714              		.loc 1 237 9 is_stmt 0 view .LVU188
 715 009e 0A4B     		ldr	r3, .L41+20
 716 00a0 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 237:Src/drv/drv_system.c ****         writeEEPROM();
 717              		.loc 1 237 8 view .LVU189
 718 00a2 1BB9     		cbnz	r3, .L40
 719              	.L38:
 240:Src/drv/drv_system.c **** 
 720              		.loc 1 240 5 is_stmt 1 view .LVU190
 240:Src/drv/drv_system.c **** 
 721              		.loc 1 240 23 is_stmt 0 view .LVU191
 722 00a4 094B     		ldr	r3, .L41+24
 723 00a6 0122     		movs	r2, #1
 724 00a8 1A70     		strb	r2, [r3]
 243:Src/drv/drv_system.c **** 
 725              		.loc 1 243 1 view .LVU192
 726 00aa 10BD     		pop	{r4, pc}
 727              	.L40:
 238:Src/drv/drv_system.c **** 
 728              		.loc 1 238 9 is_stmt 1 view .LVU193
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 86


 729 00ac FFF7FEFF 		bl	writeEEPROM
 730              	.LVL51:
 731 00b0 F8E7     		b	.L38
 732              	.L42:
 733 00b2 00BF     		.align	2
 734              	.L41:
 735 00b4 00000000 		.word	SystemCoreClock
 736 00b8 D34D6210 		.word	274877907
 737 00bc 00ED00E0 		.word	-536810240
 738 00c0 00000000 		.word	.LC0
 739 00c4 1C000000 		.word	.LC1
 740 00c8 00000000 		.word	eepromChanged
 741 00cc 00000000 		.word	motor_initialized
 742              		.cfi_endproc
 743              	.LFE192:
 745              		.global	loopsChecked
 746              		.global	loopMask
 747              		.global	execUp
 748              		.global	systemReady
 749              		.global	dt500Hz
 750              		.global	frameCounter
 751              		.section	.bss.dt500Hz,"aw",%nobits
 752              		.align	2
 755              	dt500Hz:
 756 0000 00000000 		.space	4
 757              		.section	.bss.execUp,"aw",%nobits
 760              	execUp:
 761 0000 00       		.space	1
 762              		.section	.bss.frameCounter,"aw",%nobits
 763              		.align	1
 764              		.set	.LANCHOR4,. + 0
 767              	frameCounter:
 768 0000 0000     		.space	2
 769              		.section	.bss.loopMask,"aw",%nobits
 770              		.set	.LANCHOR5,. + 0
 773              	loopMask:
 774 0000 00       		.space	1
 775              		.section	.bss.loopsChecked,"aw",%nobits
 776              		.set	.LANCHOR6,. + 0
 779              	loopsChecked:
 780 0000 00       		.space	1
 781              		.section	.bss.sysTickCycleCounter,"aw",%nobits
 782              		.align	2
 783              		.set	.LANCHOR1,. + 0
 786              	sysTickCycleCounter:
 787 0000 00000000 		.space	4
 788              		.section	.bss.sysTickUptime,"aw",%nobits
 789              		.align	2
 790              		.set	.LANCHOR2,. + 0
 793              	sysTickUptime:
 794 0000 00000000 		.space	4
 795              		.section	.bss.systemReady,"aw",%nobits
 796              		.set	.LANCHOR3,. + 0
 799              	systemReady:
 800 0000 00       		.space	1
 801              		.section	.bss.usTicks,"aw",%nobits
 802              		.align	2
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 87


 803              		.set	.LANCHOR0,. + 0
 806              	usTicks:
 807 0000 00000000 		.space	4
 808              		.text
 809              	.Letext0:
 810              		.file 4 "/opt/homebrew/Cellar/arm-none-eabi-gcc/10.3-2021.07/gcc/arm-none-eabi/include/machine/_de
 811              		.file 5 "/opt/homebrew/Cellar/arm-none-eabi-gcc/10.3-2021.07/gcc/arm-none-eabi/include/sys/_stdint
 812              		.file 6 "Libraries/CMSIS/Device/ST/STM32F7xx/Include/stm32f722xx.h"
 813              		.file 7 "Src/baredrones32.h"
 814              		.file 8 "Libraries/CMSIS/Device/ST/STM32F7xx/Include/system_stm32f7xx.h"
 815              		.file 9 "Src/config.h"
 816              		.file 10 "Src/drv/drv_color.h"
 817              		.file 11 "Src/drv/drv_system.h"
 818              		.file 12 "Src/drv/drv_dshot.h"
 819              		.file 13 "Src/motors.h"
 820              		.file 14 "Src/sensors/mpu6000.h"
 821              		.file 15 "Src/drv/drv_rcc.h"
 822              		.file 16 "Src/drv/drv_dma.h"
 823              		.file 17 "Src/drv/drv_led.h"
 824              		.file 18 "Src/drv/drv_serial.h"
 825              		.file 19 "Src/drv/drv_adc.h"
 826              		.file 20 "Src/drv/drv_spi1.h"
 827              		.file 21 "Src/drv/drv_usart.h"
 828              		.file 22 "Src/drv/drv_tim.h"
 829              		.file 23 "Src/battery.h"
 830              		.file 24 "Src/sensors/orientation.h"
 831              		.file 25 "Src/sensors/madgwick.h"
 832              		.file 26 "Src/sensors/ibus.h"
 833              		.file 27 "Src/pid.h"
 834              		.file 28 "<built-in>"
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 88


DEFINED SYMBOLS
                            *ABS*:0000000000000000 drv_system.c
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:18     .text.cycleCounterInit:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:25     .text.cycleCounterInit:0000000000000000 cycleCounterInit
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:60     .text.cycleCounterInit:000000000000002c $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:68     .text.SysTick_Handler:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:75     .text.SysTick_Handler:0000000000000000 SysTick_Handler
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:271    .text.SysTick_Handler:0000000000000118 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:287    .text.micros:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:294    .text.micros:0000000000000000 micros
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:379    .text.micros:0000000000000030 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:387    .text.millis:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:394    .text.millis:0000000000000000 millis
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:410    .text.millis:0000000000000008 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:415    .text.delayMicroseconds:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:422    .text.delayMicroseconds:0000000000000000 delayMicroseconds
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:499    .text.delayMicroseconds:0000000000000030 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:505    .text.delay:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:512    .text.delay:0000000000000000 delay
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:549    .rodata.systemInit.str1.4:0000000000000000 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:556    .text.systemInit:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:563    .text.systemInit:0000000000000000 systemInit
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:735    .text.systemInit:00000000000000b4 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:779    .bss.loopsChecked:0000000000000000 loopsChecked
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:773    .bss.loopMask:0000000000000000 loopMask
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:760    .bss.execUp:0000000000000000 execUp
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:799    .bss.systemReady:0000000000000000 systemReady
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:755    .bss.dt500Hz:0000000000000000 dt500Hz
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:767    .bss.frameCounter:0000000000000000 frameCounter
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:752    .bss.dt500Hz:0000000000000000 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:761    .bss.execUp:0000000000000000 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:763    .bss.frameCounter:0000000000000000 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:774    .bss.loopMask:0000000000000000 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:780    .bss.loopsChecked:0000000000000000 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:782    .bss.sysTickCycleCounter:0000000000000000 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:786    .bss.sysTickCycleCounter:0000000000000000 sysTickCycleCounter
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:789    .bss.sysTickUptime:0000000000000000 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:793    .bss.sysTickUptime:0000000000000000 sysTickUptime
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:800    .bss.systemReady:0000000000000000 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:802    .bss.usTicks:0000000000000000 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s:806    .bss.usTicks:0000000000000000 usTicks

UNDEFINED SYMBOLS
SystemCoreClock
accelCalibrating
mpu6000Calibrating
rcc216MHzInit
dmaInit
ledInit
serialInit
drawAutodrone
color
puts
colorDefault
adc1Ch8Init
dshotInit
motorInit
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccVIRWEY.s 			page 89


spi1Init
usart1Init
usart6Init
tim9Init
battMonInit
orientSensors
mpu6000Init
madgwickInit
ibusInit
initPID
writeEEPROM
eepromChanged
motor_initialized
