{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651319165781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651319165781 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 30 17:16:05 2022 " "Processing started: Sat Apr 30 17:16:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651319165781 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319165781 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vinayak -c vinayak " "Command: quartus_map --read_settings_files=on --write_settings_files=off vinayak -c vinayak" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319165781 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651319166084 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651319166084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se9.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file se9.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 se9-SE9 " "Found design unit 1: se9-SE9" {  } { { "se9.vhdl" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/se9.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651319173991 ""} { "Info" "ISGN_ENTITY_NAME" "1 se9 " "Found entity 1: se9" {  } { { "se9.vhdl" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/se9.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651319173991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319173991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se6.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file se6.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 se6-comb " "Found design unit 1: se6-comb" {  } { { "se6.vhdl" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/se6.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651319173993 ""} { "Info" "ISGN_ENTITY_NAME" "1 se6 " "Found entity 1: se6" {  } { { "se6.vhdl" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/se6.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651319173993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319173993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 1_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter1-comb " "Found design unit 1: shifter1-comb" {  } { { "1_shifter.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/1_shifter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651319173994 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter1 " "Found entity 1: shifter1" {  } { { "1_shifter.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/1_shifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651319173994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319173994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instr_reg-basic " "Found design unit 1: instr_reg-basic" {  } { { "instr_reg.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/instr_reg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651319173996 ""} { "Info" "ISGN_ENTITY_NAME" "1 instr_reg " "Found entity 1: instr_reg" {  } { { "instr_reg.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/instr_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651319173996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319173996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-memory_comp " "Found design unit 1: memory-memory_comp" {  } { { "memory.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/memory.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651319173998 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651319173998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319173998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-behav " "Found design unit 1: reg_file-behav" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651319173999 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651319173999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319173999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-basic " "Found design unit 1: ALU-basic" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651319174001 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651319174001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-behav " "Found design unit 1: controller-behav" {  } { { "controller.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/controller.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651319174003 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651319174003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc_dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inc_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inc_dec-comb " "Found design unit 1: inc_dec-comb" {  } { { "inc_dec.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/inc_dec.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651319174004 ""} { "Info" "ISGN_ENTITY_NAME" "1 inc_dec " "Found entity 1: inc_dec" {  } { { "inc_dec.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/inc_dec.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651319174004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-basic " "Found design unit 1: datapath-basic" {  } { { "datapath.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/datapath.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651319174005 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651319174005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dex-comb " "Found design unit 1: dex-comb" {  } { { "dex.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/dex.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651319174006 ""} { "Info" "ISGN_ENTITY_NAME" "1 dex " "Found entity 1: dex" {  } { { "dex.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/dex.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651319174006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174006 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651319174033 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a1_select datapath.vhd(197) " "VHDL Process Statement warning at datapath.vhd(197): signal \"a1_select\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/datapath.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174047 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a1_select datapath.vhd(199) " "VHDL Process Statement warning at datapath.vhd(199): signal \"a1_select\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/datapath.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174047 "|datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memory " "Elaborating entity \"memory\" for hierarchy \"memory:memory\"" {  } { { "datapath.vhd" "memory" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/datapath.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651319174084 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_block memory.vhd(167) " "VHDL Process Statement warning at memory.vhd(167): signal \"memory_block\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/memory.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174109 "|datapath|memory:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_reg instr_reg:instr_reg " "Elaborating entity \"instr_reg\" for hierarchy \"instr_reg:instr_reg\"" {  } { { "datapath.vhd" "instr_reg" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/datapath.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651319174325 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_en instr_reg.vhd(24) " "VHDL Process Statement warning at instr_reg.vhd(24): signal \"ir_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "instr_reg.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/instr_reg.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174326 "|datapath|instr_reg:instr_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:reg_file " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:reg_file\"" {  } { { "datapath.vhd" "reg_file" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/datapath.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651319174333 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_out reg_file.vhd(21) " "VHDL Signal Declaration warning at reg_file.vhd(21): used implicit default value for signal \"pc_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651319174333 "|datapath|reg_file:reg_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_0 reg_file.vhd(68) " "VHDL Process Statement warning at reg_file.vhd(68): signal \"reg_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174336 "|datapath|reg_file:reg_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_1 reg_file.vhd(70) " "VHDL Process Statement warning at reg_file.vhd(70): signal \"reg_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174336 "|datapath|reg_file:reg_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_2 reg_file.vhd(72) " "VHDL Process Statement warning at reg_file.vhd(72): signal \"reg_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174336 "|datapath|reg_file:reg_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_3 reg_file.vhd(74) " "VHDL Process Statement warning at reg_file.vhd(74): signal \"reg_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174336 "|datapath|reg_file:reg_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_4 reg_file.vhd(76) " "VHDL Process Statement warning at reg_file.vhd(76): signal \"reg_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174336 "|datapath|reg_file:reg_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_5 reg_file.vhd(78) " "VHDL Process Statement warning at reg_file.vhd(78): signal \"reg_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174336 "|datapath|reg_file:reg_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_6 reg_file.vhd(80) " "VHDL Process Statement warning at reg_file.vhd(80): signal \"reg_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174336 "|datapath|reg_file:reg_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_7 reg_file.vhd(82) " "VHDL Process Statement warning at reg_file.vhd(82): signal \"reg_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174337 "|datapath|reg_file:reg_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_0 reg_file.vhd(87) " "VHDL Process Statement warning at reg_file.vhd(87): signal \"reg_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174337 "|datapath|reg_file:reg_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_1 reg_file.vhd(89) " "VHDL Process Statement warning at reg_file.vhd(89): signal \"reg_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174337 "|datapath|reg_file:reg_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_2 reg_file.vhd(91) " "VHDL Process Statement warning at reg_file.vhd(91): signal \"reg_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174337 "|datapath|reg_file:reg_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_3 reg_file.vhd(93) " "VHDL Process Statement warning at reg_file.vhd(93): signal \"reg_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174337 "|datapath|reg_file:reg_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_4 reg_file.vhd(95) " "VHDL Process Statement warning at reg_file.vhd(95): signal \"reg_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174337 "|datapath|reg_file:reg_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_5 reg_file.vhd(97) " "VHDL Process Statement warning at reg_file.vhd(97): signal \"reg_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174337 "|datapath|reg_file:reg_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_6 reg_file.vhd(99) " "VHDL Process Statement warning at reg_file.vhd(99): signal \"reg_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174337 "|datapath|reg_file:reg_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_7 reg_file.vhd(101) " "VHDL Process Statement warning at reg_file.vhd(101): signal \"reg_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174337 "|datapath|reg_file:reg_file"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d1 reg_file.vhd(65) " "VHDL Process Statement warning at reg_file.vhd(65): inferring latch(es) for signal or variable \"d1\", which holds its previous value in one or more paths through the process" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651319174337 "|datapath|reg_file:reg_file"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d2 reg_file.vhd(65) " "VHDL Process Statement warning at reg_file.vhd(65): inferring latch(es) for signal or variable \"d2\", which holds its previous value in one or more paths through the process" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651319174337 "|datapath|reg_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[0\] reg_file.vhd(65) " "Inferred latch for \"d2\[0\]\" at reg_file.vhd(65)" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174341 "|datapath|reg_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[1\] reg_file.vhd(65) " "Inferred latch for \"d2\[1\]\" at reg_file.vhd(65)" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174342 "|datapath|reg_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[2\] reg_file.vhd(65) " "Inferred latch for \"d2\[2\]\" at reg_file.vhd(65)" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174342 "|datapath|reg_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[3\] reg_file.vhd(65) " "Inferred latch for \"d2\[3\]\" at reg_file.vhd(65)" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174342 "|datapath|reg_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[4\] reg_file.vhd(65) " "Inferred latch for \"d2\[4\]\" at reg_file.vhd(65)" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174343 "|datapath|reg_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[5\] reg_file.vhd(65) " "Inferred latch for \"d2\[5\]\" at reg_file.vhd(65)" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174343 "|datapath|reg_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[6\] reg_file.vhd(65) " "Inferred latch for \"d2\[6\]\" at reg_file.vhd(65)" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174343 "|datapath|reg_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[7\] reg_file.vhd(65) " "Inferred latch for \"d2\[7\]\" at reg_file.vhd(65)" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174343 "|datapath|reg_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[8\] reg_file.vhd(65) " "Inferred latch for \"d2\[8\]\" at reg_file.vhd(65)" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174343 "|datapath|reg_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[9\] reg_file.vhd(65) " "Inferred latch for \"d2\[9\]\" at reg_file.vhd(65)" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174343 "|datapath|reg_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[10\] reg_file.vhd(65) " "Inferred latch for \"d2\[10\]\" at reg_file.vhd(65)" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174343 "|datapath|reg_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[11\] reg_file.vhd(65) " "Inferred latch for \"d2\[11\]\" at reg_file.vhd(65)" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174343 "|datapath|reg_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[12\] reg_file.vhd(65) " "Inferred latch for \"d2\[12\]\" at reg_file.vhd(65)" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174343 "|datapath|reg_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[13\] reg_file.vhd(65) " "Inferred latch for \"d2\[13\]\" at reg_file.vhd(65)" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174343 "|datapath|reg_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[14\] reg_file.vhd(65) " "Inferred latch for \"d2\[14\]\" at reg_file.vhd(65)" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174343 "|datapath|reg_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[15\] reg_file.vhd(65) " "Inferred latch for \"d2\[15\]\" at reg_file.vhd(65)" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174344 "|datapath|reg_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[0\] reg_file.vhd(65) " "Inferred latch for \"d1\[0\]\" at reg_file.vhd(65)" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174344 "|datapath|reg_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[1\] reg_file.vhd(65) " "Inferred latch for \"d1\[1\]\" at reg_file.vhd(65)" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174344 "|datapath|reg_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[2\] reg_file.vhd(65) " "Inferred latch for \"d1\[2\]\" at reg_file.vhd(65)" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174344 "|datapath|reg_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[3\] reg_file.vhd(65) " "Inferred latch for \"d1\[3\]\" at reg_file.vhd(65)" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174344 "|datapath|reg_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[4\] reg_file.vhd(65) " "Inferred latch for \"d1\[4\]\" at reg_file.vhd(65)" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174344 "|datapath|reg_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[5\] reg_file.vhd(65) " "Inferred latch for \"d1\[5\]\" at reg_file.vhd(65)" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174344 "|datapath|reg_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[6\] reg_file.vhd(65) " "Inferred latch for \"d1\[6\]\" at reg_file.vhd(65)" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174344 "|datapath|reg_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[7\] reg_file.vhd(65) " "Inferred latch for \"d1\[7\]\" at reg_file.vhd(65)" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174344 "|datapath|reg_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[8\] reg_file.vhd(65) " "Inferred latch for \"d1\[8\]\" at reg_file.vhd(65)" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174345 "|datapath|reg_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[9\] reg_file.vhd(65) " "Inferred latch for \"d1\[9\]\" at reg_file.vhd(65)" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174345 "|datapath|reg_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[10\] reg_file.vhd(65) " "Inferred latch for \"d1\[10\]\" at reg_file.vhd(65)" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174345 "|datapath|reg_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[11\] reg_file.vhd(65) " "Inferred latch for \"d1\[11\]\" at reg_file.vhd(65)" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174345 "|datapath|reg_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[12\] reg_file.vhd(65) " "Inferred latch for \"d1\[12\]\" at reg_file.vhd(65)" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174345 "|datapath|reg_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[13\] reg_file.vhd(65) " "Inferred latch for \"d1\[13\]\" at reg_file.vhd(65)" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174345 "|datapath|reg_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[14\] reg_file.vhd(65) " "Inferred latch for \"d1\[14\]\" at reg_file.vhd(65)" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174345 "|datapath|reg_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[15\] reg_file.vhd(65) " "Inferred latch for \"d1\[15\]\" at reg_file.vhd(65)" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174345 "|datapath|reg_file:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "datapath.vhd" "alu" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/datapath.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651319174367 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "negative_b alu.vhd(43) " "VHDL Process Statement warning at alu.vhd(43): signal \"negative_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174368 "|datapath|ALU:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "negative_a alu.vhd(44) " "VHDL Process Statement warning at alu.vhd(44): signal \"negative_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174368 "|datapath|ALU:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "negative_a alu.vhd(48) " "VHDL Process Statement warning at alu.vhd(48): signal \"negative_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174368 "|datapath|ALU:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "negative_b alu.vhd(48) " "VHDL Process Statement warning at alu.vhd(48): signal \"negative_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174368 "|datapath|ALU:alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_out_sig alu.vhd(36) " "VHDL Process Statement warning at alu.vhd(36): inferring latch(es) for signal or variable \"alu_out_sig\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651319174369 "|datapath|ALU:alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "neg_addition alu.vhd(36) " "VHDL Process Statement warning at alu.vhd(36): inferring latch(es) for signal or variable \"neg_addition\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651319174369 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "neg_addition\[0\] alu.vhd(36) " "Inferred latch for \"neg_addition\[0\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174369 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "neg_addition\[1\] alu.vhd(36) " "Inferred latch for \"neg_addition\[1\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174370 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "neg_addition\[2\] alu.vhd(36) " "Inferred latch for \"neg_addition\[2\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174370 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "neg_addition\[3\] alu.vhd(36) " "Inferred latch for \"neg_addition\[3\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174370 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "neg_addition\[4\] alu.vhd(36) " "Inferred latch for \"neg_addition\[4\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174370 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "neg_addition\[5\] alu.vhd(36) " "Inferred latch for \"neg_addition\[5\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174370 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "neg_addition\[6\] alu.vhd(36) " "Inferred latch for \"neg_addition\[6\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174370 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "neg_addition\[7\] alu.vhd(36) " "Inferred latch for \"neg_addition\[7\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174370 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "neg_addition\[8\] alu.vhd(36) " "Inferred latch for \"neg_addition\[8\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174370 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "neg_addition\[9\] alu.vhd(36) " "Inferred latch for \"neg_addition\[9\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174370 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "neg_addition\[10\] alu.vhd(36) " "Inferred latch for \"neg_addition\[10\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174370 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "neg_addition\[11\] alu.vhd(36) " "Inferred latch for \"neg_addition\[11\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174370 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "neg_addition\[12\] alu.vhd(36) " "Inferred latch for \"neg_addition\[12\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174370 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "neg_addition\[13\] alu.vhd(36) " "Inferred latch for \"neg_addition\[13\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174370 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "neg_addition\[14\] alu.vhd(36) " "Inferred latch for \"neg_addition\[14\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174370 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[0\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[0\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174370 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[1\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[1\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174371 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[2\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[2\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174371 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[3\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[3\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174371 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[4\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[4\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174371 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[5\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[5\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174371 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[6\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[6\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174371 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[7\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[7\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174371 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[8\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[8\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174371 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[9\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[9\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174371 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[10\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[10\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174371 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[11\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[11\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174371 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[12\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[12\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174371 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[13\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[13\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174371 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[14\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[14\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174372 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[15\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[15\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319174372 "|datapath|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se6 se6:se6 " "Elaborating entity \"se6\" for hierarchy \"se6:se6\"" {  } { { "datapath.vhd" "se6" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/datapath.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651319174379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se9 se9:se9 " "Elaborating entity \"se9\" for hierarchy \"se9:se9\"" {  } { { "datapath.vhd" "se9" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/datapath.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651319174385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dex dex:dex " "Elaborating entity \"dex\" for hierarchy \"dex:dex\"" {  } { { "datapath.vhd" "dex" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/datapath.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651319174390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_dec inc_dec:inc_dec " "Elaborating entity \"inc_dec\" for hierarchy \"inc_dec:inc_dec\"" {  } { { "datapath.vhd" "inc_dec" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/datapath.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651319174396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter1 shifter1:shifter1 " "Elaborating entity \"shifter1\" for hierarchy \"shifter1:shifter1\"" {  } { { "datapath.vhd" "shifter1" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/datapath.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651319174402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller " "Elaborating entity \"controller\" for hierarchy \"controller:controller\"" {  } { { "datapath.vhd" "controller" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/datapath.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651319174407 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(64) " "VHDL Process Statement warning at controller.vhd(64): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/controller.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174408 "|datapath|controller:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cz controller.vhd(65) " "VHDL Process Statement warning at controller.vhd(65): signal \"cz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/controller.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174408 "|datapath|controller:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry controller.vhd(67) " "VHDL Process Statement warning at controller.vhd(67): signal \"carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/controller.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174409 "|datapath|controller:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero controller.vhd(67) " "VHDL Process Statement warning at controller.vhd(67): signal \"zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/controller.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174409 "|datapath|controller:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/controller.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174409 "|datapath|controller:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(74) " "VHDL Process Statement warning at controller.vhd(74): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/controller.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174409 "|datapath|controller:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(76) " "VHDL Process Statement warning at controller.vhd(76): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/controller.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174409 "|datapath|controller:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(78) " "VHDL Process Statement warning at controller.vhd(78): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/controller.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174409 "|datapath|controller:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(80) " "VHDL Process Statement warning at controller.vhd(80): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/controller.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174409 "|datapath|controller:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(86) " "VHDL Process Statement warning at controller.vhd(86): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/controller.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174409 "|datapath|controller:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(98) " "VHDL Process Statement warning at controller.vhd(98): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/controller.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174409 "|datapath|controller:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(100) " "VHDL Process Statement warning at controller.vhd(100): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/controller.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174409 "|datapath|controller:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(106) " "VHDL Process Statement warning at controller.vhd(106): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/controller.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174409 "|datapath|controller:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(122) " "VHDL Process Statement warning at controller.vhd(122): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/controller.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174409 "|datapath|controller:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(128) " "VHDL Process Statement warning at controller.vhd(128): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/controller.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174409 "|datapath|controller:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(142) " "VHDL Process Statement warning at controller.vhd(142): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/controller.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174409 "|datapath|controller:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero controller.vhd(142) " "VHDL Process Statement warning at controller.vhd(142): signal \"zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/controller.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651319174409 "|datapath|controller:controller"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_file\|d2\[13\] " "LATCH primitive \"reg_file:reg_file\|d2\[13\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319175792 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_file\|d2\[12\] " "LATCH primitive \"reg_file:reg_file\|d2\[12\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319175792 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_file\|d2\[11\] " "LATCH primitive \"reg_file:reg_file\|d2\[11\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319175792 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_file\|d2\[10\] " "LATCH primitive \"reg_file:reg_file\|d2\[10\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319175792 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_file\|d2\[9\] " "LATCH primitive \"reg_file:reg_file\|d2\[9\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319175792 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_file\|d2\[8\] " "LATCH primitive \"reg_file:reg_file\|d2\[8\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319175792 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_file\|d2\[7\] " "LATCH primitive \"reg_file:reg_file\|d2\[7\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319175792 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_file\|d2\[6\] " "LATCH primitive \"reg_file:reg_file\|d2\[6\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319175792 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_file\|d2\[5\] " "LATCH primitive \"reg_file:reg_file\|d2\[5\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319175792 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_file\|d2\[4\] " "LATCH primitive \"reg_file:reg_file\|d2\[4\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319175792 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_file\|d2\[3\] " "LATCH primitive \"reg_file:reg_file\|d2\[3\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319175792 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_file\|d2\[2\] " "LATCH primitive \"reg_file:reg_file\|d2\[2\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319175793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_file\|d2\[1\] " "LATCH primitive \"reg_file:reg_file\|d2\[1\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319175793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_file\|d2\[0\] " "LATCH primitive \"reg_file:reg_file\|d2\[0\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319175793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_file\|d1\[12\] " "LATCH primitive \"reg_file:reg_file\|d1\[12\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319175793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_file\|d1\[13\] " "LATCH primitive \"reg_file:reg_file\|d1\[13\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319175793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_file\|d1\[14\] " "LATCH primitive \"reg_file:reg_file\|d1\[14\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319175794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_file\|d1\[15\] " "LATCH primitive \"reg_file:reg_file\|d1\[15\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319175794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_file\|d2\[14\] " "LATCH primitive \"reg_file:reg_file\|d2\[14\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319175794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_file\|d2\[15\] " "LATCH primitive \"reg_file:reg_file\|d2\[15\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319175794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_file\|d1\[11\] " "LATCH primitive \"reg_file:reg_file\|d1\[11\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319175794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_file\|d1\[10\] " "LATCH primitive \"reg_file:reg_file\|d1\[10\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319175794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_file\|d1\[9\] " "LATCH primitive \"reg_file:reg_file\|d1\[9\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319175794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_file\|d1\[8\] " "LATCH primitive \"reg_file:reg_file\|d1\[8\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319175794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_file\|d1\[7\] " "LATCH primitive \"reg_file:reg_file\|d1\[7\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319175794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_file\|d1\[6\] " "LATCH primitive \"reg_file:reg_file\|d1\[6\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319175794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_file\|d1\[5\] " "LATCH primitive \"reg_file:reg_file\|d1\[5\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319175794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_file\|d1\[4\] " "LATCH primitive \"reg_file:reg_file\|d1\[4\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319175794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_file\|d1\[3\] " "LATCH primitive \"reg_file:reg_file\|d1\[3\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319175794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_file\|d1\[2\] " "LATCH primitive \"reg_file:reg_file\|d1\[2\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319175794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_file\|d1\[1\] " "LATCH primitive \"reg_file:reg_file\|d1\[1\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319175794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:reg_file\|d1\[0\] " "LATCH primitive \"reg_file:reg_file\|d1\[0\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/reg_file.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319175794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|alu_out_sig\[14\] " "LATCH primitive \"ALU:alu\|alu_out_sig\[14\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319176191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|alu_out_sig\[13\] " "LATCH primitive \"ALU:alu\|alu_out_sig\[13\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319176191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|alu_out_sig\[12\] " "LATCH primitive \"ALU:alu\|alu_out_sig\[12\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319176191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|alu_out_sig\[11\] " "LATCH primitive \"ALU:alu\|alu_out_sig\[11\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319176191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|alu_out_sig\[10\] " "LATCH primitive \"ALU:alu\|alu_out_sig\[10\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319176191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|alu_out_sig\[9\] " "LATCH primitive \"ALU:alu\|alu_out_sig\[9\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319176191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|alu_out_sig\[8\] " "LATCH primitive \"ALU:alu\|alu_out_sig\[8\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319176191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|alu_out_sig\[7\] " "LATCH primitive \"ALU:alu\|alu_out_sig\[7\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319176191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|alu_out_sig\[6\] " "LATCH primitive \"ALU:alu\|alu_out_sig\[6\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319176191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|alu_out_sig\[5\] " "LATCH primitive \"ALU:alu\|alu_out_sig\[5\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319176191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|alu_out_sig\[4\] " "LATCH primitive \"ALU:alu\|alu_out_sig\[4\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319176191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|alu_out_sig\[3\] " "LATCH primitive \"ALU:alu\|alu_out_sig\[3\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319176191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|alu_out_sig\[2\] " "LATCH primitive \"ALU:alu\|alu_out_sig\[2\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319176191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|alu_out_sig\[1\] " "LATCH primitive \"ALU:alu\|alu_out_sig\[1\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319176191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|alu_out_sig\[0\] " "LATCH primitive \"ALU:alu\|alu_out_sig\[0\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319176191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|neg_addition\[14\] " "LATCH primitive \"ALU:alu\|neg_addition\[14\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319176191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|neg_addition\[13\] " "LATCH primitive \"ALU:alu\|neg_addition\[13\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319176191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|neg_addition\[12\] " "LATCH primitive \"ALU:alu\|neg_addition\[12\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319176191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|neg_addition\[11\] " "LATCH primitive \"ALU:alu\|neg_addition\[11\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319176192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|neg_addition\[10\] " "LATCH primitive \"ALU:alu\|neg_addition\[10\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319176192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|neg_addition\[9\] " "LATCH primitive \"ALU:alu\|neg_addition\[9\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319176192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|neg_addition\[8\] " "LATCH primitive \"ALU:alu\|neg_addition\[8\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319176192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|neg_addition\[7\] " "LATCH primitive \"ALU:alu\|neg_addition\[7\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319176192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|neg_addition\[6\] " "LATCH primitive \"ALU:alu\|neg_addition\[6\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319176192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|neg_addition\[5\] " "LATCH primitive \"ALU:alu\|neg_addition\[5\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319176192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|neg_addition\[4\] " "LATCH primitive \"ALU:alu\|neg_addition\[4\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319176192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|neg_addition\[3\] " "LATCH primitive \"ALU:alu\|neg_addition\[3\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319176192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|neg_addition\[2\] " "LATCH primitive \"ALU:alu\|neg_addition\[2\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319176192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|neg_addition\[1\] " "LATCH primitive \"ALU:alu\|neg_addition\[1\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319176192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|neg_addition\[0\] " "LATCH primitive \"ALU:alu\|neg_addition\[0\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319176192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|alu_out_sig\[15\] " "LATCH primitive \"ALU:alu\|alu_out_sig\[15\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/alu.vhd" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651319176192 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2262 " "2262 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651319176892 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_ctrl " "No output dependent on input pin \"rst_ctrl\"" {  } { { "datapath.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/datapath.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651319176905 "|datapath|rst_ctrl"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "datapath.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/datapath.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651319176905 "|datapath|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "init_mem " "No output dependent on input pin \"init_mem\"" {  } { { "datapath.vhd" "" { Text "C:/Users/Vineet/Downloads/vinayak_309/vinayak_309/datapath.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651319176905 "|datapath|init_mem"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651319176905 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651319176907 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651319176907 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651319176907 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 114 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 114 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651319177091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 30 17:16:17 2022 " "Processing ended: Sat Apr 30 17:16:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651319177091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651319177091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651319177091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651319177091 ""}
