#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Tue Sep 26 13:14:07 2017
# Process ID: 10088
# Current directory: B:/Baca I2C/Baca I2C/Baca I2C.runs/design_1_microblaze_0_0_synth_1
# Command line: vivado.exe -log design_1_microblaze_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_microblaze_0_0.tcl
# Log file: B:/Baca I2C/Baca I2C/Baca I2C.runs/design_1_microblaze_0_0_synth_1/design_1_microblaze_0_0.vds
# Journal file: B:/Baca I2C/Baca I2C/Baca I2C.runs/design_1_microblaze_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_microblaze_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 389.602 ; gain = 83.887
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [b:/Baca I2C/Baca I2C/Baca I2C.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_0' (52#1) [b:/Baca I2C/Baca I2C/Baca I2C.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:116]
Finished RTL Elaboration : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 685.031 ; gain = 379.316
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 685.031 ; gain = 379.316
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.295 . Memory (MB): peak = 924.219 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:39 ; elapsed = 00:01:49 . Memory (MB): peak = 924.219 ; gain = 618.504
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:39 ; elapsed = 00:01:49 . Memory (MB): peak = 924.219 ; gain = 618.504
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:39 ; elapsed = 00:01:49 . Memory (MB): peak = 924.219 ; gain = 618.504
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:51 ; elapsed = 00:02:04 . Memory (MB): peak = 924.219 ; gain = 618.504
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:22 ; elapsed = 00:02:48 . Memory (MB): peak = 924.219 ; gain = 618.504
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:51 ; elapsed = 00:03:18 . Memory (MB): peak = 924.219 ; gain = 618.504
Finished Timing Optimization : Time (s): cpu = 00:02:54 ; elapsed = 00:03:21 . Memory (MB): peak = 924.219 ; gain = 618.504
Finished Technology Mapping : Time (s): cpu = 00:03:00 ; elapsed = 00:03:27 . Memory (MB): peak = 924.219 ; gain = 618.504
Finished IO Insertion : Time (s): cpu = 00:03:01 ; elapsed = 00:03:28 . Memory (MB): peak = 924.219 ; gain = 618.504
Finished Renaming Generated Instances : Time (s): cpu = 00:03:02 ; elapsed = 00:03:28 . Memory (MB): peak = 924.219 ; gain = 618.504
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:03 ; elapsed = 00:03:30 . Memory (MB): peak = 924.219 ; gain = 618.504
Finished Renaming Generated Ports : Time (s): cpu = 00:03:03 ; elapsed = 00:03:30 . Memory (MB): peak = 924.219 ; gain = 618.504
Finished Handling Custom Attributes : Time (s): cpu = 00:03:03 ; elapsed = 00:03:30 . Memory (MB): peak = 924.219 ; gain = 618.504
Finished Renaming Generated Nets : Time (s): cpu = 00:03:03 ; elapsed = 00:03:30 . Memory (MB): peak = 924.219 ; gain = 618.504

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |AND2B1L  |     1|
|2     |LUT1     |    17|
|3     |LUT2     |    48|
|4     |LUT3     |   256|
|5     |LUT4     |   150|
|6     |LUT5     |   222|
|7     |LUT6     |   360|
|8     |LUT6_2   |    80|
|9     |MULT_AND |     1|
|10    |MUXCY_L  |   136|
|11    |MUXF7    |   109|
|12    |RAM32M   |    16|
|13    |SRL16E   |    89|
|14    |SRLC16E  |     8|
|15    |XORCY    |    94|
|16    |FDCE     |   143|
|17    |FDE      |    32|
|18    |FDR      |    89|
|19    |FDRE     |  1256|
|20    |FDS      |     1|
|21    |FDSE     |    36|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:03 ; elapsed = 00:03:30 . Memory (MB): peak = 924.219 ; gain = 618.504
synth_design: Time (s): cpu = 00:03:12 ; elapsed = 00:03:39 . Memory (MB): peak = 924.219 ; gain = 619.344
