[2025-09-17 12:17:09] START suite=qualcomm_srv trace=srv746_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv746_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2578921 heartbeat IPC: 3.878 cumulative IPC: 3.878 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5001036 heartbeat IPC: 4.129 cumulative IPC: 3.999 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5001036 cumulative IPC: 3.999 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5001036 cumulative IPC: 3.999 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13276074 heartbeat IPC: 1.208 cumulative IPC: 1.208 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 21462731 heartbeat IPC: 1.222 cumulative IPC: 1.215 (Simulation time: 00 hr 03 min 28 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 29651858 heartbeat IPC: 1.221 cumulative IPC: 1.217 (Simulation time: 00 hr 04 min 35 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 37823576 heartbeat IPC: 1.224 cumulative IPC: 1.219 (Simulation time: 00 hr 05 min 43 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 45994715 heartbeat IPC: 1.224 cumulative IPC: 1.22 (Simulation time: 00 hr 06 min 51 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 54137785 heartbeat IPC: 1.228 cumulative IPC: 1.221 (Simulation time: 00 hr 08 min 00 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv746_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000019 cycles: 62396312 heartbeat IPC: 1.211 cumulative IPC: 1.22 (Simulation time: 00 hr 09 min 07 sec)
Heartbeat CPU 0 instructions: 100000023 cycles: 70696416 heartbeat IPC: 1.205 cumulative IPC: 1.218 (Simulation time: 00 hr 10 min 14 sec)
Heartbeat CPU 0 instructions: 110000026 cycles: 78997230 heartbeat IPC: 1.205 cumulative IPC: 1.216 (Simulation time: 00 hr 11 min 23 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 82261726 cumulative IPC: 1.216 (Simulation time: 00 hr 12 min 32 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 82261726 cumulative IPC: 1.216 (Simulation time: 00 hr 12 min 32 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv746_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.216 instructions: 100000002 cycles: 82261726
CPU 0 Branch Prediction Accuracy: 92.49% MPKI: 13.33 Average ROB Occupancy at Mispredict: 29.54
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08579
BRANCH_INDIRECT: 0.3695
BRANCH_CONDITIONAL: 11.5
BRANCH_DIRECT_CALL: 0.4218
BRANCH_INDIRECT_CALL: 0.5446
BRANCH_RETURN: 0.407


====Backend Stall Breakdown====
ROB_STALL: 134
LQ_STALL: 0
SQ_STALL: 40471


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 1.4408603

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 134

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 93

cpu0->cpu0_STLB TOTAL        ACCESS:    2125672 HIT:    2124959 MISS:        713 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2125672 HIT:    2124959 MISS:        713 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 140.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9485143 HIT:    8851406 MISS:     633737 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7750367 HIT:    7166066 MISS:     584301 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     583296 HIT:     542584 MISS:      40712 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1150179 HIT:    1142273 MISS:       7906 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1301 HIT:        483 MISS:        818 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.38 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15859907 HIT:    7716259 MISS:    8143648 MSHR_MERGE:    2025197
cpu0->cpu0_L1I LOAD         ACCESS:   15859907 HIT:    7716259 MISS:    8143648 MSHR_MERGE:    2025197
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.36 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30608819 HIT:   26716224 MISS:    3892595 MSHR_MERGE:    1676080
cpu0->cpu0_L1D LOAD         ACCESS:   16734809 HIT:   14605315 MISS:    2129494 MSHR_MERGE:     497578
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13872564 HIT:   12110796 MISS:    1761768 MSHR_MERGE:    1178470
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1446 HIT:        113 MISS:       1333 MSHR_MERGE:         32
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.33 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13001849 HIT:   10709845 MISS:    2292004 MSHR_MERGE:    1159294
cpu0->cpu0_ITLB LOAD         ACCESS:   13001849 HIT:   10709845 MISS:    2292004 MSHR_MERGE:    1159294
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.024 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29112178 HIT:   27781868 MISS:    1330310 MSHR_MERGE:     337348
cpu0->cpu0_DTLB LOAD         ACCESS:   29112178 HIT:   27781868 MISS:    1330310 MSHR_MERGE:     337348
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.091 cycles
cpu0->LLC TOTAL        ACCESS:     698645 HIT:     688804 MISS:       9841 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     584301 HIT:     574760 MISS:       9541 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      40712 HIT:      40691 MISS:         21 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      72814 HIT:      72812 MISS:          2 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        818 HIT:        541 MISS:        277 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 114.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         34
  ROW_BUFFER_MISS:       9805
  AVG DBUS CONGESTED CYCLE: 2.994
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          3
  FULL:          0
Channel 0 REFRESHES ISSUED:       6855

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       540526       540825        60196          624
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1           45           63           16
  STLB miss resolved @ L2C                0           47          298          232           37
  STLB miss resolved @ LLC                0           19          255          321           56
  STLB miss resolved @ MEM                0            0           82          126          126

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             203725        56059      1574977        97475           47
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            5           17
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            4            2           17            9
  STLB miss resolved @ MEM                0            0            2           14           45
[2025-09-17 12:29:41] END   suite=qualcomm_srv trace=srv746_ap (rc=0)
