#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-sverilog' '-full64' './top.sv' './tb1.sv' './classes.sv' './test.sv' './interface.sv' './mem8KB.sv' './memory_reader.sv' '-debug_access+r' '-o' 'outputop.simv' 2>&1
