full_buffer.v,verilog,xil_defaultlib,../../../../../Sources/IP/full_buffer/sim/full_buffer.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
