// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module accel_conv2d_activate_1c_28u_28u_3u_3u_32u_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        kernel_sums136_dout,
        kernel_sums136_num_data_valid,
        kernel_sums136_fifo_cap,
        kernel_sums136_empty_n,
        kernel_sums136_read,
        conv2d_32_feature_map_stream122_din,
        conv2d_32_feature_map_stream122_num_data_valid,
        conv2d_32_feature_map_stream122_fifo_cap,
        conv2d_32_feature_map_stream122_full_n,
        conv2d_32_feature_map_stream122_write,
        conv2d_32_activations_stream123_din,
        conv2d_32_activations_stream123_num_data_valid,
        conv2d_32_activations_stream123_fifo_cap,
        conv2d_32_activations_stream123_full_n,
        conv2d_32_activations_stream123_write,
        conv2d_32_f_map_out130_din,
        conv2d_32_f_map_out130_num_data_valid,
        conv2d_32_f_map_out130_fifo_cap,
        conv2d_32_f_map_out130_full_n,
        conv2d_32_f_map_out130_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] kernel_sums136_dout;
input  [2:0] kernel_sums136_num_data_valid;
input  [2:0] kernel_sums136_fifo_cap;
input   kernel_sums136_empty_n;
output   kernel_sums136_read;
output  [31:0] conv2d_32_feature_map_stream122_din;
input  [2:0] conv2d_32_feature_map_stream122_num_data_valid;
input  [2:0] conv2d_32_feature_map_stream122_fifo_cap;
input   conv2d_32_feature_map_stream122_full_n;
output   conv2d_32_feature_map_stream122_write;
output  [0:0] conv2d_32_activations_stream123_din;
input  [15:0] conv2d_32_activations_stream123_num_data_valid;
input  [15:0] conv2d_32_activations_stream123_fifo_cap;
input   conv2d_32_activations_stream123_full_n;
output   conv2d_32_activations_stream123_write;
output  [31:0] conv2d_32_f_map_out130_din;
input  [15:0] conv2d_32_f_map_out130_num_data_valid;
input  [15:0] conv2d_32_f_map_out130_fifo_cap;
input   conv2d_32_f_map_out130_full_n;
output   conv2d_32_f_map_out130_write;
output   start_out;
output   start_write;

reg ap_idle;
reg kernel_sums136_read;
reg conv2d_32_feature_map_stream122_write;
reg conv2d_32_activations_stream123_write;
reg conv2d_32_f_map_out130_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln171_fu_93_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    kernel_sums136_blk_n;
wire    ap_block_pp0_stage0;
reg    conv2d_32_feature_map_stream122_blk_n;
reg    conv2d_32_activations_stream123_blk_n;
reg    conv2d_32_f_map_out130_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [31:0] kernel_sums136_read_reg_135;
reg   [14:0] indvar_flatten_fu_48;
wire   [14:0] add_ln171_fu_99_p2;
wire    ap_loop_init;
reg   [14:0] ap_sig_allocacmp_indvar_flatten_load;
wire   [31:0] select_ln174_fu_115_p3;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] grp_fu_79_p2;
wire   [31:0] grp_fu_79_p0;
reg    grp_fu_79_ce;
reg    ap_block_pp0_stage0_00001;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_132;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

accel_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U496(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_79_p0),
    .din1(32'd0),
    .ce(grp_fu_79_ce),
    .opcode(5'd2),
    .dout(grp_fu_79_p2)
);

accel_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_132)) begin
        if ((icmp_ln171_fu_93_p2 == 1'd0)) begin
            indvar_flatten_fu_48 <= add_ln171_fu_99_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_48 <= 15'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        kernel_sums136_read_reg_135 <= kernel_sums136_dout;
    end
end

always @ (*) begin
    if (((icmp_ln171_fu_93_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 15'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_48;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        conv2d_32_activations_stream123_blk_n = conv2d_32_activations_stream123_full_n;
    end else begin
        conv2d_32_activations_stream123_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        conv2d_32_activations_stream123_write = 1'b1;
    end else begin
        conv2d_32_activations_stream123_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        conv2d_32_f_map_out130_blk_n = conv2d_32_f_map_out130_full_n;
    end else begin
        conv2d_32_f_map_out130_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        conv2d_32_f_map_out130_write = 1'b1;
    end else begin
        conv2d_32_f_map_out130_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        conv2d_32_feature_map_stream122_blk_n = conv2d_32_feature_map_stream122_full_n;
    end else begin
        conv2d_32_feature_map_stream122_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        conv2d_32_feature_map_stream122_write = 1'b1;
    end else begin
        conv2d_32_feature_map_stream122_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_79_ce = 1'b1;
    end else begin
        grp_fu_79_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_sums136_blk_n = kernel_sums136_empty_n;
    end else begin
        kernel_sums136_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_sums136_read = 1'b1;
    end else begin
        kernel_sums136_read = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln171_fu_99_p2 = (ap_sig_allocacmp_indvar_flatten_load + 15'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_00001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & ((conv2d_32_f_map_out130_full_n == 1'b0) | (conv2d_32_activations_stream123_full_n == 1'b0) | (conv2d_32_feature_map_stream122_full_n == 1'b0))) | ((kernel_sums136_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((conv2d_32_f_map_out130_full_n == 1'b0) | (conv2d_32_activations_stream123_full_n == 1'b0) | (conv2d_32_feature_map_stream122_full_n == 1'b0))) | ((kernel_sums136_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((conv2d_32_f_map_out130_full_n == 1'b0) | (conv2d_32_activations_stream123_full_n == 1'b0) | (conv2d_32_feature_map_stream122_full_n == 1'b0))) | ((kernel_sums136_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((conv2d_32_f_map_out130_full_n == 1'b0) | (conv2d_32_activations_stream123_full_n == 1'b0) | (conv2d_32_feature_map_stream122_full_n == 1'b0))) | ((kernel_sums136_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (kernel_sums136_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((conv2d_32_f_map_out130_full_n == 1'b0) | (conv2d_32_activations_stream123_full_n == 1'b0) | (conv2d_32_feature_map_stream122_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_132 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = internal_ap_ready;

assign conv2d_32_activations_stream123_din = grp_fu_79_p2;

assign conv2d_32_f_map_out130_din = select_ln174_fu_115_p3;

assign conv2d_32_feature_map_stream122_din = select_ln174_fu_115_p3;

assign grp_fu_79_p0 = kernel_sums136_dout;

assign icmp_ln171_fu_93_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 15'd25088) ? 1'b1 : 1'b0);

assign select_ln174_fu_115_p3 = ((grp_fu_79_p2[0:0] == 1'b1) ? kernel_sums136_read_reg_135 : 32'd0);

assign start_out = real_start;

endmodule //accel_conv2d_activate_1c_28u_28u_3u_3u_32u_s
