// Seed: 3581569466
module module_0 (
    output logic id_0,
    input logic id_1,
    input logic id_2,
    output id_3,
    input logic id_4,
    input logic id_5,
    input logic id_6,
    input id_7
);
  assign id_0 = id_2;
  logic id_8;
  assign id_3[1'd0] = id_6;
endmodule
