/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [2:0] _07_;
  wire [5:0] _08_;
  wire [9:0] _09_;
  wire [10:0] _10_;
  wire [6:0] _11_;
  wire [13:0] _12_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [13:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [8:0] celloutsig_0_38z;
  wire celloutsig_0_41z;
  wire celloutsig_0_47z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [27:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire [11:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_41z = !(celloutsig_0_20z ? celloutsig_0_34z[2] : celloutsig_0_25z);
  assign celloutsig_1_0z = !(in_data[143] ? in_data[187] : in_data[101]);
  assign celloutsig_1_19z = !(celloutsig_1_14z ? in_data[108] : celloutsig_1_18z[7]);
  assign celloutsig_0_12z = !(_02_ ? celloutsig_0_8z : _02_);
  assign celloutsig_0_16z = !(celloutsig_0_10z ? celloutsig_0_2z[1] : celloutsig_0_8z);
  assign celloutsig_0_5z = ~((celloutsig_0_1z | in_data[79]) & (_03_ | celloutsig_0_0z));
  assign celloutsig_1_11z = ~((celloutsig_1_8z | celloutsig_1_7z) & (_04_ | celloutsig_1_1z));
  assign celloutsig_1_14z = celloutsig_1_13z[2] | ~(celloutsig_1_1z);
  assign celloutsig_0_14z = in_data[27] | celloutsig_0_9z[0];
  assign celloutsig_1_1z = in_data[131] ^ in_data[110];
  assign celloutsig_1_6z = celloutsig_1_0z ^ celloutsig_1_5z;
  assign celloutsig_0_7z = celloutsig_0_5z ^ _05_;
  assign celloutsig_0_11z = celloutsig_0_9z[2] ^ celloutsig_0_10z;
  assign celloutsig_0_8z = ~(celloutsig_0_1z ^ _02_);
  assign celloutsig_0_34z = { _07_[2], _05_, _07_[0] } + celloutsig_0_23z[6:4];
  reg [9:0] _28_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _28_ <= 10'h000;
    else _28_ <= { in_data[20:16], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _09_[9:5], _02_, _09_[3:0] } = _28_;
  reg [10:0] _29_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _29_ <= 11'h000;
    else _29_ <= { in_data[45:37], celloutsig_0_1z, celloutsig_0_0z };
  assign { _10_[10], _03_, _10_[8:7], _07_[2], _05_, _07_[0], _10_[3:1], _01_ } = _29_;
  reg [6:0] _30_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _30_ <= 7'h00;
    else _30_ <= in_data[130:124];
  assign { _11_[6], _08_[5:1], _04_ } = _30_;
  reg [13:0] _31_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _31_ <= 14'h0000;
    else _31_ <= { _09_[9], celloutsig_0_0z, celloutsig_0_5z, _09_[9:5], _02_, _09_[3:0], celloutsig_0_10z };
  assign { _12_[13:8], _06_, _12_[6:1], _00_ } = _31_;
  assign celloutsig_0_38z = { _09_[7:5], _02_, _09_[3:0], celloutsig_0_10z } & { _07_[0], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_18z = in_data[123:115] & { celloutsig_1_12z[10:3], celloutsig_1_14z };
  assign celloutsig_0_30z = { celloutsig_0_23z[2:0], celloutsig_0_12z } / { 1'h1, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_1_9z = { celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_7z } / { 1'h1, in_data[122:120], celloutsig_1_1z };
  assign celloutsig_1_12z = { in_data[151:142], celloutsig_1_11z } / { 1'h1, _08_[5:1], _04_, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_13z = { celloutsig_1_9z[2:0], celloutsig_1_1z, celloutsig_1_8z, _11_[6], _08_[5:1], _04_ } / { 1'h1, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_11z };
  assign celloutsig_1_7z = { celloutsig_1_2z[2], 2'h0, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z } === { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_25z = { celloutsig_0_9z[17:5], celloutsig_0_11z, celloutsig_0_14z } === { in_data[67:54], celloutsig_0_7z };
  assign celloutsig_0_1z = { in_data[87:86], celloutsig_0_0z, celloutsig_0_0z } > { in_data[41:39], celloutsig_0_0z };
  assign celloutsig_0_47z = { celloutsig_0_36z, celloutsig_0_41z, celloutsig_0_30z } <= celloutsig_0_15z[6:1];
  assign celloutsig_1_3z = { in_data[139:122], celloutsig_1_2z[2], 2'h0, celloutsig_1_1z } <= { in_data[180:162], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_5z = { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z } && { in_data[150:148], celloutsig_1_4z };
  assign celloutsig_0_6z = { in_data[87:86], celloutsig_0_1z } % { 1'h1, _09_[3:2] };
  assign celloutsig_0_15z = in_data[65:59] % { 1'h1, _07_[0], _10_[3:2], celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_5z };
  assign celloutsig_0_23z = { celloutsig_0_10z, _09_[9:5], _02_, _09_[3:0], celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_0z } % { 1'h1, in_data[77:65] };
  assign celloutsig_0_13z = { celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_7z } != { celloutsig_0_6z[2:1], celloutsig_0_5z };
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z[2], 2'h0, celloutsig_1_1z } !== in_data[187:182];
  assign celloutsig_0_10z = { _10_[10], _03_, _10_[8:7], _07_[2], _05_, _07_[0], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_7z } !== { _09_[2:0], celloutsig_0_0z, _09_[9:5], _02_, _09_[3:0], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_36z = | celloutsig_0_15z[5:3];
  assign celloutsig_1_8z = ~^ { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z[2], 2'h0, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_20z = ~^ _12_[13:10];
  assign celloutsig_0_9z = { in_data[16:5], celloutsig_0_2z, _10_[10], _03_, _10_[8:7], _07_[2], _05_, _07_[0], _10_[3:1], _01_, celloutsig_0_0z, celloutsig_0_8z } << { celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_5z, _09_[9:5], _02_, _09_[3:0], celloutsig_0_5z, celloutsig_0_5z, _10_[10], _03_, _10_[8:7], _07_[2], _05_, _07_[0], _10_[3:1], _01_ };
  assign celloutsig_0_2z = { in_data[31:30], celloutsig_0_1z } ^ in_data[67:65];
  assign celloutsig_0_0z = ~((in_data[23] & in_data[59]) | in_data[89]);
  assign celloutsig_0_53z = ~((celloutsig_0_7z & celloutsig_0_47z) | celloutsig_0_38z[1]);
  assign celloutsig_0_60z = ~((celloutsig_0_53z & celloutsig_0_1z) | celloutsig_0_53z);
  assign celloutsig_1_2z[2] = in_data[182] ^ celloutsig_1_0z;
  assign _07_[1] = _05_;
  assign _08_[0] = celloutsig_1_6z;
  assign _09_[4] = _02_;
  assign { _10_[9], _10_[6:4], _10_[0] } = { _03_, _07_[2], _05_, _07_[0], _01_ };
  assign _11_[5:0] = { _08_[5:1], _04_ };
  assign { _12_[7], _12_[0] } = { _06_, _00_ };
  assign celloutsig_1_2z[1:0] = 2'h0;
  assign { out_data[136:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_60z, 1'h1 };
endmodule
