
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000745                       # Number of seconds simulated
sim_ticks                                   744623500                       # Number of ticks simulated
final_tick                               2261997349500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               41756076                       # Simulator instruction rate (inst/s)
host_op_rate                                 41755957                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              263757461                       # Simulator tick rate (ticks/s)
host_mem_usage                                 740776                       # Number of bytes of host memory used
host_seconds                                     2.82                       # Real time elapsed on the host
sim_insts                                   117882382                       # Number of instructions simulated
sim_ops                                     117882382                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        72896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        61632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        16384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        49792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst         1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data         1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        54720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       451584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             709696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        72896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        16384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst         1408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        54720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        145408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       408128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          408128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          963                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data          778                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          855                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         7056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11089                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          6377                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6377                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     97896454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     82769346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     22003066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     66868693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      1890888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data      1718990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     73486802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    606459506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             953093745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     97896454                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     22003066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      1890888                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     73486802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        195277211                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       548099812                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            548099812                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       548099812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     97896454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     82769346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     22003066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     66868693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      1890888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data      1718990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     73486802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    606459506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1501193556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       11089                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6377                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11089                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6377                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 708864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  406592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  709696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               408128                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     13                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           79                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              342                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     742269000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11089                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6377                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4160                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean           268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   163.533658                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   293.893272                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1656     39.81%     39.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1034     24.86%     64.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          498     11.97%     76.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          233      5.60%     82.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          160      3.85%     86.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           98      2.36%     88.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           93      2.24%     90.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           35      0.84%     91.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          353      8.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4160                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          388                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.523196                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.552906                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.734949                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7               1      0.26%      0.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             18      4.64%      4.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           158     40.72%     45.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           113     29.12%     74.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            32      8.25%     82.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            25      6.44%     89.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            16      4.12%     93.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            10      2.58%     96.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             5      1.29%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             2      0.52%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             3      0.77%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             2      0.52%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.26%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.26%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           388                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          388                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.373711                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.349564                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.930133                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              327     84.28%     84.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      1.29%     85.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               36      9.28%     94.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      3.61%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      1.03%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           388                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    230821500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               438496500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   55380000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20839.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39589.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       951.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       546.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    953.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    548.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.79                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     9009                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4255                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.72                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      42497.94                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 15422400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  8415000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                37900200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               20755440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             48313200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            464970375                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             36103500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              631880115                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            853.945419                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     56522500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      24700000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     658745000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 16019640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  8740875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                48422400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               20379600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             48313200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            465698835                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             35500500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              643075050                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            869.004191                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     56879000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      24700000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     659484500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       597                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     168     46.28%     46.28% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.28%     46.56% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.28%     46.83% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    193     53.17%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 363                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      168     49.85%     49.85% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.30%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     167     49.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  337                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               437061000     91.45%     91.45% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                 416000      0.09%     91.54% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1336500      0.28%     91.82% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               39090500      8.18%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           477904000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.865285                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.928375                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.26%      0.26% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.08%      3.34% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.51%      3.86% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  342     87.92%     91.77% # number of callpals executed
system.cpu0.kern.callpal::rdps                      2      0.51%     92.29% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.26%     92.54% # number of callpals executed
system.cpu0.kern.callpal::rti                      19      4.88%     97.43% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.31%     99.74% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.26%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   389                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               32                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.562500                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.714286                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         118466500     69.42%     69.42% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            52181500     30.58%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements             4861                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          502.984363                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              55215                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             4861                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.358774                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    22.236773                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   480.747591                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.043431                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.938960                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.982391                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          501                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           288204                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          288204                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        31923                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          31923                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        14064                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         14064                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          552                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          552                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          599                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          599                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        45987                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           45987                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        45987                       # number of overall hits
system.cpu0.dcache.overall_hits::total          45987                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         9481                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9481                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        14028                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        14028                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          155                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          155                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           21                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        23509                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         23509                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        23509                       # number of overall misses
system.cpu0.dcache.overall_misses::total        23509                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    282715407                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    282715407                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    313540509                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    313540509                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      3089747                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      3089747                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data       179503                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       179503                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        16000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        16000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    596255916                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    596255916                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    596255916                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    596255916                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        41404                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        41404                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        28092                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        28092                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          620                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          620                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        69496                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        69496                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        69496                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        69496                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.228988                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.228988                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.499359                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.499359                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.219236                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.219236                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.033871                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.033871                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.338278                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.338278                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.338278                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.338278                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29819.154836                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29819.154836                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 22351.048546                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 22351.048546                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 19933.851613                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 19933.851613                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  8547.761905                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8547.761905                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 25362.878727                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25362.878727                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 25362.878727                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25362.878727                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        20976                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          237                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1286                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    16.311042                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    39.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3486                       # number of writebacks
system.cpu0.dcache.writebacks::total             3486                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6691                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6691                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        11937                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        11937                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           55                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           55                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        18628                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        18628                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        18628                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        18628                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         2790                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2790                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         2091                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2091                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          100                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          100                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           21                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           21                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4881                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4881                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4881                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4881                       # number of overall MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     78307776                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     78307776                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     46997417                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     46997417                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      2108753                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2108753                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       149497                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       149497                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    125305193                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    125305193                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    125305193                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    125305193                       # number of overall MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       673000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       673000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data       673000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       673000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.067385                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.067385                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.074434                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.074434                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.141443                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.141443                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.033871                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.033871                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.070234                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.070234                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.070234                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.070234                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 28067.303226                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 28067.303226                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22476.048302                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22476.048302                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 21087.530000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21087.530000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  7118.904762                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7118.904762                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25672.032985                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25672.032985                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25672.032985                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25672.032985                       # average overall mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224333.333333                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224333.333333                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224333.333333                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224333.333333                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             3488                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.975681                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             259989                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3488                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            74.538131                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    18.422613                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   493.553068                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.035982                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.963971                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999953                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            84100                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           84100                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        36133                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          36133                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        36133                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           36133                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        36133                       # number of overall hits
system.cpu0.icache.overall_hits::total          36133                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         4172                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4172                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         4172                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4172                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         4172                       # number of overall misses
system.cpu0.icache.overall_misses::total         4172                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    160572605                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    160572605                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    160572605                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    160572605                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    160572605                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    160572605                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        40305                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        40305                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        40305                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        40305                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        40305                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        40305                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.103511                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.103511                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.103511                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.103511                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.103511                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.103511                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 38488.160355                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 38488.160355                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 38488.160355                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 38488.160355                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 38488.160355                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 38488.160355                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          617                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               33                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    18.696970                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          682                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          682                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          682                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          682                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          682                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          682                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         3490                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3490                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         3490                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3490                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         3490                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3490                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    127076123                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    127076123                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    127076123                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    127076123                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    127076123                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    127076123                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.086590                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.086590                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.086590                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.086590                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.086590                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.086590                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 36411.496562                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 36411.496562                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 36411.496562                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 36411.496562                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 36411.496562                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 36411.496562                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       813                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     102     45.33%     45.33% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.44%     45.78% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.33%     47.11% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    119     52.89%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 225                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      102     49.28%     49.28% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.48%     49.76% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.45%     51.21% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     101     48.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  207                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               656273500     96.56%     96.56% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 369500      0.05%     96.62% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                2096000      0.31%     96.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               20909000      3.08%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           679648000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.848739                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.920000                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.33%      0.33% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     19.33%     19.67% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.67%     21.33% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  152     50.67%     72.00% # number of callpals executed
system.cpu1.kern.callpal::rdps                      3      1.00%     73.00% # number of callpals executed
system.cpu1.kern.callpal::rti                      70     23.33%     96.33% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.00%     99.33% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.67%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   300                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  5                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.200000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.697436                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          84107000      6.92%      6.92% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            37036000      3.05%      9.97% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1093468000     90.03%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             1980                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          460.384831                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              36290                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1980                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.328283                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    91.384941                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   368.999890                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.178486                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.720703                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.899189                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          454                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           177990                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          177990                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        25368                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          25368                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         9238                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          9238                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          466                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          466                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          457                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          457                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34606                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34606                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34606                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34606                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3946                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3946                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         4393                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4393                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           75                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           75                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           24                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           24                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         8339                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          8339                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         8339                       # number of overall misses
system.cpu1.dcache.overall_misses::total         8339                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    109064466                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    109064466                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    306994910                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    306994910                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      1466999                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1466999                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       134501                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       134501                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    416059376                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    416059376                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    416059376                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    416059376                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        29314                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        29314                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13631                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13631                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          481                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          481                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        42945                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        42945                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        42945                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        42945                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.134611                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.134611                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.322280                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.322280                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.138632                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.138632                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.049896                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.049896                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.194179                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.194179                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.194179                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.194179                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27639.246325                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27639.246325                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 69882.747553                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69882.747553                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 19559.986667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 19559.986667                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  5604.208333                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5604.208333                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 49893.197746                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 49893.197746                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 49893.197746                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 49893.197746                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        25364                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              847                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    29.945691                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1114                       # number of writebacks
system.cpu1.dcache.writebacks::total             1114                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         2455                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         2455                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3758                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3758                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           35                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           35                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6213                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6213                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6213                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6213                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         1491                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1491                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          635                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          635                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data           40                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           40                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           24                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           24                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         2126                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2126                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         2126                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2126                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     34196031                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     34196031                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     46747100                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     46747100                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data       883751                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       883751                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data        98499                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        98499                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     80943131                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     80943131                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     80943131                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     80943131                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       896000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       896000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data       896000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       896000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.050863                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.050863                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.046585                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.046585                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.073937                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.073937                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.049896                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.049896                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.049505                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.049505                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.049505                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.049505                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22934.963783                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22934.963783                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 73617.480315                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 73617.480315                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 22093.775000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22093.775000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  4104.125000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4104.125000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 38072.968485                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 38072.968485                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 38072.968485                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 38072.968485                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       224000                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total       224000                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       224000                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total       224000                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2186                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.813962                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              38268                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2186                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            17.505947                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   146.655107                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   365.158855                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.286436                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.713201                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999637                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          479                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            67529                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           67529                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        30208                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          30208                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        30208                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           30208                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        30208                       # number of overall hits
system.cpu1.icache.overall_hits::total          30208                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2463                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2463                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2463                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2463                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2463                       # number of overall misses
system.cpu1.icache.overall_misses::total         2463                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     58748903                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     58748903                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     58748903                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     58748903                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     58748903                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     58748903                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        32671                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        32671                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        32671                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        32671                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        32671                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        32671                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.075388                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.075388                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.075388                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.075388                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.075388                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.075388                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 23852.579375                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23852.579375                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 23852.579375                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23852.579375                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 23852.579375                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23852.579375                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          736                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    38.736842                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          276                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          276                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          276                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          276                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          276                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          276                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         2187                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2187                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         2187                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2187                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         2187                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2187                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     48264582                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     48264582                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     48264582                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     48264582                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     48264582                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     48264582                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.066940                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.066940                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.066940                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.066940                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.066940                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.066940                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 22068.853224                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 22068.853224                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 22068.853224                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 22068.853224                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 22068.853224                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22068.853224                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      5.26%     36.84% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                     12     63.16%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               673587000     99.07%     99.07% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 419000      0.06%     99.13% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 626500      0.09%     99.22% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                5304500      0.78%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           679937000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu2.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu2.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                    19                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements                7                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          329.484891                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                 37                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                7                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.285714                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   305.127398                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data    24.357493                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.595952                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.047573                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.643525                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          354                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          284                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             5377                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            5377                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data          913                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total            913                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data          232                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           232                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           29                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           29                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            4                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data         1145                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            1145                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data         1145                       # number of overall hits
system.cpu2.dcache.overall_hits::total           1145                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data          122                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          122                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            8                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data           10                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            7                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data          130                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           130                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data          130                       # number of overall misses
system.cpu2.dcache.overall_misses::total          130                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data      5262965                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      5262965                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data       595254                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       595254                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data       239245                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       239245                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data        84002                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        84002                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        17500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        17500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data      5858219                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      5858219                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data      5858219                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      5858219                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data         1035                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         1035                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           39                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           39                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data         1275                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         1275                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data         1275                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         1275                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.117874                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.117874                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.256410                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.256410                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.636364                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.636364                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.101961                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.101961                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.101961                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.101961                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 43139.057377                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 43139.057377                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 74406.750000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 74406.750000                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 23924.500000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 23924.500000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 12000.285714                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 12000.285714                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 45063.223077                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 45063.223077                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 45063.223077                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 45063.223077                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           26                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           47                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           47                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            6                       # number of writebacks
system.cpu2.dcache.writebacks::total                6                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data           54                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data            4                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data           55                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data           55                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data           68                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           68                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data            6                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data            7                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data           75                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data           75                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           75                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data      3014016                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      3014016                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       410746                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       410746                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data       158754                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       158754                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data        74998                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        74998                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        16000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        16000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data      3424762                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      3424762                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data      3424762                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      3424762                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       447000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       447000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data       447000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       447000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.065700                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.065700                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.153846                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.153846                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.636364                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.636364                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.058824                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.058824                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.058824                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.058824                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 44323.764706                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 44323.764706                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        58678                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        58678                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data        26459                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total        26459                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data        10714                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total        10714                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 45663.493333                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 45663.493333                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 45663.493333                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 45663.493333                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       223500                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements              169                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              11938                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              169                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            70.639053                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   449.676799                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst    62.323201                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.878275                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.121725                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          182                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          330                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             2495                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            2495                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          959                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            959                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          959                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             959                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          959                       # number of overall hits
system.cpu2.icache.overall_hits::total            959                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst          204                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          204                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst          204                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           204                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst          204                       # number of overall misses
system.cpu2.icache.overall_misses::total          204                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     10219109                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     10219109                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     10219109                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     10219109                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     10219109                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     10219109                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst         1163                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         1163                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst         1163                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         1163                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst         1163                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         1163                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.175408                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.175408                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.175408                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.175408                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.175408                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.175408                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 50093.671569                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 50093.671569                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 50093.671569                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 50093.671569                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 50093.671569                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 50093.671569                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           35                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           35                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           35                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst          169                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          169                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst          169                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          169                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst          169                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          169                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      8233119                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      8233119                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      8233119                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      8233119                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      8233119                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      8233119                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.145314                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.145314                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.145314                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.145314                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.145314                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.145314                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 48716.680473                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 48716.680473                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 48716.680473                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 48716.680473                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 48716.680473                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 48716.680473                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1224                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     252     49.22%     49.22% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.20%     49.41% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     49.61% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    258     50.39%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 512                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      250     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.20%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     249     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  501                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               920191000     96.87%     96.87% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                 400000      0.04%     96.91% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 428000      0.05%     96.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               28931500      3.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           949950500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992063                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.965116                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.978516                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.51%      0.51% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.03%      9.54% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  409     69.68%     79.22% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      0.51%     79.73% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.17%     79.90% # number of callpals executed
system.cpu3.kern.callpal::rti                     101     17.21%     97.10% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.56%     99.66% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.34%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   587                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              153                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 98                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 97                      
system.cpu3.kern.mode_good::user                   98                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.633987                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.776892                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         818679000     83.97%     83.97% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           156243000     16.03%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements            12289                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          491.843767                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             130276                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12289                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.601025                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   163.588159                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   328.255608                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.319508                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.641124                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.960632                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          262                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          193                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           771442                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          771442                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        84716                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          84716                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        35757                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         35757                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1236                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1236                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1263                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1263                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       120473                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          120473                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       120473                       # number of overall hits
system.cpu3.dcache.overall_hits::total         120473                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        15250                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        15250                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        51310                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        51310                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          204                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          204                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           27                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           27                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        66560                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         66560                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        66560                       # number of overall misses
system.cpu3.dcache.overall_misses::total        66560                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    538533988                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    538533988                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   3624087148                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3624087148                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      4463499                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4463499                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       181502                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       181502                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        14500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        14500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4162621136                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4162621136                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4162621136                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4162621136                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        99966                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        99966                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        87067                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        87067                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1440                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1440                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1290                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1290                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       187033                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       187033                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       187033                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       187033                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.152552                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.152552                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.589316                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.589316                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.141667                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.141667                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.020930                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.020930                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.355873                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.355873                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.355873                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.355873                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 35313.704131                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 35313.704131                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 70631.205379                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 70631.205379                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 21879.897059                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 21879.897059                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  6722.296296                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6722.296296                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 62539.380048                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 62539.380048                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 62539.380048                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 62539.380048                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       238382                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           46                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             4341                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    54.914075                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           46                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8099                       # number of writebacks
system.cpu3.dcache.writebacks::total             8099                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         9700                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9700                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        44529                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        44529                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data          100                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          100                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        54229                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        54229                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        54229                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        54229                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5550                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5550                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         6781                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6781                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data          104                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          104                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           27                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           27                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        12331                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        12331                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        12331                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        12331                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    182529016                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    182529016                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data    544502014                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    544502014                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      2037251                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2037251                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       142498                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       142498                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    727031030                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    727031030                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    727031030                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    727031030                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1118000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1118000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      1118000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1118000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.055519                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.055519                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.077883                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.077883                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.072222                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.072222                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.020930                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.020930                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.065930                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.065930                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.065930                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.065930                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 32888.110991                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 32888.110991                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 80298.188173                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 80298.188173                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 19588.951923                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19588.951923                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  5277.703704                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5277.703704                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 58959.616414                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 58959.616414                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 58959.616414                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 58959.616414                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       223600                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223600                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       223600                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total       223600                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             5982                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.815421                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             108150                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5982                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            18.079238                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   193.099291                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   318.716130                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.377147                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.622492                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999639                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          430                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           202550                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          202550                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        91300                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          91300                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        91300                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           91300                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        91300                       # number of overall hits
system.cpu3.icache.overall_hits::total          91300                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         6982                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6982                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         6982                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6982                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         6982                       # number of overall misses
system.cpu3.icache.overall_misses::total         6982                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    172234625                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    172234625                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    172234625                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    172234625                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    172234625                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    172234625                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        98282                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        98282                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        98282                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        98282                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        98282                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        98282                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.071040                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.071040                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.071040                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.071040                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.071040                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.071040                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 24668.379404                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 24668.379404                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 24668.379404                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 24668.379404                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 24668.379404                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 24668.379404                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          458                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    21.809524                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          996                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          996                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          996                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          996                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          996                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          996                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         5986                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5986                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         5986                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5986                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         5986                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5986                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    133813591                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    133813591                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    133813591                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    133813591                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    133813591                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    133813591                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.060906                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.060906                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.060906                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.060906                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.060906                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.060906                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 22354.425493                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 22354.425493                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 22354.425493                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 22354.425493                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 22354.425493                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 22354.425493                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  14                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 14                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                28000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               14000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     11230                       # number of replacements
system.l2.tags.tagsinuse                 16178.994532                       # Cycle average of tags in use
system.l2.tags.total_refs                       50074                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11230                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.458949                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     8338.106898                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       769.002346                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      1480.652919                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       201.154539                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       426.877346                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst      1004.735113                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       481.928132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       522.835718                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       217.609799                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   911.227065                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   492.799998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   163.686013                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   163.156931                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst     8.569052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data     6.849189                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   409.532579                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   580.270894                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.508918                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.046936                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.090372                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.012277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.026055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.061324                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.029415                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.031911                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.013282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.055617                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.030078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.009991                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.009958                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.000523                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.000418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.024996                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.035417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987487                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16051                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          276                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2798                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10012                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          779                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.979675                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    711594                       # Number of tag accesses
system.l2.tags.data_accesses                   711594                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst         2281                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         1791                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         1884                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          978                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst           87                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data           37                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         5087                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3973                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16118                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            12705                       # number of Writeback hits
system.l2.Writeback_hits::total                 12705                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         1684                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           53                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data         1187                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2924                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst         2281                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3475                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1884                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1031                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst           87                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data           37                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         5087                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         5160                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19042                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         2281                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3475                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1884                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1031                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst           87                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data           37                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         5087                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         5160                       # number of overall hits
system.l2.overall_hits::total                   19042                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         1208                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          661                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst          302                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          256                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           82                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data           28                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst          895                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1563                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4995                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 31                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data          316                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          535                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         5538                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6391                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         1208                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          977                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          302                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          791                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           82                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          895                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         7101                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11386                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1208                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          977                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          302                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          791                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           82                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data           30                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          895                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         7101                       # number of overall misses
system.l2.overall_misses::total                 11386                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst     99507000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     57114500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst     26171750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     22527750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      7105000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data      2570250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     74267250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    135918500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       425182000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       124496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       125496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       219994                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       469986                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        62498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        62498                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data     26305248                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     44890000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       266750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    524038970                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     595500968                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst     99507000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     83419748                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst     26171750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     67417750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      7105000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data      2837000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     74267250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    659957470                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1020682968                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst     99507000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     83419748                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst     26171750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     67417750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      7105000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data      2837000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     74267250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    659957470                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1020682968                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         3489                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         2452                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         2186                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         1234                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst          169                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data           65                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         5982                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5536                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               21113                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        12705                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             12705                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               43                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2000                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          588                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6725                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9315                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         3489                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4452                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2186                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         1822                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst          169                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data           67                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         5982                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12261                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                30428                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         3489                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4452                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2186                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         1822                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst          169                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data           67                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         5982                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12261                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               30428                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.346231                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.269576                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.138152                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.207455                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.485207                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.430769                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.149616                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.282334                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.236584                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.700000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.647059                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.818182                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.720930                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.158000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.909864                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.823494                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.686098                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.346231                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.219452                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.138152                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.434138                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.485207                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.447761                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.149616                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.579153                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.374195                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.346231                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.219452                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.138152                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.434138                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.485207                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.447761                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.149616                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.579153                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.374195                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 82373.344371                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 86406.202723                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 86661.423841                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 87999.023438                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 86646.341463                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 91794.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 82980.167598                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 86960.012796                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85121.521522                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data 17785.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data 11408.727273                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data 24443.777778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15160.838710                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data 20832.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  7812.250000                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 83244.455696                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 83906.542056                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data       133375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 94626.032864                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93178.057894                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 82373.344371                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 85383.570113                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 86661.423841                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 85231.036662                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 86646.341463                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 94566.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 82980.167598                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 92938.666385                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89643.682417                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 82373.344371                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 85383.570113                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 86661.423841                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 85231.036662                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 86646.341463                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 94566.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 82980.167598                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 92938.666385                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89643.682417                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6377                       # number of writebacks
system.l2.writebacks::total                      6377                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           69                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           46                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           60                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           40                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data            7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                256                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           69                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data           11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data           13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           40                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 256                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           69                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data           11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data           13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           40                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                256                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         1139                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          650                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst          256                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          243                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           22                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data           18                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          855                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1556                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4739                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            31                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            8                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data          316                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          535                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         5538                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6391                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         1139                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          966                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst          256                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          778                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           22                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          855                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         7094                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11130                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         1139                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          966                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst          256                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          778                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           22                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          855                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         7094                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11130                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           14                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           14                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     79410750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     48296750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     19219750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     18572250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1719750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      1684000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     60630250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    115985250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    345518750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data       124007                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       195511                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data        71504                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       162008                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       553030                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data        53003                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data        36002                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data        35502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       142008                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data     22384252                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     38230000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       241750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    455675030                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    516531032                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     79410750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     70681002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     19219750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     56802250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1719750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      1925750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     60630250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    571660280                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    862049782                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     79410750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     70681002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     19219750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     56802250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1719750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      1925750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     60630250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    571660280                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    862049782                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       633000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       844000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       421000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1053000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      2951000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data       633000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data       844000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data       421000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      1053000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      2951000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.326455                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.265090                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.117109                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.196921                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.130178                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.276923                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.142929                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.281069                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.224459                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.700000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.647059                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.818182                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.720930                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.158000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.909864                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.823494                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.686098                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.326455                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.216981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.117109                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.427003                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.130178                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.298507                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.142929                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.578582                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.365782                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.326455                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.216981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.117109                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.427003                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.130178                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.298507                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.142929                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.578582                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.365782                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 69719.710272                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 74302.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 75077.148438                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 76429.012346                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 78170.454545                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93555.555556                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 70912.573099                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 74540.649100                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72909.632834                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17715.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17773.727273                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data        17876                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18000.888889                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17839.677419                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17667.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data        17751                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17751                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 70836.240506                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 71457.943925                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       120875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 82281.514987                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80821.629166                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 69719.710272                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 73168.739130                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 75077.148438                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 73010.604113                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 78170.454545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 96287.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 70912.573099                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 80583.631238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77452.810602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 69719.710272                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 73168.739130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 75077.148438                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 73010.604113                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 78170.454545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 96287.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 70912.573099                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 80583.631238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77452.810602                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data       211000                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       211000                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       210600                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210785.714286                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data       211000                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       211000                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       210600                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210785.714286                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                4739                       # Transaction distribution
system.membus.trans_dist::ReadResp               4738                       # Transaction distribution
system.membus.trans_dist::WriteReq                 14                       # Transaction distribution
system.membus.trans_dist::WriteResp                14                       # Transaction distribution
system.membus.trans_dist::Writeback              6377                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              192                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             72                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              79                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6358                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6351                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        28905                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        28935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  28935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1117824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1117936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1117936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              192                       # Total snoops (count)
system.membus.snoop_fanout::samples             17752                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   17752    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               17752                       # Request fanout histogram
system.membus.reqLayer0.occupancy               30000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            46281500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           58646180                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups          62331                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted        50785                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         3814                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        49539                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          17014                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    34.344658                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           3969                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          155                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               49546                       # DTB read hits
system.switch_cpus0.dtb.read_misses               413                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           11105                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              31330                       # DTB write hits
system.switch_cpus0.dtb.write_misses               49                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  24                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           5463                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               80876                       # DTB hits
system.switch_cpus0.dtb.data_misses               462                       # DTB misses
system.switch_cpus0.dtb.data_acv                   24                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           16568                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              12707                       # ITB hits
system.switch_cpus0.itb.fetch_misses              199                       # ITB misses
system.switch_cpus0.itb.fetch_acv                  12                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          12906                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  374048                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       105681                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                306795                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches              62331                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        20983                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               160211                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles           9732                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          172                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles         3974                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles           43                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines            40306                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         2640                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       274974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.115724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.489647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          218951     79.63%     79.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            4212      1.53%     81.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            6358      2.31%     83.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            3792      1.38%     84.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            9622      3.50%     88.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            2765      1.01%     89.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            3250      1.18%     90.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            1514      0.55%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           24510      8.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       274974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.166639                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.820202                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           85515                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       139500                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            39919                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         5802                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          4237                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         3180                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          646                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        260255                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2072                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          4237                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           89297                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          34256                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        74017                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            41641                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        31525                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        246522                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          137                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          2923                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          3564                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         20224                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       167251                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       310092                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       309878                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups          192                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps       113362                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           53889                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         5792                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          973                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            38289                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        49891                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        34238                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8306                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         3752                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            222582                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         7087                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           209820                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          357                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        63652                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        32784                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4776                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       274974                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.763054                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.467032                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       191672     69.71%     69.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        31553     11.47%     81.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        17224      6.26%     87.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        12678      4.61%     92.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        11278      4.10%     96.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         5354      1.95%     98.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         3271      1.19%     99.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         1275      0.46%     99.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          669      0.24%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       274974                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            460      6.36%      6.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          4299     59.40%     65.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         2478     34.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       121952     58.12%     58.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          188      0.09%     58.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     58.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd           48      0.02%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        52173     24.87%     83.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        32138     15.32%     98.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         3321      1.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        209820                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.560944                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               7237                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.034491                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads       701558                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       293239                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       196620                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads          650                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes          398                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses          289                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        216710                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses            347                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2074                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        14940                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          331                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5503                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked         6319                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          4237                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          14880                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7881                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       234124                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1362                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        49891                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        34238                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         5529                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           263                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7565                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          331                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          872                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         3253                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         4125                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       205964                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        50107                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         3856                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 4455                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               81550                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           28274                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             31443                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.550635                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                198307                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               196909                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers            94617                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           121999                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.526427                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.775556                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        64436                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2311                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         3782                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       263551                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.640806                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.668102                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       204975     77.77%     77.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        26926     10.22%     87.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        10035      3.81%     91.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         4475      1.70%     93.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         4260      1.62%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         1953      0.74%     95.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         2134      0.81%     96.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         1489      0.56%     97.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         7304      2.77%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       263551                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       168885                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        168885                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 63686                       # Number of memory references committed
system.switch_cpus0.commit.loads                34951                       # Number of loads committed
system.switch_cpus0.commit.membars                977                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             23282                       # Number of branches committed
system.switch_cpus0.commit.fp_insts               246                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           162874                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         2106                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass         2869      1.70%      1.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu        97554     57.76%     59.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          164      0.10%     59.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     59.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd           31      0.02%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        35928     21.27%     80.85% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        29018     17.18%     98.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         3321      1.97%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       168885                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         7304                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              486862                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             478160                       # The number of ROB writes
system.switch_cpus0.timesIdled                   1977                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  99074                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles              581069                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             166016                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               166016                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.253084                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.253084                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.443836                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.443836                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          268854                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         138034                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads              145                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes             102                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads          12101                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2914                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups          52122                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        43754                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         2410                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        37064                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          15331                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    41.363587                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           3068                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          161                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               36120                       # DTB read hits
system.switch_cpus1.dtb.read_misses              1028                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   18                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            3477                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              15525                       # DTB write hits
system.switch_cpus1.dtb.write_misses              210                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  18                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses           1207                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               51645                       # DTB hits
system.switch_cpus1.dtb.data_misses              1238                       # DTB misses
system.switch_cpus1.dtb.data_acv                   36                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            4684                       # DTB accesses
system.switch_cpus1.itb.fetch_hits               8314                       # ITB hits
system.switch_cpus1.itb.fetch_misses              345                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses           8659                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  263461                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles        73197                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                255352                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches              52122                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        18399                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               154043                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles           7820                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          379                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles         6040                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles           43                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            32672                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         1476                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       237638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.074542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.434098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          190896     80.33%     80.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            2306      0.97%     81.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2            6884      2.90%     84.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            2466      1.04%     85.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4            8017      3.37%     88.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            1715      0.72%     89.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            5216      2.19%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            1163      0.49%     92.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           18975      7.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       237638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.197836                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.969221                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles           58655                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       137580                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            33512                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         4311                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          3579                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         2065                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          340                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        205954                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1117                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          3579                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles           61892                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          21051                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        91947                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            34696                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        24472                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        191313                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents           307                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents           211                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         14349                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       132178                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       227291                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       227016                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          199                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps        97224                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           34954                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        10084                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          800                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            33871                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads        35521                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        17401                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         5881                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         2434                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            170727                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         6666                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           165649                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          460                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        43140                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        22341                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4672                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       237638                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.697064                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.361311                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       171468     72.16%     72.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        22259      9.37%     81.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        13927      5.86%     87.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        13470      5.67%     93.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        11191      4.71%     97.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         2860      1.20%     98.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         1547      0.65%     99.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          548      0.23%     99.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          368      0.15%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       237638                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            100      1.67%      1.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          4118     68.76%     70.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1771     29.57%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       102837     62.08%     62.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          106      0.06%     62.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     62.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           26      0.02%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead        39976     24.13%     86.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        16208      9.78%     96.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         6487      3.92%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        165649                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.628742                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               5989                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.036155                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads       574643                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       220356                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       152769                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          742                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          408                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          322                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        171238                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            394                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          688                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        10908                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         3215                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         6724                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          3579                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           5519                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        14120                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       181709                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1491                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts        35521                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        17401                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         5382                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           118                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        14011                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect          709                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         2571                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         3280                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       162516                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts        37728                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         3133                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 4316                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs               53661                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           23545                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             15933                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.616850                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                155087                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               153091                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers            69202                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers            86363                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.581077                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.801292                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts        42645                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1994                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         2892                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       229617                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.596946                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.607708                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       178756     77.85%     77.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        24752     10.78%     88.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        11258      4.90%     93.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3         2760      1.20%     94.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         2051      0.89%     95.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         1397      0.61%     96.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6          990      0.43%     96.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7          832      0.36%     97.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8         6821      2.97%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       229617                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       137069                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        137069                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                 38799                       # Number of memory references committed
system.switch_cpus1.commit.loads                24613                       # Number of loads committed
system.switch_cpus1.commit.membars               1060                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             19955                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               296                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           131299                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         1385                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         2823      2.06%      2.06% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu        87770     64.03%     66.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult           92      0.07%     66.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     66.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           25      0.02%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        25673     18.73%     84.91% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        14196     10.36%     95.27% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         6487      4.73%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       137069                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events         6821                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads              395838                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes             367577                       # The number of ROB writes
system.switch_cpus1.timesIdled                    891                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  25823                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles              683088                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             134252                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               134252                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.962436                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.962436                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.509571                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.509571                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          202940                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         111820                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              172                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             162                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads          15685                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          4398                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups           2059                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted         1521                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect          218                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups         1603                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits            258                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    16.094822                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS            180                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect           17                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                1126                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 8                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               8                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                350                       # DTB write hits
system.switch_cpus2.dtb.write_misses                2                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              2                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                1476                       # DTB hits
system.switch_cpus2.dtb.data_misses                10                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses              10                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                151                       # ITB hits
system.switch_cpus2.itb.fetch_misses                2                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses            153                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                   16587                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles         5170                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts                  8743                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches               2059                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches          438                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles                 3679                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles            494                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles           27                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.CacheLines             1163                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes          148                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples         9163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.954163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.380447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0            7667     83.67%     83.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1              62      0.68%     84.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2             170      1.86%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3             111      1.21%     87.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4             187      2.04%     89.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5              96      1.05%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6              73      0.80%     91.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7              34      0.37%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8             763      8.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total         9163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.124133                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.527100                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles            3242                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles         4562                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles             1043                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          106                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles           209                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved          124                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred           39                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts          6510                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts           94                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles           209                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles            3329                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles            817                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles         3491                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles             1068                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles          248                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts          5918                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents             3                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents           104                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents             4                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands         4322                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups         6736                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups         6734                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps         1526                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps            2796                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          191                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           47                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts              740                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads         1514                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores          500                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          279                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores           51                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded              5021                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          295                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued             4039                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued           40                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined         3165                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined         1659                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          233                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples         9163                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.440794                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.114814                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0         7357     80.29%     80.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1          811      8.85%     89.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2          402      4.39%     93.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3          231      2.52%     96.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4          192      2.10%     98.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5          100      1.09%     99.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6           36      0.39%     99.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7           25      0.27%     99.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            9      0.10%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total         9163                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu              5      4.07%      4.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead            86     69.92%     73.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite           32     26.02%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu         2320     57.44%     57.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            6      0.15%     57.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     57.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     57.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     57.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     57.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     57.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     57.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     57.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     57.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     57.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     57.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     57.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     57.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     57.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     57.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     57.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     57.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     57.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     57.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead         1246     30.85%     88.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite          373      9.23%     97.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess           94      2.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total          4039                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.243504                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt                123                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.030453                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads        17404                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes         8491                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses         3567                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses          4162                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads           36                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads         1001                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores          244                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           16                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles           209                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles            697                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          115                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts         5368                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           67                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts         1514                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts          500                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          242                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents             3                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          113                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect           32                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect          190                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts          222                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts         3813                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts         1134                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts          226                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   52                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs                1489                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches             552                       # Number of branches executed
system.switch_cpus2.iew.exec_stores               355                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.229879                       # Inst execution rate
system.switch_cpus2.iew.wb_sent                  3655                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count                 3567                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers             1599                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers             2070                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.215048                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.772464                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts         3209                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           62                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts          201                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples         8559                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.252716                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     0.941771                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0         7590     88.68%     88.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1          498      5.82%     94.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2          207      2.42%     96.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3           99      1.16%     98.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4           50      0.58%     98.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5           34      0.40%     99.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6           23      0.27%     99.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7           18      0.21%     99.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8           40      0.47%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total         8559                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts         2163                       # Number of instructions committed
system.switch_cpus2.commit.committedOps          2163                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                   769                       # Number of memory references committed
system.switch_cpus2.commit.loads                  513                       # Number of loads committed
system.switch_cpus2.commit.membars                 25                       # Number of memory barriers committed
system.switch_cpus2.commit.branches               346                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts             2061                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls           42                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass           13      0.60%      0.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu         1257     58.11%     58.71% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult            5      0.23%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead          538     24.87%     83.82% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite          256     11.84%     95.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess           94      4.35%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total         2163                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events           40                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads               13863                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes              11348                       # The number of ROB writes
system.switch_cpus2.timesIdled                     93                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                   7424                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles              930625                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts               2150                       # Number of Instructions Simulated
system.switch_cpus2.committedOps                 2150                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      7.714884                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                7.714884                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.129620                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.129620                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads            4504                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes           2745                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads           9721                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes            80                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups         132372                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted       107761                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         7199                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        85702                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          51423                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    60.002100                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           8441                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          215                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              118665                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1719                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           46367                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              94046                       # DTB write hits
system.switch_cpus3.dtb.write_misses              939                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          18804                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              212711                       # DTB hits
system.switch_cpus3.dtb.data_misses              2658                       # DTB misses
system.switch_cpus3.dtb.data_acv                   11                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           65171                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              37777                       # ITB hits
system.switch_cpus3.itb.fetch_misses              592                       # ITB misses
system.switch_cpus3.itb.fetch_acv                  11                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          38369                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  979014                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles       209085                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                768665                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             132372                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        59864                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               662450                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          18952                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles          449                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        17810                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            98283                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         4291                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       899302                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.854735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.188308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          754071     83.85%     83.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            9927      1.10%     84.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           16463      1.83%     86.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           11888      1.32%     88.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           29719      3.30%     91.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            6832      0.76%     92.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           10119      1.13%     93.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            5866      0.65%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           54417      6.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       899302                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.135210                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.785142                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles          158523                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       619689                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            87808                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        24604                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          8677                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         7172                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          820                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        668844                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2639                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          8677                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles          170592                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         283251                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       178714                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            99730                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       158337                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        637757                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          293                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         19858                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents          6110                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        114144                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       423475                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       842561                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       839632                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         2600                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       293841                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          129626                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        15562                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1971                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           152091                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       119901                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       101202                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        22545                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        13863                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            586128                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        12785                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           547853                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1141                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       155413                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        94741                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         8312                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       899302                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.609198                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.343409                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       681931     75.83%     75.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        82861      9.21%     85.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        42321      4.71%     89.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        36307      4.04%     93.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        26798      2.98%     96.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        16220      1.80%     98.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         8458      0.94%     99.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         2859      0.32%     99.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1547      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       899302                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            761      3.95%      3.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      3.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      3.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      3.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      3.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      3.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      3.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      3.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      3.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      3.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      3.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      3.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      3.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      3.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      3.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      3.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      3.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      3.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      3.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      3.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      3.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      3.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      3.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      3.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      3.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      3.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      3.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      3.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          9895     51.42%     55.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         8588     44.63%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          454      0.08%      0.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       314239     57.36%     57.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          545      0.10%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd         1190      0.22%     57.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     57.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     57.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     57.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv          227      0.04%     57.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     57.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     57.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     57.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     57.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     57.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     57.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     57.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     57.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     57.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     57.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     57.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     57.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       125954     22.99%     80.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        96172     17.55%     98.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         9072      1.66%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        547853                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.559597                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              19244                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.035126                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      2007455                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       750830                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       513271                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads         7937                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         4052                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         3800                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        562514                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses           4129                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         4979                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        36167                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          583                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        12739                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        15384                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          8677                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          88022                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       176904                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       610632                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         2486                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       119901                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       101202                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         9858                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           958                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents       175590                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          583                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         2217                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         6239                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         8456                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       539561                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       120898                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         8291                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                11719                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              216068                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           72032                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             95170                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.551127                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                521939                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               517071                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           254023                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers           347644                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.528155                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.730699                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts       151042                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         4473                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         7624                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       874026                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.518015                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.462679                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       709881     81.22%     81.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        74079      8.48%     89.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        29394      3.36%     93.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        13563      1.55%     94.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        16479      1.89%     96.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         5070      0.58%     97.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         6310      0.72%     97.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         3923      0.45%     98.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        15327      1.75%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       874026                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       452759                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        452759                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                172197                       # Number of memory references committed
system.switch_cpus3.commit.loads                83734                       # Number of loads committed
system.switch_cpus3.commit.membars               2326                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             58728                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              3618                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           435205                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         4290                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         9718      2.15%      2.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu       257461     56.86%     59.01% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          519      0.11%     59.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     59.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd         1172      0.26%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv          227      0.05%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        86060     19.01%     78.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        88530     19.55%     98.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         9072      2.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       452759                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events        15327                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads             1454217                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            1233169                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2800                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  79712                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles              510233                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             443495                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               443495                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      2.207497                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.207497                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.453002                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.453002                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          731594                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         349325                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             2530                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            2353                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          17535                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          7531                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              21977                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             21976                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                14                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               14                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            12705                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             164                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            76                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            240                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9354                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9354                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6979                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        12960                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         5153                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          338                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11968                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        32847                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 74790                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       223296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       507992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       139904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       187936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        10816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         4688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       382848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1303080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2760560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1091                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            44293                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  44293    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              44293                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           34858500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5478376                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7569730                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3346418                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           3358479                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            276381                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            130986                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           9160408                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          19533021                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.6                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.023507                       # Number of seconds simulated
sim_ticks                                 23506757000                       # Number of ticks simulated
final_tick                               2286245874500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1581195                       # Simulator instruction rate (inst/s)
host_op_rate                                  1581195                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              216290327                       # Simulator tick rate (ticks/s)
host_mem_usage                                 744872                       # Number of bytes of host memory used
host_seconds                                   108.68                       # Real time elapsed on the host
sim_insts                                   171846656                       # Number of instructions simulated
sim_ops                                     171846656                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data         9152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        69888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        66816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       190144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       752704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst         8256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        21824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1123648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        69888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       190144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst         8256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        273152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1579328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1579328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst           76                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1092                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1044                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         2971                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        11761                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          129                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         24677                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              24677                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       206919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data       389335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      2973103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      2842417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      8088908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     32020750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       351218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data       928414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              47801064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       206919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      2973103                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      8088908                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       351218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         11620148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        67186129                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             67186129                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        67186129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       206919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data       389335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      2973103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      2842417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      8088908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     32020750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       351218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data       928414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            114987193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       17557                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      40229                       # Number of write requests accepted
system.mem_ctrls.readBursts                     17557                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    40229                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1122176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1933888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1123648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2574656                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     23                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 10012                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          335                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1611                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        51                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   23507742000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 17557                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                40229                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    159                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7886                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    387.505960                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   216.353827                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   387.756111                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2708     34.34%     34.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1659     21.04%     55.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          701      8.89%     64.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          334      4.24%     68.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          281      3.56%     72.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          166      2.10%     74.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          164      2.08%     76.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           77      0.98%     77.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1796     22.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7886                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          687                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.537118                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     19.103020                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             143     20.82%     20.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             17      2.47%     23.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           124     18.05%     41.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           183     26.64%     67.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           118     17.18%     85.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            49      7.13%     92.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            27      3.93%     96.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             7      1.02%     97.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             5      0.73%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.29%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             5      0.73%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            3      0.44%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.15%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.15%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.15%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.15%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           687                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          686                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      44.040816                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     21.403262                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    101.393177                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31           620     90.38%     90.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47             2      0.29%     90.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             1      0.15%     90.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             2      0.29%     91.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             1      0.15%     91.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            1      0.15%     91.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            4      0.58%     91.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           10      1.46%     93.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            6      0.87%     94.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            1      0.15%     94.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            2      0.29%     94.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            1      0.15%     94.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            1      0.15%     95.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            1      0.15%     95.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            9      1.31%     96.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            1      0.15%     96.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            2      0.29%     96.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            4      0.58%     97.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            1      0.15%     97.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            1      0.15%     97.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            1      0.15%     97.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            1      0.15%     98.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            1      0.15%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            1      0.15%     98.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            4      0.58%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::560-575            2      0.29%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-591            1      0.15%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            2      0.29%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            1      0.15%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            1      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           686                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    338438501                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               667201001                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   87670000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19301.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38051.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        47.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        82.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     47.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    109.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.46                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    14417                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   25445                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.21                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     406806.87                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 58537080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 31939875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               157060800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              132172560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           1631969040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2463245595                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          12831060000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            17305984950                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            692.617948                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  21198009985                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     784940000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1527336015                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 63141120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 34452000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               152100000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              146448000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           1631969040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2514995325                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          12785665500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            17328770985                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            693.529888                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  21154784985                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     784940000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1568200015                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      27                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       914                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     305     35.30%     35.30% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      3      0.35%     35.65% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     24      2.78%     38.43% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.12%     38.54% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    531     61.46%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 864                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      305     47.81%     47.81% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       3      0.47%     48.28% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      24      3.76%     52.04% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.16%     52.19% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     305     47.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  638                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             23394031500     99.38%     99.38% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                1854500      0.01%     99.39% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                7584500      0.03%     99.42% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 555000      0.00%     99.42% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              136151000      0.58%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         23540176500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.574388                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.738426                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  809     91.31%     91.31% # number of callpals executed
system.cpu0.kern.callpal::rdps                     50      5.64%     96.95% # number of callpals executed
system.cpu0.kern.callpal::rti                      27      3.05%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   886                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               28                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements              297                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          490.296346                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               4175                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              297                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.057239                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   490.296346                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.957610                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.957610                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          474                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           155799                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          155799                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        25248                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          25248                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        11635                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         11635                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          404                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          404                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          247                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          247                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        36883                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           36883                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        36883                       # number of overall hits
system.cpu0.dcache.overall_hits::total          36883                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          911                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          911                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          282                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          282                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           47                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           47                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           63                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           63                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         1193                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1193                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         1193                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1193                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data     31070720                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     31070720                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9650355                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9650355                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      1125249                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1125249                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data      1289533                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1289533                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data     40721075                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     40721075                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data     40721075                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     40721075                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        26159                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        26159                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        11917                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        11917                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          451                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          451                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          310                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          310                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        38076                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        38076                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        38076                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        38076                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.034825                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.034825                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.023664                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.023664                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.104213                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.104213                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.203226                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.203226                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.031332                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.031332                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.031332                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.031332                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 34106.169045                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34106.169045                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 34221.117021                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34221.117021                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 23941.468085                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 23941.468085                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 20468.777778                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 20468.777778                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 34133.340319                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34133.340319                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 34133.340319                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34133.340319                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          272                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          457                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             14                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    19.428571                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    32.642857                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          133                       # number of writebacks
system.cpu0.dcache.writebacks::total              133                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          542                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          542                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          637                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          637                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          637                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          637                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          369                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          369                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          187                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          187                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data           44                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           63                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           63                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          556                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          556                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          556                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          556                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          361                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          361                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          152                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          152                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          513                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          513                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     13051007                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     13051007                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      6067156                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      6067156                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data       864750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       864750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data      1194967                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1194967                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     19118163                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     19118163                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     19118163                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     19118163                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     81010001                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     81010001                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     34000501                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     34000501                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    115010502                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    115010502                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.014106                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.014106                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.015692                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.015692                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.097561                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.097561                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.203226                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.203226                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.014602                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.014602                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.014602                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.014602                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 35368.582656                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 35368.582656                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 32444.684492                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 32444.684492                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 19653.409091                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19653.409091                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data 18967.730159                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 18967.730159                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 34385.185252                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 34385.185252                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 34385.185252                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 34385.185252                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224404.434903                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224404.434903                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223687.506579                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223687.506579                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224192.011696                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224192.011696                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              893                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               8393                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              893                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.398656                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          450                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            62013                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           62013                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        29554                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          29554                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        29554                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           29554                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        29554                       # number of overall hits
system.cpu0.icache.overall_hits::total          29554                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         1006                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1006                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         1006                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1006                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         1006                       # number of overall misses
system.cpu0.icache.overall_misses::total         1006                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     20575977                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     20575977                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     20575977                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     20575977                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     20575977                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     20575977                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        30560                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        30560                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        30560                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        30560                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        30560                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        30560                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.032919                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.032919                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.032919                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.032919                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.032919                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.032919                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 20453.257455                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 20453.257455                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 20453.257455                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 20453.257455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 20453.257455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 20453.257455                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          113                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          113                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          113                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          113                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          113                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          113                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst          893                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          893                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst          893                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          893                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst          893                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          893                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     16831767                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     16831767                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     16831767                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     16831767                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     16831767                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     16831767                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.029221                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.029221                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.029221                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.029221                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.029221                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.029221                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 18848.563270                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 18848.563270                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 18848.563270                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 18848.563270                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 18848.563270                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 18848.563270                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      26                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1155                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     295     36.88%     36.88% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     24      3.00%     39.88% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.12%     40.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    480     60.00%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 800                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      295     48.05%     48.05% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      24      3.91%     51.95% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.16%     52.12% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     294     47.88%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  614                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             23336908500     99.75%     99.75% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                7646000      0.03%     99.78% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1238500      0.01%     99.79% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               50055000      0.21%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         23395848000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.612500                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.767500                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.12%      0.12% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      1.65%      1.76% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.24%      2.00% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  730     85.78%     87.78% # number of callpals executed
system.cpu1.kern.callpal::rdps                     48      5.64%     93.42% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.12%     93.54% # number of callpals executed
system.cpu1.kern.callpal::rti                      45      5.29%     98.82% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      1.06%     99.88% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.12%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   851                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               34                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 26                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.617647                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.038462                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.525000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         121095500     57.94%     57.94% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            87913500     42.06%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             5232                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          498.002829                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              81922                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5232                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.657875                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   498.002829                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.972662                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.972662                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          487                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           470396                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          470396                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        60030                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          60030                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        30756                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         30756                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          635                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          635                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          672                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          672                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        90786                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           90786                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        90786                       # number of overall hits
system.cpu1.dcache.overall_hits::total          90786                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9583                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9583                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        14364                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        14364                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          169                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          169                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           46                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           46                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        23947                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         23947                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        23947                       # number of overall misses
system.cpu1.dcache.overall_misses::total        23947                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    315650004                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    315650004                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    283956237                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    283956237                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      3581500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3581500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       651513                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       651513                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    599606241                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    599606241                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    599606241                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    599606241                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        69613                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        69613                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        45120                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        45120                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          804                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          804                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          718                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          718                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       114733                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       114733                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       114733                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       114733                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.137661                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.137661                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.318351                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.318351                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.210199                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.210199                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.064067                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.064067                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.208719                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.208719                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.208719                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.208719                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32938.537410                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32938.537410                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 19768.604637                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 19768.604637                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 21192.307692                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 21192.307692                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data 14163.326087                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 14163.326087                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 25038.887585                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 25038.887585                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 25038.887585                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 25038.887585                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        20469                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           38                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1333                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    15.355589                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           38                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3609                       # number of writebacks
system.cpu1.dcache.writebacks::total             3609                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6397                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6397                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data        12179                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        12179                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           55                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           55                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        18576                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        18576                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        18576                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        18576                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3186                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3186                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         2185                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2185                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          114                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          114                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           46                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           46                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5371                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5371                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5371                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5371                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data           26                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total           26                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data           26                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total           26                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     93822004                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     93822004                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     43913662                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     43913662                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      2387750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2387750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data       582487                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       582487                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    137735666                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    137735666                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    137735666                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    137735666                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      5857000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      5857000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data      5857000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      5857000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.045767                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.045767                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.048426                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048426                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.141791                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.141791                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.064067                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.064067                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.046813                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046813                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.046813                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046813                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 29448.212178                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 29448.212178                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 20097.785812                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 20097.785812                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 20945.175439                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20945.175439                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data 12662.760870                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 12662.760870                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 25644.324334                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 25644.324334                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 25644.324334                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 25644.324334                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 225269.230769                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 225269.230769                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 225269.230769                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 225269.230769                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             4071                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999108                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              80118                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4071                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            19.680177                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.999108                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999998                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          490                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           131148                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          131148                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        58793                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          58793                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        58793                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           58793                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        58793                       # number of overall hits
system.cpu1.icache.overall_hits::total          58793                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         4744                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4744                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         4744                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4744                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         4744                       # number of overall misses
system.cpu1.icache.overall_misses::total         4744                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    155445216                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    155445216                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    155445216                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    155445216                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    155445216                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    155445216                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        63537                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        63537                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        63537                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        63537                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        63537                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        63537                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.074665                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.074665                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.074665                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.074665                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.074665                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.074665                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 32766.698145                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 32766.698145                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 32766.698145                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 32766.698145                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 32766.698145                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 32766.698145                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          291                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    24.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          670                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          670                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          670                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          670                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          670                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          670                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         4074                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4074                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         4074                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4074                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         4074                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4074                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    125394527                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    125394527                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    125394527                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    125394527                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    125394527                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    125394527                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.064120                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.064120                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.064120                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.064120                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.064120                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.064120                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 30779.216249                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 30779.216249                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 30779.216249                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 30779.216249                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 30779.216249                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 30779.216249                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      90                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     50060                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1245     36.44%     36.44% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     25      0.73%     37.17% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     24      0.70%     37.87% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.03%     37.90% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   2122     62.10%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                3417                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1243     49.03%     49.03% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      25      0.99%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      24      0.95%     50.97% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.04%     51.01% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1242     48.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 2535                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             23045070500     97.91%     97.91% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               12147000      0.05%     97.96% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                8416500      0.04%     98.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 416500      0.00%     98.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              471471500      2.00%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         23537522000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998394                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.585297                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.741879                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                        64     73.56%     73.56% # number of syscalls executed
system.cpu2.kern.syscall::4                         6      6.90%     80.46% # number of syscalls executed
system.cpu2.kern.syscall::6                         2      2.30%     82.76% # number of syscalls executed
system.cpu2.kern.syscall::17                        4      4.60%     87.36% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      1.15%     88.51% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      1.15%     89.66% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      1.15%     90.80% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      1.15%     91.95% # number of syscalls executed
system.cpu2.kern.syscall::71                        3      3.45%     95.40% # number of syscalls executed
system.cpu2.kern.syscall::73                        1      1.15%     96.55% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      1.15%     97.70% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      1.15%     98.85% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      1.15%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    87                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  127      0.26%      0.27% # number of callpals executed
system.cpu2.kern.callpal::tbi                       5      0.01%      0.28% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 3074      6.29%      6.57% # number of callpals executed
system.cpu2.kern.callpal::rdps                    167      0.34%      6.91% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%      6.91% # number of callpals executed
system.cpu2.kern.callpal::rti                     293      0.60%      7.51% # number of callpals executed
system.cpu2.kern.callpal::callsys                 102      0.21%      7.72% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.00%      7.72% # number of callpals executed
system.cpu2.kern.callpal::rdunique              45101     92.27%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 48877                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              419                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                258                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                257                      
system.cpu2.kern.mode_good::user                  258                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.613365                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.760709                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       10507851000     41.59%     41.59% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         14759670500     58.41%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     127                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements            33864                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          510.391543                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           14638285                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            33864                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           432.266862                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     3.990460                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   506.401083                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.007794                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.989065                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.996858                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          459                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         59209133                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        59209133                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10114089                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10114089                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4508530                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4508530                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        12516                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        12516                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        12681                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        12681                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     14622619                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        14622619                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     14622619                       # number of overall hits
system.cpu2.dcache.overall_hits::total       14622619                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        78656                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        78656                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        66429                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        66429                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          739                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          739                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           80                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           80                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       145085                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        145085                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       145085                       # number of overall misses
system.cpu2.dcache.overall_misses::total       145085                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3223445490                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3223445490                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   4029330456                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4029330456                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     12232250                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     12232250                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       581506                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       581506                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   7252775946                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7252775946                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   7252775946                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7252775946                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10192745                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10192745                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4574959                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4574959                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        13255                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        13255                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        12761                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        12761                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     14767704                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     14767704                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     14767704                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     14767704                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007717                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007717                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.014520                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.014520                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.055753                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.055753                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.006269                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.006269                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009824                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009824                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009824                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009824                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 40981.558813                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 40981.558813                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 60656.196179                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 60656.196179                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 16552.435724                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 16552.435724                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  7268.825000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7268.825000                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 49989.840066                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 49989.840066                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 49989.840066                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 49989.840066                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       398415                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          794                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             9426                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             24                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    42.267664                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    33.083333                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20740                       # number of writebacks
system.cpu2.dcache.writebacks::total            20740                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        57342                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        57342                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data        53873                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        53873                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data          199                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          199                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       111215                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       111215                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       111215                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       111215                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        21314                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        21314                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data        12556                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        12556                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data          540                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          540                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data           80                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           80                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33870                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33870                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33870                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33870                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data          259                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          259                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          457                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          457                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          716                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          716                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    668966267                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    668966267                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data    663393825                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    663393825                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data      8027500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      8027500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       461494                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       461494                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1332360092                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1332360092                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1332360092                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1332360092                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     42754500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     42754500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     76956500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     76956500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data    119711000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    119711000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002091                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002091                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.002745                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.002745                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.040739                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.040739                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.006269                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.006269                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002294                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002294                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002294                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002294                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 31386.237543                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 31386.237543                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 52834.806069                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 52834.806069                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 14865.740741                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14865.740741                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  5768.675000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5768.675000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 39337.469501                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 39337.469501                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 39337.469501                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 39337.469501                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 165075.289575                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 165075.289575                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 168394.967177                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 168394.967177                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 167194.134078                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 167194.134078                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           204451                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.999422                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9643026                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           204451                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            47.165463                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     2.797271                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   509.202151                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.005463                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.994535                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          181                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          223                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         19885452                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        19885452                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      9628980                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9628980                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      9628980                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9628980                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      9628980                       # number of overall hits
system.cpu2.icache.overall_hits::total        9628980                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       211517                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       211517                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       211517                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        211517                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       211517                       # number of overall misses
system.cpu2.icache.overall_misses::total       211517                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   2974622364                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2974622364                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   2974622364                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2974622364                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   2974622364                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2974622364                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      9840497                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9840497                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      9840497                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9840497                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      9840497                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9840497                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.021495                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.021495                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.021495                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.021495                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.021495                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.021495                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 14063.277959                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 14063.277959                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 14063.277959                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 14063.277959                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 14063.277959                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 14063.277959                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1191                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    24.812500                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         7058                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         7058                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         7058                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         7058                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         7058                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         7058                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst       204459                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       204459                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst       204459                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       204459                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst       204459                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       204459                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst   2566767874                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   2566767874                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst   2566767874                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   2566767874                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst   2566767874                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   2566767874                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.020777                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.020777                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.020777                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.020777                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.020777                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.020777                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 12553.949075                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 12553.949075                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 12553.949075                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 12553.949075                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 12553.949075                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 12553.949075                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      29                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       594                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     168     31.23%     31.23% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     24      4.46%     35.69% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.56%     36.25% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    343     63.75%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 538                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      168     46.41%     46.41% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      24      6.63%     53.04% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.83%     53.87% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     167     46.13%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  362                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             23385102000     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                7619000      0.03%     99.83% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                1604000      0.01%     99.84% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               37559500      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         23431884500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.486880                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.672862                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      0.53%      0.53% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  486     85.87%     86.40% # number of callpals executed
system.cpu3.kern.callpal::rdps                     51      9.01%     95.41% # number of callpals executed
system.cpu3.kern.callpal::rti                      26      4.59%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   566                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel               29                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements              658                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          458.392000                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               4628                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              658                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             7.033435                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   458.392000                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.895297                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.895297                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          450                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            97711                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           97711                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        14457                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          14457                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         6852                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          6852                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          134                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          134                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          104                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          104                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        21309                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           21309                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        21309                       # number of overall hits
system.cpu3.dcache.overall_hits::total          21309                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1028                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1028                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         1540                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1540                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           38                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           38                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           38                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           38                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2568                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2568                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2568                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2568                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data     33724006                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     33724006                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     99522496                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     99522496                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data       663750                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       663750                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       567012                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       567012                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    133246502                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    133246502                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    133246502                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    133246502                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        15485                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        15485                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         8392                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         8392                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        23877                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        23877                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        23877                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        23877                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.066387                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.066387                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.183508                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.183508                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.220930                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.220930                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.267606                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.267606                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.107551                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.107551                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.107551                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.107551                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 32805.453307                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 32805.453307                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 64624.997403                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 64624.997403                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 17467.105263                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 17467.105263                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data 14921.368421                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 14921.368421                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 51887.267134                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 51887.267134                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 51887.267134                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 51887.267134                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         5960                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           46                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               97                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    61.443299                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           46                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          372                       # number of writebacks
system.cpu3.dcache.writebacks::total              372                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          342                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          342                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         1230                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1230                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data            5                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1572                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1572                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1572                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1572                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          686                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          686                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          310                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          310                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data           33                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           33                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           38                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           38                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          996                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          996                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          996                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          996                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data           39                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total           39                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data           43                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total           43                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     19784002                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     19784002                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     17798970                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     17798970                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data       563750                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       563750                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       509988                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       509988                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     37582972                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     37582972                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     37582972                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     37582972                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       619000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       619000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      7892000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      7892000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      8511000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      8511000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.044301                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.044301                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.036940                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.036940                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.191860                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.191860                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.267606                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.267606                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.041714                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.041714                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.041714                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.041714                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 28839.653061                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 28839.653061                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 57416.032258                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 57416.032258                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 17083.333333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17083.333333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data 13420.736842                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 13420.736842                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 37733.907631                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 37733.907631                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 37733.907631                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 37733.907631                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       154750                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       154750                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 202358.974359                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 202358.974359                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 197930.232558                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 197930.232558                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1680                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              11237                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1680                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             6.688690                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            30814                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           30814                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        12682                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          12682                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        12682                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           12682                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        12682                       # number of overall hits
system.cpu3.icache.overall_hits::total          12682                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1885                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1885                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1885                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1885                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1885                       # number of overall misses
system.cpu3.icache.overall_misses::total         1885                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     37956202                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     37956202                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     37956202                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     37956202                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     37956202                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     37956202                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        14567                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        14567                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        14567                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        14567                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        14567                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        14567                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.129402                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.129402                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.129402                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.129402                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.129402                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.129402                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 20135.916180                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 20135.916180                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 20135.916180                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 20135.916180                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 20135.916180                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 20135.916180                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           93                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    23.250000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          205                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          205                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          205                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          205                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          205                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          205                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         1680                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1680                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         1680                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1680                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         1680                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1680                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     30161283                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     30161283                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     30161283                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     30161283                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     30161283                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     30161283                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.115329                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.115329                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.115329                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.115329                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.115329                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.115329                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 17953.144643                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 17953.144643                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 17953.144643                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 17953.144643                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 17953.144643                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 17953.144643                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  666                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 666                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16226                       # Transaction distribution
system.iobus.trans_dist::WriteResp                674                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        15552                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          368                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2594                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31190                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31190                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   33784                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1472                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2863                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995672                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995672                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998535                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               340000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                39000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               19000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              598000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              975000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            91032472                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1920000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15638032                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.replacements                15595                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15595                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140355                       # Number of tag accesses
system.iocache.tags.data_accesses              140355                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           43                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               43                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        15552                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        15552                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           43                       # number of demand (read+write) misses
system.iocache.demand_misses::total                43                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           43                       # number of overall misses
system.iocache.overall_misses::total               43                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      5345950                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      5345950                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   3356992490                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   3356992490                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      5345950                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      5345950                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      5345950                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      5345950                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           43                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             43                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        15552                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        15552                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           43                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              43                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           43                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             43                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 124324.418605                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 124324.418605                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 215855.998585                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 215855.998585                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 124324.418605                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 124324.418605                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 124324.418605                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 124324.418605                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         29539                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                 4136                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     7.141925                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           43                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        15552                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        15552                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           43                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           43                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3060000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3060000                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   2548274504                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   2548274504                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3060000                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3060000                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3060000                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3060000                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 71162.790698                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 71162.790698                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 163855.099280                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 163855.099280                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 71162.790698                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 71162.790698                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 71162.790698                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 71162.790698                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     17217                       # number of replacements
system.l2.tags.tagsinuse                 16195.520579                       # Cycle average of tags in use
system.l2.tags.total_refs                       47086                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17217                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.734855                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     6770.611805                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       364.385982                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       262.700681                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        56.706364                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        72.718604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       381.032474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       119.750362                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       323.378623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        63.928708                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   336.291414                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   223.753853                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   860.740092                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   749.879093                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  2391.714156                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  2581.473245                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   335.998856                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   300.456269                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.413245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.022240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.016034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.003461                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.004438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.023256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.007309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.019737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.003902                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.020526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.013657                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.052535                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.045769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.145979                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.157561                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.020508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.018338                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988496                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16271                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1584                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          622                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3890                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10137                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.993103                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4444829                       # Number of tag accesses
system.l2.tags.data_accesses                  4444829                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst          808                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          154                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         2974                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2071                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst       201479                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        15722                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         1533                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          372                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  225113                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            24854                       # number of Writeback hits
system.l2.Writeback_hits::total                 24854                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   38                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 15                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data            8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         1781                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         5989                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           20                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7798                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst          808                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          162                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         2974                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3852                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       201479                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        21711                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         1533                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          392                       # number of demand (read+write) hits
system.l2.demand_hits::total                   232911                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          808                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          162                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         2974                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3852                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       201479                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        21711                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         1533                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          392                       # number of overall hits
system.l2.overall_hits::total                  232911                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           85                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          123                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         1099                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          777                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst         2971                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         5423                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst          147                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          164                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 10789                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data          127                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           40                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                234                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           34                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               68                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           22                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          270                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         6368                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          181                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6841                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           85                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          145                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1099                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1047                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         2971                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        11791                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          147                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          345                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17630                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           85                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          145                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1099                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1047                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         2971                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        11791                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          147                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          345                       # number of overall misses
system.l2.overall_misses::total                 17630                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      7368250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     11275250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst     89959500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     69653500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst    245977749                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    485042000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     12323250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     15245750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       936845249                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       309995                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       188496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data       373989                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       199496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1071976                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        94497                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       195994                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       290491                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data      1703250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     21058749                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data    582883721                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     15874999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     621520719                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      7368250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     12978500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst     89959500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     90712249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    245977749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1067925721                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     12323250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     31120749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1558365968                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      7368250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     12978500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst     89959500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     90712249                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    245977749                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1067925721                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     12323250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     31120749                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1558365968                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst          893                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          277                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         4073                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         2848                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst       204450                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        21145                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         1680                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          536                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              235902                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        24854                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             24854                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          134                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              272                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             83                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           30                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2051                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        12357                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          201                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             14639                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst          893                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          307                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         4073                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4899                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       204450                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33502                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1680                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          737                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               250541                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          893                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          307                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         4073                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4899                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       204450                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33502                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1680                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          737                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              250541                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.095185                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.444043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.269826                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.272823                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.014532                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.256467                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.087500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.305970                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.045735                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.947761                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.904762                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.527273                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.975610                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.860294                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.944444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.882353                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.428571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.812500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.819277                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.733333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.131643                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.515335                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.900498                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.467313                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.095185                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.472313                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.269826                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.213717                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.014532                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.351949                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.087500                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.468114                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.070368                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.095185                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.472313                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.269826                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.213717                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.014532                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.351949                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.087500                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.468114                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.070368                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 86685.294118                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 91668.699187                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 81855.777980                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 89644.144144                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 82792.914507                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 89441.637470                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 83831.632653                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 92961.890244                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 86833.371860                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  2440.905512                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  4960.421053                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data 12896.172414                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  4987.400000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4581.094017                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  2779.323529                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 32665.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4271.926471                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 77420.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 77995.366667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 91533.247644                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 87707.176796                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90852.319690                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 86685.294118                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 89506.896552                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 81855.777980                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 86640.161414                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 82792.914507                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 90571.259520                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 83831.632653                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 90205.069565                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88392.851276                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 86685.294118                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 89506.896552                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 81855.777980                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 86640.161414                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 82792.914507                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 90571.259520                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 83831.632653                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 90205.069565                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88392.851276                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9125                       # number of writebacks
system.l2.writebacks::total                      9125                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 39                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  39                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 39                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           76                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          122                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         1092                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          776                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst         2971                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         5422                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          129                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          162                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            10750                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          127                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           38                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data           29                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data           40                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           234                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data           34                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           68                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data           22                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          270                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data         6368                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          181                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6841                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           76                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          144                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         1092                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1046                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         2971                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        11790                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          343                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17591                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           76                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          144                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         1092                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1046                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         2971                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        11790                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          343                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17591                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          361                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data          259                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          624                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          152                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data           26                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          457                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data           39                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          674                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          513                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data           26                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          716                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data           43                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1298                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      5803750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data      9668750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     75740000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     59990250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    208853751                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    417490750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      9466250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     13030500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    800044001                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      2299094                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       690525                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data       515528                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       734529                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      4239676                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data       611033                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data       272013                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       115006                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data       232512                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1230564                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data      1429250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     17693751                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data    504330779                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     13642001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    537095781                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      5803750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     11098000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     75740000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     77684001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    208853751                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    921821529                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      9466250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     26672501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1337139782                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      5803750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     11098000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     75740000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     77684001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    208853751                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    921821529                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      9466250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     26672501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1337139782                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     75964500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     39128500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       563000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    115656000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     32021000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      5492000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     71009000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      7336000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    115858000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    107985500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data      5492000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data    110137500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      7899000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    231514000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.085106                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.440433                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.268107                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.272472                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.014532                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.256420                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.076786                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.302239                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.045570                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.947761                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.904762                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.527273                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.975610                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.860294                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.944444                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.882353                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.428571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.812500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.819277                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.733333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.131643                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.515335                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.900498                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.467313                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.085106                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.469055                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.268107                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.213513                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.014532                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.351919                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.076786                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.465400                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.070212                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.085106                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.469055                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.268107                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.213513                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.014532                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.351919                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.076786                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.465400                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.070212                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 76365.131579                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 79252.049180                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 69358.974359                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 77307.023196                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 70297.459105                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 76999.400590                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 73381.782946                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 80435.185185                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 74422.697767                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18103.102362                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18171.710526                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17776.827586                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18363.225000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18118.273504                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17971.558824                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18134.200000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 19167.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17885.538462                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18096.529412                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 64965.909091                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 65532.411111                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 79197.672582                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 75370.171271                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78511.296740                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 76365.131579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 77069.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 69358.974359                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 74267.687380                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 70297.459105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 78186.728499                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 73381.782946                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 77762.393586                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76012.721392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 76365.131579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 77069.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 69358.974359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 74267.687380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 70297.459105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 78186.728499                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 73381.782946                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 77762.393586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76012.721392                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210427.977839                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 151075.289575                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       140750                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 185346.153846                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210664.473684                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 211230.769231                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 155380.743982                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 188102.564103                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 171896.142433                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210498.050682                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 211230.769231                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 153823.324022                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 183697.674419                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 178362.095532                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               11417                       # Transaction distribution
system.membus.trans_dist::ReadResp              11414                       # Transaction distribution
system.membus.trans_dist::WriteReq                674                       # Transaction distribution
system.membus.trans_dist::WriteResp               674                       # Transaction distribution
system.membus.trans_dist::Writeback             24677                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        15552                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        15552                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              492                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            212                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             335                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6820                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6808                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        46699                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        46699                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2595                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        45289                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        47886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  94585                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1990656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1990656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2863                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1707584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1710447                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3701103                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              424                       # Total snoops (count)
system.membus.snoop_fanout::samples             59895                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   59895    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               59895                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2315999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           224161365                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           15798968                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           94989978                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups          71456                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted        58857                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect          986                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        59248                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          14839                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    25.045571                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           5426                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect           63                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               28752                       # DTB read hits
system.switch_cpus0.dtb.read_misses               107                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses             107                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              13685                       # DTB write hits
system.switch_cpus0.dtb.write_misses               32                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses             32                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               42437                       # DTB hits
system.switch_cpus0.dtb.data_misses               139                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses             139                       # DTB accesses
system.switch_cpus0.itb.fetch_hits               5728                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses           5728                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  403441                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles        49513                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                218521                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches              71456                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        20265                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               341541                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles           4324                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          364                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingQuiesceStallCycles          632                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.CacheLines            30560                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes          623                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       394212                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.554324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.809081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          351921     89.27%     89.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            3166      0.80%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            6718      1.70%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            3983      1.01%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            5435      1.38%     94.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            2716      0.69%     94.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            3044      0.77%     95.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            1446      0.37%     96.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           15783      4.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       394212                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.177116                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.541643                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           37249                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       323221                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            28063                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         3590                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          2089                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         3008                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred           74                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        167525                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts          274                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          2089                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           39551                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         113015                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       200792                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            29383                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         9382                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        155796                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents          3750                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents           388                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents            21                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       108443                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       180891                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       180864                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps        88344                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           20032                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         6211                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          389                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            31951                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        31554                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        15257                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        12318                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         5927                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            141114                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         9851                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           134819                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          441                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        31694                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        14652                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         7185                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       394212                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.341996                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.031864                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       334871     84.95%     84.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        27898      7.08%     92.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        12292      3.12%     95.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3         6436      1.63%     96.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4         6420      1.63%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         2762      0.70%     99.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         1922      0.49%     99.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7          881      0.22%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          730      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       394212                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            779     19.17%     19.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     19.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     19.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     19.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     19.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     19.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     19.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     19.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     19.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     19.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     19.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     19.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     19.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     19.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     19.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     19.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     19.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     19.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     19.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     19.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     19.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     19.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     19.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     19.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     19.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     19.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     19.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     19.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1927     47.43%     66.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1357     33.40%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu        86042     63.82%     63.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          247      0.18%     64.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     64.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     64.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     64.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     64.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     64.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     64.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     64.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     64.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     64.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     64.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     64.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     64.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     64.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     64.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     64.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     64.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     64.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     64.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        30679     22.76%     86.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        14144     10.49%     97.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         3707      2.75%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        134819                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.334173                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               4063                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.030137                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads       668354                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       182939                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       130946                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        138882                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         1275                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads         6933                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          283                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         2840                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          362                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          165                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          2089                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         110843                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles          793                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       152480                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          832                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        31554                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        15257                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         7959                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           403                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          264                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          283                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          542                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         1433                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         1975                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       132642                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        28871                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         2177                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 1515                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               42613                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           22133                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             13742                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.328777                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                131792                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               130946                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers            68230                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers            90998                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.324573                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.749797                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        32527                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2665                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         1827                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       388712                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.308166                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.156255                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       344488     88.62%     88.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        20334      5.23%     93.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2         7935      2.04%     95.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         4815      1.24%     97.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         2757      0.71%     97.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         2230      0.57%     98.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6          737      0.19%     98.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7          789      0.20%     98.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         4627      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       388712                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       119788                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        119788                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 37015                       # Number of memory references committed
system.switch_cpus0.commit.loads                24607                       # Number of loads committed
system.switch_cpus0.commit.membars               1337                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             20103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           115024                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         4719                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass          601      0.50%      0.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu        76874     64.18%     64.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          205      0.17%     64.85% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     64.85% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     64.85% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     64.85% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     64.85% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     64.85% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     64.85% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     64.85% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     64.85% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     64.85% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     64.85% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     64.85% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     64.85% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     64.85% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     64.85% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     64.85% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     64.85% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     64.85% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     64.85% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     64.85% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     64.85% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     64.85% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     64.85% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     64.85% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     64.85% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     64.85% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.85% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.85% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        25944     21.66%     86.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        12457     10.40%     96.91% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         3707      3.09%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       119788                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         4627                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              536008                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             310194                       # The number of ROB writes
system.switch_cpus0.timesIdled                    469                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                   9229                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles            46677072                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             119187                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               119187                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      3.384941                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                3.384941                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.295426                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.295426                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          161273                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes          97430                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads          37437                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2812                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups          77730                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        59840                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         4505                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        55043                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          32484                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    59.015679                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           6451                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          197                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               80430                       # DTB read hits
system.switch_cpus1.dtb.read_misses               734                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    1                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           33802                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              49615                       # DTB write hits
system.switch_cpus1.dtb.write_misses              126                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  25                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          18120                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              130045                       # DTB hits
system.switch_cpus1.dtb.data_misses               860                       # DTB misses
system.switch_cpus1.dtb.data_acv                   26                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           51922                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              28402                       # ITB hits
system.switch_cpus1.itb.fetch_misses             1213                       # ITB misses
system.switch_cpus1.itb.fetch_acv                  10                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          29615                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  505829                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles       140636                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                457749                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches              77730                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        38935                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               199430                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          12498                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles               200                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles          464                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles        57873                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles          585                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            63537                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         2846                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes              1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       405498                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.128856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.452095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          317921     78.40%     78.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            7565      1.87%     80.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2            9881      2.44%     82.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            7845      1.93%     84.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           14578      3.60%     88.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            5833      1.44%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            5988      1.48%     91.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            3614      0.89%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           32273      7.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       405498                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.153669                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.904948                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles          123380                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       199744                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            70027                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         6695                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          5652                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         5057                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          610                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        418359                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2088                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          5652                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles          128254                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          36024                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       126674                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            71512                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        37382                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        402591                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          296                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          3455                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents          4775                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         20657                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       275827                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       508208                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       507904                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          253                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps       208724                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           67111                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         9064                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1056                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            48944                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads        83274                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        53720                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13332                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         8182                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            368654                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        11216                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           350147                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          447                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        82771                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        43351                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         8058                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       405498                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.863499                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.548022                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       269495     66.46%     66.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        48310     11.91%     78.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        29610      7.30%     85.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        22178      5.47%     91.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        17668      4.36%     95.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         9022      2.22%     97.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         5504      1.36%     99.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         2411      0.59%     99.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1300      0.32%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       405498                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            809      8.39%      8.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      8.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          5680     58.92%     67.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         3152     32.69%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       208927     59.67%     59.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          359      0.10%     59.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     59.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           53      0.02%     59.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     59.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     59.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     59.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     59.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     59.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     59.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     59.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     59.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     59.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     59.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     59.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     59.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     59.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     59.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     59.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     59.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead        84008     23.99%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        50892     14.53%     98.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         5899      1.68%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        350147                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.692224                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               9641                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.027534                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      1114946                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       462476                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       335759                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          935                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          549                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          403                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        359283                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            499                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         5552                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        18486                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           79                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          399                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         7811                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         5449                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          5652                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          16538                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         6247                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       386963                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1601                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts        83274                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        53720                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9431                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           212                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         5957                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          399                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         1703                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         3814                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         5517                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       345200                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts        81354                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         4948                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 7093                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              131200                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           48575                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             49846                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.682444                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                338116                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               336162                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           167691                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers           218813                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.664576                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.766367                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts        83641                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3158                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         5063                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       391219                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.771734                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.824526                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       288661     73.79%     73.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        47610     12.17%     85.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        15322      3.92%     89.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3         8697      2.22%     92.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         7273      1.86%     93.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         3691      0.94%     94.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         3587      0.92%     95.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         2521      0.64%     96.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        13857      3.54%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       391219                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       301917                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        301917                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                110697                       # Number of memory references committed
system.switch_cpus1.commit.loads                64788                       # Number of loads committed
system.switch_cpus1.commit.membars               1191                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             42394                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               349                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           291662                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         4183                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         4820      1.60%      1.60% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu       178665     59.18%     60.77% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult          314      0.10%     60.88% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     60.88% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           46      0.02%     60.89% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     60.89% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     60.89% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     60.89% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     60.89% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     60.89% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     60.89% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     60.89% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     60.89% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     60.89% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     60.89% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     60.89% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     60.89% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     60.89% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     60.89% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     60.89% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     60.89% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     60.89% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     60.89% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     60.89% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     60.89% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     60.89% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     60.89% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     60.89% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.89% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.89% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        65979     21.85%     82.75% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        46191     15.30%     98.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         5899      1.95%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       301917                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events        13857                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads              758943                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes             785476                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2352                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 100331                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            46284130                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             297103                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               297103                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.702538                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.702538                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.587359                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.587359                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          452300                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         239579                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              218                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             168                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads          36633                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          4447                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups       13101413                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     10690956                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       268994                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      9105887                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        6325780                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    69.469125                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS         408356                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         1307                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            11326853                       # DTB read hits
system.switch_cpus2.dtb.read_misses              2671                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   31                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        11013034                       # DTB read accesses
system.switch_cpus2.dtb.write_hits            4785011                       # DTB write hits
system.switch_cpus2.dtb.write_misses             5480                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  18                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        4617290                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            16111864                       # DTB hits
system.switch_cpus2.dtb.data_misses              8151                       # DTB misses
system.switch_cpus2.dtb.data_acv                   49                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        15630324                       # DTB accesses
system.switch_cpus2.itb.fetch_hits            9564116                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1037                       # ITB misses
system.switch_cpus2.itb.fetch_acv                  95                       # ITB acv
system.switch_cpus2.itb.fetch_accesses        9565153                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                32133332                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     14352816                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              64638898                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           13101413                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      6734136                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             16899254                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         644784                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles         2127                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        18513                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles        14970                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines          9840498                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       196775                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     31610106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.044881                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.927011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        17869222     56.53%     56.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2412296      7.63%     64.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1609943      5.09%     69.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1426351      4.51%     73.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1236266      3.91%     77.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1334475      4.22%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          958651      3.03%     84.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          744898      2.36%     87.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         4018004     12.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     31610106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.407720                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.011584                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        13134146                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5657661                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         11427561                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles      1071816                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        318922                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1750907                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         3533                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      61385551                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         9874                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        318922                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        13603928                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1028843                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2151045                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         12013817                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2493551                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      60226857                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         9014                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       2051743                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         32058                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        113253                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands     43790248                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     79276527                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     79003002                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups       273195                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps     39492113                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         4298115                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts       247839                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        27143                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5292869                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     11691753                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      4953682                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       405303                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       137408                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          57450452                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded       718928                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         55971043                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         9531                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5434784                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      2649310                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       638980                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     31610106                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.770669                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.799813                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     10762811     34.05%     34.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      5334622     16.88%     50.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      5908209     18.69%     69.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      4485146     14.19%     83.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      2421911      7.66%     91.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      1265966      4.00%     95.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       861235      2.72%     98.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       381967      1.21%     99.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       188239      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     31610106                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          38442      8.88%      8.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        206196     47.63%     56.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       188308     43.49%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass           18      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     39367522     70.34%     70.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        27982      0.05%     70.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     70.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd        66017      0.12%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt        57315      0.10%     70.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            1      0.00%     70.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            6      0.00%     70.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     70.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     70.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     70.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     70.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     70.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     70.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     70.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     70.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     70.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     70.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     70.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     70.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11555139     20.64%     91.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      4824613      8.62%     99.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess        72430      0.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      55971043                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.741838                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             432946                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007735                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    143381745                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     63299282                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     54934960                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads       612924                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes       307478                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses       289285                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      56093018                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses         310953                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      1123039                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      1131660                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2695                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         3429                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       365212                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         4416                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        43769                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        318922                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         677341                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       228553                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     59091923                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       225947                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     11691753                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      4953682                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts       686687                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1492                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents       226909                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         3429                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       126184                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       211972                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       338156                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     55525218                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11375910                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       445825                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop               922543                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            16166883                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         9456865                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           4790973                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.727963                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              55327722                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             55224245                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         34787192                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         46926240                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.718597                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.741316                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts      5461491                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        79948                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       315584                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     30750634                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.743892                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.292835                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     11576958     37.65%     37.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      7470873     24.30%     61.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      5690279     18.50%     80.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      1022051      3.32%     83.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      1143357      3.72%     87.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       862280      2.80%     90.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       347727      1.13%     91.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       359858      1.17%     92.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2277251      7.41%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     30750634                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     53625788                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      53625788                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              15148560                       # Number of memory references committed
system.switch_cpus2.commit.loads             10560090                       # Number of loads committed
system.switch_cpus2.commit.membars              17162                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           8962697                       # Number of branches committed
system.switch_cpus2.commit.fp_insts            280902                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         51325121                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       375499                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass       891234      1.66%      1.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu     37345097     69.64%     71.30% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult        27618      0.05%     71.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     71.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd        65970      0.12%     71.48% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     71.48% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt        57311      0.11%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            1      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            6      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     10577252     19.72%     91.31% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite      4588869      8.56%     99.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess        72430      0.14%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total     53625788                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events      2277251                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads            87545233                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          119035633                       # The number of ROB writes
system.switch_cpus2.timesIdled                 109355                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 523226                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            14941947                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts           52734572                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             52734572                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.609341                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.609341                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.641117                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.641117                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        74962238                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       41222072                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads           272494                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes          180444                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads         521440                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         85502                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups          18800                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted        13323                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         1481                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        12461                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits           6833                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    54.835085                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           2067                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          116                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               16357                       # DTB read hits
system.switch_cpus3.dtb.read_misses               123                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses             140                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               9542                       # DTB write hits
system.switch_cpus3.dtb.write_misses               30                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses             30                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               25899                       # DTB hits
system.switch_cpus3.dtb.data_misses               153                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses             170                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               1130                       # ITB hits
system.switch_cpus3.itb.fetch_misses              642                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           1772                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  166149                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles        45079                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                104318                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches              18800                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches         8900                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles                53945                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles           4386                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles          373                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        46256                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles          674                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            14567                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes          975                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       148535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.702313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.018346                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          129027     86.87%     86.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            1599      1.08%     87.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2            1875      1.26%     89.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            1543      1.04%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4            3411      2.30%     92.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            1379      0.93%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            1277      0.86%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            1253      0.84%     95.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8            7171      4.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       148535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.113151                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.627858                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles           40997                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        88170                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            16336                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1090                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          1942                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         1232                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          254                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts         95710                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1069                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          1942                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles           42379                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          17764                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        64170                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            16023                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         6257                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts         91229                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           249                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents            61                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents          2507                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands        63027                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       110598                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       110504                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups           66                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps        45833                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps           17194                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3495                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          224                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            13662                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads        18229                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        10692                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         3212                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         1894                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded             81313                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         5020                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued            76094                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          186                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined        22740                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        10592                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         3935                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       148535                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.512297                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.216992                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       115944     78.06%     78.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        14084      9.48%     87.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2         6786      4.57%     92.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3         4499      3.03%     95.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4         3664      2.47%     97.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5         1944      1.31%     98.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6          969      0.65%     99.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          409      0.28%     99.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          236      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       148535                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu             83      4.55%      4.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1029     56.45%     61.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          711     39.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu        46362     60.93%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          217      0.29%     61.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     61.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           16      0.02%     61.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     61.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     61.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     61.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     61.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     61.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     61.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     61.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     61.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     61.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     61.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     61.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     61.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     61.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     61.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     61.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     61.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead        17213     22.62%     83.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite         9850     12.94%     96.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         2436      3.20%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total         76094                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.457987                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               1823                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.023957                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads       302416                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       109068                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses        73245                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads          316                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes          155                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses          146                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses         77747                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses            170                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads          685                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads         5016                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          155                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2092                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           73                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          1942                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          12504                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4761                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts        87488                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          574                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts        18229                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        10692                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         4600                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents            54                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         4684                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          155                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect          491                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         1461                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         1952                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts        74582                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts        16500                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         1512                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                 1155                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs               26108                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           10409                       # Number of branches executed
system.switch_cpus3.iew.exec_stores              9608                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.448886                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                 73798                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count                73391                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers            34101                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers            45479                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.441718                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.749819                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts        23387                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1085                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         1824                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       144456                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.443228                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.303546                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       119070     82.43%     82.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        12369      8.56%     90.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2         4168      2.89%     93.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3         3047      2.11%     95.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4         1826      1.26%     97.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         1070      0.74%     97.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6          621      0.43%     98.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7          479      0.33%     98.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8         1806      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       144456                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts        64027                       # Number of instructions committed
system.switch_cpus3.commit.committedOps         64027                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                 21813                       # Number of memory references committed
system.switch_cpus3.commit.loads                13213                       # Number of loads committed
system.switch_cpus3.commit.membars                287                       # Number of memory barriers committed
system.switch_cpus3.commit.branches              8929                       # Number of branches committed
system.switch_cpus3.commit.fp_insts               141                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts            61533                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         1322                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass          434      0.68%      0.68% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu        38849     60.68%     61.35% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          192      0.30%     61.65% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd           11      0.02%     61.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        13500     21.08%     82.76% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite         8605     13.44%     96.20% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         2436      3.80%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total        64027                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events         1806                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads              229674                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes             178914                       # The number of ROB writes
system.switch_cpus3.timesIdled                    914                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  17614                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles            46697620                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts              63593                       # Number of Instructions Simulated
system.switch_cpus3.committedOps                63593                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      2.612693                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.612693                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.382747                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.382747                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads           95019                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes          53538                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads               66                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes              68                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          34440                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1613                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             238057                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            238011                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               674                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              674                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            24854                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        15588                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             497                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           227                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            724                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            14744                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           14744                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         2298                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        14150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       408908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        90234                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3360                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         2319                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                531202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        57152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        28889                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       260672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       544656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     13084736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      3473186                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       107520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        71204                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               17628015                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           17593                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           294641                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.053051                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.224136                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                 279010     94.69%     94.69% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  15631      5.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             294641                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          164696000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1358233                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1244118                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6329473                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           8310782                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         307304374                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          53701046                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2552717                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1549290                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.195228                       # Number of seconds simulated
sim_ticks                                195228259500                       # Number of ticks simulated
final_tick                               2481474134000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 434434                       # Simulator instruction rate (inst/s)
host_op_rate                                   434434                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               85507630                       # Simulator tick rate (ticks/s)
host_mem_usage                                 745896                       # Number of bytes of host memory used
host_seconds                                  2283.17                       # Real time elapsed on the host
sim_insts                                   991886146                       # Number of instructions simulated
sim_ops                                     991886146                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        10560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        12032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data         9728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst        35776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       622528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        20224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        16448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             730112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        10560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst        35776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        20224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         69376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       265024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          265024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          165                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          188                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst           44                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data          152                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst          559                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         9727                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          257                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          4141                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               4141                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst        54091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data        61630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst        14424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data        49829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst       183252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data      3188719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       103592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data        84250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               3739786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst        54091                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst        14424                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst       183252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       103592                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           355358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         1357508                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1357508                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         1357508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst        54091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data        61630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst        14424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data        49829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst       183252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data      3188719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       103592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data        84250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              5097295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       11408                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       4141                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11408                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     4141                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 728128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  265792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  730112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               265024                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     31                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         1752                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                86                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              430                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  195228264000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11408                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 4141                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3637                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    273.508936                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.191888                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   328.427278                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1742     47.90%     47.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          764     21.01%     68.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          304      8.36%     77.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          112      3.08%     80.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          126      3.46%     83.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           48      1.32%     85.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           61      1.68%     86.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      0.49%     87.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          462     12.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3637                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          250                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.500000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     37.758317                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     32.403115                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             12      4.80%      4.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31            89     35.60%     40.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            71     28.40%     68.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            27     10.80%     79.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            21      8.40%     88.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            13      5.20%     93.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            8      3.20%     96.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            2      0.80%     97.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            4      1.60%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.40%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           250                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.565737                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.527778                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.202772                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              192     76.49%     76.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.80%     77.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               43     17.13%     94.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      3.98%     98.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.80%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.40%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.40%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           251                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    180493000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               393811750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   56885000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15864.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34614.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         3.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         1.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      3.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.74                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     9494                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2405                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.08                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   12555679.72                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 74904480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 40870500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               214546800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              148994640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          14383602480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           7674482565                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         125399259000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           147936660465                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            671.771354                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 187260448750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    6519240000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1449733250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 74329920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 40557000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               183487200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              156569760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          14383602480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           7598397825                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         125466000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           147902944185                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            671.618250                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 187449312000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    6519240000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1261815500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     104                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                   1585501                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                  526599     49.90%     49.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    200      0.02%     49.92% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     56      0.01%     49.93% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                 528401     50.07%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total             1055256                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                   526599     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     200      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      56      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                  526564     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total              1053419                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            166686571000     85.39%     85.39% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               64022500      0.03%     85.42% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               28748000      0.01%     85.44% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            28422017000     14.56%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        195201358500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.996523                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.998259                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         7      0.00%      0.00% # number of syscalls executed
system.cpu0.kern.syscall::256                  175200     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::257                  350400     66.67%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                525607                       # number of syscalls executed
system.cpu0.kern.callpal::swpctx                   27      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpipl               529129     33.38%     33.38% # number of callpals executed
system.cpu0.kern.callpal::rdps                    403      0.03%     33.41% # number of callpals executed
system.cpu0.kern.callpal::rti                  525871     33.18%     66.59% # number of callpals executed
system.cpu0.kern.callpal::callsys              525614     33.16%     99.75% # number of callpals executed
system.cpu0.kern.callpal::rdunique               4021      0.25%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total               1585065                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel           525897                       # number of protection mode switches
system.cpu0.kern.mode_switch::user             525713                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel             525713                      
system.cpu0.kern.mode_good::user               525713                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.999650                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.999825                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      169214153500     77.60%     77.60% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         48857000000     22.40%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      27                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements           155376                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          471.672503                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           29813281                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           155376                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           191.878289                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   471.672503                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.921235                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.921235                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           96                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          349                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        231794940                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       231794940                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     33906844                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       33906844                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     23812142                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      23812142                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1672                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1672                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1311                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1311                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     57718986                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        57718986                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     57718986                       # number of overall hits
system.cpu0.dcache.overall_hits::total       57718986                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       175847                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       175847                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        10739                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        10739                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          286                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          286                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          504                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          504                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       186586                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        186586                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       186586                       # number of overall misses
system.cpu0.dcache.overall_misses::total       186586                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2292056133                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2292056133                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    164786001                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    164786001                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      2699995                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      2699995                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data      9146738                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      9146738                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        40500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        40500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2456842134                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2456842134                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2456842134                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2456842134                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     34082691                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     34082691                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     23822881                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     23822881                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1815                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1815                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     57905572                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     57905572                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     57905572                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     57905572                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.005159                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.005159                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000451                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000451                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.146067                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.146067                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.277686                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.277686                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003222                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003222                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003222                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003222                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 13034.377231                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 13034.377231                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 15344.631809                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 15344.631809                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data  9440.541958                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9440.541958                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 18148.289683                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 18148.289683                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 13167.344463                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 13167.344463                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 13167.344463                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 13167.344463                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        21940                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1753                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             2404                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             48                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     9.126456                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    36.520833                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       127757                       # number of writebacks
system.cpu0.dcache.writebacks::total           127757                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        24141                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        24141                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         4270                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         4270                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           19                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           19                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28411                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28411                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28411                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28411                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data       151706                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       151706                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         6469                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         6469                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          267                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          267                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data          503                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          503                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data       158175                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       158175                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data       158175                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       158175                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          110                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          110                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          295                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          295                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          405                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          405                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1755411584                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1755411584                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     77539152                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     77539152                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      2055004                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2055004                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data      8394762                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      8394762                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        37500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        37500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1832950736                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1832950736                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1832950736                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1832950736                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     24988500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     24988500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     66023500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     66023500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data     91012000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     91012000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004451                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004451                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000272                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000272                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.136364                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.136364                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.277135                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.277135                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002732                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002732                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002732                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002732                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 11571.141445                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11571.141445                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 11986.265574                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 11986.265574                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data  7696.644195                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7696.644195                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data 16689.387674                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 16689.387674                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 11588.119083                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11588.119083                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 11588.119083                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11588.119083                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 227168.181818                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 227168.181818                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223808.474576                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223808.474576                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224720.987654                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224720.987654                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            11187                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.841891                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           19875281                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11187                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1776.640833                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.841891                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999691                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999691                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          222                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          270                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         63192198                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        63192198                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     31578519                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       31578519                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     31578519                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        31578519                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     31578519                       # number of overall hits
system.cpu0.icache.overall_hits::total       31578519                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        11985                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11985                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        11985                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11985                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        11985                       # number of overall misses
system.cpu0.icache.overall_misses::total        11985                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    168139661                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    168139661                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    168139661                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    168139661                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    168139661                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    168139661                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     31590504                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     31590504                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     31590504                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     31590504                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     31590504                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     31590504                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000379                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000379                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000379                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000379                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000379                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000379                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 14029.174885                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14029.174885                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 14029.174885                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14029.174885                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 14029.174885                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14029.174885                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           57                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    14.250000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          795                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          795                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          795                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          795                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          795                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          795                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst        11190                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11190                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst        11190                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11190                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst        11190                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11190                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    143733579                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    143733579                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    143733579                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    143733579                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    143733579                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    143733579                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000354                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000354                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000354                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000354                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000354                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000354                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 12844.823861                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12844.823861                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 12844.823861                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12844.823861                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 12844.823861                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12844.823861                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     109                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                   1601050                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                  532562     49.92%     49.92% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    200      0.02%     49.94% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     58      0.01%     49.95% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                 533964     50.05%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total             1066784                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                   532562     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     200      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      58      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                  532527     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total              1065347                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            166581593000     85.29%     85.29% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               63604500      0.03%     85.32% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               32204000      0.02%     85.34% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            28635845000     14.66%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        195313246500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.997309                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.998653                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         7      0.00%      0.00% # number of syscalls executed
system.cpu1.kern.syscall::256                  177200     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::257                  354400     66.67%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                531607                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    3      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   32      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::swpipl               534659     33.40%     33.41% # number of callpals executed
system.cpu1.kern.callpal::rdps                    402      0.03%     33.43% # number of callpals executed
system.cpu1.kern.callpal::rti                  531870     33.23%     66.66% # number of callpals executed
system.cpu1.kern.callpal::callsys              531614     33.21%     99.87% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.00%     99.87% # number of callpals executed
system.cpu1.kern.callpal::rdunique               2021      0.13%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total               1600603                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel           531769                       # number of protection mode switches
system.cpu1.kern.mode_switch::user             531699                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                133                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel             531706                      
system.cpu1.kern.mode_good::user               531699                      
system.cpu1.kern.mode_good::idle                    7                      
system.cpu1.kern.mode_switch_good::kernel     0.999882                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.052632                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.999822                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       63957917000     29.28%     29.28% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         49207978000     22.53%     51.81% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        105255207500     48.19%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      32                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements           133183                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          471.253923                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15768592                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           133183                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           118.397934                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   471.253923                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.920418                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.920418                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          360                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        233254076                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       233254076                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     34122711                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       34122711                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     24001644                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      24001644                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1043                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1043                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          841                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          841                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     58124355                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        58124355                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     58124355                       # number of overall hits
system.cpu1.dcache.overall_hits::total       58124355                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       132028                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       132028                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        20768                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        20768                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          288                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          288                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          339                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          339                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       152796                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        152796                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       152796                       # number of overall misses
system.cpu1.dcache.overall_misses::total       152796                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1733684002                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1733684002                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    281648237                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    281648237                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      3280991                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3280991                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data      3315065                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      3315065                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2015332239                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2015332239                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2015332239                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2015332239                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     34254739                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     34254739                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     24022412                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     24022412                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1331                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1331                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1180                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1180                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     58277151                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     58277151                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     58277151                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     58277151                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.003854                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.003854                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000865                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000865                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.216379                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.216379                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.287288                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.287288                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.002622                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.002622                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.002622                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.002622                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 13131.184309                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 13131.184309                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 13561.644694                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 13561.644694                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 11392.329861                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 11392.329861                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  9778.952802                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9778.952802                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 13189.692394                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 13189.692394                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 13189.692394                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 13189.692394                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        19968                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         1772                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1358                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             39                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    14.703976                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    45.435897                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       119724                       # number of writebacks
system.cpu1.dcache.writebacks::total           119724                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3893                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3893                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data        13335                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        13335                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           37                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           37                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        17228                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        17228                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        17228                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        17228                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       128135                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       128135                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         7433                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         7433                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          251                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          251                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data          338                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          338                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       135568                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       135568                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       135568                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       135568                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data          258                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          258                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data          258                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          258                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1474123827                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1474123827                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     82393321                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     82393321                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      1651505                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1651505                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data      2809435                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2809435                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1556517148                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1556517148                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1556517148                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1556517148                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     57854000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     57854000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     57854000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     57854000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003741                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003741                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000309                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000309                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.188580                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.188580                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.286441                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.286441                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002326                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002326                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002326                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002326                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 11504.458790                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11504.458790                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 11084.800350                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11084.800350                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data  6579.701195                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6579.701195                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  8311.937870                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8311.937870                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 11481.449516                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11481.449516                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 11481.449516                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11481.449516                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 224240.310078                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224240.310078                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 224240.310078                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 224240.310078                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             9433                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.930380                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18512824                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9433                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1962.559525                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.930380                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999864                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999864                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          151                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          286                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         59492576                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        59492576                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     29731549                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       29731549                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     29731549                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        29731549                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     29731549                       # number of overall hits
system.cpu1.icache.overall_hits::total       29731549                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        10022                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        10022                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        10022                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         10022                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        10022                       # number of overall misses
system.cpu1.icache.overall_misses::total        10022                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    130809215                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    130809215                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    130809215                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    130809215                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    130809215                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    130809215                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     29741571                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     29741571                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     29741571                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     29741571                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     29741571                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     29741571                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000337                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000337                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000337                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000337                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000337                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000337                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 13052.206645                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13052.206645                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 13052.206645                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13052.206645                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 13052.206645                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13052.206645                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          588                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          588                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          588                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          588                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          588                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          588                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         9434                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         9434                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         9434                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         9434                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         9434                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         9434                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    112482034                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    112482034                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    112482034                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    112482034                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    112482034                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    112482034                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000317                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000317                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000317                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000317                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000317                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000317                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 11923.047912                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11923.047912                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 11923.047912                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 11923.047912                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 11923.047912                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 11923.047912                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      18                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                   2523354                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                  839346     49.95%     49.95% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    200      0.01%     49.96% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      8      0.00%     49.96% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                 840869     50.04%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total             1680423                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                   839346     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     200      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       8      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                  839345     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total              1678899                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            149996262500     76.83%     76.83% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               63730000      0.03%     76.86% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                4349500      0.00%     76.87% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            45163451500     23.13%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        195227793500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.998188                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.999093                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                        11      0.00%      0.00% # number of syscalls executed
system.cpu2.kern.syscall::71                       32      0.00%      0.01% # number of syscalls executed
system.cpu2.kern.syscall::73                       27      0.00%      0.01% # number of syscalls executed
system.cpu2.kern.syscall::74                       32      0.00%      0.01% # number of syscalls executed
system.cpu2.kern.syscall::256                  279200     33.33%     33.34% # number of syscalls executed
system.cpu2.kern.syscall::257                  558400     66.66%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                837702                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  157      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   87      0.00%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpipl               842233     33.40%     33.41% # number of callpals executed
system.cpu2.kern.callpal::rdps                    445      0.02%     33.43% # number of callpals executed
system.cpu2.kern.callpal::rti                  837985     33.23%     66.66% # number of callpals executed
system.cpu2.kern.callpal::callsys              837746     33.22%     99.89% # number of callpals executed
system.cpu2.kern.callpal::rdunique               2785      0.11%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total               2521438                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel           838072                       # number of protection mode switches
system.cpu2.kern.mode_switch::user             837890                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel             837890                      
system.cpu2.kern.mode_good::user               837890                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.999783                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.999891                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      117628091500     60.25%     60.25% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         77599702000     39.75%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      87                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements           282264                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          504.576389                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           90579354                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           282264                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           320.902963                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   504.576389                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.985501                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.985501                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          285                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          103                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        368579627                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       368579627                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     53823302                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       53823302                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     37765215                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      37765215                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2865                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2865                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         3311                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3311                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     91588517                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        91588517                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     91588517                       # number of overall hits
system.cpu2.dcache.overall_hits::total       91588517                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       303217                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       303217                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       173964                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       173964                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         1142                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1142                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          498                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          498                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       477181                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        477181                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       477181                       # number of overall misses
system.cpu2.dcache.overall_misses::total       477181                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4061976166                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4061976166                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   6516196569                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   6516196569                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     13413249                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     13413249                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data      3366042                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      3366042                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  10578172735                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  10578172735                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  10578172735                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  10578172735                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     54126519                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     54126519                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     37939179                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     37939179                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         4007                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         4007                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         3809                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         3809                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     92065698                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     92065698                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     92065698                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     92065698                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.005602                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.005602                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.004585                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.004585                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.285001                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.285001                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.130743                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.130743                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005183                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005183                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005183                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005183                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 13396.267907                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 13396.267907                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 37457.155325                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 37457.155325                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 11745.401926                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 11745.401926                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  6759.120482                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6759.120482                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 22168.050981                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 22168.050981                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 22168.050981                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 22168.050981                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       353270                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         1230                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             9323                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             18                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    37.892309                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    68.333333                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       247025                       # number of writebacks
system.cpu2.dcache.writebacks::total           247025                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        52583                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        52583                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data       139536                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       139536                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data          118                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          118                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       192119                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       192119                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       192119                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       192119                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       250634                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       250634                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data        34428                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        34428                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         1024                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1024                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data          497                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          497                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data       285062                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       285062                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data       285062                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       285062                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          362                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          362                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          362                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          362                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2952062845                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2952062845                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data   1071372321                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1071372321                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     10120751                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     10120751                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data      2620458                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      2620458                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4023435166                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4023435166                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4023435166                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4023435166                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     81054500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     81054500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     81054500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     81054500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004631                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004631                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000907                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000907                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.255553                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.255553                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.130480                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.130480                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003096                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003096                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003096                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003096                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 11778.381405                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 11778.381405                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 31119.214622                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 31119.214622                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data  9883.545898                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9883.545898                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  5272.551308                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5272.551308                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 14114.245904                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 14114.245904                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 14114.245904                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14114.245904                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 223907.458564                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223907.458564                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 223907.458564                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 223907.458564                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            34406                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.999383                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           47536869                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            34406                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1381.644742                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.999383                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999999                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          157                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          302                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        100596991                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       100596991                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     50244730                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       50244730                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     50244730                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        50244730                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     50244730                       # number of overall hits
system.cpu2.icache.overall_hits::total       50244730                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        36560                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        36560                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        36560                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         36560                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        36560                       # number of overall misses
system.cpu2.icache.overall_misses::total        36560                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst    512938418                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    512938418                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst    512938418                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    512938418                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst    512938418                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    512938418                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     50281290                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     50281290                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     50281290                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     50281290                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     50281290                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     50281290                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000727                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000727                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000727                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000727                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000727                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000727                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 14030.044256                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 14030.044256                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 14030.044256                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 14030.044256                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 14030.044256                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 14030.044256                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          514                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    23.363636                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         2149                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         2149                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         2149                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         2149                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         2149                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         2149                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst        34411                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        34411                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst        34411                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        34411                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst        34411                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        34411                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst    437702825                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    437702825                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst    437702825                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    437702825                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst    437702825                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    437702825                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000684                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000684                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000684                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000684                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000684                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000684                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 12719.851937                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 12719.851937                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 12719.851937                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 12719.851937                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 12719.851937                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 12719.851937                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      93                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                   1607721                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                  535032     49.92%     49.92% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    200      0.02%     49.94% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     97      0.01%     49.95% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                 536477     50.05%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total             1071806                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                   535032     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     200      0.02%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      97      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                  535051     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total              1070380                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            166446895500     85.21%     85.21% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               63660500      0.03%     85.25% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               37043500      0.02%     85.27% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            28779287000     14.73%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        195326886500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.997342                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.998670                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         7      0.00%      0.00% # number of syscalls executed
system.cpu3.kern.syscall::256                  178000     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::257                  356000     66.67%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                534007                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   10      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   23      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::swpipl               537281     33.43%     33.43% # number of callpals executed
system.cpu3.kern.callpal::rdps                    405      0.03%     33.46% # number of callpals executed
system.cpu3.kern.callpal::rti                  534271     33.24%     66.70% # number of callpals executed
system.cpu3.kern.callpal::callsys              534014     33.23%     99.92% # number of callpals executed
system.cpu3.kern.callpal::rdunique               1221      0.08%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total               1607225                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel           534294                       # number of protection mode switches
system.cpu3.kern.mode_switch::user             534107                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel             534107                      
system.cpu3.kern.mode_good::user               534107                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.999650                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.999825                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      170003290000     77.53%     77.53% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user         49282069500     22.47%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      23                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements           150077                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          474.188943                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           32251801                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           150077                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           214.901690                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   474.188943                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.926150                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.926150                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          477                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          360                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        233800596                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       233800596                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     34160648                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       34160648                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     24038413                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      24038413                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1086                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1086                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          862                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          862                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     58199061                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        58199061                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     58199061                       # number of overall hits
system.cpu3.dcache.overall_hits::total       58199061                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       138917                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       138917                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        71492                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        71492                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          350                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          350                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          407                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          407                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       210409                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        210409                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       210409                       # number of overall misses
system.cpu3.dcache.overall_misses::total       210409                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1841846548                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1841846548                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    922373832                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    922373832                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      3169245                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      3169245                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data      3969078                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      3969078                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2764220380                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2764220380                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2764220380                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2764220380                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     34299565                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     34299565                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     24109905                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     24109905                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1436                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1436                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1269                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1269                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     58409470                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     58409470                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     58409470                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     58409470                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.004050                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.004050                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.002965                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.002965                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.243733                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.243733                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.320725                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.320725                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003602                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003602                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003602                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003602                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 13258.611603                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 13258.611603                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 12901.776870                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 12901.776870                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data  9054.985714                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  9054.985714                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  9752.034398                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9752.034398                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 13137.367603                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 13137.367603                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 13137.367603                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 13137.367603                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs        27042                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         1464                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             2169                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             40                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    12.467497                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    36.600000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       136158                       # number of writebacks
system.cpu3.dcache.writebacks::total           136158                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3423                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3423                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        54863                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        54863                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data           34                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           34                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        58286                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        58286                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        58286                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        58286                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data       135494                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       135494                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data        16629                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        16629                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data          316                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          316                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data          405                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          405                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data       152123                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       152123                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data       152123                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       152123                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data          264                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          264                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data          264                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          264                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1582712831                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1582712831                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data    195590959                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    195590959                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      2105253                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2105253                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data      3362922                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      3362922                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1778303790                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1778303790                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1778303790                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1778303790                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data     59347500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     59347500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     59347500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     59347500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003950                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003950                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000690                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000690                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.220056                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.220056                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.319149                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.319149                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002604                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002604                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002604                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002604                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 11681.054740                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 11681.054740                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 11762.039750                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 11762.039750                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data  6662.193038                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6662.193038                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  8303.511111                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8303.511111                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 11689.907443                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 11689.907443                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 11689.907443                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 11689.907443                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 224801.136364                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224801.136364                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 224801.136364                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 224801.136364                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements            10017                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.924901                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           19514792                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            10017                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1948.167316                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.924901                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999853                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999853                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          291                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          220                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         59859063                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        59859063                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     29913844                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       29913844                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     29913844                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        29913844                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     29913844                       # number of overall hits
system.cpu3.icache.overall_hits::total       29913844                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst        10678                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        10678                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst        10678                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         10678                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst        10678                       # number of overall misses
system.cpu3.icache.overall_misses::total        10678                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    166005697                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    166005697                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    166005697                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    166005697                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    166005697                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    166005697                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     29924522                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     29924522                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     29924522                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     29924522                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     29924522                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     29924522                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000357                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000357                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000357                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000357                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000357                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000357                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 15546.515921                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 15546.515921                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 15546.515921                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 15546.515921                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 15546.515921                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 15546.515921                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          147                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           49                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          659                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          659                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          659                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          659                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          659                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          659                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst        10019                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        10019                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst        10019                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        10019                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst        10019                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        10019                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    141640045                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    141640045                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    141640045                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    141640045                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    141640045                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    141640045                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000335                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000335                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000335                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000335                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000335                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000335                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 14137.143927                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 14137.143927                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 14137.143927                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 14137.143927                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 14137.143927                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 14137.143927                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1179                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1179                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2280                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          298                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2580                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    2580                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         9120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          149                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9270                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     9270                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              2280000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy                2000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              187000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1401000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     11751                       # number of replacements
system.l2.tags.tagsinuse                 16186.202556                       # Cycle average of tags in use
system.l2.tags.total_refs                      253462                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11751                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     21.569398                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     9961.947210                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       246.065946                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        86.599355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        25.507736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         6.587689                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       126.655741                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        33.869888                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       185.471429                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        25.131552                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   303.831024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   118.529968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   164.363494                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   102.128066                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  1723.275263                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  2521.846156                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   417.447890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   136.944149                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.608029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.015019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.005286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.001557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000402                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.007730                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.002067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.011320                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.001534                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.018544                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.007234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.010032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.006233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.105180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.153921                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.025479                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.008358                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987927                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16260                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16125                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.992432                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  22697414                       # Number of tag accesses
system.l2.tags.data_accesses                 22697414                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst        10980                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data       149302                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         9386                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data       125521                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst        33846                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data       248420                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         9674                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data       134457                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  721586                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           630664                       # number of Writeback hits
system.l2.Writeback_hits::total                630664                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data           13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           62                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  103                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 23                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         3974                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         5711                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        23826                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        15084                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 48595                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst        10980                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       153276                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         9386                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       131232                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        33846                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       272246                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         9674                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       149541                       # number of demand (read+write) hits
system.l2.demand_hits::total                   770181                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst        10980                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       153276                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         9386                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       131232                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        33846                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       272246                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         9674                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       149541                       # number of overall hits
system.l2.overall_hits::total                  770181                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst          208                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          132                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           47                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data           90                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst          559                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          551                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst          343                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          153                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2083                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data          674                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          183                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          143                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          302                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1302                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          239                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           65                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           42                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           78                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              424                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           61                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           63                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         9197                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          109                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9430                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst          208                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          193                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           47                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          153                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst          559                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         9748                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          343                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          262                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11513                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst          208                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          193                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           47                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          153                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst          559                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         9748                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          343                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          262                       # number of overall misses
system.l2.overall_misses::total                 11513                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst     16832250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     12015500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      4195250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data      7932250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst     46929500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     45923500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     29774500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     14135000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       177737750                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      1505955                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      1407456                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data       469485                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data      1314459                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      4697355                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        31499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data        30999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       249992                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data        94497                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       406987                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data      5073748                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      6374999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data    778737980                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data      8789747                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     798976474                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst     16832250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     17089248                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      4195250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     14307249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst     46929500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    824661480                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     29774500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     22924747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        976714224                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst     16832250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     17089248                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      4195250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     14307249                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst     46929500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    824661480                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     29774500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     22924747                       # number of overall miss cycles
system.l2.overall_miss_latency::total       976714224                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst        11188                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data       149434                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         9433                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data       125611                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst        34405                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data       248971                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst        10017                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data       134610                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              723669                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       630664                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            630664                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          687                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          196                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          205                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          317                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1405                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          242                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           68                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           56                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           81                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            447                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         4035                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         5774                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        33023                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data        15193                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             58025                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        11188                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data       153469                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         9433                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       131385                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        34405                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       281994                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst        10017                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       149803                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               781694                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        11188                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data       153469                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         9433                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       131385                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        34405                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       281994                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst        10017                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       149803                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              781694                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.018591                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.000883                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.004983                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.000716                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.016248                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.002213                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.034242                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.001137                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.002878                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.981077                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.933673                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.697561                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.952681                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.926690                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.987603                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.955882                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.962963                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.948546                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.015118                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.010911                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.278503                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.007174                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.162516                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.018591                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.001258                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.004983                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.001165                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.016248                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.034568                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.034242                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.001749                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.014728                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.018591                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.001258                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.004983                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.001165                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.016248                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.034568                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.034242                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.001749                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.014728                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 80924.278846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 91026.515152                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 89260.638298                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 88136.111111                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 83952.593918                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 83345.735027                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 86806.122449                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 92385.620915                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85327.772444                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  2234.354599                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  7691.016393                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  3283.111888                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  4352.513245                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3607.799539                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data   131.794979                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data   476.907692                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  5952.190476                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  1211.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   959.875000                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 83176.196721                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 101190.460317                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 84673.043384                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 80639.880734                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84727.091622                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 80924.278846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 88545.326425                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 89260.638298                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 93511.431373                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 83952.593918                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 84598.018055                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 86806.122449                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 87499.034351                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84835.770347                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 80924.278846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 88545.326425                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 89260.638298                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 93511.431373                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 83952.593918                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 84598.018055                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 86806.122449                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 87499.034351                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84835.770347                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4141                       # number of writebacks
system.l2.writebacks::total                      4141                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           43                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           27                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 78                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           43                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           27                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  78                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           43                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           27                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 78                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst          165                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          129                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data           90                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst          559                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          551                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          316                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          151                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2005                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          674                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data          183                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data          143                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data          302                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1302                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          239                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           65                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data           42                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           78                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          424                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data           61                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           63                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data         9197                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9430                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst          165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          190                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          153                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst          559                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         9748                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          316                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          260                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11435                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst          165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          190                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          153                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst          559                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         9748                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          316                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          260                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11435                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          110                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          110                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          295                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data          258                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          362                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data          264                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1179                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          405                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data          258                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          362                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data          264                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1289                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     11757500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     10125000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3419000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data      6808250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst     39921000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     39171000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     23473750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     12050500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    146726000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     12144598                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data      3254178                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data      2547640                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data      5354788                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     23301204                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      4244738                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      1155064                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       744542                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      1381077                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      7525421                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data      4305752                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data      5585501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data    665090020                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data      7424253                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    682405526                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     11757500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     14430752                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3419000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     12393751                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst     39921000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    704261020                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     23473750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     19474753                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    829131526                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     11757500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     14430752                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3419000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     12393751                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst     39921000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    704261020                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     23473750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     19474753                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    829131526                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     23433000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     23433000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     62176500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     54409500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     76332000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data     55751500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    248669500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data     85609500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     54409500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     76332000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     55751500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    272102500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.014748                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.000863                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.004664                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.000716                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.016248                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002213                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.031546                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.001122                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.002771                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.981077                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.933673                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.697561                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.952681                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.926690                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.987603                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.955882                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.962963                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.948546                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.015118                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.010911                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.278503                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.007174                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.162516                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.014748                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.001238                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.004664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.001165                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.016248                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.034568                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.031546                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.001736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.014628                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.014748                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.001238                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.004664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.001165                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.016248                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.034568                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.031546                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.001736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.014628                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 71257.575758                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 78488.372093                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 77704.545455                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 75647.222222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 71415.026834                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 71090.744102                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 74284.018987                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 79804.635762                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 73180.049875                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18018.691395                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17782.393443                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17815.664336                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17731.086093                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17896.470046                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17760.410042                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17770.215385                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17727.190476                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17706.115385                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17748.634434                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 70586.098361                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 88658.746032                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 72315.974774                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 68112.412844                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72365.379215                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 71257.575758                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 75951.326316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 77704.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 81004.908497                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 71415.026834                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 72246.719327                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 74284.018987                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 74902.896154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72508.222650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 71257.575758                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 75951.326316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 77704.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 81004.908497                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 71415.026834                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 72246.719327                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 74284.018987                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 74902.896154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72508.222650                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 213027.272727                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 213027.272727                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210767.796610                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 210889.534884                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 210861.878453                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 211179.924242                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210915.606446                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 211381.481481                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 210889.534884                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 210861.878453                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 211179.924242                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 211095.810706                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2115                       # Transaction distribution
system.membus.trans_dist::ReadResp               2116                       # Transaction distribution
system.membus.trans_dist::WriteReq               1179                       # Transaction distribution
system.membus.trans_dist::WriteResp              1179                       # Transaction distribution
system.membus.trans_dist::Writeback              4141                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2269                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1716                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1752                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9425                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9404                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        32716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        35297                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35297                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         9270                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       995200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1004470                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1004470                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2254                       # Total snoops (count)
system.membus.snoop_fanout::samples             20845                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   20845    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               20845                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2762498                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            37508013                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           64813336                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       50955019                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     40923162                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       409111                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     11594905                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        9568740                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    82.525385                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        4104958                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          575                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            35683399                       # DTB read hits
system.switch_cpus0.dtb.read_misses               866                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        13308190                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           25263951                       # DTB write hits
system.switch_cpus0.dtb.write_misses              165                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses        5132259                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            60947350                       # DTB hits
system.switch_cpus0.dtb.data_misses              1031                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        18440449                       # DTB accesses
system.switch_cpus0.itb.fetch_hits           22276718                       # ITB hits
system.switch_cpus0.itb.fetch_misses              165                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   2                       # ITB acv
system.switch_cpus0.itb.fetch_accesses       22276883                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               224785646                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles     33464679                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             287662582                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           50955019                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     13673698                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            189279156                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        3996700                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles         3961                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles         3537                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles         2282                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.CacheLines         31590504                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       347071                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    224751965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.279911                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.711092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       177052519     78.78%     78.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3256610      1.45%     80.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2772102      1.23%     81.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3464309      1.54%     83.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         5485504      2.44%     85.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2645214      1.18%     86.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         2710081      1.21%     87.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1884739      0.84%     88.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        25480887     11.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    224751965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.226683                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.279720                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        21169996                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles    166898995                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26924854                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles      7760509                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       1997611                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4117575                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          741                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     227531824                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         3593                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       1997611                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        26051161                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2016451                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles    144321208                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30696993                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     19668541                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     205451409                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         6346                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1240501                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       2954102                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents           387                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    139752502                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    245176168                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    196402238                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups     47196811                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    131012505                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8740064                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts     16008170                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts       527774                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         57881295                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     36078162                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     25342033                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads      1004145                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        35446                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         187226608                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded      6422866                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        188107269                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         5600                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     15554684                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      2896607                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved      3779845                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    224751965                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.836955                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.498434                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    146662994     65.26%     65.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     33818031     15.05%     80.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     13852934      6.16%     86.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     11316861      5.04%     91.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      9906983      4.41%     95.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4336688      1.93%     97.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3130232      1.39%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1277913      0.57%     99.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       449329      0.20%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    224751965                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         578505      7.10%      7.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      7.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      7.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd         3319      0.04%      7.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp       179166      2.20%      9.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      9.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult        95163      1.17%     10.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       3877659     47.58%     58.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      3416084     41.92%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass       525615      0.28%      0.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     89272350     47.46%     47.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult         2244      0.00%     47.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     47.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     15960605      8.48%     56.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp      2026392      1.08%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt      2276860      1.21%     58.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult      6177447      3.28%     61.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv       418724      0.22%     62.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt        89612      0.05%     62.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     62.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     62.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     62.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     62.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     62.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     62.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     62.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     62.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     62.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     62.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     62.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     36077657     19.18%     81.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     25268463     13.43%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess     10011300      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     188107269                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.836830                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            8149896                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.043326                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    528489126                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    168034221                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    146298071                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads     80632873                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes     41173411                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     40002616                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     155177809                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses       40553741                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads      1593681                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       773605                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2021                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         3612                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       991172                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          232                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        10127                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       1997611                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1622548                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       149341                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    203849015                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       220424                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     36078162                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     25342033                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts      6417653                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4493                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents       142571                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         3612                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       382538                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1764003                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2146541                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    186518257                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     35688465                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1589012                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop             10199541                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            60952932                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        21511462                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          25264467                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.829761                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             186308164                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            186300687                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         85111769                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        104935392                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.828793                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.811087                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts     18023055                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls      2643022                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1993873                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    221189097                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.840103                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.929572                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    160600836     72.61%     72.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     27145246     12.27%     84.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9218259      4.17%     89.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5488139      2.48%     91.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3205536      1.45%     92.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2825657      1.28%     94.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1719260      0.78%     95.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1379872      0.62%     95.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      9606292      4.34%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    221189097                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    185821610                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     185821610                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              59655441                       # Number of memory references committed
system.switch_cpus0.commit.loads             35304571                       # Number of loads committed
system.switch_cpus0.commit.membars               3876                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          19257034                       # Number of branches committed
system.switch_cpus0.commit.fp_insts          39713899                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        148782851                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2850409                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass      8252350      4.44%      4.44% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu     81110056     43.65%     48.09% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult         1789      0.00%     48.09% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     48.09% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     15869663      8.54%     56.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp      2005100      1.08%     57.71% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt      2271721      1.22%     58.93% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult      6132200      3.30%     62.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv       418107      0.23%     62.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt        89600      0.05%     62.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead     35308447     19.00%     81.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     24351282     13.10%     94.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess     10011295      5.39%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    185821610                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events      9606292                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads           415420937                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          411251960                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4313                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  33681                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles           165616911                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          178094874                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            178094874                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.262168                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.262168                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.792288                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.792288                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       192470020                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      102555147                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads         46288549                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        32346156                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads       66712922                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes       8603995                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups       32927351                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     22801326                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       415447                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     12170036                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       10272186                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    84.405551                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS        4124180                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          560                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits            35864423                       # DTB read hits
system.switch_cpus1.dtb.read_misses               958                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses        13343277                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           25388626                       # DTB write hits
system.switch_cpus1.dtb.write_misses              169                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   4                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses        5138650                       # DTB write accesses
system.switch_cpus1.dtb.data_hits            61253049                       # DTB hits
system.switch_cpus1.dtb.data_misses              1127                       # DTB misses
system.switch_cpus1.dtb.data_acv                    4                       # DTB access violations
system.switch_cpus1.dtb.data_accesses        18481927                       # DTB accesses
system.switch_cpus1.itb.fetch_hits           20276851                       # ITB hits
system.switch_cpus1.itb.fetch_misses           597626                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   1                       # ITB acv
system.switch_cpus1.itb.fetch_accesses       20874477                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               226605688                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles     31891293                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             263531247                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32927351                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14396366                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            155803486                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4038344                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles                40                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles         4224                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles     36864925                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles         2387                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.CacheLines         29741571                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        54561                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    226585527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.163054                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.594116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       182293335     80.45%     80.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3017954      1.33%     81.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2463604      1.09%     82.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3506398      1.55%     84.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         5538509      2.44%     86.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2778239      1.23%     88.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         2383463      1.05%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2111318      0.93%     90.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        22492707      9.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    226585527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.145307                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.162951                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        22723528                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles    167688327                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26815782                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles      7339317                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       2018573                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4183450                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          604                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     222211441                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2602                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       2018573                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        27276615                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1720786                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles    145361825                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30490595                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     19717133                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     205760404                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3034                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1244616                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       2948139                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents           364                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands    140088472                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    245815483                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    197048536                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups     47171833                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps    131830682                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8257790                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts     15816670                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts       533162                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         53871916                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     36406696                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     25583817                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       994446                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        43403                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         188219914                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded      6083304                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        189134788                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         5795                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15028243                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      2986736                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved      3415154                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    226585527                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.834717                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.499385                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    148360642     65.48%     65.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     33641591     14.85%     80.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13737674      6.06%     86.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     11849143      5.23%     91.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9707801      4.28%     95.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4311920      1.90%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3210186      1.42%     99.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1314060      0.58%     99.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       452510      0.20%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    226585527                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         602148      7.30%      7.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      7.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      7.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd         4705      0.06%      7.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp       179112      2.17%      9.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      9.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult        78929      0.96%     10.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            7      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       3927724     47.65%     58.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      3450627     41.86%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass       531614      0.28%      0.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     89688678     47.42%     47.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult         1651      0.00%     47.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     47.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     15989430      8.45%     56.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp      2019252      1.07%     57.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt      2289765      1.21%     58.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult      6190438      3.27%     61.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv       418921      0.22%     61.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt        89614      0.05%     61.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     61.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     61.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     61.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     61.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     61.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     61.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     61.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     61.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     61.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     36402837     19.25%     81.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     25391085     13.42%     94.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess     10121503      5.35%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     189134788                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.834643                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            8243252                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.043584                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    532305757                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    168184279                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147206449                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads     80798393                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes     41149630                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses     40088247                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     156215164                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses       40631262                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads      1604175                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       857459                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1347                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         2499                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1028092                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         7548                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       2018573                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1344723                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       144990                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    204585359                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       233400                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     36406696                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     25583817                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts      6079963                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          2114                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents       140524                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         2499                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       386990                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1802297                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2189287                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    187459403                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     35867615                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1675385                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop             10282141                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            61256772                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21617675                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          25389157                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.827249                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             187299075                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            187294696                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85498339                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        105370171                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.826522                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.811409                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts     17542420                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls      2668150                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2015898                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    223236732                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.837844                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.926089                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    162177617     72.65%     72.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     27358904     12.26%     84.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9308003      4.17%     89.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5541411      2.48%     91.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3241029      1.45%     93.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2857647      1.28%     94.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1720849      0.77%     95.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1389118      0.62%     95.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      9642154      4.32%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    223236732                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    187037646                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     187037646                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              60104962                       # Number of memory references committed
system.switch_cpus1.commit.loads             35549237                       # Number of loads committed
system.switch_cpus1.commit.membars               2493                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19356327                       # Number of branches committed
system.switch_cpus1.commit.fp_insts          39808400                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        149872744                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2860616                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass      8294285      4.43%      4.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu     81660112     43.66%     48.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult         1382      0.00%     48.10% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     15908664      8.51%     56.60% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp      2002600      1.07%     57.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt      2286221      1.22%     58.89% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult      6147200      3.29%     62.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv       418607      0.22%     62.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt        89600      0.05%     62.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead     35551730     19.01%     81.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite     24555745     13.13%     94.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess     10121500      5.41%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total    187037646                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events      9642154                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads           418168111                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          412508880                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3924                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  20161                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles           164020805                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts          179274975                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            179274975                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.264012                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.264012                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.791132                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.791132                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       193439463                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      103184515                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads         46349586                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes        32407610                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads       66967372                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes       8697740                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups       81808766                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     65778114                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       654324                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     25065109                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       15378236                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    61.353158                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        6497883                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect          888                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            56668933                       # DTB read hits
system.switch_cpus2.dtb.read_misses              3270                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        20956452                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           39902422                       # DTB write hits
system.switch_cpus2.dtb.write_misses              670                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   4                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        8068933                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            96571355                       # DTB hits
system.switch_cpus2.dtb.data_misses              3940                       # DTB misses
system.switch_cpus2.dtb.data_acv                    4                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        29025385                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           35090114                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1180                       # ITB misses
system.switch_cpus2.itb.fetch_acv                  34                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       35091294                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               358260286                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     53549803                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             457437026                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           81808766                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     21876119                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            301374881                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6367212                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles         3643                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        30395                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles          403                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         50281291                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       583541                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    358142789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.277248                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.714745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       282812681     78.97%     78.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         5304309      1.48%     80.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3668925      1.02%     81.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5326648      1.49%     82.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         9057324      2.53%     85.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         4184984      1.17%     86.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         3733414      1.04%     87.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         3175809      0.89%     88.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        40878695     11.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    358142789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.228350                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.276829                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33825216                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    266175430                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         42407910                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     12552399                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3181834                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      6662454                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1810                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     360266539                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         6062                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3181834                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        41569440                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        3202606                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles    230085582                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         48833871                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     31269456                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     325679696                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        15156                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       2018689                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       4622718                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        156182                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    221602950                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    389097425                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    312577555                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups     74006582                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    207904033                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        13698932                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts     25500114                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts       842546                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         94260642                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     57028780                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     39947338                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads      1610245                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        72341                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         295841268                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded     10181101                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        297738815                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         5795                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     23139586                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3755613                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved      5970377                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    358142789                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.831341                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.489013                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    233978276     65.33%     65.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     54215555     15.14%     80.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     21689288      6.06%     86.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     17903816      5.00%     91.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     15921395      4.45%     95.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      6917392      1.93%     97.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      5171584      1.44%     99.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1632672      0.46%     99.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       712811      0.20%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    358142789                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         730588      5.71%      5.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      5.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      5.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd         6090      0.05%      5.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp       281085      2.20%      7.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      7.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult       138307      1.08%      9.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv           31      0.00%      9.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            6      0.00%      9.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      9.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      9.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      9.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      9.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      9.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      9.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      9.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      9.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      9.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      9.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      9.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      9.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      9.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      9.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      9.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      9.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      9.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      9.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      9.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       6186032     48.38%     57.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      5443330     42.57%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass       837623      0.28%      0.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    141579415     47.55%     47.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         3379      0.00%     47.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     47.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     25126536      8.44%     56.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp      3170670      1.06%     57.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt      3602986      1.21%     58.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult      9718938      3.26%     61.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv       658246      0.22%     62.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt       140830      0.05%     62.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     62.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     62.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     62.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     62.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     62.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     62.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     62.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     62.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     62.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     62.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     62.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     57034217     19.16%     81.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     39908229     13.40%     94.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess     15957746      5.36%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     297738815                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.831068                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt           12785469                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.042942                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    839494167                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    264666519                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    232020129                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads    126917516                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes     64499499                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     62971073                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     245856689                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses       63829972                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      2523287                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       965740                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2862                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         4160                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      1166002                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        24731                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3181834                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2324942                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       460446                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    321857208                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       355809                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     57028780                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     39947338                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts     10169277                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6172                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents       448972                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         4160                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       612032                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      2616157                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      3228189                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    295385779                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     56676194                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2353036                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop             15834839                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            96579927                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        34168356                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          39903733                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.824500                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             295001477                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            294991202                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        134660069                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        165855366                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.823399                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.811913                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts     26735029                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls      4210724                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      3175906                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    352711657                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.836706                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.925034                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    256349669     72.68%     72.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     43206883     12.25%     84.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     14676513      4.16%     89.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      8737890      2.48%     91.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5109891      1.45%     93.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      4505995      1.28%     94.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      2712657      0.77%     95.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      2200538      0.62%     95.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8     15211621      4.31%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    352711657                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    295115794                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     295115794                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              94844379                       # Number of memory references committed
system.switch_cpus2.commit.loads             56063043                       # Number of loads committed
system.switch_cpus2.commit.membars               9067                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          30620975                       # Number of branches committed
system.switch_cpus2.commit.fp_insts          62577079                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        236645525                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      4505853                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass     13070615      4.43%      4.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    129020602     43.72%     48.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult         2782      0.00%     48.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     48.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd     25007241      8.47%     56.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp      3146500      1.07%     57.69% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt      3597533      1.22%     58.91% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult      9660600      3.27%     62.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv       657511      0.22%     62.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt       140800      0.05%     62.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     56072110     19.00%     81.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite     38781756     13.14%     94.59% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess     15957744      5.41%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    295115794                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events     15211621                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads           659325155                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          649133138                       # The number of ROB writes
system.switch_cpus2.timesIdled                  16978                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 117497                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            32196245                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          282882801                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            282882801                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.266462                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.266462                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.789601                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.789601                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       304902370                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      162600713                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads         72803817                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes        50901920                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads      105180669                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes      13712683                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups       31761077                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     21440472                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       418192                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     13125633                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       10426896                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    79.439186                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS        4135031                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          604                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits            35913686                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1123                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses        13340344                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           25156036                       # DTB write hits
system.switch_cpus3.dtb.write_misses              174                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses        5137569                       # DTB write accesses
system.switch_cpus3.dtb.data_hits            61069722                       # DTB hits
system.switch_cpus3.dtb.data_misses              1297                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses        18477913                       # DTB accesses
system.switch_cpus3.itb.fetch_hits           20084504                       # ITB hits
system.switch_cpus3.itb.fetch_misses           542313                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   3                       # ITB acv
system.switch_cpus3.itb.fetch_accesses       20626817                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               227541958                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles     32008252                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             261853186                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31761077                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     14561927                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            156267768                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        4057234                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles                 8                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles         4115                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles     37183585                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles         2002                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.CacheLines         29924522                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       143135                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes              1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    227494347                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.151032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.581099                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       183397042     80.62%     80.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3161225      1.39%     82.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2218752      0.98%     82.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3424286      1.51%     84.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         5823524      2.56%     87.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2710219      1.19%     88.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         2336349      1.03%     89.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2265286      1.00%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        22157664      9.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    227494347                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.139583                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.150791                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        23350616                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles    168009594                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         26970071                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles      7136091                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       2027975                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4359703                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          644                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     221193667                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2727                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       2027975                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        27842157                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1584622                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles    145777691                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         30601670                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     19660232                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     206070662                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         4248                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1247310                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       2944827                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents           359                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands    140571590                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    246722884                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    197908898                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups     47211657                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps    132172350                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         8399240                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts     15805922                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts       535647                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         53636240                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     36494544                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     25490775                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads      1000340                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        24156                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         188304984                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded      6027165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        189411688                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         6272                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     14545309                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      2857812                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved      3347055                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    227494347                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.832600                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.493865                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    148987417     65.49%     65.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     33803961     14.86%     80.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13708188      6.03%     86.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     11991710      5.27%     91.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9787082      4.30%     95.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4257034      1.87%     97.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3383727      1.49%     99.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1121463      0.49%     99.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       453765      0.20%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    227494347                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         506666      6.20%      6.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      6.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      6.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd         4028      0.05%      6.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp       179329      2.19%      8.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      8.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult        79293      0.97%      9.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv           18      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt           12      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       3943348     48.22%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      3464951     42.37%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass       534015      0.28%      0.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     90037413     47.54%     47.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult         1637      0.00%     47.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     47.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     16006938      8.45%     56.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp      2021238      1.07%     57.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt      2294760      1.21%     58.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult      6187324      3.27%     61.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv       418339      0.22%     62.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt        89620      0.05%     62.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     62.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     62.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     62.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     62.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     62.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     62.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     62.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     62.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     62.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     62.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     62.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     36493576     19.27%     81.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     25159253     13.28%     94.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess     10167575      5.37%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     189411688                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.832425                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            8177645                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.043174                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    533662710                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    167676489                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    147240621                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads     80838930                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes     41203344                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     40105397                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     156404624                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses       40650694                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads      1605573                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       833286                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         1669                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         2427                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       845060                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        10330                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       2027975                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1212493                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       138356                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    204343259                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       241175                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     36494544                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     25490775                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts      6023294                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          2862                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents       133900                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         2427                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       390632                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1712137                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2102769                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    187440753                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     35916210                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1970935                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop             10011110                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            61072763                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21696231                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          25156553                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.823763                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             187351231                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            187346018                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         85623602                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        105442583                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.823347                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.812040                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts     16773468                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls      2680110                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2025271                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    224270724                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.836329                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.924019                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    162990629     72.68%     72.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     27479171     12.25%     84.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9343541      4.17%     89.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5558231      2.48%     91.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3252497      1.45%     93.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2871602      1.28%     94.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1725557      0.77%     95.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1394245      0.62%     95.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      9655251      4.31%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    224270724                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    187564009                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     187564009                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              60306973                       # Number of memory references committed
system.switch_cpus3.commit.loads             35661258                       # Number of loads committed
system.switch_cpus3.commit.membars               2902                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          19413426                       # Number of branches committed
system.switch_cpus3.commit.fp_insts          39822136                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        150361041                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2866540                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass      8311183      4.43%      4.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu     81911100     43.67%     48.10% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult         1408      0.00%     48.10% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     48.10% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd     15918570      8.49%     56.59% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp      2002600      1.07%     57.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt      2291021      1.22%     58.88% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult      6143200      3.28%     62.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv       417807      0.22%     62.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt        89600      0.05%     62.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     62.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     62.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     62.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     62.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     62.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     62.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     62.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead     35664160     19.01%     81.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite     24645788     13.14%     94.58% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess     10167572      5.42%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total    187564009                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events      9655251                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads           418945813                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          411898493                       # The number of ROB writes
system.switch_cpus3.timesIdled                   4235                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  47611                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles           163111968                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          179786840                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            179786840                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.265621                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.265621                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.790126                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.790126                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       193081063                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      103352768                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads         46363077                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        32417073                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads       67014632                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes       8736925                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             732987                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            732987                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1179                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1179                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           630664                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2346                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1739                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           4085                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            62629                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           62629                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        22378                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       441911                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        18867                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       388048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        68816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       816588                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        20036                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       439740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2216384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       716032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     18000662                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       603712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     16073040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2201920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     33860048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       641088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     18303616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               90400118                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           16049                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1431548                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                1431548    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1431548                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1347035983                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16842921                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         237353496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          14171966                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         203691910                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          51758174                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         430261086                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          15103955                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         228528033                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.007352                       # Number of seconds simulated
sim_ticks                                  7351834000                       # Number of ticks simulated
final_tick                               2488825968000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               22668088                       # Simulator instruction rate (inst/s)
host_op_rate                                 22668084                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              164089815                       # Simulator tick rate (ticks/s)
host_mem_usage                                 745896                       # Number of bytes of host memory used
host_seconds                                    44.80                       # Real time elapsed on the host
sim_insts                                  1015614310                       # Number of instructions simulated
sim_ops                                    1015614310                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        68928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       561088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       240128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       200256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        15616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        87104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1173888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        68928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       240128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        15616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        325248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       780288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          780288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1077                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         8767                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         3752                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         3129                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          244                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18342                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         12192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              12192                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      9375620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     76319460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst        78348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data        26116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     32662326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     27238918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      2124096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     11847928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             159672811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      9375620                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst        78348                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     32662326                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      2124096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         44240390                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       106135149                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            106135149                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       106135149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      9375620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     76319460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst        78348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data        26116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     32662326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     27238918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      2124096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     11847928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            265807960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       18342                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      12448                       # Number of write requests accepted
system.mem_ctrls.readBursts                     18342                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    12448                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1173184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  791104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1173888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               796672                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     11                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    88                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          112                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              673                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    7350294000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18342                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                12448                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    200.132056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   129.326552                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.476558                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4790     48.81%     48.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2685     27.36%     76.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          878      8.95%     85.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          394      4.01%     89.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          282      2.87%     92.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          195      1.99%     93.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          133      1.36%     95.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           62      0.63%     95.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          395      4.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9814                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          746                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.572386                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.867719                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.889327                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             74      9.92%      9.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           550     73.73%     83.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            97     13.00%     96.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            14      1.88%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             8      1.07%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            1      0.13%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           746                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          746                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.569705                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.419506                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.494124                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19           729     97.72%     97.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            14      1.88%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             1      0.13%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             1      0.13%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            1      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           746                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    393670243                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               737376493                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   91655000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     21475.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40225.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       159.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       107.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    159.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    108.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.35                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    14138                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    6738                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.51                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     238723.42                       # Average gap between requests
system.mem_ctrls.pageHitRate                    68.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                115441200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 62988750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               284372400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              198799920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          14863683120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           8706364110                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         128904231750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           153135881250                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            672.920691                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   5823398000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     245440000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1280408000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                107903880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 58876125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               256604400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              186747120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          14863683120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           8598477645                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         128998869000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           153071161290                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            672.636294                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   5872455493                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     245440000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1233690507                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      10                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1580                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     386     45.31%     45.31% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      3      0.35%     45.66% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      7      0.82%     46.48% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.12%     46.60% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    455     53.40%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 852                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      384     49.36%     49.36% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       3      0.39%     49.74% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       7      0.90%     50.64% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.13%     50.77% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     383     49.23%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  778                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              7260575500     98.41%     98.41% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2114500      0.03%     98.44% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                2216000      0.03%     98.47% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 529500      0.01%     98.47% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              112558000      1.53%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          7377993500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.994819                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.841758                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.913146                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    3      0.32%      0.32% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   53      5.67%      5.99% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.11%      6.10% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  731     78.18%     84.28% # number of callpals executed
system.cpu0.kern.callpal::rdps                     18      1.93%     86.20% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.11%     86.31% # number of callpals executed
system.cpu0.kern.callpal::rti                     110     11.76%     98.07% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      1.60%     99.68% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.32%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   935                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              162                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 96                      
system.cpu0.kern.mode_good::user                   97                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.592593                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.745174                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        8332165000     97.89%     97.89% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           179622500      2.11%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements            12089                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          457.537327                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           28099075                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            12601                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          2229.908341                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   457.537327                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.893628                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.893628                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          307                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          149                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           828503                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          828503                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        92661                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          92661                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        40738                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         40738                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1476                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1476                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1414                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1414                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       133399                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          133399                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       133399                       # number of overall hits
system.cpu0.dcache.overall_hits::total         133399                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15815                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15815                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        51682                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        51682                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          229                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          229                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           43                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           43                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        67497                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         67497                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        67497                       # number of overall misses
system.cpu0.dcache.overall_misses::total        67497                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    868492506                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    868492506                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   3722848744                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   3722848744                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      6833250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6833250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data       467508                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       467508                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4591341250                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4591341250                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4591341250                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4591341250                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       108476                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       108476                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        92420                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        92420                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1705                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1705                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1457                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1457                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       200896                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       200896                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       200896                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       200896                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.145793                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.145793                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.559208                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.559208                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.134311                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.134311                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.029513                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.029513                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.335980                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.335980                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.335980                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.335980                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 54915.744926                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 54915.744926                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 72033.759220                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72033.759220                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 29839.519651                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 29839.519651                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 10872.279070                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10872.279070                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 68022.893610                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68022.893610                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 68022.893610                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68022.893610                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       289754                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          948                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             4821                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             15                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.102468                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.200000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7930                       # number of writebacks
system.cpu0.dcache.writebacks::total             7930                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        10400                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10400                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        44853                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        44853                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data          111                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          111                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        55253                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        55253                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        55253                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        55253                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5415                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5415                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         6829                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         6829                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          118                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          118                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           42                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           42                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        12244                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        12244                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        12244                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        12244                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          285                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          285                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          115                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          115                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          400                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          400                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    285920001                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    285920001                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    567119792                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    567119792                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      2502250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2502250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       404492                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       404492                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    853039793                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    853039793                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    853039793                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    853039793                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     64077002                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     64077002                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     25723000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     25723000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data     89800002                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     89800002                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.049919                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.049919                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.073891                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.073891                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.069208                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.069208                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.028826                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.028826                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.060947                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.060947                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.060947                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.060947                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 52801.477562                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 52801.477562                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 83045.803485                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 83045.803485                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 21205.508475                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21205.508475                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  9630.761905                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9630.761905                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 69670.025564                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 69670.025564                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 69670.025564                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 69670.025564                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224831.585965                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224831.585965                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223678.260870                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223678.260870                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224500.005000                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224500.005000                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             6313                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.995735                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           11832599                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             6825                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1733.714139                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.995735                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999992                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          428                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           226850                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          226850                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       103062                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         103062                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       103062                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          103062                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       103062                       # number of overall hits
system.cpu0.icache.overall_hits::total         103062                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         7204                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         7204                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         7204                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          7204                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         7204                       # number of overall misses
system.cpu0.icache.overall_misses::total         7204                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    189260982                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    189260982                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    189260982                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    189260982                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    189260982                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    189260982                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       110266                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       110266                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       110266                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       110266                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       110266                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       110266                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.065333                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.065333                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.065333                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.065333                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.065333                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.065333                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 26271.652138                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 26271.652138                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 26271.652138                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 26271.652138                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 26271.652138                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 26271.652138                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          358                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    19.888889                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          886                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          886                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          886                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          886                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          886                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          886                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         6318                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         6318                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         6318                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         6318                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         6318                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         6318                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    149801763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    149801763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    149801763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    149801763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    149801763                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    149801763                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.057298                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.057298                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.057298                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.057298                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.057298                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.057298                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 23710.313865                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23710.313865                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 23710.313865                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23710.313865                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 23710.313865                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23710.313865                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       8                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       139                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      34     27.20%     27.20% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      7      5.60%     32.80% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.80%     33.60% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                     83     66.40%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 125                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       34     45.33%     45.33% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       7      9.33%     54.67% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      1.33%     56.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      33     44.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                   75                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              6896845000     99.87%     99.87% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                2169000      0.03%     99.90% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1092500      0.02%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                5700000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          6905806500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.397590                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.600000                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                  109     83.21%     83.21% # number of callpals executed
system.cpu1.kern.callpal::rdps                     14     10.69%     93.89% # number of callpals executed
system.cpu1.kern.callpal::rti                       8      6.11%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   131                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  8                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements               13                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          429.256575                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           29335611                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              399                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs         73522.834586                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   429.256575                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.838392                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.838392                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          386                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           68                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          314                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.753906                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            16020                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           16020                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data         2547                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           2547                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         1304                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          1304                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           28                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           28                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           25                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           25                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data         3851                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            3851                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data         3851                       # number of overall hits
system.cpu1.dcache.overall_hits::total           3851                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data           52                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           16                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           12                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           10                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data           68                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total            68                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data           68                       # number of overall misses
system.cpu1.dcache.overall_misses::total           68                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data       772000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total       772000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data       485504                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total       485504                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data        68500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        68500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data        99502                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        99502                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data      1257504                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      1257504                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data      1257504                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      1257504                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data         2599                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         2599                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data         1320                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         1320                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           35                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           35                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data         3919                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         3919                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data         3919                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         3919                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.020008                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.020008                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.012121                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.012121                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.300000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.300000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.285714                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.285714                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.017351                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017351                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.017351                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.017351                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 14846.153846                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14846.153846                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data        30344                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total        30344                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data  5708.333333                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  5708.333333                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  9950.200000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9950.200000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 18492.705882                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 18492.705882                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 18492.705882                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 18492.705882                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks            7                       # number of writebacks
system.cpu1.dcache.writebacks::total                7                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data           21                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data            2                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data            4                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data           23                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data           23                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data           31                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           14                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data            8                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           10                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data           45                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data           45                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data            8                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            8                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data            8                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            8                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data       403000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       403000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       305496                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       305496                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data        30500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        30500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data        84498                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        84498                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data       708496                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total       708496                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data       708496                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total       708496                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      1803500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      1803500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data      1803500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      1803500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.011928                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.011928                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.010606                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.010606                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.285714                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.285714                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.011483                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.011483                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.011483                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.011483                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data        13000                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total        13000                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 21821.142857                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21821.142857                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data  3812.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3812.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  8449.800000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8449.800000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15744.355556                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15744.355556                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15744.355556                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15744.355556                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 225437.500000                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 225437.500000                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 225437.500000                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 225437.500000                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              141                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11234620                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              653                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         17204.624809                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          221                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          267                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             4575                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            4575                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst         2066                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           2066                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst         2066                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            2066                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst         2066                       # number of overall hits
system.cpu1.icache.overall_hits::total           2066                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst          151                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          151                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst          151                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           151                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst          151                       # number of overall misses
system.cpu1.icache.overall_misses::total          151                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2657500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2657500                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2657500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2657500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2657500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2657500                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst         2217                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         2217                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst         2217                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         2217                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst         2217                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         2217                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.068110                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.068110                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.068110                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.068110                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.068110                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.068110                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 17599.337748                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17599.337748                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 17599.337748                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17599.337748                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 17599.337748                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17599.337748                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst          141                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          141                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst          141                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          141                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst          141                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          141                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2249000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2249000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2249000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2249000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2249000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2249000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.063599                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.063599                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.063599                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.063599                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.063599                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.063599                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 15950.354610                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15950.354610                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 15950.354610                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15950.354610                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 15950.354610                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15950.354610                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      15                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     30727                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     521     41.12%     41.12% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      4      0.32%     41.44% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      7      0.55%     41.99% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.08%     42.07% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    734     57.93%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                1267                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      521     49.48%     49.48% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       4      0.38%     49.86% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       7      0.66%     50.52% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.09%     50.62% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     520     49.38%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 1053                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              6723514000     97.73%     97.73% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                1890500      0.03%     97.76% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                2594000      0.04%     97.79% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 985000      0.01%     97.81% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              150770000      2.19%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          6879753500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.708447                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.831097                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      2.78%      2.78% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      2.78%      5.56% # number of syscalls executed
system.cpu2.kern.syscall::4                        26     72.22%     77.78% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      2.78%     80.56% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      2.78%     83.33% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      2.78%     86.11% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      2.78%     88.89% # number of syscalls executed
system.cpu2.kern.syscall::71                        2      5.56%     94.44% # number of syscalls executed
system.cpu2.kern.syscall::73                        2      5.56%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    36                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   22      0.07%      0.08% # number of callpals executed
system.cpu2.kern.callpal::tbi                       3      0.01%      0.09% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 1182      3.92%      4.00% # number of callpals executed
system.cpu2.kern.callpal::rdps                     78      0.26%      4.26% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%      4.27% # number of callpals executed
system.cpu2.kern.callpal::rti                      73      0.24%      4.51% # number of callpals executed
system.cpu2.kern.callpal::callsys                  46      0.15%      4.66% # number of callpals executed
system.cpu2.kern.callpal::imb                       6      0.02%      4.68% # number of callpals executed
system.cpu2.kern.callpal::rdunique              28752     95.32%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 30164                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel               96                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 68                      
system.cpu2.kern.mode_good::user                   67                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.708333                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.828221                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel         546442500      8.13%      8.13% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user          6178168000     91.87%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      22                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements            13580                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          510.942777                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            6217372                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            14081                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           441.543356                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   510.942777                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.997935                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.997935                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          501                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         20932712                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        20932712                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      3267601                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3267601                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      1890215                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1890215                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        10254                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        10254                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        10108                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        10108                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      5157816                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         5157816                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      5157816                       # number of overall hits
system.cpu2.dcache.overall_hits::total        5157816                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        23163                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        23163                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        27810                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        27810                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          564                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          564                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           43                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           43                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        50973                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         50973                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        50973                       # number of overall misses
system.cpu2.dcache.overall_misses::total        50973                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    814143212                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    814143212                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    742061326                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    742061326                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     24461750                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     24461750                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       339505                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       339505                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1556204538                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1556204538                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1556204538                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1556204538                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      3290764                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      3290764                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      1918025                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1918025                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        10818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        10818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        10151                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        10151                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      5208789                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5208789                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      5208789                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5208789                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007039                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007039                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.014499                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.014499                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.052135                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.052135                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.004236                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.004236                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009786                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009786                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009786                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009786                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 35148.435522                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 35148.435522                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 26683.255160                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 26683.255160                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 43371.897163                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 43371.897163                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  7895.465116                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7895.465116                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 30529.977400                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 30529.977400                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 30529.977400                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 30529.977400                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs        54601                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         2669                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             1767                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             30                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    30.900396                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    88.966667                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8233                       # number of writebacks
system.cpu2.dcache.writebacks::total             8233                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        14196                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        14196                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data        23332                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        23332                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data          270                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          270                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        37528                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        37528                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        37528                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        37528                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         8967                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         8967                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data         4478                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         4478                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data          294                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          294                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data           43                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           43                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        13445                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        13445                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        13445                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        13445                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data           44                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total           44                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data           84                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total           84                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          128                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          128                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    283796258                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    283796258                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data    126639075                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    126639075                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data      7908500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      7908500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       274995                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       274995                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    410435333                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    410435333                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    410435333                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    410435333                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data      7373000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      7373000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     14599000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     14599000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     21972000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     21972000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002725                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002725                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.002335                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.002335                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.027177                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.027177                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.004236                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.004236                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002581                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002581                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002581                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002581                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 31648.963756                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 31648.963756                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 28280.275793                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 28280.275793                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 26899.659864                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26899.659864                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  6395.232558                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6395.232558                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 30526.986463                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 30526.986463                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 30526.986463                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 30526.986463                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 167568.181818                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 167568.181818                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 173797.619048                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 173797.619048                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 171656.250000                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 171656.250000                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            37925                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.989367                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            6810405                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            38437                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           177.183573                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.989367                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999979                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          8290353                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         8290353                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      4085527                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        4085527                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      4085527                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         4085527                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      4085527                       # number of overall hits
system.cpu2.icache.overall_hits::total        4085527                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        40684                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        40684                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        40684                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         40684                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        40684                       # number of overall misses
system.cpu2.icache.overall_misses::total        40684                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst    858658939                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    858658939                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst    858658939                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    858658939                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst    858658939                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    858658939                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      4126211                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      4126211                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      4126211                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      4126211                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      4126211                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      4126211                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.009860                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.009860                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.009860                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.009860                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.009860                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.009860                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 21105.568258                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 21105.568258                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 21105.568258                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 21105.568258                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 21105.568258                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 21105.568258                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1271                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               47                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    27.042553                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         2754                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         2754                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         2754                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         2754                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         2754                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         2754                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst        37930                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        37930                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst        37930                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        37930                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst        37930                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        37930                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst    716474049                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    716474049                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst    716474049                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    716474049                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst    716474049                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    716474049                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.009192                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.009192                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.009192                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.009192                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.009192                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.009192                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 18889.376457                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 18889.376457                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 18889.376457                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 18889.376457                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 18889.376457                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 18889.376457                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       8                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       923                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     127     39.32%     39.32% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      7      2.17%     41.49% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.93%     42.41% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    186     57.59%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 323                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      127     48.29%     48.29% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       7      2.66%     50.95% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      1.14%     52.09% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     126     47.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  263                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              6864575000     99.59%     99.59% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                2273000      0.03%     99.62% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                1662000      0.02%     99.65% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               24302000      0.35%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          6892812000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.677419                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.814241                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.25%      0.25% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58     14.36%     14.60% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      1.24%     15.84% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  238     58.91%     74.75% # number of callpals executed
system.cpu3.kern.callpal::rdps                     15      3.71%     78.47% # number of callpals executed
system.cpu3.kern.callpal::rti                      76     18.81%     97.28% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      2.23%     99.50% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.50%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   404                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              134                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.500000                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.666667                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        6785894000     99.43%     99.43% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            38776000      0.57%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements             2528                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          466.908062                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           26001338                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2983                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          8716.506202                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   466.908062                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.911930                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.911930                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          451                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           204091                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          204091                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        26387                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          26387                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        10351                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         10351                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          505                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          505                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          485                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          485                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        36738                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           36738                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        36738                       # number of overall hits
system.cpu3.dcache.overall_hits::total          36738                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         6032                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         6032                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6486                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6486                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           80                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           80                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           29                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12518                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12518                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12518                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12518                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    247063476                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    247063476                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    531472028                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    531472028                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      4079500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4079500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       175002                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       175002                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    778535504                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    778535504                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    778535504                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    778535504                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        32419                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        32419                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        16837                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        16837                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          585                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          585                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          514                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          514                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        49256                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        49256                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        49256                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        49256                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.186064                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.186064                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.385223                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.385223                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.136752                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.136752                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.056420                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.056420                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.254142                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.254142                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.254142                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.254142                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 40958.799072                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 40958.799072                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 81941.416590                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 81941.416590                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 50993.750000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 50993.750000                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  6034.551724                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6034.551724                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 62193.281994                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 62193.281994                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 62193.281994                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 62193.281994                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs        56077                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           51                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             1329                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    42.194883                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    25.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1314                       # number of writebacks
system.cpu3.dcache.writebacks::total             1314                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         4268                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         4268                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         5580                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         5580                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data           37                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           37                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9848                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9848                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9848                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9848                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         1764                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         1764                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          906                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          906                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data           43                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           43                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           29                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           29                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         2670                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         2670                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         2670                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         2670                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data           10                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total           10                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data           10                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total           10                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     68445255                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     68445255                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     82865539                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     82865539                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      1164250                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1164250                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       132998                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       132998                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    151310794                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    151310794                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    151310794                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    151310794                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      2253000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      2253000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      2253000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      2253000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.054413                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.054413                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.053810                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.053810                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.073504                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.073504                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.056420                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.056420                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.054207                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.054207                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.054207                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.054207                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 38801.164966                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 38801.164966                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 91463.067329                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 91463.067329                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 27075.581395                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27075.581395                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  4586.137931                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4586.137931                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 56670.709363                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 56670.709363                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 56670.709363                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 56670.709363                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       225300                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total       225300                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       225300                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total       225300                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             2073                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10438410                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2585                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          4038.069632                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          478                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            67265                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           67265                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        30338                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          30338                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        30338                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           30338                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        30338                       # number of overall hits
system.cpu3.icache.overall_hits::total          30338                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         2258                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2258                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         2258                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2258                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         2258                       # number of overall misses
system.cpu3.icache.overall_misses::total         2258                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     51497983                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     51497983                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     51497983                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     51497983                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     51497983                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     51497983                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        32596                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        32596                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        32596                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        32596                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        32596                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        32596                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.069272                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.069272                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.069272                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.069272                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.069272                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.069272                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 22806.901240                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 22806.901240                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 22806.901240                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 22806.901240                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 22806.901240                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 22806.901240                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           36                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          185                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          185                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          185                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          185                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          185                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          185                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         2073                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2073                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         2073                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2073                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         2073                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2073                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     43160265                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     43160265                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     43160265                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     43160265                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     43160265                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     43160265                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.063597                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.063597                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.063597                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.063597                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.063597                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.063597                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 20820.195369                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 20820.195369                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 20820.195369                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 20820.195369                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 20820.195369                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 20820.195369                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    16384                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          4                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  333                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 333                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 473                       # Transaction distribution
system.iobus.trans_dist::WriteResp                217                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp          256                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          106                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          754                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1092                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1612                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          377                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          108                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1006                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        16416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        16416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    17422                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                99000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                12000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               21000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              475000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              156000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy             1419904                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              875000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              264006                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                  260                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  276                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 2340                       # Number of tag accesses
system.iocache.tags.data_accesses                2340                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            4                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                4                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide          256                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total          256                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            4                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 4                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            4                       # number of overall misses
system.iocache.overall_misses::total                4                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       503992                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       503992                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide     49519906                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total     49519906                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       503992                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       503992                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       503992                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       503992                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            4                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              4                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide          256                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total          256                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            4                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               4                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            4                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              4                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide       125998                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       125998                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 193437.132812                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 193437.132812                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide       125998                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total       125998                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide       125998                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total       125998                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           220                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   35                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.285714                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             256                       # number of writebacks
system.iocache.writebacks::total                  256                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            4                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            4                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide          256                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total          256                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            4                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            4                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            4                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            4                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       288000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       288000                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide     36203910                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total     36203910                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       288000                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       288000                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       288000                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       288000                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide        72000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        72000                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 141421.523438                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 141421.523438                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide        72000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total        72000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide        72000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total        72000                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     18000                       # number of replacements
system.l2.tags.tagsinuse                 16118.026846                       # Cycle average of tags in use
system.l2.tags.total_refs                     1816950                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     34156                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     53.195632                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    10033.200847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       208.216576                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        73.925387                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        18.917517                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         4.004303                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        96.826210                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        22.922228                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       121.808869                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        18.020899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   354.400797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   249.549055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   135.391651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   101.325934                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  2811.134604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1308.528351                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   366.575963                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   193.277654                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.612378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.012709                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.004512                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.001155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.005910                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.001399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.007435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.001100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.021631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.015231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.008264                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.006184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.171578                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.079866                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.022374                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.011797                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983766                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16156                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          329                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3017                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10696                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          588                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1526                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.986084                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1501935                       # Number of tag accesses
system.l2.tags.data_accesses                  1501935                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst         5239                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         2578                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst          132                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data           19                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst        34172                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         6674                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         1828                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         1100                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   51742                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            17484                       # number of Writeback hits
system.l2.Writeback_hits::total                 17484                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   29                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          767                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         3425                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           73                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4266                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst         5239                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3345                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          132                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data           20                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        34172                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        10099                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         1828                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1173                       # number of demand (read+write) hits
system.l2.demand_hits::total                    56008                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         5239                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3345                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          132                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data           20                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        34172                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        10099                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         1828                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1173                       # number of overall hits
system.l2.overall_hits::total                   56008                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         1077                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2814                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst            9                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data            2                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst         3756                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2216                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst          244                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          576                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 10694                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data           40                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 68                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               18                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         5960                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data          937                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          785                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7683                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         1077                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8774                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst            9                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data            3                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         3756                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         3153                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          244                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1361                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18377                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1077                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8774                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst            9                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data            3                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         3756                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         3153                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          244                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1361                       # number of overall misses
system.l2.overall_misses::total                 18377                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst     88366250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    254629750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       714500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data       165000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst    319314507                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    209828250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     21821750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     55694000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       950534007                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       124497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data       185996                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data        63498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       373991                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data        99997                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        99997                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    549999743                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data        83000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data     85287231                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     80458250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     715828224                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst     88366250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    804629493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       714500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data       248000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    319314507                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    295115481                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     21821750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    136152250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1666362231                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst     88366250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    804629493                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       714500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data       248000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    319314507                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    295115481                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     21821750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    136152250                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1666362231                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         6316                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5392                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst          141                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data           21                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst        37928                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         8890                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         2072                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         1676                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               62436                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        17484                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             17484                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           45                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               97                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         6727                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         4362                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          858                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             11949                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         6316                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        12119                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst          141                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data           23                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        37928                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        13252                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         2072                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         2534                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                74385                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         6316                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        12119                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst          141                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data           23                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        37928                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        13252                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         2072                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         2534                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               74385                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.170519                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.521884                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.063830                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.095238                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.099030                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.249269                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.117761                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.343675                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.171279                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.888889                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.448276                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.701031                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.818182                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.885982                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.214810                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.914918                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.642983                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.170519                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.723987                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.063830                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.130435                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.099030                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.237926                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.117761                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.537096                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.247052                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.170519                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.723987                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.063830                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.130435                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.099030                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.237926                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.117761                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.537096                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.247052                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 82048.514392                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 90486.762615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 79388.888889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data        82500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 85014.511981                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 94687.838448                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 89433.401639                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 96690.972222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 88884.795867                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  3112.425000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data 14307.384615                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  6349.800000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5499.867647                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 19999.400000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5555.388889                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 92281.836074                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data        83000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 91021.591249                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 102494.585987                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93170.405310                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 82048.514392                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 91706.119558                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 79388.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 82666.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 85014.511981                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 93598.313035                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 89433.401639                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 100038.390889                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90676.510366                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 82048.514392                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 91706.119558                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 79388.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 82666.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 85014.511981                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 93598.313035                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 89433.401639                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 100038.390889                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90676.510366                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11936                       # number of writebacks
system.l2.writebacks::total                     11936                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  4                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         1077                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2814                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst            9                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst         3752                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2216                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          244                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          576                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            10690                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data           40                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            68                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           18                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         5960                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data          937                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          785                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7683                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         1077                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         8774                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         3752                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         3153                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          244                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1361                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18373                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         1077                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         8774                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         3752                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         3153                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          244                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1361                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18373                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          285                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data           44                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          329                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          115                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data            8                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data           84                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data           10                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          217                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          400                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data            8                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          128                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data           10                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          546                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     74884750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    219491750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       603500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data       140000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    272043743                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    182222750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     18764750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     48521500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    816672743                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data       722531                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data        90004                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data       232511                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       179509                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1224555                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data       165008                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data        35502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data        96004                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data        36002                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       332516                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    476345257                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        70500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data     73638269                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     70760250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    620814276                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     74884750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    695837007                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       603500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data       210500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    272043743                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    255861019                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     18764750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    119281750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1437487019                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     74884750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    695837007                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       603500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data       210500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    272043743                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    255861019                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     18764750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    119281750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1437487019                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     60084500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data      6757000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     66841500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     24227000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      1691000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     13507000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      2113000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     41538000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data     84311500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data      1691000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     20264000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      2113000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    108379500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.170519                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.521884                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.063830                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.095238                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.098924                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.249269                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.117761                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.343675                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.171215                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.888889                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.625000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.448276                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.701031                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.818182                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.885982                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.214810                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.914918                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.642983                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.170519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.723987                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.063830                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.130435                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.098924                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.237926                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.117761                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.537096                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.246999                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.170519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.723987                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.063830                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.130435                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.098924                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.237926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.117761                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.537096                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.246999                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 69530.872795                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 77999.911158                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 67055.555556                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data        70000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 72506.328092                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 82230.482852                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 76904.713115                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 84238.715278                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 76395.953508                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18063.275000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18000.800000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17885.461538                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17950.900000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18008.161765                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18334.222222                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data        17751                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 19200.800000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18473.111111                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 79923.700839                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        70500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 78589.401281                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 90140.445860                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80803.628270                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 69530.872795                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 79306.702416                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 67055.555556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 70166.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 72506.328092                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 81148.436093                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 76904.713115                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 87642.725937                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78239.101889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 69530.872795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 79306.702416                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 67055.555556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 70166.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 72506.328092                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 81148.436093                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 76904.713115                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 87642.725937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78239.101889                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210822.807018                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 153568.181818                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 203165.653495                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210669.565217                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       211375                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 160797.619048                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       211300                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 191419.354839                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210778.750000                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       211375                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 158312.500000                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       211300                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 198497.252747                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               11023                       # Transaction distribution
system.membus.trans_dist::ReadResp              11022                       # Transaction distribution
system.membus.trans_dist::WriteReq                217                       # Transaction distribution
system.membus.trans_dist::WriteResp               217                       # Transaction distribution
system.membus.trans_dist::Writeback             12192                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq          256                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp          256                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              199                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            119                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             112                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7671                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7657                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        49068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        50162                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  50934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        32768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        32768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1006                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1937792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1938798                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1971566                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              228                       # Total snoops (count)
system.membus.snoop_fanout::samples             31677                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   31677    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               31677                       # Request fanout histogram
system.membus.reqLayer0.occupancy              859500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            86246033                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             281994                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           98106408                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.3                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups         162244                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       133333                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         6441                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       100205                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          61076                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    60.951050                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS          10799                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          195                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              136126                       # DTB read hits
system.switch_cpus0.dtb.read_misses              1639                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           45633                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              98903                       # DTB write hits
system.switch_cpus0.dtb.write_misses             1087                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   8                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          18736                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              235029                       # DTB hits
system.switch_cpus0.dtb.data_misses              2726                       # DTB misses
system.switch_cpus0.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           64369                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              40685                       # ITB hits
system.switch_cpus0.itb.fetch_misses              435                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   9                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          41120                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 1311661                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       233835                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                838307                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             162244                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        71875                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               957809                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          18414                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          308                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles         9631                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles          231                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines           110266                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         3979                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      1211056                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.692212                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.983105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         1049024     86.62%     86.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           10862      0.90%     87.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           21655      1.79%     89.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           13805      1.14%     90.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           32487      2.68%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            7908      0.65%     93.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           11475      0.95%     94.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            6338      0.52%     95.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           57502      4.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      1211056                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.123694                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.639119                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles          173095                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       904966                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            97701                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        26731                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          8563                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         8033                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          655                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        721035                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2038                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          8563                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles          186009                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         420206                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       308034                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           110752                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       177492                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        688201                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          818                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         23354                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          6345                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        126813                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       457502                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       897303                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       894354                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         2611                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps       337727                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          119767                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        17951                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2082                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           172051                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       129809                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       105600                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        30201                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        16390                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            635211                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        16890                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           607048                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1221                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       149763                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        92057                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        11013                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      1211056                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.501255                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.231070                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       964362     79.63%     79.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        98948      8.17%     87.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        47772      3.94%     91.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        38792      3.20%     94.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        30489      2.52%     97.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        16646      1.37%     98.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         9132      0.75%     99.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         3118      0.26%     99.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1797      0.15%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      1211056                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           1373      6.16%      6.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         11760     52.77%     58.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9153     41.07%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass          455      0.07%      0.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       348982     57.49%     57.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          598      0.10%     57.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     57.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd         1181      0.19%     57.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     57.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     57.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     57.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv          227      0.04%     57.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     57.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     57.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     57.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     57.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     57.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     57.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     57.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     57.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     57.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     57.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     57.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     57.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       143984     23.72%     81.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       101118     16.66%     98.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess        10503      1.73%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        607048                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.462809                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              22286                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.036712                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      2440760                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       798535                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       565391                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads         7898                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes         4004                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         3773                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        624768                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses           4111                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         5446                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        34553                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           48                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          695                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        11498                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          290                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        23528                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          8563                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         200523                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       194716                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       664243                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         2432                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       129809                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       105600                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        12845                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1226                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents       193072                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          695                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         2849                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         5302                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         8151                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       599065                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       138272                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         7982                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                12142                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              238456                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           81812                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            100184                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.456722                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                574231                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               569164                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           284452                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           389754                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.433926                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.729824                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts       145517                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         5877                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         7377                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      1186721                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.431439                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.353324                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1001758     84.41%     84.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        83614      7.05%     91.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        32639      2.75%     94.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        15785      1.33%     95.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        17856      1.50%     97.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         6500      0.55%     97.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         6193      0.52%     98.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         4339      0.37%     98.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        18037      1.52%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      1186721                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       511998                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        511998                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                189358                       # Number of memory references committed
system.switch_cpus0.commit.loads                95256                       # Number of loads committed
system.switch_cpus0.commit.membars               3173                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             69623                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              3618                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           492027                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         7289                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass        10118      1.98%      1.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu       296801     57.97%     59.95% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          565      0.11%     60.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     60.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd         1172      0.23%     60.28% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     60.28% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     60.28% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     60.28% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv          227      0.04%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        98429     19.22%     79.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        94183     18.40%     97.95% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess        10503      2.05%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       511998                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events        18037                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads             1817803                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            1339602                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3004                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 100605                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles            13445969                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             502334                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               502334                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.611133                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.611133                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.382975                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.382975                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          800122                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         388112                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             2512                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes            2353                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads          22724                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          8794                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups           3504                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted         2731                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect           92                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups         2416                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits           1114                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    46.109272                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS            290                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect           17                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                2748                       # DTB read hits
system.switch_cpus1.dtb.read_misses                24                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses              24                       # DTB read accesses
system.switch_cpus1.dtb.write_hits               1480                       # DTB write hits
system.switch_cpus1.dtb.write_misses               12                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses             12                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                4228                       # DTB hits
system.switch_cpus1.dtb.data_misses                36                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses              36                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                321                       # ITB hits
system.switch_cpus1.itb.fetch_misses              134                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses            455                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                   22249                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles         5569                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                 16489                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches               3504                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches         1404                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles                 7653                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles            520                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          113                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles         7347                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles          179                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.CacheLines             2217                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes           55                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples        21121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.780692                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.125648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0           18069     85.55%     85.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1             237      1.12%     86.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2             332      1.57%     88.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3             220      1.04%     89.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4             508      2.41%     91.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5             178      0.84%     92.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6             200      0.95%     93.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7             210      0.99%     94.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8            1167      5.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total        21121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.157490                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.741112                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles            4594                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        13523                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles             2550                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          199                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles           255                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved          192                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred            5                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts         15181                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts           31                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles           255                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles            4815                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles            255                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        12456                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles             2532                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles          808                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts         14410                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents             8                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.RenamedOperands         9692                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups        16680                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups        16672                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps         8156                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps            1536                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          843                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts           44                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts             2780                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads         2926                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores         1688                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          598                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores          329                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded             12703                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         1180                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued            12370                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued           62                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined         2770                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined         1107                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          918                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples        21121                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.585673                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.254409                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0        15544     73.60%     73.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1         2582     12.22%     85.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2         1169      5.53%     91.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3          743      3.52%     94.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4          593      2.81%     97.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5          253      1.20%     98.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6          116      0.55%     99.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7           80      0.38%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8           41      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total        21121                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu             16      4.80%      4.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           193     57.96%     62.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          124     37.24%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu         7334     59.29%     59.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult           44      0.36%     59.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     59.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     59.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     59.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     59.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     59.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     59.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     59.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     59.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     59.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     59.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     59.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     59.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     59.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     59.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     59.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     59.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     59.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     59.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead         2869     23.19%     82.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite         1551     12.54%     95.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess          572      4.62%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total         12370                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.555980                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt                333                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.026920                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads        46256                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes        16692                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses        12073                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses         12703                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          109                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads          466                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           41                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores          317                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles           255                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles            254                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles            0                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts        14095                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            7                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts         2926                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts         1688                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1093                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents             0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           41                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect           62                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect          177                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts          239                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts        12170                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts         2772                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts          200                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  212                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs                4272                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches            1637                       # Number of branches executed
system.switch_cpus1.iew.exec_stores              1500                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.546991                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                 12130                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count                12073                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers             5761                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers             7700                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.542631                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.748182                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts         2899                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          262                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts          226                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples        20604                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.542322                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.413735                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0        16000     77.65%     77.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1         2399     11.64%     89.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2          728      3.53%     92.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3          524      2.54%     95.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4          247      1.20%     96.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5          199      0.97%     97.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6          108      0.52%     98.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7           76      0.37%     98.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8          323      1.57%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total        20604                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts        11174                       # Number of instructions committed
system.switch_cpus1.commit.committedOps         11174                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                  3831                       # Number of memory references committed
system.switch_cpus1.commit.loads                 2460                       # Number of loads committed
system.switch_cpus1.commit.membars                 72                       # Number of memory barriers committed
system.switch_cpus1.commit.branches              1477                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts            10652                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls          236                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass           61      0.55%      0.55% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu         6601     59.07%     59.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult           37      0.33%     59.95% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     59.95% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     59.95% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     59.95% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     59.95% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     59.95% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     59.95% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     59.95% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     59.95% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     59.95% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     59.95% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     59.95% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     59.95% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     59.95% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     59.95% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     59.95% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     59.95% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     59.95% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     59.95% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     59.95% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     59.95% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     59.95% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     59.95% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     59.95% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     59.95% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     59.95% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.95% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.95% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead         2532     22.66%     82.61% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite         1371     12.27%     94.88% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess          572      5.12%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total        11174                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events          323                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads               34242                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes              28662                       # The number of ROB writes
system.switch_cpus1.timesIdled                     69                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                   1128                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            13789364                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts              11113                       # Number of Instructions Simulated
system.switch_cpus1.committedOps                11113                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      2.002070                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.002070                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.499483                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.499483                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads           15046                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes           8882                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads          13383                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           384                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups        4999605                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      4069740                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       104220                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      3665100                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        2212494                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    60.366538                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS         297270                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect          646                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits             3723640                       # DTB read hits
system.switch_cpus2.dtb.read_misses              1316                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   14                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses         3610652                       # DTB read accesses
system.switch_cpus2.dtb.write_hits            2014587                       # DTB write hits
system.switch_cpus2.dtb.write_misses              178                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  36                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        1943606                       # DTB write accesses
system.switch_cpus2.dtb.data_hits             5738227                       # DTB hits
system.switch_cpus2.dtb.data_misses              1494                       # DTB misses
system.switch_cpus2.dtb.data_acv                   50                       # DTB access violations
system.switch_cpus2.dtb.data_accesses         5554258                       # DTB accesses
system.switch_cpus2.itb.fetch_hits            4026744                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1585                       # ITB misses
system.switch_cpus2.itb.fetch_acv                 228                       # ITB acv
system.switch_cpus2.itb.fetch_accesses        4028329                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                13443025                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles      4970428                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              28392181                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            4999605                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      2509764                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              7880005                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         289356                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles               107                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles          535                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        23404                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles         2242                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           85                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines          4126212                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        76514                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes              1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     13021484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.180411                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.068966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         7310822     56.14%     56.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          894898      6.87%     63.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          770929      5.92%     68.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          429722      3.30%     72.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          508659      3.91%     76.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          373384      2.87%     79.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          406129      3.12%     82.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          287599      2.21%     84.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         2039342     15.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     13021484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.371911                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.112038                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         4177074                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      3876983                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3942894                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       885371                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        139162                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       532565                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5550                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      26231662                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        22140                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        139162                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         4527844                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         259125                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1450131                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          4475541                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2169681                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      25722123                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         1525                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1946370                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         10790                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents         41913                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands     20112008                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     38136487                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     38074224                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups        62168                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps     18561523                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         1550490                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts       148441                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        14107                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4532589                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      3839177                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      2071462                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       323057                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        90337                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          24559086                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded       451334                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         24110761                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         3690                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1945343                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       965881                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       398683                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     13021484                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.851614                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.648727                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3472914     26.67%     26.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2484801     19.08%     45.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      3071213     23.59%     69.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      2045427     15.71%     85.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      1018341      7.82%     92.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       472529      3.63%     96.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       318402      2.45%     98.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       102024      0.78%     99.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        35833      0.28%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     13021484                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          11448      3.87%      3.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult           220      0.07%      3.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        170691     57.65%     61.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       113727     38.41%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass           38      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     18029954     74.78%     74.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       172074      0.71%     75.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     75.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd        12475      0.05%     75.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp         4098      0.02%     75.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt         8200      0.03%     75.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            1      0.00%     75.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv           15      0.00%     75.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     75.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     75.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     75.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     75.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     75.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     75.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     75.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     75.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     75.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     75.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     75.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     75.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      3822554     15.85%     91.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      2022363      8.39%     99.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess        38989      0.16%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      24110761                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.793552                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             296086                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.012280                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     61404971                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     26902219                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     23787988                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads       137811                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes        66974                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses        66721                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      24335774                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses          71035                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       426044                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       397353                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         3276                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        13463                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       143129                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads        16421                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked         9677                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        139162                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         214138                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        20962                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     25292742                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       146700                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      3839177                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      2071462                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts       435298                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           568                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        20293                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents        13463                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        71170                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        62901                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       134071                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     23981669                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      3754035                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       129092                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop               282322                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             5768922                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2920547                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           2014887                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.783949                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              23883391                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             23854709                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         16144397                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         24152769                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.774505                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.668428                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts      1957559                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        52651                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       129431                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     12707489                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.836094                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.034578                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3859655     30.37%     30.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2192231     17.25%     47.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      4351022     34.24%     81.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       515624      4.06%     85.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       492451      3.88%     89.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       270770      2.13%     91.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       244185      1.92%     93.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       150170      1.18%     95.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       631381      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     12707489                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     23332149                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      23332149                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               5370157                       # Number of memory references committed
system.switch_cpus2.commit.loads              3441824                       # Number of loads committed
system.switch_cpus2.commit.membars              11831                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           2810084                       # Number of branches committed
system.switch_cpus2.commit.fp_insts             66640                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         22763588                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       271614                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass       267104      1.14%      1.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu     17449891     74.79%     75.93% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult       169075      0.72%     76.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     76.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd        12463      0.05%     76.71% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp         4097      0.02%     76.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt         8194      0.04%     76.76% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            1      0.00%     76.76% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv           15      0.00%     76.76% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     76.76% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     76.76% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     76.76% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     76.76% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     76.76% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     76.76% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     76.76% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     76.76% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     76.76% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     76.76% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.76% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     76.76% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     76.76% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     76.76% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     76.76% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     76.76% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     76.76% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     76.76% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     76.76% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.76% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.76% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead      3453655     14.80%     91.57% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite      1928665      8.27%     99.83% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess        38989      0.17%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total     23332149                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events       631381                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads            37358471                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           50899354                       # The number of ROB writes
system.switch_cpus2.timesIdled                  18108                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 421541                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles              315322                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts           23065083                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             23065083                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.582830                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.582830                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.715766                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.715766                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        36580497                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19173050                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads            62096                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes           29205                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads         179435                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         54362                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups          46972                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted        39549                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         1700                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        25453                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          18649                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    73.268377                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           2727                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          133                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               44441                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1078                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   18                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            3434                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              18444                       # DTB write hits
system.switch_cpus3.dtb.write_misses              201                       # DTB write misses
system.switch_cpus3.dtb.write_acv                  24                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses           1291                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               62885                       # DTB hits
system.switch_cpus3.dtb.data_misses              1279                       # DTB misses
system.switch_cpus3.dtb.data_acv                   42                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            4725                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               7511                       # ITB hits
system.switch_cpus3.itb.fetch_misses              619                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   6                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           8130                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  325539                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles        73182                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                250691                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches              46972                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        21376                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               197210                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles           6674                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles          251                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        23898                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles          176                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            32596                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         1011                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       298065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.841062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.167442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          250185     83.94%     83.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            2565      0.86%     84.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2            8285      2.78%     87.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            2560      0.86%     88.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4            8566      2.87%     91.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            1843      0.62%     91.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            5339      1.79%     93.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            1413      0.47%     94.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           17309      5.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       298065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.144290                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.770080                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles           61232                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       194475                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            34472                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         4709                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          3177                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         1899                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          163                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        209437                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts          548                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          3177                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles           64476                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          36803                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       116651                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            35958                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        41000                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        196941                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           441                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents           522                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         29611                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       134026                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       234806                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       234531                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups          193                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       107418                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps           26608                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        10512                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          788                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            38183                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads        37605                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        20089                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         6178                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         2601                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            177869                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         7252                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           180588                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          384                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined        35487                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        18326                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5042                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       298065                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.605868                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.284254                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       225259     75.57%     75.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        24978      8.38%     83.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        15287      5.13%     89.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        14416      4.84%     93.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        12819      4.30%     98.22% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5         2707      0.91%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         1626      0.55%     99.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          563      0.19%     99.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          410      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       298065                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            114      1.52%      1.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      1.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      1.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      1.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      1.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      1.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      1.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      1.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      1.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      1.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      1.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      1.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      1.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      1.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      1.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      1.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      1.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      1.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      1.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      1.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      1.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      1.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      1.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      1.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      1.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      1.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      1.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      1.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          5235     70.01%     71.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         2129     28.47%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       106460     58.95%     58.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          143      0.08%     59.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     59.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           24      0.01%     59.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     59.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     59.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     59.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            3      0.00%     59.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     59.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     59.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     59.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     59.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     59.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     59.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     59.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     59.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     59.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     59.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     59.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     59.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead        47932     26.54%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        19087     10.57%     96.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         6933      3.84%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        180588                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.554735                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               7478                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.041409                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads       666343                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       220443                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       163903                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads          760                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes          419                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses          331                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        187657                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses            403                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads          777                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads         8441                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          256                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2652                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        12168                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          3177                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles           6969                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        25703                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       189400                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1178                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts        37605                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        20089                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         5964                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           167                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents        25499                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          256                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect          869                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         1819                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         2688                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       178378                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts        46095                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         2210                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                 4279                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs               64950                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           24584                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             18855                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.547947                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                166185                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               164234                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers            74617                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers            93186                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.504499                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.800732                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts        34926                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         2210                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         2463                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       291570                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.523072                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.520508                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       235558     80.79%     80.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        27067      9.28%     90.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        12102      4.15%     94.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3         3114      1.07%     95.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4         2333      0.80%     96.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         1678      0.58%     96.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         1320      0.45%     97.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7          927      0.32%     97.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8         7471      2.56%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       291570                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       152512                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        152512                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                 46601                       # Number of memory references committed
system.switch_cpus3.commit.loads                29164                       # Number of loads committed
system.switch_cpus3.commit.membars               1120                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             21833                       # Number of branches committed
system.switch_cpus3.commit.fp_insts               295                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           146313                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         1594                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         2884      1.89%      1.89% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu        94808     62.16%     64.06% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          127      0.08%     64.14% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     64.14% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd           24      0.02%     64.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     64.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     64.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     64.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            3      0.00%     64.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     64.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     64.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     64.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     64.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     64.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     64.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     64.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     64.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     64.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     64.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     64.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     64.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     64.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     64.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     64.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     64.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     64.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     64.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     64.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        30284     19.86%     84.01% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        17449     11.44%     95.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         6933      4.55%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       152512                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events         7471                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads              464781                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes             381468                       # The number of ROB writes
system.switch_cpus3.timesIdled                    986                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  27474                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles            13459932                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             149634                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               149634                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      2.175568                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.175568                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.459650                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.459650                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          222191                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         118760                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads              171                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes             174                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          19790                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          4711                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              63419                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             63415                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               217                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              217                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            17484                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq          256                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             202                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           123                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            325                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12042                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12042                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        12634                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        33310                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          282                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          119                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        75859                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        35558                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         4145                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         6628                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                168535                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       404224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1283655                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         9024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         1984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2427456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1375319                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       132608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       246352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5880622                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1210                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            93744                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.002774                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.052591                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  93484     99.72%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    260      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              93744                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           64335997                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           9698486                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          20055543                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy            212500                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy             79506                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          57628450                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          21116524                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3159235                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           4243253                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
