

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Sun Dec  3 19:55:40 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        pool
* Solution:       Pool_Row_pipeline_nf
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    20.184|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  27937|  27937|  27937|  27937|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop         |  27936|  27936|       873|          -|          -|    32|    no    |
        | + Row_Loop           |    871|    871|        67|          -|          -|    13|    no    |
        |  ++ Col_Loop         |     65|     65|         5|          -|          -|    13|    no    |
        |   +++ Pool_Row_Loop  |      2|      2|         2|          1|          1|     2|    yes   |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    432|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     132|    478|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    107|    -|
|Register         |        -|      -|     111|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     243|   1017|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |max_pool_1_fcmp_3bkb_U1  |max_pool_1_fcmp_3bkb  |        0|      0|  66|  239|    0|
    |max_pool_1_fcmp_3bkb_U2  |max_pool_1_fcmp_3bkb  |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                    |                      |        0|      0| 132|  478|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln28_fu_325_p2       |     *    |      0|  0|  17|           5|           5|
    |add_ln13_fu_240_p2       |     +    |      0|  0|  15|           8|           4|
    |add_ln28_1_fu_377_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln28_2_fu_394_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln28_fu_331_p2       |     +    |      0|  0|  14|          10|          10|
    |add_ln35_1_fu_611_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln35_fu_593_p2       |     +    |      0|  0|  15|           8|           8|
    |c_fu_272_p2              |     +    |      0|  0|  13|           4|           1|
    |f_fu_226_p2              |     +    |      0|  0|  15|           6|           1|
    |i_fu_316_p2              |     +    |      0|  0|  15|           5|           5|
    |mpr_fu_306_p2            |     +    |      0|  0|  10|           2|           1|
    |r_fu_252_p2              |     +    |      0|  0|  13|           4|           1|
    |and_ln28_1_fu_482_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_2_fu_569_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_3_fu_575_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_476_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_220_p2      |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln13_fu_246_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln16_fu_266_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln20_fu_300_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln28_1_fu_446_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_2_fu_458_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_464_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_4_fu_533_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_5_fu_539_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_6_fu_551_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_7_fu_557_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_440_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln26_fu_290_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln28_1_fu_470_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_2_fu_545_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_3_fu_563_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_4_fu_348_p2      |    or    |      0|  0|   6|           6|           6|
    |or_ln28_fu_452_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln28_1_fu_581_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_fu_488_p3    |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 432|         256|         186|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |c_0_reg_173              |   9|          2|    4|          8|
    |f_0_reg_138              |   9|          2|    6|         12|
    |max_0_reg_185            |   9|          2|   32|         64|
    |mpr_0_reg_198            |   9|          2|    2|          4|
    |phi_mul_reg_161          |   9|          2|    8|         16|
    |r_0_reg_150              |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 107|         22|   58|        122|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln13_reg_639         |   8|   0|    8|          0|
    |ap_CS_fsm                |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |c_0_reg_173              |   4|   0|    4|          0|
    |c_reg_661                |   4|   0|    4|          0|
    |f_0_reg_138              |   6|   0|    6|          0|
    |f_reg_624                |   6|   0|    6|          0|
    |icmp_ln20_reg_676        |   1|   0|    1|          0|
    |max_0_reg_185            |  32|   0|   32|          0|
    |mpr_0_reg_198            |   2|   0|    2|          0|
    |phi_mul_reg_161          |   8|   0|    8|          0|
    |r_0_reg_150              |   4|   0|    4|          0|
    |r_reg_647                |   4|   0|    4|          0|
    |shl_ln_reg_652           |   4|   0|    5|          1|
    |zext_ln13_1_reg_634      |   6|   0|   14|          8|
    |zext_ln13_reg_629        |   6|   0|   16|         10|
    |zext_ln20_1_reg_671      |   4|   0|   10|          6|
    |zext_ln26_reg_666        |   4|   0|   10|          6|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 111|   0|  142|         31|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_1_out_address0      | out |   15|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_ce0           | out |    1|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_q0            |  in |   32|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_address1      | out |   15|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_ce1           | out |    1|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_q1            |  in |   32|  ap_memory |   conv_1_out   |     array    |
|max_pool_1_out_address0  | out |   13|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_we0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_d0        | out |   32|  ap_memory | max_pool_1_out |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 7 6 
6 --> 5 
7 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_1_out) nounwind, !map !7"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5408 x float]* %max_pool_1_out) nounwind, !map !14"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @max_pool_1_str) nounwind"   --->   Operation 10 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %1" [pool/pooling.cpp:10]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %0 ], [ %f, %Filter_Loop_end ]"   --->   Operation 12 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.42ns)   --->   "%icmp_ln10 = icmp eq i6 %f_0, -32" [pool/pooling.cpp:10]   --->   Operation 13 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.82ns)   --->   "%f = add i6 %f_0, 1" [pool/pooling.cpp:10]   --->   Operation 15 'add' 'f' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %5, label %Filter_Loop_begin" [pool/pooling.cpp:10]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 17 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 18 'specregionbegin' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %f_0 to i16" [pool/pooling.cpp:13]   --->   Operation 19 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i6 %f_0 to i14" [pool/pooling.cpp:13]   --->   Operation 20 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.76ns)   --->   "br label %2" [pool/pooling.cpp:13]   --->   Operation 21 'br' <Predicate = (!icmp_ln10)> <Delay = 1.76>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "ret void" [pool/pooling.cpp:39]   --->   Operation 22 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %Filter_Loop_begin ], [ %r, %Row_Loop_end ]"   --->   Operation 23 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%phi_mul = phi i8 [ 0, %Filter_Loop_begin ], [ %add_ln13, %Row_Loop_end ]" [pool/pooling.cpp:13]   --->   Operation 24 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.91ns)   --->   "%add_ln13 = add i8 %phi_mul, 13" [pool/pooling.cpp:13]   --->   Operation 25 'add' 'add_ln13' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %r_0, -3" [pool/pooling.cpp:13]   --->   Operation 26 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 27 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [pool/pooling.cpp:13]   --->   Operation 28 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %Filter_Loop_end, label %Row_Loop_begin" [pool/pooling.cpp:13]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [pool/pooling.cpp:14]   --->   Operation 30 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [pool/pooling.cpp:14]   --->   Operation 31 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)" [pool/pooling.cpp:25]   --->   Operation 32 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.76ns)   --->   "br label %3" [pool/pooling.cpp:16]   --->   Operation 33 'br' <Predicate = (!icmp_ln13)> <Delay = 1.76>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp) nounwind" [pool/pooling.cpp:38]   --->   Operation 34 'specregionend' 'empty_12' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br label %1" [pool/pooling.cpp:10]   --->   Operation 35 'br' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 36 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %c_0, -3" [pool/pooling.cpp:16]   --->   Operation 37 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 38 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [pool/pooling.cpp:16]   --->   Operation 39 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %Row_Loop_end, label %Col_Loop_begin" [pool/pooling.cpp:16]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:17]   --->   Operation 41 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:17]   --->   Operation 42 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0, i1 false)" [pool/pooling.cpp:26]   --->   Operation 43 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %shl_ln1 to i10" [pool/pooling.cpp:26]   --->   Operation 44 'zext' 'zext_ln26' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%or_ln26 = or i5 %shl_ln1, 1" [pool/pooling.cpp:26]   --->   Operation 45 'or' 'or_ln26' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i5 %or_ln26 to i10" [pool/pooling.cpp:20]   --->   Operation 46 'zext' 'zext_ln20_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.76ns)   --->   "br label %4" [pool/pooling.cpp:20]   --->   Operation 47 'br' <Predicate = (!icmp_ln16)> <Delay = 1.76>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_2) nounwind" [pool/pooling.cpp:37]   --->   Operation 48 'specregionend' 'empty_11' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br label %2" [pool/pooling.cpp:13]   --->   Operation 49 'br' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 12.4>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%max_0 = phi float [ 0x3810000000000000, %Col_Loop_begin ], [ %select_ln28_1, %Pool_Row_Loop ]" [pool/pooling.cpp:28]   --->   Operation 50 'phi' 'max_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%mpr_0 = phi i2 [ 0, %Col_Loop_begin ], [ %mpr, %Pool_Row_Loop ]"   --->   Operation 51 'phi' 'mpr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.95ns)   --->   "%icmp_ln20 = icmp eq i2 %mpr_0, -2" [pool/pooling.cpp:20]   --->   Operation 52 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 53 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.56ns)   --->   "%mpr = add i2 %mpr_0, 1" [pool/pooling.cpp:20]   --->   Operation 54 'add' 'mpr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %Col_Loop_end, label %Pool_Row_Loop" [pool/pooling.cpp:20]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i2 %mpr_0 to i5" [pool/pooling.cpp:20]   --->   Operation 56 'zext' 'zext_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.78ns)   --->   "%i = add i5 %shl_ln, %zext_ln20" [pool/pooling.cpp:25]   --->   Operation 57 'add' 'i' <Predicate = (!icmp_ln20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %i to i10" [pool/pooling.cpp:28]   --->   Operation 58 'zext' 'zext_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (3.78ns)   --->   "%mul_ln28 = mul i10 26, %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 59 'mul' 'mul_ln28' <Predicate = (!icmp_ln20)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (1.73ns)   --->   "%add_ln28 = add i10 %zext_ln26, %mul_ln28" [pool/pooling.cpp:28]   --->   Operation 60 'add' 'add_ln28' <Predicate = (!icmp_ln20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i10 %add_ln28 to i1" [pool/pooling.cpp:28]   --->   Operation 61 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %trunc_ln28, i5 0)" [pool/pooling.cpp:28]   --->   Operation 62 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.97ns)   --->   "%or_ln28_4 = or i6 %tmp_s, %f_0" [pool/pooling.cpp:28]   --->   Operation 63 'or' 'or_ln28_4' <Predicate = (!icmp_ln20)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_11 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %add_ln28, i32 1, i32 9)" [pool/pooling.cpp:28]   --->   Operation 64 'partselect' 'tmp_11' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_12 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_11, i6 %or_ln28_4)" [pool/pooling.cpp:28]   --->   Operation 65 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i15 %tmp_12 to i64" [pool/pooling.cpp:28]   --->   Operation 66 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%conv_1_out_addr = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_1" [pool/pooling.cpp:28]   --->   Operation 67 'getelementptr' 'conv_1_out_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.73ns)   --->   "%add_ln28_1 = add i10 %zext_ln20_1, %mul_ln28" [pool/pooling.cpp:28]   --->   Operation 68 'add' 'add_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_13 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_1, i5 0)" [pool/pooling.cpp:28]   --->   Operation 69 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i15 %tmp_13 to i16" [pool/pooling.cpp:28]   --->   Operation 70 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.94ns)   --->   "%add_ln28_2 = add i16 %zext_ln13, %zext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 71 'add' 'add_ln28_2' <Predicate = (!icmp_ln20)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i16 %add_ln28_2 to i64" [pool/pooling.cpp:28]   --->   Operation 72 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%conv_1_out_addr_1 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 73 'getelementptr' 'conv_1_out_addr_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 74 [2/2] (3.25ns)   --->   "%conv_1_out_load = load float* %conv_1_out_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 74 'load' 'conv_1_out_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 75 [2/2] (3.25ns)   --->   "%conv_1_out_load_1 = load float* %conv_1_out_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 75 'load' 'conv_1_out_load_1' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 6 <SV = 5> <Delay = 20.1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 76 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pool/pooling.cpp:21]   --->   Operation 77 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [pool/pooling.cpp:22]   --->   Operation 78 'specpipeline' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 79 [1/2] (3.25ns)   --->   "%conv_1_out_load = load float* %conv_1_out_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 79 'load' 'conv_1_out_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast float %conv_1_out_load to i32" [pool/pooling.cpp:28]   --->   Operation 80 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 81 'partselect' 'tmp_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i32 %bitcast_ln28 to i23" [pool/pooling.cpp:28]   --->   Operation 82 'trunc' 'trunc_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast float %max_0 to i32" [pool/pooling.cpp:28]   --->   Operation 83 'bitcast' 'bitcast_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 84 'partselect' 'tmp_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i32 %bitcast_ln28_1 to i23" [pool/pooling.cpp:28]   --->   Operation 85 'trunc' 'trunc_ln28_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (1.55ns)   --->   "%icmp_ln28 = icmp ne i8 %tmp_1, -1" [pool/pooling.cpp:28]   --->   Operation 86 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln20)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (2.44ns)   --->   "%icmp_ln28_1 = icmp eq i23 %trunc_ln28_1, 0" [pool/pooling.cpp:28]   --->   Operation 87 'icmp' 'icmp_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28 = or i1 %icmp_ln28_1, %icmp_ln28" [pool/pooling.cpp:28]   --->   Operation 88 'or' 'or_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (1.55ns)   --->   "%icmp_ln28_2 = icmp ne i8 %tmp_5, -1" [pool/pooling.cpp:28]   --->   Operation 89 'icmp' 'icmp_ln28_2' <Predicate = (!icmp_ln20)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (2.44ns)   --->   "%icmp_ln28_3 = icmp eq i23 %trunc_ln28_2, 0" [pool/pooling.cpp:28]   --->   Operation 90 'icmp' 'icmp_ln28_3' <Predicate = (!icmp_ln20)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2" [pool/pooling.cpp:28]   --->   Operation 91 'or' 'or_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%and_ln28 = and i1 %or_ln28, %or_ln28_1" [pool/pooling.cpp:28]   --->   Operation 92 'and' 'and_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (6.78ns)   --->   "%tmp_6 = fcmp ogt float %conv_1_out_load, %max_0" [pool/pooling.cpp:28]   --->   Operation 93 'fcmp' 'tmp_6' <Predicate = (!icmp_ln20)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_1 = and i1 %and_ln28, %tmp_6" [pool/pooling.cpp:28]   --->   Operation 94 'and' 'and_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28_1, float %conv_1_out_load, float %max_0" [pool/pooling.cpp:28]   --->   Operation 95 'select' 'select_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 96 [1/2] (3.25ns)   --->   "%conv_1_out_load_1 = load float* %conv_1_out_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 96 'load' 'conv_1_out_load_1' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%bitcast_ln28_2 = bitcast float %conv_1_out_load_1 to i32" [pool/pooling.cpp:28]   --->   Operation 97 'bitcast' 'bitcast_ln28_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_2, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 98 'partselect' 'tmp_7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = trunc i32 %bitcast_ln28_2 to i23" [pool/pooling.cpp:28]   --->   Operation 99 'trunc' 'trunc_ln28_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%bitcast_ln28_3 = bitcast float %select_ln28 to i32" [pool/pooling.cpp:28]   --->   Operation 100 'bitcast' 'bitcast_ln28_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_3, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 101 'partselect' 'tmp_8' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln28_4 = trunc i32 %bitcast_ln28_3 to i23" [pool/pooling.cpp:28]   --->   Operation 102 'trunc' 'trunc_ln28_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (1.55ns)   --->   "%icmp_ln28_4 = icmp ne i8 %tmp_7, -1" [pool/pooling.cpp:28]   --->   Operation 103 'icmp' 'icmp_ln28_4' <Predicate = (!icmp_ln20)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (2.44ns)   --->   "%icmp_ln28_5 = icmp eq i23 %trunc_ln28_3, 0" [pool/pooling.cpp:28]   --->   Operation 104 'icmp' 'icmp_ln28_5' <Predicate = (!icmp_ln20)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%or_ln28_2 = or i1 %icmp_ln28_5, %icmp_ln28_4" [pool/pooling.cpp:28]   --->   Operation 105 'or' 'or_ln28_2' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (1.55ns)   --->   "%icmp_ln28_6 = icmp ne i8 %tmp_8, -1" [pool/pooling.cpp:28]   --->   Operation 106 'icmp' 'icmp_ln28_6' <Predicate = (!icmp_ln20)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (2.44ns)   --->   "%icmp_ln28_7 = icmp eq i23 %trunc_ln28_4, 0" [pool/pooling.cpp:28]   --->   Operation 107 'icmp' 'icmp_ln28_7' <Predicate = (!icmp_ln20)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%or_ln28_3 = or i1 %icmp_ln28_7, %icmp_ln28_6" [pool/pooling.cpp:28]   --->   Operation 108 'or' 'or_ln28_3' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%and_ln28_2 = and i1 %or_ln28_2, %or_ln28_3" [pool/pooling.cpp:28]   --->   Operation 109 'and' 'and_ln28_2' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (6.78ns)   --->   "%tmp_9 = fcmp ogt float %conv_1_out_load_1, %select_ln28" [pool/pooling.cpp:28]   --->   Operation 110 'fcmp' 'tmp_9' <Predicate = (!icmp_ln20)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_3 = and i1 %and_ln28_2, %tmp_9" [pool/pooling.cpp:28]   --->   Operation 111 'and' 'and_ln28_3' <Predicate = (!icmp_ln20)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %and_ln28_3, float %conv_1_out_load_1, float %select_ln28" [pool/pooling.cpp:28]   --->   Operation 112 'select' 'select_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_4) nounwind" [pool/pooling.cpp:33]   --->   Operation 113 'specregionend' 'empty_9' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "br label %4" [pool/pooling.cpp:20]   --->   Operation 114 'br' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 6.84>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %c_0 to i8" [pool/pooling.cpp:35]   --->   Operation 115 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (1.91ns)   --->   "%add_ln35 = add i8 %phi_mul, %zext_ln35" [pool/pooling.cpp:35]   --->   Operation 116 'add' 'add_ln35' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_10 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35, i5 0)" [pool/pooling.cpp:35]   --->   Operation 117 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i13 %tmp_10 to i14" [pool/pooling.cpp:35]   --->   Operation 118 'zext' 'zext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (1.67ns)   --->   "%add_ln35_1 = add i14 %zext_ln35_1, %zext_ln13_1" [pool/pooling.cpp:35]   --->   Operation 119 'add' 'add_ln35_1' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i14 %add_ln35_1 to i64" [pool/pooling.cpp:35]   --->   Operation 120 'zext' 'zext_ln35_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_2" [pool/pooling.cpp:35]   --->   Operation 121 'getelementptr' 'max_pool_1_out_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (3.25ns)   --->   "store float %max_0, float* %max_pool_1_out_addr, align 4" [pool/pooling.cpp:35]   --->   Operation 122 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_3) nounwind" [pool/pooling.cpp:36]   --->   Operation 123 'specregionend' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "br label %3" [pool/pooling.cpp:16]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 00000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000]
spectopmodule_ln0   (spectopmodule    ) [ 00000000]
br_ln10             (br               ) [ 01111111]
f_0                 (phi              ) [ 00101111]
icmp_ln10           (icmp             ) [ 00111111]
empty               (speclooptripcount) [ 00000000]
f                   (add              ) [ 01111111]
br_ln10             (br               ) [ 00000000]
specloopname_ln11   (specloopname     ) [ 00000000]
tmp                 (specregionbegin  ) [ 00011111]
zext_ln13           (zext             ) [ 00011111]
zext_ln13_1         (zext             ) [ 00011111]
br_ln13             (br               ) [ 00111111]
ret_ln39            (ret              ) [ 00000000]
r_0                 (phi              ) [ 00010000]
phi_mul             (phi              ) [ 00010111]
add_ln13            (add              ) [ 00111111]
icmp_ln13           (icmp             ) [ 00111111]
empty_6             (speclooptripcount) [ 00000000]
r                   (add              ) [ 00111111]
br_ln13             (br               ) [ 00000000]
specloopname_ln14   (specloopname     ) [ 00000000]
tmp_2               (specregionbegin  ) [ 00001111]
shl_ln              (bitconcatenate   ) [ 00001111]
br_ln16             (br               ) [ 00111111]
empty_12            (specregionend    ) [ 00000000]
br_ln10             (br               ) [ 01111111]
c_0                 (phi              ) [ 00001111]
icmp_ln16           (icmp             ) [ 00111111]
empty_7             (speclooptripcount) [ 00000000]
c                   (add              ) [ 00111111]
br_ln16             (br               ) [ 00000000]
specloopname_ln17   (specloopname     ) [ 00000000]
tmp_3               (specregionbegin  ) [ 00000111]
shl_ln1             (bitconcatenate   ) [ 00000000]
zext_ln26           (zext             ) [ 00000110]
or_ln26             (or               ) [ 00000000]
zext_ln20_1         (zext             ) [ 00000110]
br_ln20             (br               ) [ 00111111]
empty_11            (specregionend    ) [ 00000000]
br_ln13             (br               ) [ 00111111]
max_0               (phi              ) [ 00000111]
mpr_0               (phi              ) [ 00000100]
icmp_ln20           (icmp             ) [ 00111111]
empty_8             (speclooptripcount) [ 00000000]
mpr                 (add              ) [ 00111111]
br_ln20             (br               ) [ 00000000]
zext_ln20           (zext             ) [ 00000000]
i                   (add              ) [ 00000000]
zext_ln28           (zext             ) [ 00000000]
mul_ln28            (mul              ) [ 00000000]
add_ln28            (add              ) [ 00000000]
trunc_ln28          (trunc            ) [ 00000000]
tmp_s               (bitconcatenate   ) [ 00000000]
or_ln28_4           (or               ) [ 00000000]
tmp_11              (partselect       ) [ 00000000]
tmp_12              (bitconcatenate   ) [ 00000000]
zext_ln28_1         (zext             ) [ 00000000]
conv_1_out_addr     (getelementptr    ) [ 00000110]
add_ln28_1          (add              ) [ 00000000]
tmp_13              (bitconcatenate   ) [ 00000000]
zext_ln28_2         (zext             ) [ 00000000]
add_ln28_2          (add              ) [ 00000000]
zext_ln28_3         (zext             ) [ 00000000]
conv_1_out_addr_1   (getelementptr    ) [ 00000110]
specloopname_ln21   (specloopname     ) [ 00000000]
tmp_4               (specregionbegin  ) [ 00000000]
specpipeline_ln22   (specpipeline     ) [ 00000000]
conv_1_out_load     (load             ) [ 00000000]
bitcast_ln28        (bitcast          ) [ 00000000]
tmp_1               (partselect       ) [ 00000000]
trunc_ln28_1        (trunc            ) [ 00000000]
bitcast_ln28_1      (bitcast          ) [ 00000000]
tmp_5               (partselect       ) [ 00000000]
trunc_ln28_2        (trunc            ) [ 00000000]
icmp_ln28           (icmp             ) [ 00000000]
icmp_ln28_1         (icmp             ) [ 00000000]
or_ln28             (or               ) [ 00000000]
icmp_ln28_2         (icmp             ) [ 00000000]
icmp_ln28_3         (icmp             ) [ 00000000]
or_ln28_1           (or               ) [ 00000000]
and_ln28            (and              ) [ 00000000]
tmp_6               (fcmp             ) [ 00000000]
and_ln28_1          (and              ) [ 00000000]
select_ln28         (select           ) [ 00000000]
conv_1_out_load_1   (load             ) [ 00000000]
bitcast_ln28_2      (bitcast          ) [ 00000000]
tmp_7               (partselect       ) [ 00000000]
trunc_ln28_3        (trunc            ) [ 00000000]
bitcast_ln28_3      (bitcast          ) [ 00000000]
tmp_8               (partselect       ) [ 00000000]
trunc_ln28_4        (trunc            ) [ 00000000]
icmp_ln28_4         (icmp             ) [ 00000000]
icmp_ln28_5         (icmp             ) [ 00000000]
or_ln28_2           (or               ) [ 00000000]
icmp_ln28_6         (icmp             ) [ 00000000]
icmp_ln28_7         (icmp             ) [ 00000000]
or_ln28_3           (or               ) [ 00000000]
and_ln28_2          (and              ) [ 00000000]
tmp_9               (fcmp             ) [ 00000000]
and_ln28_3          (and              ) [ 00000000]
select_ln28_1       (select           ) [ 00111111]
empty_9             (specregionend    ) [ 00000000]
br_ln20             (br               ) [ 00111111]
zext_ln35           (zext             ) [ 00000000]
add_ln35            (add              ) [ 00000000]
tmp_10              (bitconcatenate   ) [ 00000000]
zext_ln35_1         (zext             ) [ 00000000]
add_ln35_1          (add              ) [ 00000000]
zext_ln35_2         (zext             ) [ 00000000]
max_pool_1_out_addr (getelementptr    ) [ 00000000]
store_ln35          (store            ) [ 00000000]
empty_10            (specregionend    ) [ 00000000]
br_ln16             (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_1_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i9.i6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="conv_1_out_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="15" slack="0"/>
<pin id="104" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr/5 "/>
</bind>
</comp>

<comp id="107" class="1004" name="conv_1_out_addr_1_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="16" slack="0"/>
<pin id="111" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr_1/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="15" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="0"/>
<pin id="120" dir="0" index="4" bw="15" slack="2147483647"/>
<pin id="121" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="0"/>
<pin id="123" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_load/5 conv_1_out_load_1/5 "/>
</bind>
</comp>

<comp id="125" class="1004" name="max_pool_1_out_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="14" slack="0"/>
<pin id="129" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_addr/7 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln35_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="13" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="1"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/7 "/>
</bind>
</comp>

<comp id="138" class="1005" name="f_0_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="6" slack="1"/>
<pin id="140" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="f_0_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="6" slack="0"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="r_0_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="1"/>
<pin id="152" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="r_0_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="4" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/3 "/>
</bind>
</comp>

<comp id="161" class="1005" name="phi_mul_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="1"/>
<pin id="163" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="phi_mul_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="8" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="173" class="1005" name="c_0_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="1"/>
<pin id="175" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="c_0_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="4" slack="0"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/4 "/>
</bind>
</comp>

<comp id="185" class="1005" name="max_0_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_0 (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="max_0_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="32" slack="1"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_0/5 "/>
</bind>
</comp>

<comp id="198" class="1005" name="mpr_0_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="1"/>
<pin id="200" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr_0 (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="mpr_0_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="2" slack="0"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpr_0/5 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_6_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="1"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_9_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln10_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="6" slack="0"/>
<pin id="222" dir="0" index="1" bw="6" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="f_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="6" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln13_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="0"/>
<pin id="234" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln13_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="6" slack="0"/>
<pin id="238" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln13_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="5" slack="0"/>
<pin id="243" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln13_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="0"/>
<pin id="248" dir="0" index="1" bw="4" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="r_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="shl_ln_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="0"/>
<pin id="260" dir="0" index="1" bw="4" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_ln16_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="0"/>
<pin id="268" dir="0" index="1" bw="4" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="c_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="shl_ln1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="0"/>
<pin id="280" dir="0" index="1" bw="4" slack="0"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln26_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="0"/>
<pin id="288" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="or_ln26_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="0"/>
<pin id="292" dir="0" index="1" bw="5" slack="0"/>
<pin id="293" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln20_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="0"/>
<pin id="298" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_1/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln20_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="2" slack="0"/>
<pin id="302" dir="0" index="1" bw="2" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="mpr_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="2" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpr/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln20_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="2" slack="0"/>
<pin id="314" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="i_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="2"/>
<pin id="318" dir="0" index="1" bw="2" slack="0"/>
<pin id="319" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln28_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="0"/>
<pin id="323" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="mul_ln28_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="6" slack="0"/>
<pin id="327" dir="0" index="1" bw="5" slack="0"/>
<pin id="328" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="add_ln28_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="5" slack="1"/>
<pin id="333" dir="0" index="1" bw="10" slack="0"/>
<pin id="334" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="trunc_ln28_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="10" slack="0"/>
<pin id="338" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_s_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="6" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="1" slack="0"/>
<pin id="344" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="or_ln28_4_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="6" slack="0"/>
<pin id="350" dir="0" index="1" bw="6" slack="3"/>
<pin id="351" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_4/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_11_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="9" slack="0"/>
<pin id="356" dir="0" index="1" bw="10" slack="0"/>
<pin id="357" dir="0" index="2" bw="1" slack="0"/>
<pin id="358" dir="0" index="3" bw="5" slack="0"/>
<pin id="359" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_12_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="15" slack="0"/>
<pin id="366" dir="0" index="1" bw="9" slack="0"/>
<pin id="367" dir="0" index="2" bw="6" slack="0"/>
<pin id="368" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln28_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="15" slack="0"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln28_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="5" slack="1"/>
<pin id="379" dir="0" index="1" bw="10" slack="0"/>
<pin id="380" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_13_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="15" slack="0"/>
<pin id="384" dir="0" index="1" bw="10" slack="0"/>
<pin id="385" dir="0" index="2" bw="1" slack="0"/>
<pin id="386" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln28_2_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="15" slack="0"/>
<pin id="392" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln28_2_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="6" slack="3"/>
<pin id="396" dir="0" index="1" bw="15" slack="0"/>
<pin id="397" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_2/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln28_3_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="0"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/5 "/>
</bind>
</comp>

<comp id="404" class="1004" name="bitcast_ln28_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="0" index="2" bw="6" slack="0"/>
<pin id="412" dir="0" index="3" bw="6" slack="0"/>
<pin id="413" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="trunc_ln28_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_1/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="bitcast_ln28_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_1/6 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_5_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="0" index="2" bw="6" slack="0"/>
<pin id="430" dir="0" index="3" bw="6" slack="0"/>
<pin id="431" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="trunc_ln28_2_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_2/6 "/>
</bind>
</comp>

<comp id="440" class="1004" name="icmp_ln28_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="0"/>
<pin id="442" dir="0" index="1" bw="8" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/6 "/>
</bind>
</comp>

<comp id="446" class="1004" name="icmp_ln28_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="23" slack="0"/>
<pin id="448" dir="0" index="1" bw="23" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_1/6 "/>
</bind>
</comp>

<comp id="452" class="1004" name="or_ln28_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/6 "/>
</bind>
</comp>

<comp id="458" class="1004" name="icmp_ln28_2_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="8" slack="0"/>
<pin id="460" dir="0" index="1" bw="8" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_2/6 "/>
</bind>
</comp>

<comp id="464" class="1004" name="icmp_ln28_3_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="23" slack="0"/>
<pin id="466" dir="0" index="1" bw="23" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_3/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="or_ln28_1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_1/6 "/>
</bind>
</comp>

<comp id="476" class="1004" name="and_ln28_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/6 "/>
</bind>
</comp>

<comp id="482" class="1004" name="and_ln28_1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_1/6 "/>
</bind>
</comp>

<comp id="488" class="1004" name="select_ln28_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="0"/>
<pin id="491" dir="0" index="2" bw="32" slack="1"/>
<pin id="492" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/6 "/>
</bind>
</comp>

<comp id="497" class="1004" name="bitcast_ln28_2_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_2/6 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_7_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="0"/>
<pin id="504" dir="0" index="2" bw="6" slack="0"/>
<pin id="505" dir="0" index="3" bw="6" slack="0"/>
<pin id="506" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="511" class="1004" name="trunc_ln28_3_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_3/6 "/>
</bind>
</comp>

<comp id="515" class="1004" name="bitcast_ln28_3_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_3/6 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_8_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="0"/>
<pin id="521" dir="0" index="1" bw="32" slack="0"/>
<pin id="522" dir="0" index="2" bw="6" slack="0"/>
<pin id="523" dir="0" index="3" bw="6" slack="0"/>
<pin id="524" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="529" class="1004" name="trunc_ln28_4_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_4/6 "/>
</bind>
</comp>

<comp id="533" class="1004" name="icmp_ln28_4_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="0"/>
<pin id="535" dir="0" index="1" bw="8" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_4/6 "/>
</bind>
</comp>

<comp id="539" class="1004" name="icmp_ln28_5_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="23" slack="0"/>
<pin id="541" dir="0" index="1" bw="23" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_5/6 "/>
</bind>
</comp>

<comp id="545" class="1004" name="or_ln28_2_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_2/6 "/>
</bind>
</comp>

<comp id="551" class="1004" name="icmp_ln28_6_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="0"/>
<pin id="553" dir="0" index="1" bw="8" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_6/6 "/>
</bind>
</comp>

<comp id="557" class="1004" name="icmp_ln28_7_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="23" slack="0"/>
<pin id="559" dir="0" index="1" bw="23" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_7/6 "/>
</bind>
</comp>

<comp id="563" class="1004" name="or_ln28_3_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_3/6 "/>
</bind>
</comp>

<comp id="569" class="1004" name="and_ln28_2_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_2/6 "/>
</bind>
</comp>

<comp id="575" class="1004" name="and_ln28_3_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_3/6 "/>
</bind>
</comp>

<comp id="581" class="1004" name="select_ln28_1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="32" slack="0"/>
<pin id="584" dir="0" index="2" bw="32" slack="0"/>
<pin id="585" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/6 "/>
</bind>
</comp>

<comp id="589" class="1004" name="zext_ln35_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="4" slack="2"/>
<pin id="591" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/7 "/>
</bind>
</comp>

<comp id="593" class="1004" name="add_ln35_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="8" slack="3"/>
<pin id="595" dir="0" index="1" bw="4" slack="0"/>
<pin id="596" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/7 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_10_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="13" slack="0"/>
<pin id="601" dir="0" index="1" bw="8" slack="0"/>
<pin id="602" dir="0" index="2" bw="1" slack="0"/>
<pin id="603" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="607" class="1004" name="zext_ln35_1_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="13" slack="0"/>
<pin id="609" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/7 "/>
</bind>
</comp>

<comp id="611" class="1004" name="add_ln35_1_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="13" slack="0"/>
<pin id="613" dir="0" index="1" bw="6" slack="4"/>
<pin id="614" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/7 "/>
</bind>
</comp>

<comp id="616" class="1004" name="zext_ln35_2_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="14" slack="0"/>
<pin id="618" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/7 "/>
</bind>
</comp>

<comp id="624" class="1005" name="f_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="6" slack="0"/>
<pin id="626" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="629" class="1005" name="zext_ln13_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="16" slack="3"/>
<pin id="631" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="634" class="1005" name="zext_ln13_1_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="14" slack="4"/>
<pin id="636" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln13_1 "/>
</bind>
</comp>

<comp id="639" class="1005" name="add_ln13_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="8" slack="0"/>
<pin id="641" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="647" class="1005" name="r_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="4" slack="0"/>
<pin id="649" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="652" class="1005" name="shl_ln_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="5" slack="2"/>
<pin id="654" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="657" class="1005" name="icmp_ln16_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="1"/>
<pin id="659" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="661" class="1005" name="c_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="4" slack="0"/>
<pin id="663" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="666" class="1005" name="zext_ln26_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="10" slack="1"/>
<pin id="668" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="671" class="1005" name="zext_ln20_1_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="10" slack="1"/>
<pin id="673" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln20_1 "/>
</bind>
</comp>

<comp id="676" class="1005" name="icmp_ln20_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="1"/>
<pin id="678" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="680" class="1005" name="mpr_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="2" slack="0"/>
<pin id="682" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="mpr "/>
</bind>
</comp>

<comp id="685" class="1005" name="conv_1_out_addr_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="15" slack="1"/>
<pin id="687" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr "/>
</bind>
</comp>

<comp id="690" class="1005" name="conv_1_out_addr_1_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="15" slack="1"/>
<pin id="692" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr_1 "/>
</bind>
</comp>

<comp id="695" class="1005" name="select_ln28_1_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="1"/>
<pin id="697" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="74" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="74" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="100" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="107" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="74" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="125" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="142" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="28" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="165" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="177" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="188"><net_src comp="50" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="196"><net_src comp="185" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="190" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="201"><net_src comp="52" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="114" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="185" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="114" pin="7"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="142" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="12" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="142" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="18" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="142" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="142" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="165" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="30" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="154" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="32" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="154" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="36" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="40" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="154" pin="4"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="42" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="270"><net_src comp="177" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="32" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="177" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="36" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="40" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="177" pin="4"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="42" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="289"><net_src comp="278" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="278" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="48" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="202" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="54" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="202" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="58" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="202" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="312" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="316" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="60" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="321" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="325" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="339"><net_src comp="331" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="62" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="336" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="64" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="352"><net_src comp="340" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="138" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="360"><net_src comp="66" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="331" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="362"><net_src comp="68" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="363"><net_src comp="70" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="369"><net_src comp="72" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="354" pin="4"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="348" pin="2"/><net_sink comp="364" pin=2"/></net>

<net id="375"><net_src comp="364" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="381"><net_src comp="325" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="76" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="377" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="64" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="393"><net_src comp="382" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="390" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="394" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="407"><net_src comp="114" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="414"><net_src comp="88" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="404" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="90" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="417"><net_src comp="92" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="421"><net_src comp="404" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="185" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="432"><net_src comp="88" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="422" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="434"><net_src comp="90" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="435"><net_src comp="92" pin="0"/><net_sink comp="426" pin=3"/></net>

<net id="439"><net_src comp="422" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="408" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="94" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="418" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="96" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="446" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="440" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="426" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="94" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="436" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="96" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="458" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="452" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="470" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="476" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="209" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="493"><net_src comp="482" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="114" pin="3"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="185" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="496"><net_src comp="488" pin="3"/><net_sink comp="215" pin=1"/></net>

<net id="500"><net_src comp="114" pin="7"/><net_sink comp="497" pin=0"/></net>

<net id="507"><net_src comp="88" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="497" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="509"><net_src comp="90" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="510"><net_src comp="92" pin="0"/><net_sink comp="501" pin=3"/></net>

<net id="514"><net_src comp="497" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="488" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="525"><net_src comp="88" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="515" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="527"><net_src comp="90" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="528"><net_src comp="92" pin="0"/><net_sink comp="519" pin=3"/></net>

<net id="532"><net_src comp="515" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="501" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="94" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="511" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="96" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="539" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="533" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="519" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="94" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="529" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="96" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="557" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="551" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="545" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="563" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="569" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="215" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="586"><net_src comp="575" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="114" pin="7"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="488" pin="3"/><net_sink comp="581" pin=2"/></net>

<net id="592"><net_src comp="173" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="161" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="589" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="604"><net_src comp="98" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="593" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="64" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="610"><net_src comp="599" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="615"><net_src comp="607" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="619"><net_src comp="611" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="627"><net_src comp="226" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="632"><net_src comp="232" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="637"><net_src comp="236" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="642"><net_src comp="240" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="650"><net_src comp="252" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="655"><net_src comp="258" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="660"><net_src comp="266" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="272" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="669"><net_src comp="286" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="674"><net_src comp="296" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="679"><net_src comp="300" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="306" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="688"><net_src comp="100" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="693"><net_src comp="107" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="698"><net_src comp="581" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="190" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_1_out | {7 }
 - Input state : 
	Port: max_pool_1 : conv_1_out | {5 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		f : 1
		br_ln10 : 2
		zext_ln13 : 1
		zext_ln13_1 : 1
	State 3
		add_ln13 : 1
		icmp_ln13 : 1
		r : 1
		br_ln13 : 2
		shl_ln : 1
	State 4
		icmp_ln16 : 1
		c : 1
		br_ln16 : 2
		shl_ln1 : 1
		zext_ln26 : 2
		or_ln26 : 2
		zext_ln20_1 : 2
	State 5
		icmp_ln20 : 1
		mpr : 1
		br_ln20 : 2
		zext_ln20 : 1
		i : 2
		zext_ln28 : 3
		mul_ln28 : 4
		add_ln28 : 5
		trunc_ln28 : 6
		tmp_s : 7
		or_ln28_4 : 8
		tmp_11 : 6
		tmp_12 : 8
		zext_ln28_1 : 9
		conv_1_out_addr : 10
		add_ln28_1 : 5
		tmp_13 : 6
		zext_ln28_2 : 7
		add_ln28_2 : 8
		zext_ln28_3 : 9
		conv_1_out_addr_1 : 10
		conv_1_out_load : 11
		conv_1_out_load_1 : 11
	State 6
		bitcast_ln28 : 1
		tmp_1 : 2
		trunc_ln28_1 : 2
		tmp_5 : 1
		trunc_ln28_2 : 1
		icmp_ln28 : 3
		icmp_ln28_1 : 3
		or_ln28 : 4
		icmp_ln28_2 : 2
		icmp_ln28_3 : 2
		or_ln28_1 : 3
		and_ln28 : 4
		tmp_6 : 1
		and_ln28_1 : 4
		select_ln28 : 4
		bitcast_ln28_2 : 1
		tmp_7 : 2
		trunc_ln28_3 : 2
		bitcast_ln28_3 : 5
		tmp_8 : 6
		trunc_ln28_4 : 6
		icmp_ln28_4 : 3
		icmp_ln28_5 : 3
		or_ln28_2 : 4
		icmp_ln28_6 : 7
		icmp_ln28_7 : 7
		or_ln28_3 : 8
		and_ln28_2 : 8
		tmp_9 : 5
		and_ln28_3 : 8
		select_ln28_1 : 8
		empty_9 : 1
	State 7
		add_ln35 : 1
		tmp_10 : 2
		zext_ln35_1 : 3
		add_ln35_1 : 4
		zext_ln35_2 : 5
		max_pool_1_out_addr : 6
		store_ln35 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |     tmp_6_fu_209     |    0    |    66   |   239   |
|          |     tmp_9_fu_215     |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |       f_fu_226       |    0    |    0    |    15   |
|          |    add_ln13_fu_240   |    0    |    0    |    15   |
|          |       r_fu_252       |    0    |    0    |    13   |
|          |       c_fu_272       |    0    |    0    |    13   |
|          |      mpr_fu_306      |    0    |    0    |    10   |
|    add   |       i_fu_316       |    0    |    0    |    15   |
|          |    add_ln28_fu_331   |    0    |    0    |    14   |
|          |   add_ln28_1_fu_377  |    0    |    0    |    14   |
|          |   add_ln28_2_fu_394  |    0    |    0    |    21   |
|          |    add_ln35_fu_593   |    0    |    0    |    15   |
|          |   add_ln35_1_fu_611  |    0    |    0    |    17   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_220   |    0    |    0    |    11   |
|          |   icmp_ln13_fu_246   |    0    |    0    |    9    |
|          |   icmp_ln16_fu_266   |    0    |    0    |    9    |
|          |   icmp_ln20_fu_300   |    0    |    0    |    8    |
|          |   icmp_ln28_fu_440   |    0    |    0    |    11   |
|   icmp   |  icmp_ln28_1_fu_446  |    0    |    0    |    18   |
|          |  icmp_ln28_2_fu_458  |    0    |    0    |    11   |
|          |  icmp_ln28_3_fu_464  |    0    |    0    |    18   |
|          |  icmp_ln28_4_fu_533  |    0    |    0    |    11   |
|          |  icmp_ln28_5_fu_539  |    0    |    0    |    18   |
|          |  icmp_ln28_6_fu_551  |    0    |    0    |    11   |
|          |  icmp_ln28_7_fu_557  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln28_fu_488  |    0    |    0    |    32   |
|          | select_ln28_1_fu_581 |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln28_fu_325   |    0    |    0    |    26   |
|----------|----------------------|---------|---------|---------|
|          |    or_ln26_fu_290    |    0    |    0    |    0    |
|          |   or_ln28_4_fu_348   |    0    |    0    |    6    |
|    or    |    or_ln28_fu_452    |    0    |    0    |    2    |
|          |   or_ln28_1_fu_470   |    0    |    0    |    2    |
|          |   or_ln28_2_fu_545   |    0    |    0    |    2    |
|          |   or_ln28_3_fu_563   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    and_ln28_fu_476   |    0    |    0    |    2    |
|    and   |   and_ln28_1_fu_482  |    0    |    0    |    2    |
|          |   and_ln28_2_fu_569  |    0    |    0    |    2    |
|          |   and_ln28_3_fu_575  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln13_fu_232   |    0    |    0    |    0    |
|          |  zext_ln13_1_fu_236  |    0    |    0    |    0    |
|          |   zext_ln26_fu_286   |    0    |    0    |    0    |
|          |  zext_ln20_1_fu_296  |    0    |    0    |    0    |
|          |   zext_ln20_fu_312   |    0    |    0    |    0    |
|   zext   |   zext_ln28_fu_321   |    0    |    0    |    0    |
|          |  zext_ln28_1_fu_372  |    0    |    0    |    0    |
|          |  zext_ln28_2_fu_390  |    0    |    0    |    0    |
|          |  zext_ln28_3_fu_399  |    0    |    0    |    0    |
|          |   zext_ln35_fu_589   |    0    |    0    |    0    |
|          |  zext_ln35_1_fu_607  |    0    |    0    |    0    |
|          |  zext_ln35_2_fu_616  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     shl_ln_fu_258    |    0    |    0    |    0    |
|          |    shl_ln1_fu_278    |    0    |    0    |    0    |
|bitconcatenate|     tmp_s_fu_340     |    0    |    0    |    0    |
|          |     tmp_12_fu_364    |    0    |    0    |    0    |
|          |     tmp_13_fu_382    |    0    |    0    |    0    |
|          |     tmp_10_fu_599    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln28_fu_336  |    0    |    0    |    0    |
|          |  trunc_ln28_1_fu_418 |    0    |    0    |    0    |
|   trunc  |  trunc_ln28_2_fu_436 |    0    |    0    |    0    |
|          |  trunc_ln28_3_fu_511 |    0    |    0    |    0    |
|          |  trunc_ln28_4_fu_529 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_11_fu_354    |    0    |    0    |    0    |
|          |     tmp_1_fu_408     |    0    |    0    |    0    |
|partselect|     tmp_5_fu_426     |    0    |    0    |    0    |
|          |     tmp_7_fu_501     |    0    |    0    |    0    |
|          |     tmp_8_fu_519     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |   132   |   905   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln13_reg_639    |    8   |
|       c_0_reg_173       |    4   |
|        c_reg_661        |    4   |
|conv_1_out_addr_1_reg_690|   15   |
| conv_1_out_addr_reg_685 |   15   |
|       f_0_reg_138       |    6   |
|        f_reg_624        |    6   |
|    icmp_ln16_reg_657    |    1   |
|    icmp_ln20_reg_676    |    1   |
|      max_0_reg_185      |   32   |
|      mpr_0_reg_198      |    2   |
|       mpr_reg_680       |    2   |
|     phi_mul_reg_161     |    8   |
|       r_0_reg_150       |    4   |
|        r_reg_647        |    4   |
|  select_ln28_1_reg_695  |   32   |
|      shl_ln_reg_652     |    5   |
|   zext_ln13_1_reg_634   |   14   |
|    zext_ln13_reg_629    |   16   |
|   zext_ln20_1_reg_671   |   10   |
|    zext_ln26_reg_666    |   10   |
+-------------------------+--------+
|          Total          |   199  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_114 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_114 |  p2  |   2  |   0  |    0   ||    9    |
|    f_0_reg_138    |  p0  |   2  |   6  |   12   ||    9    |
|  phi_mul_reg_161  |  p0  |   2  |   8  |   16   ||    9    |
|    c_0_reg_173    |  p0  |   2  |   4  |    8   ||    9    |
|   max_0_reg_185   |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   130  ||  10.614 ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   132  |   905  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   54   |
|  Register |    -   |    -   |   199  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   10   |   331  |   959  |
+-----------+--------+--------+--------+--------+
