# VEXRISCV - a FPGA friend 32 bit RISC-V CPU implementation

Source: https://github.com/SpinalHDL/VexRiscv/tree/64e8919

There is one core currently.

- **VexRiscV (Full):** RTL generated using `sbt "runMain vexriscv.demo.GenFull"`
