Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4_63036 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date             : Mon Feb 23 17:52:49 2015
| Host             : huins-PC running 64-bit major release  (build 7600)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb
| Design           : top
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.696 |
| Dynamic (W)              | 1.542 |
| Device Static (W)        | 0.154 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 65.4  |
| Junction Temperature (C) | 44.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.002 |        3 |       --- |             --- |
| Slice Logic             |     0.002 |     1939 |       --- |             --- |
|   LUT as Logic          |     0.002 |      711 |     53200 |            1.33 |
|   Register              |    <0.001 |      674 |    106400 |            0.63 |
|   CARRY4                |    <0.001 |       10 |     13300 |            0.07 |
|   F7/F8 Muxes           |    <0.001 |       28 |     53200 |            0.05 |
|   LUT as Shift Register |    <0.001 |       64 |     17400 |            0.36 |
|   BUFG                  |    <0.001 |        1 |        32 |            3.12 |
|   Others                |     0.000 |      189 |       --- |             --- |
| Signals                 |     0.002 |     1317 |       --- |             --- |
| I/O                     |     0.010 |       26 |       200 |           13.00 |
| PS7                     |     1.526 |        1 |       --- |             --- |
| Static Power            |     0.154 |          |           |                 |
| Total                   |     1.696 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.021 |       0.006 |      0.015 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.004 |       0.003 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.752 |       0.722 |      0.030 |
| Vccpaux   |       1.800 |     0.061 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------------------------+-----------------+
| Clock      | Domain                                                                        | Constraint (ns) |
+------------+-------------------------------------------------------------------------------+-----------------+
| clk_fpga_0 | system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            20.0 |
+------------+-------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------+-----------+
| Name                                               | Power (W) |
+----------------------------------------------------+-----------+
| top                                                |     1.542 |
|   seven_seg_inst                                   |    <0.001 |
|   system_wrapper_inst                              |     1.532 |
|     system_i                                       |     1.532 |
|       processing_system7_0                         |     1.526 |
|         inst                                       |     1.526 |
|       processing_system7_0_axi_periph              |     0.003 |
|         s00_couplers                               |     0.003 |
|           auto_pc                                  |     0.003 |
|             inst                                   |     0.003 |
|               gen_axilite.gen_b2s_conv.axilite_b2s |     0.003 |
|                 RD.ar_channel_0                    |    <0.001 |
|                   ar_cmd_fsm_0                     |    <0.001 |
|                   cmd_translator_0                 |    <0.001 |
|                     incr_cmd_0                     |    <0.001 |
|                     wrap_cmd_0                     |    <0.001 |
|                 RD.r_channel_0                     |     0.001 |
|                   rd_data_fifo_0                   |    <0.001 |
|                   transaction_fifo_0               |    <0.001 |
|                 SI_REG                             |    <0.001 |
|                   ar_pipe                          |    <0.001 |
|                   aw_pipe                          |    <0.001 |
|                   b_pipe                           |    <0.001 |
|                   r_pipe                           |    <0.001 |
|                 WR.aw_channel_0                    |    <0.001 |
|                   aw_cmd_fsm_0                     |    <0.001 |
|                   cmd_translator_0                 |    <0.001 |
|                     incr_cmd_0                     |    <0.001 |
|                     wrap_cmd_0                     |    <0.001 |
|                 WR.b_channel_0                     |    <0.001 |
|                   bid_fifo_0                       |    <0.001 |
|                   bresp_fifo_0                     |    <0.001 |
|       rst_processing_system7_0_50M                 |    <0.001 |
|         U0                                         |    <0.001 |
|           EXT_LPF                                  |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT              |    <0.001 |
|           SEQ                                      |    <0.001 |
|             SEQ_COUNTER                            |    <0.001 |
|       sevenseg_0                                   |     0.002 |
|         inst                                       |     0.002 |
|           sevenseg_v1_0_S00_AXI_inst               |     0.002 |
+----------------------------------------------------+-----------+


