Reading OpenROAD database at '/home/ngoduc/test_adder16/runs/RUN_2025-11-28_20-54-11/41-openroad-repairantennas/1-diodeinsertion/adder16.odb'…
Reading library file at '/home/ngoduc/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/j0zxygszwgin6pwkx80mnja2sn8pcc6d-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 0.96
[INFO] Setting input delay to: 0.96
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   adder16
Die area:                 ( 0 0 ) ( 64800 75520 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     288
Number of terminals:      54
Number of snets:          2
Number of nets:           242

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 96.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 5708.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 863.
[INFO DRT-0033] via shape region query size = 100.
[INFO DRT-0033] met2 shape region query size = 86.
[INFO DRT-0033] via2 shape region query size = 80.
[INFO DRT-0033] met3 shape region query size = 86.
[INFO DRT-0033] via3 shape region query size = 80.
[INFO DRT-0033] met4 shape region query size = 24.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 299 pins.
[INFO DRT-0081]   Complete 90 unique inst patterns.
[INFO DRT-0084]   Complete 101 groups.
#scanned instances     = 288
#unique  instances     = 96
#stdCellGenAp          = 2387
#stdCellValidPlanarAp  = 12
#stdCellValidViaAp     = 1846
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 632
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:01, memory = 139.61 (MB), peak = 139.61 (MB)

[INFO DRT-0157] Number of guides:     1277

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 9 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 10 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 464.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 354.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 183.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 26.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 647 vertical wires in 1 frboxes and 380 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 52 vertical wires in 1 frboxes and 107 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 141.73 (MB), peak = 141.73 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 141.73 (MB), peak = 141.73 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 151.89 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:01, memory = 159.64 (MB).
    Completing 30% with 26 violations.
    elapsed time = 00:00:01, memory = 159.64 (MB).
    Completing 40% with 33 violations.
    elapsed time = 00:00:01, memory = 163.89 (MB).
[INFO DRT-0199]   Number of violations = 48.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        2     17      5      4
Recheck              0      2      0      0
Short                0     18      0      0
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:01, memory = 525.01 (MB), peak = 525.01 (MB)
Total wire length = 3230 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1509 um.
Total wire length on LAYER met2 = 1591 um.
Total wire length on LAYER met3 = 130 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1265.
Up-via summary (total 1265):

-----------------------
 FR_MASTERSLICE       0
            li1     615
           met1     624
           met2      26
           met3       0
           met4       0
-----------------------
                   1265


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 48 violations.
    elapsed time = 00:00:00, memory = 535.76 (MB).
    Completing 20% with 43 violations.
    elapsed time = 00:00:00, memory = 542.39 (MB).
    Completing 30% with 34 violations.
    elapsed time = 00:00:01, memory = 542.39 (MB).
    Completing 40% with 28 violations.
    elapsed time = 00:00:01, memory = 542.39 (MB).
[INFO DRT-0199]   Number of violations = 15.
Viol/Layer        met1   met2
Metal Spacing        2      1
Short               12      0
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:01, memory = 489.51 (MB), peak = 543.39 (MB)
Total wire length = 3200 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1473 um.
Total wire length on LAYER met2 = 1573 um.
Total wire length on LAYER met3 = 152 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1256.
Up-via summary (total 1256):

-----------------------
 FR_MASTERSLICE       0
            li1     615
           met1     611
           met2      30
           met3       0
           met4       0
-----------------------
                   1256


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 15 violations.
    elapsed time = 00:00:00, memory = 489.51 (MB).
    Completing 20% with 15 violations.
    elapsed time = 00:00:00, memory = 489.51 (MB).
    Completing 30% with 15 violations.
    elapsed time = 00:00:00, memory = 489.51 (MB).
    Completing 40% with 15 violations.
    elapsed time = 00:00:00, memory = 489.51 (MB).
    Completing 50% with 15 violations.
    elapsed time = 00:00:00, memory = 493.39 (MB).
    Completing 60% with 15 violations.
    elapsed time = 00:00:01, memory = 493.51 (MB).
[INFO DRT-0199]   Number of violations = 26.
Viol/Layer        met1   met2
Metal Spacing        4      1
Short               21      0
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:01, memory = 547.51 (MB), peak = 547.51 (MB)
Total wire length = 3194 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1472 um.
Total wire length on LAYER met2 = 1566 um.
Total wire length on LAYER met3 = 155 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1254.
Up-via summary (total 1254):

-----------------------
 FR_MASTERSLICE       0
            li1     615
           met1     611
           met2      28
           met3       0
           met4       0
-----------------------
                   1254


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 26 violations.
    elapsed time = 00:00:00, memory = 547.51 (MB).
    Completing 20% with 21 violations.
    elapsed time = 00:00:00, memory = 550.88 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:01, memory = 550.88 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:01, memory = 550.88 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:01, memory = 551.01 (MB), peak = 551.01 (MB)
Total wire length = 3205 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1446 um.
Total wire length on LAYER met2 = 1578 um.
Total wire length on LAYER met3 = 180 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1274.
Up-via summary (total 1274):

-----------------------
 FR_MASTERSLICE       0
            li1     615
           met1     623
           met2      36
           met3       0
           met4       0
-----------------------
                   1274


[INFO DRT-0198] Complete detail routing.
Total wire length = 3205 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1446 um.
Total wire length on LAYER met2 = 1578 um.
Total wire length on LAYER met3 = 180 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1274.
Up-via summary (total 1274):

-----------------------
 FR_MASTERSLICE       0
            li1     615
           met1     623
           met2      36
           met3       0
           met4       0
-----------------------
                   1274


[INFO DRT-0267] cpu time = 00:00:50, elapsed time = 00:00:06, memory = 551.01 (MB), peak = 551.01 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                38     142.64
  Tap cell                                 42      52.55
  Clock buffer                              3      75.07
  Timing Repair Buffer                     75     462.94
  Inverter                                  2       7.51
  Clock inverter                            1       5.00
  Sequential cell                          17     425.41
  Multi-Input combinational cell          110     815.78
  Total                                   288    1986.91
Writing OpenROAD database to '/home/ngoduc/test_adder16/runs/RUN_2025-11-28_20-54-11/43-openroad-detailedrouting/adder16.odb'…
Writing netlist to '/home/ngoduc/test_adder16/runs/RUN_2025-11-28_20-54-11/43-openroad-detailedrouting/adder16.nl.v'…
Writing powered netlist to '/home/ngoduc/test_adder16/runs/RUN_2025-11-28_20-54-11/43-openroad-detailedrouting/adder16.pnl.v'…
Writing layout to '/home/ngoduc/test_adder16/runs/RUN_2025-11-28_20-54-11/43-openroad-detailedrouting/adder16.def'…
Writing timing constraints to '/home/ngoduc/test_adder16/runs/RUN_2025-11-28_20-54-11/43-openroad-detailedrouting/adder16.sdc'…
