{"context": "\u53c2\u8003: VHDL\u306b\u3088\u308bFPGA\u8a2d\u8a08 & \u30c7\u30d0\u30c3\u30b0 by \u677e\u6751\u8b19 & \u5742\u5dfb \u4f73\u58fd\u7f8e\n\n\u5b9f\u88c5\n\u5165\u529bA\u3068B\u306eOR\u3092\u53d6\u308b\u5b9f\u88c5 (ORing: \u30aa\u30a2\u30ea\u30f3\u30b0\uff08\u30aa\u30fc\u30ea\u30f3\u30b0\u3067\u306f\u306a\u3044\uff09\uff09\n\u3053\u3053\u3067\u306f\u4ee5\u4e0b\u306e\u5b66\u7fd2\u3082\u3057\u305f\n\nprocess\u3067\u306eI_A, I_B\u306e\u6642\u9593\u64cd\u4f5c\n\n\nwait for X ns\u306e\u4f7f\u7528\n\n\nassert false\u3067\u306eprocess\u306e\u629c\u3051\u65b9\n\n\nassert false\u3092\u3044\u308c\u306a\u3044\u3068\u7121\u9650\u30eb\u30fc\u30d7\u306b\u9665\u308b\n\n\n\n\ncode\nhttp://www.edaplayground.com/x/3B_c\n\ndesign.vhd : \u8a2d\u8a08\u3057\u305f\u56de\u8def\ntestbench.vhd : \u56de\u8def\u306e\u30c6\u30b9\u30c8\u7528\n\n\ndesign.vhd\nlibrary IEEE;\nuse IEEE.std_logic_1164.all;\n\nentity ORing is\nport ( A,B : in std_logic;\n        Y : out std_logic);\nend ORing;\n\narchitecture RTL of ORing is\nbegin\n    Y <= A or B;\nend;\n\n\n\ntestbench.vhd\nlibrary IEEE;\nuse IEEE.std_logic_1164.all;\n\nentity testbench is\nend testbench;\n\narchitecture SIM of testbench is\n    signal I_A : std_logic := '0';\n    signal I_B : std_logic := '0';\n    signal I_Y : std_logic := '0';\ncomponent ORing\n    port( A,B : in std_logic;\n            Y : out std_logic);\nend component;\nbegin\n    process begin\n        I_A <= '0';\n        I_B <= '0';\n        wait for 10 ns;\n        I_B <= '1';\n        wait for 10 ns;\n        I_A <= '1';\n        I_B <= '0';\n        wait for 10 ns;\n        I_B <= '1';\n        wait for 10 ns;\n        -- to end the testbench\n        assert false\n        report \"end.\" severity FAILURE;\n    end process;\n\n    U1: ORing port map(A => I_A, B => I_B, Y => I_Y);\nend SIM;\n\n\n\n\u7d50\u679c\nA, B\u306eOR\u3092\u53d6\u308c\u3066\u3044\u308b\u3002\n\n\u53c2\u8003: VHDL\u306b\u3088\u308bFPGA\u8a2d\u8a08 & \u30c7\u30d0\u30c3\u30b0 by \u677e\u6751\u8b19 & \u5742\u5dfb \u4f73\u58fd\u7f8e\n\n\n## \u5b9f\u88c5\n\n\u5165\u529bA\u3068B\u306eOR\u3092\u53d6\u308b\u5b9f\u88c5 (ORing: \u30aa\u30a2\u30ea\u30f3\u30b0\uff08\u30aa\u30fc\u30ea\u30f3\u30b0\u3067\u306f\u306a\u3044\uff09\uff09\n\n\u3053\u3053\u3067\u306f\u4ee5\u4e0b\u306e\u5b66\u7fd2\u3082\u3057\u305f\n\n- process\u3067\u306eI_A, I_B\u306e\u6642\u9593\u64cd\u4f5c\n   - wait for X ns\u306e\u4f7f\u7528\n- assert false\u3067\u306eprocess\u306e\u629c\u3051\u65b9\n   - assert false\u3092\u3044\u308c\u306a\u3044\u3068\u7121\u9650\u30eb\u30fc\u30d7\u306b\u9665\u308b\n\n## code\n\nhttp://www.edaplayground.com/x/3B_c\n\n- design.vhd : \u8a2d\u8a08\u3057\u305f\u56de\u8def\n- testbench.vhd : \u56de\u8def\u306e\u30c6\u30b9\u30c8\u7528\n\n```design.vhd\nlibrary IEEE;\nuse IEEE.std_logic_1164.all;\n\nentity ORing is\nport ( A,B : in std_logic;\n\t\tY : out std_logic);\nend ORing;\n\narchitecture RTL of ORing is\nbegin\n\tY <= A or B;\nend;\n```\n\n```testbench.vhd\nlibrary IEEE;\nuse IEEE.std_logic_1164.all;\n\nentity testbench is\nend testbench;\n\narchitecture SIM of testbench is\n\tsignal I_A : std_logic := '0';\n\tsignal I_B : std_logic := '0';\n\tsignal I_Y : std_logic := '0';\ncomponent ORing\n\tport( A,B : in std_logic;\n    \t\tY : out std_logic);\nend component;\nbegin\n\tprocess begin\n    \tI_A <= '0';\n        I_B <= '0';\n        wait for 10 ns;\n        I_B <= '1';\n        wait for 10 ns;\n        I_A <= '1';\n        I_B <= '0';\n        wait for 10 ns;\n        I_B <= '1';\n        wait for 10 ns;\n        -- to end the testbench\n        assert false\n        report \"end.\" severity FAILURE;\n\tend process;\n    \n    U1: ORing port map(A => I_A, B => I_B, Y => I_Y);\nend SIM;\n```\n\n## \u7d50\u679c\n\nA, B\u306eOR\u3092\u53d6\u308c\u3066\u3044\u308b\u3002\n\n![qiita.png](https://qiita-image-store.s3.amazonaws.com/0/32870/16be27dc-4ebf-1c9a-e98b-ff8338764a70.png)\n", "tags": ["VHDL", "Primer"]}