
nucleo_f411re_uart2_printf_uart6_bt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004edc  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000254  0800507c  0800507c  0000607c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080052d0  080052d0  00007068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080052d0  080052d0  000062d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080052d8  080052d8  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080052d8  080052d8  000062d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080052dc  080052dc  000062dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080052e0  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a4  20000068  08005348  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000030c  08005348  0000730c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bf05  00000000  00000000  00007098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e19  00000000  00000000  00012f9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ae8  00000000  00000000  00014db8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000887  00000000  00000000  000158a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016e66  00000000  00000000  00016127  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000de46  00000000  00000000  0002cf8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a5d8  00000000  00000000  0003add3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c53ab  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003744  00000000  00000000  000c53f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  000c8b34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005064 	.word	0x08005064

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08005064 	.word	0x08005064

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005cc:	b5b0      	push	{r4, r5, r7, lr}
 80005ce:	b088      	sub	sp, #32
 80005d0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005d2:	f000 ff29 	bl	8001428 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005d6:	f000 f857 	bl	8000688 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005da:	f000 f941 	bl	8000860 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005de:	f000 f8eb 	bl	80007b8 <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 80005e2:	f000 f913 	bl	800080c <MX_USART6_UART_Init>
  MX_I2C2_Init();
 80005e6:	f000 f8b9 	bl	800075c <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */

		lcd_init(&hi2c2);
 80005ea:	4820      	ldr	r0, [pc, #128]	@ (800066c <main+0xa0>)
 80005ec:	f000 fbc8 	bl	8000d80 <lcd_init>

		lcd_clear();
 80005f0:	f000 fc9a 	bl	8000f28 <lcd_clear>
		HAL_Delay(50);
 80005f4:	2032      	movs	r0, #50	@ 0x32
 80005f6:	f000 ff89 	bl	800150c <HAL_Delay>
		lcd_set_cursor(0, 0);
 80005fa:	2100      	movs	r1, #0
 80005fc:	2000      	movs	r0, #0
 80005fe:	f000 fc9d 	bl	8000f3c <lcd_set_cursor>
		lcd_send_string("ROOM:");
 8000602:	481b      	ldr	r0, [pc, #108]	@ (8000670 <main+0xa4>)
 8000604:	f000 fc7a 	bl	8000efc <lcd_send_string>

		HAL_UART_Receive_IT(&huart6, &btchar, 1);
 8000608:	2201      	movs	r2, #1
 800060a:	491a      	ldr	r1, [pc, #104]	@ (8000674 <main+0xa8>)
 800060c:	481a      	ldr	r0, [pc, #104]	@ (8000678 <main+0xac>)
 800060e:	f002 fd0e 	bl	800302e <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {

		if (btFlag) {
 8000612:	4b1a      	ldr	r3, [pc, #104]	@ (800067c <main+0xb0>)
 8000614:	781b      	ldrb	r3, [r3, #0]
 8000616:	b2db      	uxtb	r3, r3
 8000618:	2b00      	cmp	r3, #0
 800061a:	d004      	beq.n	8000626 <main+0x5a>
			btFlag = 0;
 800061c:	4b17      	ldr	r3, [pc, #92]	@ (800067c <main+0xb0>)
 800061e:	2200      	movs	r2, #0
 8000620:	701a      	strb	r2, [r3, #0]
			bluetooth_Event();
 8000622:	f000 f9d7 	bl	80009d4 <bluetooth_Event>

		}
		loop_LED_Blink();
 8000626:	f000 f99f 	bl	8000968 <loop_LED_Blink>


		if (HAL_GetTick() - lastTick >= 500) {
 800062a:	f000 ff63 	bl	80014f4 <HAL_GetTick>
 800062e:	4602      	mov	r2, r0
 8000630:	4b13      	ldr	r3, [pc, #76]	@ (8000680 <main+0xb4>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	1ad3      	subs	r3, r2, r3
 8000636:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800063a:	d3ea      	bcc.n	8000612 <main+0x46>
			const char req[] = "[KGH_SQL]GETDB@ROOM@1\r\n";
 800063c:	4b11      	ldr	r3, [pc, #68]	@ (8000684 <main+0xb8>)
 800063e:	1d3c      	adds	r4, r7, #4
 8000640:	461d      	mov	r5, r3
 8000642:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000644:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000646:	e895 0003 	ldmia.w	r5, {r0, r1}
 800064a:	e884 0003 	stmia.w	r4, {r0, r1}
			HAL_StatusTypeDef st = HAL_UART_Transmit(&huart6, (uint8_t*) req,
 800064e:	1d39      	adds	r1, r7, #4
 8000650:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000654:	2217      	movs	r2, #23
 8000656:	4808      	ldr	r0, [pc, #32]	@ (8000678 <main+0xac>)
 8000658:	f002 fc5e 	bl	8002f18 <HAL_UART_Transmit>
 800065c:	4603      	mov	r3, r0
 800065e:	77fb      	strb	r3, [r7, #31]
					sizeof(req) - 1, 1000);
			lastTick = HAL_GetTick();
 8000660:	f000 ff48 	bl	80014f4 <HAL_GetTick>
 8000664:	4603      	mov	r3, r0
 8000666:	4a06      	ldr	r2, [pc, #24]	@ (8000680 <main+0xb4>)
 8000668:	6013      	str	r3, [r2, #0]
		if (btFlag) {
 800066a:	e7d2      	b.n	8000612 <main+0x46>
 800066c:	20000090 	.word	0x20000090
 8000670:	0800507c 	.word	0x0800507c
 8000674:	20000175 	.word	0x20000175
 8000678:	2000012c 	.word	0x2000012c
 800067c:	20000174 	.word	0x20000174
 8000680:	200001ac 	.word	0x200001ac
 8000684:	08005084 	.word	0x08005084

08000688 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b094      	sub	sp, #80	@ 0x50
 800068c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800068e:	f107 0320 	add.w	r3, r7, #32
 8000692:	2230      	movs	r2, #48	@ 0x30
 8000694:	2100      	movs	r1, #0
 8000696:	4618      	mov	r0, r3
 8000698:	f003 fde7 	bl	800426a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800069c:	f107 030c 	add.w	r3, r7, #12
 80006a0:	2200      	movs	r2, #0
 80006a2:	601a      	str	r2, [r3, #0]
 80006a4:	605a      	str	r2, [r3, #4]
 80006a6:	609a      	str	r2, [r3, #8]
 80006a8:	60da      	str	r2, [r3, #12]
 80006aa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006ac:	2300      	movs	r3, #0
 80006ae:	60bb      	str	r3, [r7, #8]
 80006b0:	4b28      	ldr	r3, [pc, #160]	@ (8000754 <SystemClock_Config+0xcc>)
 80006b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006b4:	4a27      	ldr	r2, [pc, #156]	@ (8000754 <SystemClock_Config+0xcc>)
 80006b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80006bc:	4b25      	ldr	r3, [pc, #148]	@ (8000754 <SystemClock_Config+0xcc>)
 80006be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006c4:	60bb      	str	r3, [r7, #8]
 80006c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006c8:	2300      	movs	r3, #0
 80006ca:	607b      	str	r3, [r7, #4]
 80006cc:	4b22      	ldr	r3, [pc, #136]	@ (8000758 <SystemClock_Config+0xd0>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	4a21      	ldr	r2, [pc, #132]	@ (8000758 <SystemClock_Config+0xd0>)
 80006d2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80006d6:	6013      	str	r3, [r2, #0]
 80006d8:	4b1f      	ldr	r3, [pc, #124]	@ (8000758 <SystemClock_Config+0xd0>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006e0:	607b      	str	r3, [r7, #4]
 80006e2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006e4:	2302      	movs	r3, #2
 80006e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006e8:	2301      	movs	r3, #1
 80006ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006ec:	2310      	movs	r3, #16
 80006ee:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006f0:	2302      	movs	r3, #2
 80006f2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006f4:	2300      	movs	r3, #0
 80006f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80006f8:	2310      	movs	r3, #16
 80006fa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006fc:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000700:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000702:	2304      	movs	r3, #4
 8000704:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000706:	2304      	movs	r3, #4
 8000708:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800070a:	f107 0320 	add.w	r3, r7, #32
 800070e:	4618      	mov	r0, r3
 8000710:	f001 ff1a 	bl	8002548 <HAL_RCC_OscConfig>
 8000714:	4603      	mov	r3, r0
 8000716:	2b00      	cmp	r3, #0
 8000718:	d001      	beq.n	800071e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800071a:	f000 fb2b 	bl	8000d74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800071e:	230f      	movs	r3, #15
 8000720:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000722:	2302      	movs	r3, #2
 8000724:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000726:	2300      	movs	r3, #0
 8000728:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800072a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800072e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000730:	2300      	movs	r3, #0
 8000732:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000734:	f107 030c 	add.w	r3, r7, #12
 8000738:	2102      	movs	r1, #2
 800073a:	4618      	mov	r0, r3
 800073c:	f002 f97c 	bl	8002a38 <HAL_RCC_ClockConfig>
 8000740:	4603      	mov	r3, r0
 8000742:	2b00      	cmp	r3, #0
 8000744:	d001      	beq.n	800074a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000746:	f000 fb15 	bl	8000d74 <Error_Handler>
  }
}
 800074a:	bf00      	nop
 800074c:	3750      	adds	r7, #80	@ 0x50
 800074e:	46bd      	mov	sp, r7
 8000750:	bd80      	pop	{r7, pc}
 8000752:	bf00      	nop
 8000754:	40023800 	.word	0x40023800
 8000758:	40007000 	.word	0x40007000

0800075c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000760:	4b12      	ldr	r3, [pc, #72]	@ (80007ac <MX_I2C2_Init+0x50>)
 8000762:	4a13      	ldr	r2, [pc, #76]	@ (80007b0 <MX_I2C2_Init+0x54>)
 8000764:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000766:	4b11      	ldr	r3, [pc, #68]	@ (80007ac <MX_I2C2_Init+0x50>)
 8000768:	4a12      	ldr	r2, [pc, #72]	@ (80007b4 <MX_I2C2_Init+0x58>)
 800076a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800076c:	4b0f      	ldr	r3, [pc, #60]	@ (80007ac <MX_I2C2_Init+0x50>)
 800076e:	2200      	movs	r2, #0
 8000770:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000772:	4b0e      	ldr	r3, [pc, #56]	@ (80007ac <MX_I2C2_Init+0x50>)
 8000774:	2200      	movs	r2, #0
 8000776:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000778:	4b0c      	ldr	r3, [pc, #48]	@ (80007ac <MX_I2C2_Init+0x50>)
 800077a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800077e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000780:	4b0a      	ldr	r3, [pc, #40]	@ (80007ac <MX_I2C2_Init+0x50>)
 8000782:	2200      	movs	r2, #0
 8000784:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000786:	4b09      	ldr	r3, [pc, #36]	@ (80007ac <MX_I2C2_Init+0x50>)
 8000788:	2200      	movs	r2, #0
 800078a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800078c:	4b07      	ldr	r3, [pc, #28]	@ (80007ac <MX_I2C2_Init+0x50>)
 800078e:	2200      	movs	r2, #0
 8000790:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000792:	4b06      	ldr	r3, [pc, #24]	@ (80007ac <MX_I2C2_Init+0x50>)
 8000794:	2200      	movs	r2, #0
 8000796:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000798:	4804      	ldr	r0, [pc, #16]	@ (80007ac <MX_I2C2_Init+0x50>)
 800079a:	f001 fa37 	bl	8001c0c <HAL_I2C_Init>
 800079e:	4603      	mov	r3, r0
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d001      	beq.n	80007a8 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80007a4:	f000 fae6 	bl	8000d74 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80007a8:	bf00      	nop
 80007aa:	bd80      	pop	{r7, pc}
 80007ac:	20000090 	.word	0x20000090
 80007b0:	40005800 	.word	0x40005800
 80007b4:	000186a0 	.word	0x000186a0

080007b8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007bc:	4b11      	ldr	r3, [pc, #68]	@ (8000804 <MX_USART2_UART_Init+0x4c>)
 80007be:	4a12      	ldr	r2, [pc, #72]	@ (8000808 <MX_USART2_UART_Init+0x50>)
 80007c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007c2:	4b10      	ldr	r3, [pc, #64]	@ (8000804 <MX_USART2_UART_Init+0x4c>)
 80007c4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000804 <MX_USART2_UART_Init+0x4c>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007d0:	4b0c      	ldr	r3, [pc, #48]	@ (8000804 <MX_USART2_UART_Init+0x4c>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007d6:	4b0b      	ldr	r3, [pc, #44]	@ (8000804 <MX_USART2_UART_Init+0x4c>)
 80007d8:	2200      	movs	r2, #0
 80007da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007dc:	4b09      	ldr	r3, [pc, #36]	@ (8000804 <MX_USART2_UART_Init+0x4c>)
 80007de:	220c      	movs	r2, #12
 80007e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007e2:	4b08      	ldr	r3, [pc, #32]	@ (8000804 <MX_USART2_UART_Init+0x4c>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007e8:	4b06      	ldr	r3, [pc, #24]	@ (8000804 <MX_USART2_UART_Init+0x4c>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007ee:	4805      	ldr	r0, [pc, #20]	@ (8000804 <MX_USART2_UART_Init+0x4c>)
 80007f0:	f002 fb42 	bl	8002e78 <HAL_UART_Init>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d001      	beq.n	80007fe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80007fa:	f000 fabb 	bl	8000d74 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007fe:	bf00      	nop
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	200000e4 	.word	0x200000e4
 8000808:	40004400 	.word	0x40004400

0800080c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000810:	4b11      	ldr	r3, [pc, #68]	@ (8000858 <MX_USART6_UART_Init+0x4c>)
 8000812:	4a12      	ldr	r2, [pc, #72]	@ (800085c <MX_USART6_UART_Init+0x50>)
 8000814:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8000816:	4b10      	ldr	r3, [pc, #64]	@ (8000858 <MX_USART6_UART_Init+0x4c>)
 8000818:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800081c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800081e:	4b0e      	ldr	r3, [pc, #56]	@ (8000858 <MX_USART6_UART_Init+0x4c>)
 8000820:	2200      	movs	r2, #0
 8000822:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8000824:	4b0c      	ldr	r3, [pc, #48]	@ (8000858 <MX_USART6_UART_Init+0x4c>)
 8000826:	2200      	movs	r2, #0
 8000828:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800082a:	4b0b      	ldr	r3, [pc, #44]	@ (8000858 <MX_USART6_UART_Init+0x4c>)
 800082c:	2200      	movs	r2, #0
 800082e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000830:	4b09      	ldr	r3, [pc, #36]	@ (8000858 <MX_USART6_UART_Init+0x4c>)
 8000832:	220c      	movs	r2, #12
 8000834:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000836:	4b08      	ldr	r3, [pc, #32]	@ (8000858 <MX_USART6_UART_Init+0x4c>)
 8000838:	2200      	movs	r2, #0
 800083a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800083c:	4b06      	ldr	r3, [pc, #24]	@ (8000858 <MX_USART6_UART_Init+0x4c>)
 800083e:	2200      	movs	r2, #0
 8000840:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8000842:	4805      	ldr	r0, [pc, #20]	@ (8000858 <MX_USART6_UART_Init+0x4c>)
 8000844:	f002 fb18 	bl	8002e78 <HAL_UART_Init>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800084e:	f000 fa91 	bl	8000d74 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8000852:	bf00      	nop
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	2000012c 	.word	0x2000012c
 800085c:	40011400 	.word	0x40011400

08000860 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b08a      	sub	sp, #40	@ 0x28
 8000864:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000866:	f107 0314 	add.w	r3, r7, #20
 800086a:	2200      	movs	r2, #0
 800086c:	601a      	str	r2, [r3, #0]
 800086e:	605a      	str	r2, [r3, #4]
 8000870:	609a      	str	r2, [r3, #8]
 8000872:	60da      	str	r2, [r3, #12]
 8000874:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000876:	2300      	movs	r3, #0
 8000878:	613b      	str	r3, [r7, #16]
 800087a:	4b37      	ldr	r3, [pc, #220]	@ (8000958 <MX_GPIO_Init+0xf8>)
 800087c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087e:	4a36      	ldr	r2, [pc, #216]	@ (8000958 <MX_GPIO_Init+0xf8>)
 8000880:	f043 0304 	orr.w	r3, r3, #4
 8000884:	6313      	str	r3, [r2, #48]	@ 0x30
 8000886:	4b34      	ldr	r3, [pc, #208]	@ (8000958 <MX_GPIO_Init+0xf8>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088a:	f003 0304 	and.w	r3, r3, #4
 800088e:	613b      	str	r3, [r7, #16]
 8000890:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000892:	2300      	movs	r3, #0
 8000894:	60fb      	str	r3, [r7, #12]
 8000896:	4b30      	ldr	r3, [pc, #192]	@ (8000958 <MX_GPIO_Init+0xf8>)
 8000898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800089a:	4a2f      	ldr	r2, [pc, #188]	@ (8000958 <MX_GPIO_Init+0xf8>)
 800089c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80008a2:	4b2d      	ldr	r3, [pc, #180]	@ (8000958 <MX_GPIO_Init+0xf8>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008aa:	60fb      	str	r3, [r7, #12]
 80008ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ae:	2300      	movs	r3, #0
 80008b0:	60bb      	str	r3, [r7, #8]
 80008b2:	4b29      	ldr	r3, [pc, #164]	@ (8000958 <MX_GPIO_Init+0xf8>)
 80008b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b6:	4a28      	ldr	r2, [pc, #160]	@ (8000958 <MX_GPIO_Init+0xf8>)
 80008b8:	f043 0301 	orr.w	r3, r3, #1
 80008bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80008be:	4b26      	ldr	r3, [pc, #152]	@ (8000958 <MX_GPIO_Init+0xf8>)
 80008c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008c2:	f003 0301 	and.w	r3, r3, #1
 80008c6:	60bb      	str	r3, [r7, #8]
 80008c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ca:	2300      	movs	r3, #0
 80008cc:	607b      	str	r3, [r7, #4]
 80008ce:	4b22      	ldr	r3, [pc, #136]	@ (8000958 <MX_GPIO_Init+0xf8>)
 80008d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008d2:	4a21      	ldr	r2, [pc, #132]	@ (8000958 <MX_GPIO_Init+0xf8>)
 80008d4:	f043 0302 	orr.w	r3, r3, #2
 80008d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008da:	4b1f      	ldr	r3, [pc, #124]	@ (8000958 <MX_GPIO_Init+0xf8>)
 80008dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008de:	f003 0302 	and.w	r3, r3, #2
 80008e2:	607b      	str	r3, [r7, #4]
 80008e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80008e6:	2200      	movs	r2, #0
 80008e8:	2120      	movs	r1, #32
 80008ea:	481c      	ldr	r0, [pc, #112]	@ (800095c <MX_GPIO_Init+0xfc>)
 80008ec:	f001 f95a 	bl	8001ba4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 80008f0:	2200      	movs	r2, #0
 80008f2:	2120      	movs	r1, #32
 80008f4:	481a      	ldr	r0, [pc, #104]	@ (8000960 <MX_GPIO_Init+0x100>)
 80008f6:	f001 f955 	bl	8001ba4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008fa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000900:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000904:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000906:	2300      	movs	r3, #0
 8000908:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800090a:	f107 0314 	add.w	r3, r7, #20
 800090e:	4619      	mov	r1, r3
 8000910:	4814      	ldr	r0, [pc, #80]	@ (8000964 <MX_GPIO_Init+0x104>)
 8000912:	f000 ffc3 	bl	800189c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000916:	2320      	movs	r3, #32
 8000918:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800091a:	2301      	movs	r3, #1
 800091c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091e:	2300      	movs	r3, #0
 8000920:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000922:	2300      	movs	r3, #0
 8000924:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000926:	f107 0314 	add.w	r3, r7, #20
 800092a:	4619      	mov	r1, r3
 800092c:	480b      	ldr	r0, [pc, #44]	@ (800095c <MX_GPIO_Init+0xfc>)
 800092e:	f000 ffb5 	bl	800189c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000932:	2320      	movs	r3, #32
 8000934:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000936:	2301      	movs	r3, #1
 8000938:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093a:	2300      	movs	r3, #0
 800093c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800093e:	2300      	movs	r3, #0
 8000940:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000942:	f107 0314 	add.w	r3, r7, #20
 8000946:	4619      	mov	r1, r3
 8000948:	4805      	ldr	r0, [pc, #20]	@ (8000960 <MX_GPIO_Init+0x100>)
 800094a:	f000 ffa7 	bl	800189c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 800094e:	bf00      	nop
 8000950:	3728      	adds	r7, #40	@ 0x28
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	40023800 	.word	0x40023800
 800095c:	40020000 	.word	0x40020000
 8000960:	40020400 	.word	0x40020400
 8000964:	40020800 	.word	0x40020800

08000968 <loop_LED_Blink>:
	HAL_GPIO_WritePin(LD2_GPIO_Port, pin, GPIO_PIN_SET);
}
void MX_GPIO_LED_OFF(int pin) {
	HAL_GPIO_WritePin(LD2_GPIO_Port, pin, GPIO_PIN_RESET);
}
void loop_LED_Blink(){
 8000968:	b580      	push	{r7, lr}
 800096a:	b082      	sub	sp, #8
 800096c:	af00      	add	r7, sp, #0
	 if (ledBlinkState) {
 800096e:	4b15      	ldr	r3, [pc, #84]	@ (80009c4 <loop_LED_Blink+0x5c>)
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	2b00      	cmp	r3, #0
 8000974:	d021      	beq.n	80009ba <loop_LED_Blink+0x52>
	        uint32_t now = HAL_GetTick();
 8000976:	f000 fdbd 	bl	80014f4 <HAL_GetTick>
 800097a:	6078      	str	r0, [r7, #4]

	        // 5초 동안 깜박임
	        if (now - ledBlinkStart <= BLINK_DURATION) {
 800097c:	4b12      	ldr	r3, [pc, #72]	@ (80009c8 <loop_LED_Blink+0x60>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	687a      	ldr	r2, [r7, #4]
 8000982:	1ad3      	subs	r3, r2, r3
 8000984:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000988:	4293      	cmp	r3, r2
 800098a:	d80e      	bhi.n	80009aa <loop_LED_Blink+0x42>
	            if (now - lastBlinkTick >= BLINK_INTERVAL) {
 800098c:	4b0f      	ldr	r3, [pc, #60]	@ (80009cc <loop_LED_Blink+0x64>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	687a      	ldr	r2, [r7, #4]
 8000992:	1ad3      	subs	r3, r2, r3
 8000994:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000998:	d30f      	bcc.n	80009ba <loop_LED_Blink+0x52>
	                HAL_GPIO_TogglePin(LED_PORT, LED_PIN);
 800099a:	2120      	movs	r1, #32
 800099c:	480c      	ldr	r0, [pc, #48]	@ (80009d0 <loop_LED_Blink+0x68>)
 800099e:	f001 f91a 	bl	8001bd6 <HAL_GPIO_TogglePin>
	                lastBlinkTick = now;
 80009a2:	4a0a      	ldr	r2, [pc, #40]	@ (80009cc <loop_LED_Blink+0x64>)
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	6013      	str	r3, [r2, #0]
	            // 5초 지나면 LED 끄기
	            HAL_GPIO_WritePin(LED_PORT, LED_PIN, GPIO_PIN_RESET);
	            ledBlinkState = 0;
	        }
	    }
}
 80009a8:	e007      	b.n	80009ba <loop_LED_Blink+0x52>
	            HAL_GPIO_WritePin(LED_PORT, LED_PIN, GPIO_PIN_RESET);
 80009aa:	2200      	movs	r2, #0
 80009ac:	2120      	movs	r1, #32
 80009ae:	4808      	ldr	r0, [pc, #32]	@ (80009d0 <loop_LED_Blink+0x68>)
 80009b0:	f001 f8f8 	bl	8001ba4 <HAL_GPIO_WritePin>
	            ledBlinkState = 0;
 80009b4:	4b03      	ldr	r3, [pc, #12]	@ (80009c4 <loop_LED_Blink+0x5c>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	701a      	strb	r2, [r3, #0]
}
 80009ba:	bf00      	nop
 80009bc:	3708      	adds	r7, #8
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	20000084 	.word	0x20000084
 80009c8:	20000088 	.word	0x20000088
 80009cc:	2000008c 	.word	0x2000008c
 80009d0:	40020400 	.word	0x40020400

080009d4 <bluetooth_Event>:
void bluetooth_Event() {
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b0a4      	sub	sp, #144	@ 0x90
 80009d8:	af00      	add	r7, sp, #0

	int i = 0;
 80009da:	2300      	movs	r3, #0
 80009dc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	char *pToken;
	char *pArray[ARR_CNT] = { 0 };
 80009e0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80009e4:	223c      	movs	r2, #60	@ 0x3c
 80009e6:	2100      	movs	r1, #0
 80009e8:	4618      	mov	r0, r3
 80009ea:	f003 fc3e 	bl	800426a <memset>
	char recvBuf[CMD_SIZE] = { 0 };
 80009ee:	1d3b      	adds	r3, r7, #4
 80009f0:	2232      	movs	r2, #50	@ 0x32
 80009f2:	2100      	movs	r1, #0
 80009f4:	4618      	mov	r0, r3
 80009f6:	f003 fc38 	bl	800426a <memset>
	strcpy(recvBuf, btData);
 80009fa:	1d3b      	adds	r3, r7, #4
 80009fc:	49a3      	ldr	r1, [pc, #652]	@ (8000c8c <bluetooth_Event+0x2b8>)
 80009fe:	4618      	mov	r0, r3
 8000a00:	f003 fd0b 	bl	800441a <strcpy>

	pToken = strtok(recvBuf, "[@]");
 8000a04:	1d3b      	adds	r3, r7, #4
 8000a06:	49a2      	ldr	r1, [pc, #648]	@ (8000c90 <bluetooth_Event+0x2bc>)
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f003 fc37 	bl	800427c <strtok>
 8000a0e:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
	while (pToken != NULL) {
 8000a12:	e017      	b.n	8000a44 <bluetooth_Event+0x70>
		pArray[i] = pToken;
 8000a14:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000a18:	009b      	lsls	r3, r3, #2
 8000a1a:	3390      	adds	r3, #144	@ 0x90
 8000a1c:	443b      	add	r3, r7
 8000a1e:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8000a22:	f843 2c58 	str.w	r2, [r3, #-88]
		if (++i >= ARR_CNT)
 8000a26:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000a2a:	3301      	adds	r3, #1
 8000a2c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8000a30:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000a34:	2b0e      	cmp	r3, #14
 8000a36:	dc0a      	bgt.n	8000a4e <bluetooth_Event+0x7a>
			break;
		pToken = strtok(NULL, "[@]");
 8000a38:	4995      	ldr	r1, [pc, #596]	@ (8000c90 <bluetooth_Event+0x2bc>)
 8000a3a:	2000      	movs	r0, #0
 8000a3c:	f003 fc1e 	bl	800427c <strtok>
 8000a40:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
	while (pToken != NULL) {
 8000a44:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d1e3      	bne.n	8000a14 <bluetooth_Event+0x40>
 8000a4c:	e000      	b.n	8000a50 <bluetooth_Event+0x7c>
			break;
 8000a4e:	bf00      	nop
	}
	if (i >= 4 && strcmp(pArray[1], "GETDB") == 0
 8000a50:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000a54:	2b03      	cmp	r3, #3
 8000a56:	f340 8115 	ble.w	8000c84 <bluetooth_Event+0x2b0>
 8000a5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000a5c:	498d      	ldr	r1, [pc, #564]	@ (8000c94 <bluetooth_Event+0x2c0>)
 8000a5e:	4618      	mov	r0, r3
 8000a60:	f7ff fbbe 	bl	80001e0 <strcmp>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	f040 810c 	bne.w	8000c84 <bluetooth_Event+0x2b0>
			&& strcmp(pArray[2], "ROOM") == 0) {
 8000a6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000a6e:	498a      	ldr	r1, [pc, #552]	@ (8000c98 <bluetooth_Event+0x2c4>)
 8000a70:	4618      	mov	r0, r3
 8000a72:	f7ff fbb5 	bl	80001e0 <strcmp>
 8000a76:	4603      	mov	r3, r0
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	f040 8103 	bne.w	8000c84 <bluetooth_Event+0x2b0>
		int gas = -1, fire = -1, sound = -1;
 8000a7e:	f04f 33ff 	mov.w	r3, #4294967295
 8000a82:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8000a86:	f04f 33ff 	mov.w	r3, #4294967295
 8000a8a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8000a8e:	f04f 33ff 	mov.w	r3, #4294967295
 8000a92:	67fb      	str	r3, [r7, #124]	@ 0x7c

		// 키-값 쌍 순회하며 값 저장
		 for (int j = 2; j < i - 1; j += 2) {
 8000a94:	2302      	movs	r3, #2
 8000a96:	67bb      	str	r3, [r7, #120]	@ 0x78
 8000a98:	e04e      	b.n	8000b38 <bluetooth_Event+0x164>
		            if (strcmp(pArray[j], "GAS") == 0) {
 8000a9a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000a9c:	009b      	lsls	r3, r3, #2
 8000a9e:	3390      	adds	r3, #144	@ 0x90
 8000aa0:	443b      	add	r3, r7
 8000aa2:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8000aa6:	497d      	ldr	r1, [pc, #500]	@ (8000c9c <bluetooth_Event+0x2c8>)
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f7ff fb99 	bl	80001e0 <strcmp>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d10c      	bne.n	8000ace <bluetooth_Event+0xfa>
		                gas = atoi(pArray[j + 1]);
 8000ab4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000ab6:	3301      	adds	r3, #1
 8000ab8:	009b      	lsls	r3, r3, #2
 8000aba:	3390      	adds	r3, #144	@ 0x90
 8000abc:	443b      	add	r3, r7
 8000abe:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f003 fa44 	bl	8003f50 <atoi>
 8000ac8:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
 8000acc:	e031      	b.n	8000b32 <bluetooth_Event+0x15e>
		            } else if (strcmp(pArray[j], "FIRE") == 0) {
 8000ace:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000ad0:	009b      	lsls	r3, r3, #2
 8000ad2:	3390      	adds	r3, #144	@ 0x90
 8000ad4:	443b      	add	r3, r7
 8000ad6:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8000ada:	4971      	ldr	r1, [pc, #452]	@ (8000ca0 <bluetooth_Event+0x2cc>)
 8000adc:	4618      	mov	r0, r3
 8000ade:	f7ff fb7f 	bl	80001e0 <strcmp>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d10c      	bne.n	8000b02 <bluetooth_Event+0x12e>
		                fire = atoi(pArray[j + 1]);
 8000ae8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000aea:	3301      	adds	r3, #1
 8000aec:	009b      	lsls	r3, r3, #2
 8000aee:	3390      	adds	r3, #144	@ 0x90
 8000af0:	443b      	add	r3, r7
 8000af2:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8000af6:	4618      	mov	r0, r3
 8000af8:	f003 fa2a 	bl	8003f50 <atoi>
 8000afc:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
 8000b00:	e017      	b.n	8000b32 <bluetooth_Event+0x15e>
		            } else if (strcmp(pArray[j], "SOUND") == 0) {
 8000b02:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000b04:	009b      	lsls	r3, r3, #2
 8000b06:	3390      	adds	r3, #144	@ 0x90
 8000b08:	443b      	add	r3, r7
 8000b0a:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8000b0e:	4965      	ldr	r1, [pc, #404]	@ (8000ca4 <bluetooth_Event+0x2d0>)
 8000b10:	4618      	mov	r0, r3
 8000b12:	f7ff fb65 	bl	80001e0 <strcmp>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d10a      	bne.n	8000b32 <bluetooth_Event+0x15e>
		                sound = atoi(pArray[j + 1]);
 8000b1c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000b1e:	3301      	adds	r3, #1
 8000b20:	009b      	lsls	r3, r3, #2
 8000b22:	3390      	adds	r3, #144	@ 0x90
 8000b24:	443b      	add	r3, r7
 8000b26:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	f003 fa10 	bl	8003f50 <atoi>
 8000b30:	67f8      	str	r0, [r7, #124]	@ 0x7c
		 for (int j = 2; j < i - 1; j += 2) {
 8000b32:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000b34:	3302      	adds	r3, #2
 8000b36:	67bb      	str	r3, [r7, #120]	@ 0x78
 8000b38:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000b3c:	3b01      	subs	r3, #1
 8000b3e:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8000b40:	429a      	cmp	r2, r3
 8000b42:	dbaa      	blt.n	8000a9a <bluetooth_Event+0xc6>
		            }
		        }

		        // LCD 출력 조건

		 int condition = 0;
 8000b44:	2300      	movs	r3, #0
 8000b46:	677b      	str	r3, [r7, #116]	@ 0x74

		         if (gas > 400) {
 8000b48:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000b4c:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8000b50:	dd08      	ble.n	8000b64 <bluetooth_Event+0x190>
		             lcd_set_cursor(1, 7);
 8000b52:	2107      	movs	r1, #7
 8000b54:	2001      	movs	r0, #1
 8000b56:	f000 f9f1 	bl	8000f3c <lcd_set_cursor>
		             lcd_send_string("1_G");
 8000b5a:	4853      	ldr	r0, [pc, #332]	@ (8000ca8 <bluetooth_Event+0x2d4>)
 8000b5c:	f000 f9ce 	bl	8000efc <lcd_send_string>
		             condition = 1;
 8000b60:	2301      	movs	r3, #1
 8000b62:	677b      	str	r3, [r7, #116]	@ 0x74
		         }
		         if (fire > 100) {
 8000b64:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8000b68:	2b64      	cmp	r3, #100	@ 0x64
 8000b6a:	dd08      	ble.n	8000b7e <bluetooth_Event+0x1aa>
		             lcd_set_cursor(0, 7);
 8000b6c:	2107      	movs	r1, #7
 8000b6e:	2000      	movs	r0, #0
 8000b70:	f000 f9e4 	bl	8000f3c <lcd_set_cursor>
		             lcd_send_string("1_F");
 8000b74:	484d      	ldr	r0, [pc, #308]	@ (8000cac <bluetooth_Event+0x2d8>)
 8000b76:	f000 f9c1 	bl	8000efc <lcd_send_string>
		             condition = 1;
 8000b7a:	2301      	movs	r3, #1
 8000b7c:	677b      	str	r3, [r7, #116]	@ 0x74
		         }
		         if (sound > 700) {
 8000b7e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000b80:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 8000b84:	dd08      	ble.n	8000b98 <bluetooth_Event+0x1c4>
		             lcd_set_cursor(0, 11);
 8000b86:	210b      	movs	r1, #11
 8000b88:	2000      	movs	r0, #0
 8000b8a:	f000 f9d7 	bl	8000f3c <lcd_set_cursor>
		             lcd_send_string("1_S");
 8000b8e:	4848      	ldr	r0, [pc, #288]	@ (8000cb0 <bluetooth_Event+0x2dc>)
 8000b90:	f000 f9b4 	bl	8000efc <lcd_send_string>
		             condition = 1;
 8000b94:	2301      	movs	r3, #1
 8000b96:	677b      	str	r3, [r7, #116]	@ 0x74
		         }

		         if (condition) {
 8000b98:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d00d      	beq.n	8000bba <bluetooth_Event+0x1e6>
		             // LED 깜박임 시작
		             ledBlinkState = 1;
 8000b9e:	4b45      	ldr	r3, [pc, #276]	@ (8000cb4 <bluetooth_Event+0x2e0>)
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	701a      	strb	r2, [r3, #0]
		             ledBlinkStart = HAL_GetTick();
 8000ba4:	f000 fca6 	bl	80014f4 <HAL_GetTick>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	4a43      	ldr	r2, [pc, #268]	@ (8000cb8 <bluetooth_Event+0x2e4>)
 8000bac:	6013      	str	r3, [r2, #0]
		             lastBlinkTick = HAL_GetTick();
 8000bae:	f000 fca1 	bl	80014f4 <HAL_GetTick>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	4a41      	ldr	r2, [pc, #260]	@ (8000cbc <bluetooth_Event+0x2e8>)
 8000bb6:	6013      	str	r3, [r2, #0]
 8000bb8:	e010      	b.n	8000bdc <bluetooth_Event+0x208>
		         } else {
		             // 조건 만족 안 하면 LCD 초기화 후 기본 표시
		             lcd_clear();
 8000bba:	f000 f9b5 	bl	8000f28 <lcd_clear>
		             lcd_set_cursor(0, 0);
 8000bbe:	2100      	movs	r1, #0
 8000bc0:	2000      	movs	r0, #0
 8000bc2:	f000 f9bb 	bl	8000f3c <lcd_set_cursor>
		             lcd_send_string("ROOM:");
 8000bc6:	483e      	ldr	r0, [pc, #248]	@ (8000cc0 <bluetooth_Event+0x2ec>)
 8000bc8:	f000 f998 	bl	8000efc <lcd_send_string>

		             // LED 끄기
		             HAL_GPIO_WritePin(LED_PORT, LED_PIN, GPIO_PIN_RESET);
 8000bcc:	2200      	movs	r2, #0
 8000bce:	2120      	movs	r1, #32
 8000bd0:	483c      	ldr	r0, [pc, #240]	@ (8000cc4 <bluetooth_Event+0x2f0>)
 8000bd2:	f000 ffe7 	bl	8001ba4 <HAL_GPIO_WritePin>
		             ledBlinkState = 0;
 8000bd6:	4b37      	ldr	r3, [pc, #220]	@ (8000cb4 <bluetooth_Event+0x2e0>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	701a      	strb	r2, [r3, #0]
		         }


		     if(gas>400){
 8000bdc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000be0:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8000be4:	dd07      	ble.n	8000bf6 <bluetooth_Event+0x222>
		 	lcd_set_cursor(1, 7);
 8000be6:	2107      	movs	r1, #7
 8000be8:	2001      	movs	r0, #1
 8000bea:	f000 f9a7 	bl	8000f3c <lcd_set_cursor>
		 				lcd_send_string("1_G");
 8000bee:	482e      	ldr	r0, [pc, #184]	@ (8000ca8 <bluetooth_Event+0x2d4>)
 8000bf0:	f000 f984 	bl	8000efc <lcd_send_string>
 8000bf4:	e006      	b.n	8000c04 <bluetooth_Event+0x230>


		 }
		 else{
			 lcd_set_cursor(1,7);
 8000bf6:	2107      	movs	r1, #7
 8000bf8:	2001      	movs	r0, #1
 8000bfa:	f000 f99f 	bl	8000f3c <lcd_set_cursor>
			 lcd_send_string("   ");
 8000bfe:	4832      	ldr	r0, [pc, #200]	@ (8000cc8 <bluetooth_Event+0x2f4>)
 8000c00:	f000 f97c 	bl	8000efc <lcd_send_string>
		 }
		 		// LCD 출력 조건

		// LCD 출력 조건
		if (fire<100) {
 8000c04:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8000c08:	2b63      	cmp	r3, #99	@ 0x63
 8000c0a:	dc07      	bgt.n	8000c1c <bluetooth_Event+0x248>

			lcd_set_cursor(0, 7);
 8000c0c:	2107      	movs	r1, #7
 8000c0e:	2000      	movs	r0, #0
 8000c10:	f000 f994 	bl	8000f3c <lcd_set_cursor>
			lcd_send_string("1_F");
 8000c14:	4825      	ldr	r0, [pc, #148]	@ (8000cac <bluetooth_Event+0x2d8>)
 8000c16:	f000 f971 	bl	8000efc <lcd_send_string>
 8000c1a:	e006      	b.n	8000c2a <bluetooth_Event+0x256>


		} else{
			 lcd_set_cursor(0,7);
 8000c1c:	2107      	movs	r1, #7
 8000c1e:	2000      	movs	r0, #0
 8000c20:	f000 f98c 	bl	8000f3c <lcd_set_cursor>
			 lcd_send_string("   ");
 8000c24:	4828      	ldr	r0, [pc, #160]	@ (8000cc8 <bluetooth_Event+0x2f4>)
 8000c26:	f000 f969 	bl	8000efc <lcd_send_string>
		 }
		if (sound>700) {
 8000c2a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000c2c:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 8000c30:	dd07      	ble.n	8000c42 <bluetooth_Event+0x26e>

			lcd_set_cursor(0, 11);
 8000c32:	210b      	movs	r1, #11
 8000c34:	2000      	movs	r0, #0
 8000c36:	f000 f981 	bl	8000f3c <lcd_set_cursor>
			lcd_send_string("1_S");
 8000c3a:	481d      	ldr	r0, [pc, #116]	@ (8000cb0 <bluetooth_Event+0x2dc>)
 8000c3c:	f000 f95e 	bl	8000efc <lcd_send_string>
 8000c40:	e006      	b.n	8000c50 <bluetooth_Event+0x27c>


		} else{
			 lcd_set_cursor(0,11);
 8000c42:	210b      	movs	r1, #11
 8000c44:	2000      	movs	r0, #0
 8000c46:	f000 f979 	bl	8000f3c <lcd_set_cursor>
			 lcd_send_string("   ");
 8000c4a:	481f      	ldr	r0, [pc, #124]	@ (8000cc8 <bluetooth_Event+0x2f4>)
 8000c4c:	f000 f956 	bl	8000efc <lcd_send_string>
		 }
		if ((gas > 400) || (fire > 100) || (sound>700)) {
 8000c50:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000c54:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8000c58:	dc07      	bgt.n	8000c6a <bluetooth_Event+0x296>
 8000c5a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8000c5e:	2b64      	cmp	r3, #100	@ 0x64
 8000c60:	dc03      	bgt.n	8000c6a <bluetooth_Event+0x296>
 8000c62:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000c64:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 8000c68:	dd0c      	ble.n	8000c84 <bluetooth_Event+0x2b0>
		            ledBlinkState = 1;
 8000c6a:	4b12      	ldr	r3, [pc, #72]	@ (8000cb4 <bluetooth_Event+0x2e0>)
 8000c6c:	2201      	movs	r2, #1
 8000c6e:	701a      	strb	r2, [r3, #0]
		            ledBlinkStart = HAL_GetTick();   // 현재 시간 저장
 8000c70:	f000 fc40 	bl	80014f4 <HAL_GetTick>
 8000c74:	4603      	mov	r3, r0
 8000c76:	4a10      	ldr	r2, [pc, #64]	@ (8000cb8 <bluetooth_Event+0x2e4>)
 8000c78:	6013      	str	r3, [r2, #0]
		            lastBlinkTick = HAL_GetTick();   // 토글 초기화
 8000c7a:	f000 fc3b 	bl	80014f4 <HAL_GetTick>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	4a0e      	ldr	r2, [pc, #56]	@ (8000cbc <bluetooth_Event+0x2e8>)
 8000c82:	6013      	str	r3, [r2, #0]


}


}
 8000c84:	bf00      	nop
 8000c86:	3790      	adds	r7, #144	@ 0x90
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	20000178 	.word	0x20000178
 8000c90:	0800509c 	.word	0x0800509c
 8000c94:	080050a0 	.word	0x080050a0
 8000c98:	080050a8 	.word	0x080050a8
 8000c9c:	080050b0 	.word	0x080050b0
 8000ca0:	080050b4 	.word	0x080050b4
 8000ca4:	080050bc 	.word	0x080050bc
 8000ca8:	080050c4 	.word	0x080050c4
 8000cac:	080050c8 	.word	0x080050c8
 8000cb0:	080050cc 	.word	0x080050cc
 8000cb4:	20000084 	.word	0x20000084
 8000cb8:	20000088 	.word	0x20000088
 8000cbc:	2000008c 	.word	0x2000008c
 8000cc0:	0800507c 	.word	0x0800507c
 8000cc4:	40020400 	.word	0x40020400
 8000cc8:	080050d0 	.word	0x080050d0

08000ccc <__io_putchar>:
/**
 * @brief  Retargets the C library printf function to the USART.
 * @param  None
 * @retval None
 */
PUTCHAR_PROTOTYPE {
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the USART6 and Loop until the end of transmission */
	HAL_UART_Transmit(&huart2, (uint8_t*) &ch, 1, 0xFFFF);
 8000cd4:	1d39      	adds	r1, r7, #4
 8000cd6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000cda:	2201      	movs	r2, #1
 8000cdc:	4803      	ldr	r0, [pc, #12]	@ (8000cec <__io_putchar+0x20>)
 8000cde:	f002 f91b 	bl	8002f18 <HAL_UART_Transmit>

	return ch;
 8000ce2:	687b      	ldr	r3, [r7, #4]
}
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	3708      	adds	r7, #8
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	200000e4 	.word	0x200000e4

08000cf0 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b082      	sub	sp, #8
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART6) {
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	4a17      	ldr	r2, [pc, #92]	@ (8000d5c <HAL_UART_RxCpltCallback+0x6c>)
 8000cfe:	4293      	cmp	r3, r2
 8000d00:	d127      	bne.n	8000d52 <HAL_UART_RxCpltCallback+0x62>
		static int i = 0;
		btData[i] = btchar;
 8000d02:	4b17      	ldr	r3, [pc, #92]	@ (8000d60 <HAL_UART_RxCpltCallback+0x70>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	4a17      	ldr	r2, [pc, #92]	@ (8000d64 <HAL_UART_RxCpltCallback+0x74>)
 8000d08:	7811      	ldrb	r1, [r2, #0]
 8000d0a:	4a17      	ldr	r2, [pc, #92]	@ (8000d68 <HAL_UART_RxCpltCallback+0x78>)
 8000d0c:	54d1      	strb	r1, [r2, r3]
		if ((btData[i] == '\n') || btData[i] == '\r') {
 8000d0e:	4b14      	ldr	r3, [pc, #80]	@ (8000d60 <HAL_UART_RxCpltCallback+0x70>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	4a15      	ldr	r2, [pc, #84]	@ (8000d68 <HAL_UART_RxCpltCallback+0x78>)
 8000d14:	5cd3      	ldrb	r3, [r2, r3]
 8000d16:	2b0a      	cmp	r3, #10
 8000d18:	d005      	beq.n	8000d26 <HAL_UART_RxCpltCallback+0x36>
 8000d1a:	4b11      	ldr	r3, [pc, #68]	@ (8000d60 <HAL_UART_RxCpltCallback+0x70>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	4a12      	ldr	r2, [pc, #72]	@ (8000d68 <HAL_UART_RxCpltCallback+0x78>)
 8000d20:	5cd3      	ldrb	r3, [r2, r3]
 8000d22:	2b0d      	cmp	r3, #13
 8000d24:	d10b      	bne.n	8000d3e <HAL_UART_RxCpltCallback+0x4e>
			btData[i] = '\0';
 8000d26:	4b0e      	ldr	r3, [pc, #56]	@ (8000d60 <HAL_UART_RxCpltCallback+0x70>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	4a0f      	ldr	r2, [pc, #60]	@ (8000d68 <HAL_UART_RxCpltCallback+0x78>)
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	54d1      	strb	r1, [r2, r3]
			btFlag = 1;
 8000d30:	4b0e      	ldr	r3, [pc, #56]	@ (8000d6c <HAL_UART_RxCpltCallback+0x7c>)
 8000d32:	2201      	movs	r2, #1
 8000d34:	701a      	strb	r2, [r3, #0]
			i = 0;
 8000d36:	4b0a      	ldr	r3, [pc, #40]	@ (8000d60 <HAL_UART_RxCpltCallback+0x70>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	601a      	str	r2, [r3, #0]
 8000d3c:	e004      	b.n	8000d48 <HAL_UART_RxCpltCallback+0x58>
		} else {
			i++;
 8000d3e:	4b08      	ldr	r3, [pc, #32]	@ (8000d60 <HAL_UART_RxCpltCallback+0x70>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	3301      	adds	r3, #1
 8000d44:	4a06      	ldr	r2, [pc, #24]	@ (8000d60 <HAL_UART_RxCpltCallback+0x70>)
 8000d46:	6013      	str	r3, [r2, #0]
		}
		HAL_UART_Receive_IT(&huart6, &btchar, 1);
 8000d48:	2201      	movs	r2, #1
 8000d4a:	4906      	ldr	r1, [pc, #24]	@ (8000d64 <HAL_UART_RxCpltCallback+0x74>)
 8000d4c:	4808      	ldr	r0, [pc, #32]	@ (8000d70 <HAL_UART_RxCpltCallback+0x80>)
 8000d4e:	f002 f96e 	bl	800302e <HAL_UART_Receive_IT>
	}
}
 8000d52:	bf00      	nop
 8000d54:	3708      	adds	r7, #8
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bd80      	pop	{r7, pc}
 8000d5a:	bf00      	nop
 8000d5c:	40011400 	.word	0x40011400
 8000d60:	200001b0 	.word	0x200001b0
 8000d64:	20000175 	.word	0x20000175
 8000d68:	20000178 	.word	0x20000178
 8000d6c:	20000174 	.word	0x20000174
 8000d70:	2000012c 	.word	0x2000012c

08000d74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d78:	b672      	cpsid	i
}
 8000d7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000d7c:	bf00      	nop
 8000d7e:	e7fd      	b.n	8000d7c <Error_Handler+0x8>

08000d80 <lcd_init>:
void lcd_send_raw_cmd(uint8_t cmd);
void lcd_send_internal(uint8_t data, uint8_t flags);
void lcd_send_cmd(uint8_t cmd);
void lcd_send_byte(uint8_t data);

void lcd_init(I2C_HandleTypeDef *hi2c) {
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b084      	sub	sp, #16
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
	lcd_i2c = hi2c;
 8000d88:	4a1b      	ldr	r2, [pc, #108]	@ (8000df8 <lcd_init+0x78>)
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	6013      	str	r3, [r2, #0]

	//HAL_Delay(50);
	HAL_Delay(100);
 8000d8e:	2064      	movs	r0, #100	@ 0x64
 8000d90:	f000 fbbc 	bl	800150c <HAL_Delay>
	//lcd_send_cmd(0x30);
	////HAL_Delay(1);
	//HAL_Delay(2);
	//lcd_send_cmd(0x30);
	//HAL_Delay(10);
	for (int i = 0; i < 3; i++)
 8000d94:	2300      	movs	r3, #0
 8000d96:	60fb      	str	r3, [r7, #12]
 8000d98:	e00e      	b.n	8000db8 <lcd_init+0x38>
	{
		lcd_send_raw_cmd(0x30);
 8000d9a:	2030      	movs	r0, #48	@ 0x30
 8000d9c:	f000 f84a 	bl	8000e34 <lcd_send_raw_cmd>
		HAL_Delay(i == 0 ? 5 : 1);
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d101      	bne.n	8000daa <lcd_init+0x2a>
 8000da6:	2305      	movs	r3, #5
 8000da8:	e000      	b.n	8000dac <lcd_init+0x2c>
 8000daa:	2301      	movs	r3, #1
 8000dac:	4618      	mov	r0, r3
 8000dae:	f000 fbad 	bl	800150c <HAL_Delay>
	for (int i = 0; i < 3; i++)
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	3301      	adds	r3, #1
 8000db6:	60fb      	str	r3, [r7, #12]
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	2b02      	cmp	r3, #2
 8000dbc:	dded      	ble.n	8000d9a <lcd_init+0x1a>
	}
	lcd_send_raw_cmd(0x20); // 4-bit mode
 8000dbe:	2020      	movs	r0, #32
 8000dc0:	f000 f838 	bl	8000e34 <lcd_send_raw_cmd>
	HAL_Delay(1);
 8000dc4:	2001      	movs	r0, #1
 8000dc6:	f000 fba1 	bl	800150c <HAL_Delay>

	lcd_send_cmd(0x28); // Function set: 4-bit, 2-line, 5x8 dots
 8000dca:	2028      	movs	r0, #40	@ 0x28
 8000dcc:	f000 f816 	bl	8000dfc <lcd_send_cmd>
	lcd_send_cmd(0x08); // Display off
 8000dd0:	2008      	movs	r0, #8
 8000dd2:	f000 f813 	bl	8000dfc <lcd_send_cmd>
	lcd_send_cmd(0x01); // Clear display
 8000dd6:	2001      	movs	r0, #1
 8000dd8:	f000 f810 	bl	8000dfc <lcd_send_cmd>
	HAL_Delay(2);
 8000ddc:	2002      	movs	r0, #2
 8000dde:	f000 fb95 	bl	800150c <HAL_Delay>
	lcd_send_cmd(0x06); // Entry mode set: increment, no shift
 8000de2:	2006      	movs	r0, #6
 8000de4:	f000 f80a 	bl	8000dfc <lcd_send_cmd>
	lcd_send_cmd(0x0C); // Display on, cursor off, blink off
 8000de8:	200c      	movs	r0, #12
 8000dea:	f000 f807 	bl	8000dfc <lcd_send_cmd>
}
 8000dee:	bf00      	nop
 8000df0:	3710      	adds	r7, #16
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	200001b4 	.word	0x200001b4

08000dfc <lcd_send_cmd>:

void lcd_send_cmd(uint8_t cmd) {
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b082      	sub	sp, #8
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	4603      	mov	r3, r0
 8000e04:	71fb      	strb	r3, [r7, #7]
	lcd_send_internal(cmd, 0);
 8000e06:	79fb      	ldrb	r3, [r7, #7]
 8000e08:	2100      	movs	r1, #0
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	f000 f836 	bl	8000e7c <lcd_send_internal>
}
 8000e10:	bf00      	nop
 8000e12:	3708      	adds	r7, #8
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}

08000e18 <lcd_send_data>:

void lcd_send_data(uint8_t data) {
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b082      	sub	sp, #8
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	4603      	mov	r3, r0
 8000e20:	71fb      	strb	r3, [r7, #7]
	lcd_send_internal(data, LCD_RS);
 8000e22:	79fb      	ldrb	r3, [r7, #7]
 8000e24:	2101      	movs	r1, #1
 8000e26:	4618      	mov	r0, r3
 8000e28:	f000 f828 	bl	8000e7c <lcd_send_internal>
}
 8000e2c:	bf00      	nop
 8000e2e:	3708      	adds	r7, #8
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bd80      	pop	{r7, pc}

08000e34 <lcd_send_raw_cmd>:

void lcd_send_raw_cmd(uint8_t cmd) {
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b086      	sub	sp, #24
 8000e38:	af02      	add	r7, sp, #8
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	71fb      	strb	r3, [r7, #7]
	uint8_t high_nibble = cmd & 0xF0;
 8000e3e:	79fb      	ldrb	r3, [r7, #7]
 8000e40:	f023 030f 	bic.w	r3, r3, #15
 8000e44:	73fb      	strb	r3, [r7, #15]
	uint8_t buf[2];

	buf[0] = high_nibble | LCD_BACKLIGHT | LCD_ENABLE;
 8000e46:	7bfb      	ldrb	r3, [r7, #15]
 8000e48:	f043 030c 	orr.w	r3, r3, #12
 8000e4c:	b2db      	uxtb	r3, r3
 8000e4e:	733b      	strb	r3, [r7, #12]
	buf[1] = high_nibble | LCD_BACKLIGHT;
 8000e50:	7bfb      	ldrb	r3, [r7, #15]
 8000e52:	f043 0308 	orr.w	r3, r3, #8
 8000e56:	b2db      	uxtb	r3, r3
 8000e58:	737b      	strb	r3, [r7, #13]

	HAL_I2C_Master_Transmit(lcd_i2c, LCD_I2C_ADDR, buf, 2, HAL_MAX_DELAY);
 8000e5a:	4b07      	ldr	r3, [pc, #28]	@ (8000e78 <lcd_send_raw_cmd+0x44>)
 8000e5c:	6818      	ldr	r0, [r3, #0]
 8000e5e:	f107 020c 	add.w	r2, r7, #12
 8000e62:	f04f 33ff 	mov.w	r3, #4294967295
 8000e66:	9300      	str	r3, [sp, #0]
 8000e68:	2302      	movs	r3, #2
 8000e6a:	214e      	movs	r1, #78	@ 0x4e
 8000e6c:	f001 f812 	bl	8001e94 <HAL_I2C_Master_Transmit>
}
 8000e70:	bf00      	nop
 8000e72:	3710      	adds	r7, #16
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	200001b4 	.word	0x200001b4

08000e7c <lcd_send_internal>:

void lcd_send_internal(uint8_t data, uint8_t flags) {
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b086      	sub	sp, #24
 8000e80:	af02      	add	r7, sp, #8
 8000e82:	4603      	mov	r3, r0
 8000e84:	460a      	mov	r2, r1
 8000e86:	71fb      	strb	r3, [r7, #7]
 8000e88:	4613      	mov	r3, r2
 8000e8a:	71bb      	strb	r3, [r7, #6]
	uint8_t high_nibble = data & 0xF0;
 8000e8c:	79fb      	ldrb	r3, [r7, #7]
 8000e8e:	f023 030f 	bic.w	r3, r3, #15
 8000e92:	73fb      	strb	r3, [r7, #15]
	uint8_t low_nibble = (data << 4) & 0xF0;
 8000e94:	79fb      	ldrb	r3, [r7, #7]
 8000e96:	011b      	lsls	r3, r3, #4
 8000e98:	73bb      	strb	r3, [r7, #14]
	uint8_t buf[4];

	buf[0] = high_nibble | flags | LCD_BACKLIGHT | LCD_ENABLE;
 8000e9a:	7bfa      	ldrb	r2, [r7, #15]
 8000e9c:	79bb      	ldrb	r3, [r7, #6]
 8000e9e:	4313      	orrs	r3, r2
 8000ea0:	b2db      	uxtb	r3, r3
 8000ea2:	f043 030c 	orr.w	r3, r3, #12
 8000ea6:	b2db      	uxtb	r3, r3
 8000ea8:	723b      	strb	r3, [r7, #8]
	buf[1] = high_nibble | flags | LCD_BACKLIGHT;
 8000eaa:	7bfa      	ldrb	r2, [r7, #15]
 8000eac:	79bb      	ldrb	r3, [r7, #6]
 8000eae:	4313      	orrs	r3, r2
 8000eb0:	b2db      	uxtb	r3, r3
 8000eb2:	f043 0308 	orr.w	r3, r3, #8
 8000eb6:	b2db      	uxtb	r3, r3
 8000eb8:	727b      	strb	r3, [r7, #9]
	buf[2] = low_nibble | flags | LCD_BACKLIGHT | LCD_ENABLE;
 8000eba:	7bba      	ldrb	r2, [r7, #14]
 8000ebc:	79bb      	ldrb	r3, [r7, #6]
 8000ebe:	4313      	orrs	r3, r2
 8000ec0:	b2db      	uxtb	r3, r3
 8000ec2:	f043 030c 	orr.w	r3, r3, #12
 8000ec6:	b2db      	uxtb	r3, r3
 8000ec8:	72bb      	strb	r3, [r7, #10]
	buf[3] = low_nibble | flags | LCD_BACKLIGHT;
 8000eca:	7bba      	ldrb	r2, [r7, #14]
 8000ecc:	79bb      	ldrb	r3, [r7, #6]
 8000ece:	4313      	orrs	r3, r2
 8000ed0:	b2db      	uxtb	r3, r3
 8000ed2:	f043 0308 	orr.w	r3, r3, #8
 8000ed6:	b2db      	uxtb	r3, r3
 8000ed8:	72fb      	strb	r3, [r7, #11]

	HAL_I2C_Master_Transmit(lcd_i2c, LCD_I2C_ADDR, buf, 4, HAL_MAX_DELAY);
 8000eda:	4b07      	ldr	r3, [pc, #28]	@ (8000ef8 <lcd_send_internal+0x7c>)
 8000edc:	6818      	ldr	r0, [r3, #0]
 8000ede:	f107 0208 	add.w	r2, r7, #8
 8000ee2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ee6:	9300      	str	r3, [sp, #0]
 8000ee8:	2304      	movs	r3, #4
 8000eea:	214e      	movs	r1, #78	@ 0x4e
 8000eec:	f000 ffd2 	bl	8001e94 <HAL_I2C_Master_Transmit>
}
 8000ef0:	bf00      	nop
 8000ef2:	3710      	adds	r7, #16
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	200001b4 	.word	0x200001b4

08000efc <lcd_send_string>:

void lcd_send_string(char *str) {
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
	while (*str) {
 8000f04:	e007      	b.n	8000f16 <lcd_send_string+0x1a>
		lcd_send_data((uint8_t)(*str));
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	781b      	ldrb	r3, [r3, #0]
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f7ff ff84 	bl	8000e18 <lcd_send_data>
		str++;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	3301      	adds	r3, #1
 8000f14:	607b      	str	r3, [r7, #4]
	while (*str) {
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	781b      	ldrb	r3, [r3, #0]
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d1f3      	bne.n	8000f06 <lcd_send_string+0xa>
	}
}
 8000f1e:	bf00      	nop
 8000f20:	bf00      	nop
 8000f22:	3708      	adds	r7, #8
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}

08000f28 <lcd_clear>:

void lcd_clear(void) {
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x01);
 8000f2c:	2001      	movs	r0, #1
 8000f2e:	f7ff ff65 	bl	8000dfc <lcd_send_cmd>
	HAL_Delay(2);
 8000f32:	2002      	movs	r0, #2
 8000f34:	f000 faea 	bl	800150c <HAL_Delay>
}
 8000f38:	bf00      	nop
 8000f3a:	bd80      	pop	{r7, pc}

08000f3c <lcd_set_cursor>:

void lcd_set_cursor(uint8_t row, uint8_t col) {
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b084      	sub	sp, #16
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	4603      	mov	r3, r0
 8000f44:	460a      	mov	r2, r1
 8000f46:	71fb      	strb	r3, [r7, #7]
 8000f48:	4613      	mov	r3, r2
 8000f4a:	71bb      	strb	r3, [r7, #6]
	uint8_t row_offsets[] = {0x00, 0x40, 0x14, 0x54};	// 2??
 8000f4c:	4b0a      	ldr	r3, [pc, #40]	@ (8000f78 <lcd_set_cursor+0x3c>)
 8000f4e:	60fb      	str	r3, [r7, #12]
	lcd_send_cmd(0x80 | (col + row_offsets[row]));
 8000f50:	79fb      	ldrb	r3, [r7, #7]
 8000f52:	3310      	adds	r3, #16
 8000f54:	443b      	add	r3, r7
 8000f56:	f813 2c04 	ldrb.w	r2, [r3, #-4]
 8000f5a:	79bb      	ldrb	r3, [r7, #6]
 8000f5c:	4413      	add	r3, r2
 8000f5e:	b2db      	uxtb	r3, r3
 8000f60:	b25b      	sxtb	r3, r3
 8000f62:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000f66:	b25b      	sxtb	r3, r3
 8000f68:	b2db      	uxtb	r3, r3
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f7ff ff46 	bl	8000dfc <lcd_send_cmd>
}
 8000f70:	bf00      	nop
 8000f72:	3710      	adds	r7, #16
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	54144000 	.word	0x54144000

08000f7c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f82:	2300      	movs	r3, #0
 8000f84:	607b      	str	r3, [r7, #4]
 8000f86:	4b10      	ldr	r3, [pc, #64]	@ (8000fc8 <HAL_MspInit+0x4c>)
 8000f88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f8a:	4a0f      	ldr	r2, [pc, #60]	@ (8000fc8 <HAL_MspInit+0x4c>)
 8000f8c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f90:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f92:	4b0d      	ldr	r3, [pc, #52]	@ (8000fc8 <HAL_MspInit+0x4c>)
 8000f94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f9a:	607b      	str	r3, [r7, #4]
 8000f9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	603b      	str	r3, [r7, #0]
 8000fa2:	4b09      	ldr	r3, [pc, #36]	@ (8000fc8 <HAL_MspInit+0x4c>)
 8000fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fa6:	4a08      	ldr	r2, [pc, #32]	@ (8000fc8 <HAL_MspInit+0x4c>)
 8000fa8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fac:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fae:	4b06      	ldr	r3, [pc, #24]	@ (8000fc8 <HAL_MspInit+0x4c>)
 8000fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fb6:	603b      	str	r3, [r7, #0]
 8000fb8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000fba:	2007      	movs	r0, #7
 8000fbc:	f000 fb9a 	bl	80016f4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fc0:	bf00      	nop
 8000fc2:	3708      	adds	r7, #8
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	40023800 	.word	0x40023800

08000fcc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b08a      	sub	sp, #40	@ 0x28
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd4:	f107 0314 	add.w	r3, r7, #20
 8000fd8:	2200      	movs	r2, #0
 8000fda:	601a      	str	r2, [r3, #0]
 8000fdc:	605a      	str	r2, [r3, #4]
 8000fde:	609a      	str	r2, [r3, #8]
 8000fe0:	60da      	str	r2, [r3, #12]
 8000fe2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	4a22      	ldr	r2, [pc, #136]	@ (8001074 <HAL_I2C_MspInit+0xa8>)
 8000fea:	4293      	cmp	r3, r2
 8000fec:	d13d      	bne.n	800106a <HAL_I2C_MspInit+0x9e>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fee:	2300      	movs	r3, #0
 8000ff0:	613b      	str	r3, [r7, #16]
 8000ff2:	4b21      	ldr	r3, [pc, #132]	@ (8001078 <HAL_I2C_MspInit+0xac>)
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff6:	4a20      	ldr	r2, [pc, #128]	@ (8001078 <HAL_I2C_MspInit+0xac>)
 8000ff8:	f043 0302 	orr.w	r3, r3, #2
 8000ffc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ffe:	4b1e      	ldr	r3, [pc, #120]	@ (8001078 <HAL_I2C_MspInit+0xac>)
 8001000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001002:	f003 0302 	and.w	r3, r3, #2
 8001006:	613b      	str	r3, [r7, #16]
 8001008:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB9     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800100a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800100e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001010:	2312      	movs	r3, #18
 8001012:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001014:	2300      	movs	r3, #0
 8001016:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001018:	2303      	movs	r3, #3
 800101a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800101c:	2304      	movs	r3, #4
 800101e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001020:	f107 0314 	add.w	r3, r7, #20
 8001024:	4619      	mov	r1, r3
 8001026:	4815      	ldr	r0, [pc, #84]	@ (800107c <HAL_I2C_MspInit+0xb0>)
 8001028:	f000 fc38 	bl	800189c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800102c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001030:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001032:	2312      	movs	r3, #18
 8001034:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001036:	2300      	movs	r3, #0
 8001038:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800103a:	2303      	movs	r3, #3
 800103c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 800103e:	2309      	movs	r3, #9
 8001040:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001042:	f107 0314 	add.w	r3, r7, #20
 8001046:	4619      	mov	r1, r3
 8001048:	480c      	ldr	r0, [pc, #48]	@ (800107c <HAL_I2C_MspInit+0xb0>)
 800104a:	f000 fc27 	bl	800189c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800104e:	2300      	movs	r3, #0
 8001050:	60fb      	str	r3, [r7, #12]
 8001052:	4b09      	ldr	r3, [pc, #36]	@ (8001078 <HAL_I2C_MspInit+0xac>)
 8001054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001056:	4a08      	ldr	r2, [pc, #32]	@ (8001078 <HAL_I2C_MspInit+0xac>)
 8001058:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800105c:	6413      	str	r3, [r2, #64]	@ 0x40
 800105e:	4b06      	ldr	r3, [pc, #24]	@ (8001078 <HAL_I2C_MspInit+0xac>)
 8001060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001062:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001066:	60fb      	str	r3, [r7, #12]
 8001068:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 800106a:	bf00      	nop
 800106c:	3728      	adds	r7, #40	@ 0x28
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	40005800 	.word	0x40005800
 8001078:	40023800 	.word	0x40023800
 800107c:	40020400 	.word	0x40020400

08001080 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b08c      	sub	sp, #48	@ 0x30
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001088:	f107 031c 	add.w	r3, r7, #28
 800108c:	2200      	movs	r2, #0
 800108e:	601a      	str	r2, [r3, #0]
 8001090:	605a      	str	r2, [r3, #4]
 8001092:	609a      	str	r2, [r3, #8]
 8001094:	60da      	str	r2, [r3, #12]
 8001096:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a3a      	ldr	r2, [pc, #232]	@ (8001188 <HAL_UART_MspInit+0x108>)
 800109e:	4293      	cmp	r3, r2
 80010a0:	d134      	bne.n	800110c <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80010a2:	2300      	movs	r3, #0
 80010a4:	61bb      	str	r3, [r7, #24]
 80010a6:	4b39      	ldr	r3, [pc, #228]	@ (800118c <HAL_UART_MspInit+0x10c>)
 80010a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010aa:	4a38      	ldr	r2, [pc, #224]	@ (800118c <HAL_UART_MspInit+0x10c>)
 80010ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80010b2:	4b36      	ldr	r3, [pc, #216]	@ (800118c <HAL_UART_MspInit+0x10c>)
 80010b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010ba:	61bb      	str	r3, [r7, #24]
 80010bc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010be:	2300      	movs	r3, #0
 80010c0:	617b      	str	r3, [r7, #20]
 80010c2:	4b32      	ldr	r3, [pc, #200]	@ (800118c <HAL_UART_MspInit+0x10c>)
 80010c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c6:	4a31      	ldr	r2, [pc, #196]	@ (800118c <HAL_UART_MspInit+0x10c>)
 80010c8:	f043 0301 	orr.w	r3, r3, #1
 80010cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ce:	4b2f      	ldr	r3, [pc, #188]	@ (800118c <HAL_UART_MspInit+0x10c>)
 80010d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010d2:	f003 0301 	and.w	r3, r3, #1
 80010d6:	617b      	str	r3, [r7, #20]
 80010d8:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80010da:	230c      	movs	r3, #12
 80010dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010de:	2302      	movs	r3, #2
 80010e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e2:	2300      	movs	r3, #0
 80010e4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010e6:	2303      	movs	r3, #3
 80010e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80010ea:	2307      	movs	r3, #7
 80010ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ee:	f107 031c 	add.w	r3, r7, #28
 80010f2:	4619      	mov	r1, r3
 80010f4:	4826      	ldr	r0, [pc, #152]	@ (8001190 <HAL_UART_MspInit+0x110>)
 80010f6:	f000 fbd1 	bl	800189c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80010fa:	2200      	movs	r2, #0
 80010fc:	2100      	movs	r1, #0
 80010fe:	2026      	movs	r0, #38	@ 0x26
 8001100:	f000 fb03 	bl	800170a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001104:	2026      	movs	r0, #38	@ 0x26
 8001106:	f000 fb1c 	bl	8001742 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 800110a:	e038      	b.n	800117e <HAL_UART_MspInit+0xfe>
  else if(huart->Instance==USART6)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a20      	ldr	r2, [pc, #128]	@ (8001194 <HAL_UART_MspInit+0x114>)
 8001112:	4293      	cmp	r3, r2
 8001114:	d133      	bne.n	800117e <HAL_UART_MspInit+0xfe>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001116:	2300      	movs	r3, #0
 8001118:	613b      	str	r3, [r7, #16]
 800111a:	4b1c      	ldr	r3, [pc, #112]	@ (800118c <HAL_UART_MspInit+0x10c>)
 800111c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800111e:	4a1b      	ldr	r2, [pc, #108]	@ (800118c <HAL_UART_MspInit+0x10c>)
 8001120:	f043 0320 	orr.w	r3, r3, #32
 8001124:	6453      	str	r3, [r2, #68]	@ 0x44
 8001126:	4b19      	ldr	r3, [pc, #100]	@ (800118c <HAL_UART_MspInit+0x10c>)
 8001128:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800112a:	f003 0320 	and.w	r3, r3, #32
 800112e:	613b      	str	r3, [r7, #16]
 8001130:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001132:	2300      	movs	r3, #0
 8001134:	60fb      	str	r3, [r7, #12]
 8001136:	4b15      	ldr	r3, [pc, #84]	@ (800118c <HAL_UART_MspInit+0x10c>)
 8001138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800113a:	4a14      	ldr	r2, [pc, #80]	@ (800118c <HAL_UART_MspInit+0x10c>)
 800113c:	f043 0304 	orr.w	r3, r3, #4
 8001140:	6313      	str	r3, [r2, #48]	@ 0x30
 8001142:	4b12      	ldr	r3, [pc, #72]	@ (800118c <HAL_UART_MspInit+0x10c>)
 8001144:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001146:	f003 0304 	and.w	r3, r3, #4
 800114a:	60fb      	str	r3, [r7, #12]
 800114c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800114e:	23c0      	movs	r3, #192	@ 0xc0
 8001150:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001152:	2302      	movs	r3, #2
 8001154:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001156:	2300      	movs	r3, #0
 8001158:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800115a:	2303      	movs	r3, #3
 800115c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800115e:	2308      	movs	r3, #8
 8001160:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001162:	f107 031c 	add.w	r3, r7, #28
 8001166:	4619      	mov	r1, r3
 8001168:	480b      	ldr	r0, [pc, #44]	@ (8001198 <HAL_UART_MspInit+0x118>)
 800116a:	f000 fb97 	bl	800189c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 800116e:	2200      	movs	r2, #0
 8001170:	2100      	movs	r1, #0
 8001172:	2047      	movs	r0, #71	@ 0x47
 8001174:	f000 fac9 	bl	800170a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001178:	2047      	movs	r0, #71	@ 0x47
 800117a:	f000 fae2 	bl	8001742 <HAL_NVIC_EnableIRQ>
}
 800117e:	bf00      	nop
 8001180:	3730      	adds	r7, #48	@ 0x30
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	40004400 	.word	0x40004400
 800118c:	40023800 	.word	0x40023800
 8001190:	40020000 	.word	0x40020000
 8001194:	40011400 	.word	0x40011400
 8001198:	40020800 	.word	0x40020800

0800119c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800119c:	b480      	push	{r7}
 800119e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011a0:	bf00      	nop
 80011a2:	e7fd      	b.n	80011a0 <NMI_Handler+0x4>

080011a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011a8:	bf00      	nop
 80011aa:	e7fd      	b.n	80011a8 <HardFault_Handler+0x4>

080011ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011b0:	bf00      	nop
 80011b2:	e7fd      	b.n	80011b0 <MemManage_Handler+0x4>

080011b4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011b8:	bf00      	nop
 80011ba:	e7fd      	b.n	80011b8 <BusFault_Handler+0x4>

080011bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011bc:	b480      	push	{r7}
 80011be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011c0:	bf00      	nop
 80011c2:	e7fd      	b.n	80011c0 <UsageFault_Handler+0x4>

080011c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011c8:	bf00      	nop
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr

080011d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011d2:	b480      	push	{r7}
 80011d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011d6:	bf00      	nop
 80011d8:	46bd      	mov	sp, r7
 80011da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011de:	4770      	bx	lr

080011e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011e4:	bf00      	nop
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr

080011ee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011ee:	b580      	push	{r7, lr}
 80011f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011f2:	f000 f96b 	bl	80014cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011f6:	bf00      	nop
 80011f8:	bd80      	pop	{r7, pc}
	...

080011fc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001200:	4802      	ldr	r0, [pc, #8]	@ (800120c <USART2_IRQHandler+0x10>)
 8001202:	f001 ff39 	bl	8003078 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001206:	bf00      	nop
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	200000e4 	.word	0x200000e4

08001210 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001214:	4802      	ldr	r0, [pc, #8]	@ (8001220 <USART6_IRQHandler+0x10>)
 8001216:	f001 ff2f 	bl	8003078 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800121a:	bf00      	nop
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	2000012c 	.word	0x2000012c

08001224 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
  return 1;
 8001228:	2301      	movs	r3, #1
}
 800122a:	4618      	mov	r0, r3
 800122c:	46bd      	mov	sp, r7
 800122e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001232:	4770      	bx	lr

08001234 <_kill>:

int _kill(int pid, int sig)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
 800123c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800123e:	f003 f8bf 	bl	80043c0 <__errno>
 8001242:	4603      	mov	r3, r0
 8001244:	2216      	movs	r2, #22
 8001246:	601a      	str	r2, [r3, #0]
  return -1;
 8001248:	f04f 33ff 	mov.w	r3, #4294967295
}
 800124c:	4618      	mov	r0, r3
 800124e:	3708      	adds	r7, #8
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}

08001254 <_exit>:

void _exit (int status)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800125c:	f04f 31ff 	mov.w	r1, #4294967295
 8001260:	6878      	ldr	r0, [r7, #4]
 8001262:	f7ff ffe7 	bl	8001234 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001266:	bf00      	nop
 8001268:	e7fd      	b.n	8001266 <_exit+0x12>

0800126a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800126a:	b580      	push	{r7, lr}
 800126c:	b086      	sub	sp, #24
 800126e:	af00      	add	r7, sp, #0
 8001270:	60f8      	str	r0, [r7, #12]
 8001272:	60b9      	str	r1, [r7, #8]
 8001274:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001276:	2300      	movs	r3, #0
 8001278:	617b      	str	r3, [r7, #20]
 800127a:	e00a      	b.n	8001292 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800127c:	f3af 8000 	nop.w
 8001280:	4601      	mov	r1, r0
 8001282:	68bb      	ldr	r3, [r7, #8]
 8001284:	1c5a      	adds	r2, r3, #1
 8001286:	60ba      	str	r2, [r7, #8]
 8001288:	b2ca      	uxtb	r2, r1
 800128a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800128c:	697b      	ldr	r3, [r7, #20]
 800128e:	3301      	adds	r3, #1
 8001290:	617b      	str	r3, [r7, #20]
 8001292:	697a      	ldr	r2, [r7, #20]
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	429a      	cmp	r2, r3
 8001298:	dbf0      	blt.n	800127c <_read+0x12>
  }

  return len;
 800129a:	687b      	ldr	r3, [r7, #4]
}
 800129c:	4618      	mov	r0, r3
 800129e:	3718      	adds	r7, #24
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}

080012a4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b086      	sub	sp, #24
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	60f8      	str	r0, [r7, #12]
 80012ac:	60b9      	str	r1, [r7, #8]
 80012ae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012b0:	2300      	movs	r3, #0
 80012b2:	617b      	str	r3, [r7, #20]
 80012b4:	e009      	b.n	80012ca <_write+0x26>
  {
    __io_putchar(*ptr++);
 80012b6:	68bb      	ldr	r3, [r7, #8]
 80012b8:	1c5a      	adds	r2, r3, #1
 80012ba:	60ba      	str	r2, [r7, #8]
 80012bc:	781b      	ldrb	r3, [r3, #0]
 80012be:	4618      	mov	r0, r3
 80012c0:	f7ff fd04 	bl	8000ccc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012c4:	697b      	ldr	r3, [r7, #20]
 80012c6:	3301      	adds	r3, #1
 80012c8:	617b      	str	r3, [r7, #20]
 80012ca:	697a      	ldr	r2, [r7, #20]
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	429a      	cmp	r2, r3
 80012d0:	dbf1      	blt.n	80012b6 <_write+0x12>
  }
  return len;
 80012d2:	687b      	ldr	r3, [r7, #4]
}
 80012d4:	4618      	mov	r0, r3
 80012d6:	3718      	adds	r7, #24
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}

080012dc <_close>:

int _close(int file)
{
 80012dc:	b480      	push	{r7}
 80012de:	b083      	sub	sp, #12
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80012e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f2:	4770      	bx	lr

080012f4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b083      	sub	sp, #12
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
 80012fc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001304:	605a      	str	r2, [r3, #4]
  return 0;
 8001306:	2300      	movs	r3, #0
}
 8001308:	4618      	mov	r0, r3
 800130a:	370c      	adds	r7, #12
 800130c:	46bd      	mov	sp, r7
 800130e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001312:	4770      	bx	lr

08001314 <_isatty>:

int _isatty(int file)
{
 8001314:	b480      	push	{r7}
 8001316:	b083      	sub	sp, #12
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800131c:	2301      	movs	r3, #1
}
 800131e:	4618      	mov	r0, r3
 8001320:	370c      	adds	r7, #12
 8001322:	46bd      	mov	sp, r7
 8001324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001328:	4770      	bx	lr

0800132a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800132a:	b480      	push	{r7}
 800132c:	b085      	sub	sp, #20
 800132e:	af00      	add	r7, sp, #0
 8001330:	60f8      	str	r0, [r7, #12]
 8001332:	60b9      	str	r1, [r7, #8]
 8001334:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001336:	2300      	movs	r3, #0
}
 8001338:	4618      	mov	r0, r3
 800133a:	3714      	adds	r7, #20
 800133c:	46bd      	mov	sp, r7
 800133e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001342:	4770      	bx	lr

08001344 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b086      	sub	sp, #24
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800134c:	4a14      	ldr	r2, [pc, #80]	@ (80013a0 <_sbrk+0x5c>)
 800134e:	4b15      	ldr	r3, [pc, #84]	@ (80013a4 <_sbrk+0x60>)
 8001350:	1ad3      	subs	r3, r2, r3
 8001352:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001354:	697b      	ldr	r3, [r7, #20]
 8001356:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001358:	4b13      	ldr	r3, [pc, #76]	@ (80013a8 <_sbrk+0x64>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d102      	bne.n	8001366 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001360:	4b11      	ldr	r3, [pc, #68]	@ (80013a8 <_sbrk+0x64>)
 8001362:	4a12      	ldr	r2, [pc, #72]	@ (80013ac <_sbrk+0x68>)
 8001364:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001366:	4b10      	ldr	r3, [pc, #64]	@ (80013a8 <_sbrk+0x64>)
 8001368:	681a      	ldr	r2, [r3, #0]
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	4413      	add	r3, r2
 800136e:	693a      	ldr	r2, [r7, #16]
 8001370:	429a      	cmp	r2, r3
 8001372:	d207      	bcs.n	8001384 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001374:	f003 f824 	bl	80043c0 <__errno>
 8001378:	4603      	mov	r3, r0
 800137a:	220c      	movs	r2, #12
 800137c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800137e:	f04f 33ff 	mov.w	r3, #4294967295
 8001382:	e009      	b.n	8001398 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001384:	4b08      	ldr	r3, [pc, #32]	@ (80013a8 <_sbrk+0x64>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800138a:	4b07      	ldr	r3, [pc, #28]	@ (80013a8 <_sbrk+0x64>)
 800138c:	681a      	ldr	r2, [r3, #0]
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	4413      	add	r3, r2
 8001392:	4a05      	ldr	r2, [pc, #20]	@ (80013a8 <_sbrk+0x64>)
 8001394:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001396:	68fb      	ldr	r3, [r7, #12]
}
 8001398:	4618      	mov	r0, r3
 800139a:	3718      	adds	r7, #24
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	20020000 	.word	0x20020000
 80013a4:	00000400 	.word	0x00000400
 80013a8:	200001b8 	.word	0x200001b8
 80013ac:	20000310 	.word	0x20000310

080013b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80013b4:	4b06      	ldr	r3, [pc, #24]	@ (80013d0 <SystemInit+0x20>)
 80013b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80013ba:	4a05      	ldr	r2, [pc, #20]	@ (80013d0 <SystemInit+0x20>)
 80013bc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80013c0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013c4:	bf00      	nop
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr
 80013ce:	bf00      	nop
 80013d0:	e000ed00 	.word	0xe000ed00

080013d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80013d4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800140c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80013d8:	f7ff ffea 	bl	80013b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80013dc:	480c      	ldr	r0, [pc, #48]	@ (8001410 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80013de:	490d      	ldr	r1, [pc, #52]	@ (8001414 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80013e0:	4a0d      	ldr	r2, [pc, #52]	@ (8001418 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80013e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013e4:	e002      	b.n	80013ec <LoopCopyDataInit>

080013e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013ea:	3304      	adds	r3, #4

080013ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013f0:	d3f9      	bcc.n	80013e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013f2:	4a0a      	ldr	r2, [pc, #40]	@ (800141c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80013f4:	4c0a      	ldr	r4, [pc, #40]	@ (8001420 <LoopFillZerobss+0x22>)
  movs r3, #0
 80013f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013f8:	e001      	b.n	80013fe <LoopFillZerobss>

080013fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013fc:	3204      	adds	r2, #4

080013fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001400:	d3fb      	bcc.n	80013fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001402:	f002 ffe3 	bl	80043cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001406:	f7ff f8e1 	bl	80005cc <main>
  bx  lr    
 800140a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800140c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001410:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001414:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001418:	080052e0 	.word	0x080052e0
  ldr r2, =_sbss
 800141c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001420:	2000030c 	.word	0x2000030c

08001424 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001424:	e7fe      	b.n	8001424 <ADC_IRQHandler>
	...

08001428 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800142c:	4b0e      	ldr	r3, [pc, #56]	@ (8001468 <HAL_Init+0x40>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	4a0d      	ldr	r2, [pc, #52]	@ (8001468 <HAL_Init+0x40>)
 8001432:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001436:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001438:	4b0b      	ldr	r3, [pc, #44]	@ (8001468 <HAL_Init+0x40>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4a0a      	ldr	r2, [pc, #40]	@ (8001468 <HAL_Init+0x40>)
 800143e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001442:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001444:	4b08      	ldr	r3, [pc, #32]	@ (8001468 <HAL_Init+0x40>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a07      	ldr	r2, [pc, #28]	@ (8001468 <HAL_Init+0x40>)
 800144a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800144e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001450:	2003      	movs	r0, #3
 8001452:	f000 f94f 	bl	80016f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001456:	2000      	movs	r0, #0
 8001458:	f000 f808 	bl	800146c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800145c:	f7ff fd8e 	bl	8000f7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001460:	2300      	movs	r3, #0
}
 8001462:	4618      	mov	r0, r3
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	40023c00 	.word	0x40023c00

0800146c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001474:	4b12      	ldr	r3, [pc, #72]	@ (80014c0 <HAL_InitTick+0x54>)
 8001476:	681a      	ldr	r2, [r3, #0]
 8001478:	4b12      	ldr	r3, [pc, #72]	@ (80014c4 <HAL_InitTick+0x58>)
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	4619      	mov	r1, r3
 800147e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001482:	fbb3 f3f1 	udiv	r3, r3, r1
 8001486:	fbb2 f3f3 	udiv	r3, r2, r3
 800148a:	4618      	mov	r0, r3
 800148c:	f000 f967 	bl	800175e <HAL_SYSTICK_Config>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001496:	2301      	movs	r3, #1
 8001498:	e00e      	b.n	80014b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	2b0f      	cmp	r3, #15
 800149e:	d80a      	bhi.n	80014b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014a0:	2200      	movs	r2, #0
 80014a2:	6879      	ldr	r1, [r7, #4]
 80014a4:	f04f 30ff 	mov.w	r0, #4294967295
 80014a8:	f000 f92f 	bl	800170a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014ac:	4a06      	ldr	r2, [pc, #24]	@ (80014c8 <HAL_InitTick+0x5c>)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014b2:	2300      	movs	r3, #0
 80014b4:	e000      	b.n	80014b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014b6:	2301      	movs	r3, #1
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3708      	adds	r7, #8
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	20000000 	.word	0x20000000
 80014c4:	20000008 	.word	0x20000008
 80014c8:	20000004 	.word	0x20000004

080014cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014cc:	b480      	push	{r7}
 80014ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014d0:	4b06      	ldr	r3, [pc, #24]	@ (80014ec <HAL_IncTick+0x20>)
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	461a      	mov	r2, r3
 80014d6:	4b06      	ldr	r3, [pc, #24]	@ (80014f0 <HAL_IncTick+0x24>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	4413      	add	r3, r2
 80014dc:	4a04      	ldr	r2, [pc, #16]	@ (80014f0 <HAL_IncTick+0x24>)
 80014de:	6013      	str	r3, [r2, #0]
}
 80014e0:	bf00      	nop
 80014e2:	46bd      	mov	sp, r7
 80014e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e8:	4770      	bx	lr
 80014ea:	bf00      	nop
 80014ec:	20000008 	.word	0x20000008
 80014f0:	200001bc 	.word	0x200001bc

080014f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
  return uwTick;
 80014f8:	4b03      	ldr	r3, [pc, #12]	@ (8001508 <HAL_GetTick+0x14>)
 80014fa:	681b      	ldr	r3, [r3, #0]
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr
 8001506:	bf00      	nop
 8001508:	200001bc 	.word	0x200001bc

0800150c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b084      	sub	sp, #16
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001514:	f7ff ffee 	bl	80014f4 <HAL_GetTick>
 8001518:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001524:	d005      	beq.n	8001532 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001526:	4b0a      	ldr	r3, [pc, #40]	@ (8001550 <HAL_Delay+0x44>)
 8001528:	781b      	ldrb	r3, [r3, #0]
 800152a:	461a      	mov	r2, r3
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	4413      	add	r3, r2
 8001530:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001532:	bf00      	nop
 8001534:	f7ff ffde 	bl	80014f4 <HAL_GetTick>
 8001538:	4602      	mov	r2, r0
 800153a:	68bb      	ldr	r3, [r7, #8]
 800153c:	1ad3      	subs	r3, r2, r3
 800153e:	68fa      	ldr	r2, [r7, #12]
 8001540:	429a      	cmp	r2, r3
 8001542:	d8f7      	bhi.n	8001534 <HAL_Delay+0x28>
  {
  }
}
 8001544:	bf00      	nop
 8001546:	bf00      	nop
 8001548:	3710      	adds	r7, #16
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	20000008 	.word	0x20000008

08001554 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001554:	b480      	push	{r7}
 8001556:	b085      	sub	sp, #20
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	f003 0307 	and.w	r3, r3, #7
 8001562:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001564:	4b0c      	ldr	r3, [pc, #48]	@ (8001598 <__NVIC_SetPriorityGrouping+0x44>)
 8001566:	68db      	ldr	r3, [r3, #12]
 8001568:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800156a:	68ba      	ldr	r2, [r7, #8]
 800156c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001570:	4013      	ands	r3, r2
 8001572:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001578:	68bb      	ldr	r3, [r7, #8]
 800157a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800157c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001580:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001584:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001586:	4a04      	ldr	r2, [pc, #16]	@ (8001598 <__NVIC_SetPriorityGrouping+0x44>)
 8001588:	68bb      	ldr	r3, [r7, #8]
 800158a:	60d3      	str	r3, [r2, #12]
}
 800158c:	bf00      	nop
 800158e:	3714      	adds	r7, #20
 8001590:	46bd      	mov	sp, r7
 8001592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001596:	4770      	bx	lr
 8001598:	e000ed00 	.word	0xe000ed00

0800159c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800159c:	b480      	push	{r7}
 800159e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015a0:	4b04      	ldr	r3, [pc, #16]	@ (80015b4 <__NVIC_GetPriorityGrouping+0x18>)
 80015a2:	68db      	ldr	r3, [r3, #12]
 80015a4:	0a1b      	lsrs	r3, r3, #8
 80015a6:	f003 0307 	and.w	r3, r3, #7
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr
 80015b4:	e000ed00 	.word	0xe000ed00

080015b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b083      	sub	sp, #12
 80015bc:	af00      	add	r7, sp, #0
 80015be:	4603      	mov	r3, r0
 80015c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	db0b      	blt.n	80015e2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015ca:	79fb      	ldrb	r3, [r7, #7]
 80015cc:	f003 021f 	and.w	r2, r3, #31
 80015d0:	4907      	ldr	r1, [pc, #28]	@ (80015f0 <__NVIC_EnableIRQ+0x38>)
 80015d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015d6:	095b      	lsrs	r3, r3, #5
 80015d8:	2001      	movs	r0, #1
 80015da:	fa00 f202 	lsl.w	r2, r0, r2
 80015de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80015e2:	bf00      	nop
 80015e4:	370c      	adds	r7, #12
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr
 80015ee:	bf00      	nop
 80015f0:	e000e100 	.word	0xe000e100

080015f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b083      	sub	sp, #12
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	4603      	mov	r3, r0
 80015fc:	6039      	str	r1, [r7, #0]
 80015fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001600:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001604:	2b00      	cmp	r3, #0
 8001606:	db0a      	blt.n	800161e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	b2da      	uxtb	r2, r3
 800160c:	490c      	ldr	r1, [pc, #48]	@ (8001640 <__NVIC_SetPriority+0x4c>)
 800160e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001612:	0112      	lsls	r2, r2, #4
 8001614:	b2d2      	uxtb	r2, r2
 8001616:	440b      	add	r3, r1
 8001618:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800161c:	e00a      	b.n	8001634 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	b2da      	uxtb	r2, r3
 8001622:	4908      	ldr	r1, [pc, #32]	@ (8001644 <__NVIC_SetPriority+0x50>)
 8001624:	79fb      	ldrb	r3, [r7, #7]
 8001626:	f003 030f 	and.w	r3, r3, #15
 800162a:	3b04      	subs	r3, #4
 800162c:	0112      	lsls	r2, r2, #4
 800162e:	b2d2      	uxtb	r2, r2
 8001630:	440b      	add	r3, r1
 8001632:	761a      	strb	r2, [r3, #24]
}
 8001634:	bf00      	nop
 8001636:	370c      	adds	r7, #12
 8001638:	46bd      	mov	sp, r7
 800163a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163e:	4770      	bx	lr
 8001640:	e000e100 	.word	0xe000e100
 8001644:	e000ed00 	.word	0xe000ed00

08001648 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001648:	b480      	push	{r7}
 800164a:	b089      	sub	sp, #36	@ 0x24
 800164c:	af00      	add	r7, sp, #0
 800164e:	60f8      	str	r0, [r7, #12]
 8001650:	60b9      	str	r1, [r7, #8]
 8001652:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	f003 0307 	and.w	r3, r3, #7
 800165a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800165c:	69fb      	ldr	r3, [r7, #28]
 800165e:	f1c3 0307 	rsb	r3, r3, #7
 8001662:	2b04      	cmp	r3, #4
 8001664:	bf28      	it	cs
 8001666:	2304      	movcs	r3, #4
 8001668:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800166a:	69fb      	ldr	r3, [r7, #28]
 800166c:	3304      	adds	r3, #4
 800166e:	2b06      	cmp	r3, #6
 8001670:	d902      	bls.n	8001678 <NVIC_EncodePriority+0x30>
 8001672:	69fb      	ldr	r3, [r7, #28]
 8001674:	3b03      	subs	r3, #3
 8001676:	e000      	b.n	800167a <NVIC_EncodePriority+0x32>
 8001678:	2300      	movs	r3, #0
 800167a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800167c:	f04f 32ff 	mov.w	r2, #4294967295
 8001680:	69bb      	ldr	r3, [r7, #24]
 8001682:	fa02 f303 	lsl.w	r3, r2, r3
 8001686:	43da      	mvns	r2, r3
 8001688:	68bb      	ldr	r3, [r7, #8]
 800168a:	401a      	ands	r2, r3
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001690:	f04f 31ff 	mov.w	r1, #4294967295
 8001694:	697b      	ldr	r3, [r7, #20]
 8001696:	fa01 f303 	lsl.w	r3, r1, r3
 800169a:	43d9      	mvns	r1, r3
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016a0:	4313      	orrs	r3, r2
         );
}
 80016a2:	4618      	mov	r0, r3
 80016a4:	3724      	adds	r7, #36	@ 0x24
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr
	...

080016b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	3b01      	subs	r3, #1
 80016bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80016c0:	d301      	bcc.n	80016c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016c2:	2301      	movs	r3, #1
 80016c4:	e00f      	b.n	80016e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016c6:	4a0a      	ldr	r2, [pc, #40]	@ (80016f0 <SysTick_Config+0x40>)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	3b01      	subs	r3, #1
 80016cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016ce:	210f      	movs	r1, #15
 80016d0:	f04f 30ff 	mov.w	r0, #4294967295
 80016d4:	f7ff ff8e 	bl	80015f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016d8:	4b05      	ldr	r3, [pc, #20]	@ (80016f0 <SysTick_Config+0x40>)
 80016da:	2200      	movs	r2, #0
 80016dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016de:	4b04      	ldr	r3, [pc, #16]	@ (80016f0 <SysTick_Config+0x40>)
 80016e0:	2207      	movs	r2, #7
 80016e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016e4:	2300      	movs	r3, #0
}
 80016e6:	4618      	mov	r0, r3
 80016e8:	3708      	adds	r7, #8
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	e000e010 	.word	0xe000e010

080016f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016fc:	6878      	ldr	r0, [r7, #4]
 80016fe:	f7ff ff29 	bl	8001554 <__NVIC_SetPriorityGrouping>
}
 8001702:	bf00      	nop
 8001704:	3708      	adds	r7, #8
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}

0800170a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800170a:	b580      	push	{r7, lr}
 800170c:	b086      	sub	sp, #24
 800170e:	af00      	add	r7, sp, #0
 8001710:	4603      	mov	r3, r0
 8001712:	60b9      	str	r1, [r7, #8]
 8001714:	607a      	str	r2, [r7, #4]
 8001716:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001718:	2300      	movs	r3, #0
 800171a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800171c:	f7ff ff3e 	bl	800159c <__NVIC_GetPriorityGrouping>
 8001720:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001722:	687a      	ldr	r2, [r7, #4]
 8001724:	68b9      	ldr	r1, [r7, #8]
 8001726:	6978      	ldr	r0, [r7, #20]
 8001728:	f7ff ff8e 	bl	8001648 <NVIC_EncodePriority>
 800172c:	4602      	mov	r2, r0
 800172e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001732:	4611      	mov	r1, r2
 8001734:	4618      	mov	r0, r3
 8001736:	f7ff ff5d 	bl	80015f4 <__NVIC_SetPriority>
}
 800173a:	bf00      	nop
 800173c:	3718      	adds	r7, #24
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}

08001742 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001742:	b580      	push	{r7, lr}
 8001744:	b082      	sub	sp, #8
 8001746:	af00      	add	r7, sp, #0
 8001748:	4603      	mov	r3, r0
 800174a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800174c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001750:	4618      	mov	r0, r3
 8001752:	f7ff ff31 	bl	80015b8 <__NVIC_EnableIRQ>
}
 8001756:	bf00      	nop
 8001758:	3708      	adds	r7, #8
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}

0800175e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800175e:	b580      	push	{r7, lr}
 8001760:	b082      	sub	sp, #8
 8001762:	af00      	add	r7, sp, #0
 8001764:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001766:	6878      	ldr	r0, [r7, #4]
 8001768:	f7ff ffa2 	bl	80016b0 <SysTick_Config>
 800176c:	4603      	mov	r3, r0
}
 800176e:	4618      	mov	r0, r3
 8001770:	3708      	adds	r7, #8
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}

08001776 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001776:	b580      	push	{r7, lr}
 8001778:	b084      	sub	sp, #16
 800177a:	af00      	add	r7, sp, #0
 800177c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001782:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001784:	f7ff feb6 	bl	80014f4 <HAL_GetTick>
 8001788:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001790:	b2db      	uxtb	r3, r3
 8001792:	2b02      	cmp	r3, #2
 8001794:	d008      	beq.n	80017a8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	2280      	movs	r2, #128	@ 0x80
 800179a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2200      	movs	r2, #0
 80017a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80017a4:	2301      	movs	r3, #1
 80017a6:	e052      	b.n	800184e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	681a      	ldr	r2, [r3, #0]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f022 0216 	bic.w	r2, r2, #22
 80017b6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	695a      	ldr	r2, [r3, #20]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80017c6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d103      	bne.n	80017d8 <HAL_DMA_Abort+0x62>
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d007      	beq.n	80017e8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	681a      	ldr	r2, [r3, #0]
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f022 0208 	bic.w	r2, r2, #8
 80017e6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	681a      	ldr	r2, [r3, #0]
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f022 0201 	bic.w	r2, r2, #1
 80017f6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80017f8:	e013      	b.n	8001822 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80017fa:	f7ff fe7b 	bl	80014f4 <HAL_GetTick>
 80017fe:	4602      	mov	r2, r0
 8001800:	68bb      	ldr	r3, [r7, #8]
 8001802:	1ad3      	subs	r3, r2, r3
 8001804:	2b05      	cmp	r3, #5
 8001806:	d90c      	bls.n	8001822 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2220      	movs	r2, #32
 800180c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	2203      	movs	r2, #3
 8001812:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2200      	movs	r2, #0
 800181a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800181e:	2303      	movs	r3, #3
 8001820:	e015      	b.n	800184e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f003 0301 	and.w	r3, r3, #1
 800182c:	2b00      	cmp	r3, #0
 800182e:	d1e4      	bne.n	80017fa <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001834:	223f      	movs	r2, #63	@ 0x3f
 8001836:	409a      	lsls	r2, r3
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2201      	movs	r2, #1
 8001840:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	2200      	movs	r2, #0
 8001848:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800184c:	2300      	movs	r3, #0
}
 800184e:	4618      	mov	r0, r3
 8001850:	3710      	adds	r7, #16
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}

08001856 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001856:	b480      	push	{r7}
 8001858:	b083      	sub	sp, #12
 800185a:	af00      	add	r7, sp, #0
 800185c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001864:	b2db      	uxtb	r3, r3
 8001866:	2b02      	cmp	r3, #2
 8001868:	d004      	beq.n	8001874 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2280      	movs	r2, #128	@ 0x80
 800186e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001870:	2301      	movs	r3, #1
 8001872:	e00c      	b.n	800188e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2205      	movs	r2, #5
 8001878:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	681a      	ldr	r2, [r3, #0]
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f022 0201 	bic.w	r2, r2, #1
 800188a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800188c:	2300      	movs	r3, #0
}
 800188e:	4618      	mov	r0, r3
 8001890:	370c      	adds	r7, #12
 8001892:	46bd      	mov	sp, r7
 8001894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001898:	4770      	bx	lr
	...

0800189c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800189c:	b480      	push	{r7}
 800189e:	b089      	sub	sp, #36	@ 0x24
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
 80018a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80018a6:	2300      	movs	r3, #0
 80018a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80018aa:	2300      	movs	r3, #0
 80018ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80018ae:	2300      	movs	r3, #0
 80018b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018b2:	2300      	movs	r3, #0
 80018b4:	61fb      	str	r3, [r7, #28]
 80018b6:	e159      	b.n	8001b6c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80018b8:	2201      	movs	r2, #1
 80018ba:	69fb      	ldr	r3, [r7, #28]
 80018bc:	fa02 f303 	lsl.w	r3, r2, r3
 80018c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	697a      	ldr	r2, [r7, #20]
 80018c8:	4013      	ands	r3, r2
 80018ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80018cc:	693a      	ldr	r2, [r7, #16]
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	429a      	cmp	r2, r3
 80018d2:	f040 8148 	bne.w	8001b66 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	f003 0303 	and.w	r3, r3, #3
 80018de:	2b01      	cmp	r3, #1
 80018e0:	d005      	beq.n	80018ee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80018ea:	2b02      	cmp	r3, #2
 80018ec:	d130      	bne.n	8001950 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	689b      	ldr	r3, [r3, #8]
 80018f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80018f4:	69fb      	ldr	r3, [r7, #28]
 80018f6:	005b      	lsls	r3, r3, #1
 80018f8:	2203      	movs	r2, #3
 80018fa:	fa02 f303 	lsl.w	r3, r2, r3
 80018fe:	43db      	mvns	r3, r3
 8001900:	69ba      	ldr	r2, [r7, #24]
 8001902:	4013      	ands	r3, r2
 8001904:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	68da      	ldr	r2, [r3, #12]
 800190a:	69fb      	ldr	r3, [r7, #28]
 800190c:	005b      	lsls	r3, r3, #1
 800190e:	fa02 f303 	lsl.w	r3, r2, r3
 8001912:	69ba      	ldr	r2, [r7, #24]
 8001914:	4313      	orrs	r3, r2
 8001916:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	69ba      	ldr	r2, [r7, #24]
 800191c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001924:	2201      	movs	r2, #1
 8001926:	69fb      	ldr	r3, [r7, #28]
 8001928:	fa02 f303 	lsl.w	r3, r2, r3
 800192c:	43db      	mvns	r3, r3
 800192e:	69ba      	ldr	r2, [r7, #24]
 8001930:	4013      	ands	r3, r2
 8001932:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	091b      	lsrs	r3, r3, #4
 800193a:	f003 0201 	and.w	r2, r3, #1
 800193e:	69fb      	ldr	r3, [r7, #28]
 8001940:	fa02 f303 	lsl.w	r3, r2, r3
 8001944:	69ba      	ldr	r2, [r7, #24]
 8001946:	4313      	orrs	r3, r2
 8001948:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	69ba      	ldr	r2, [r7, #24]
 800194e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	685b      	ldr	r3, [r3, #4]
 8001954:	f003 0303 	and.w	r3, r3, #3
 8001958:	2b03      	cmp	r3, #3
 800195a:	d017      	beq.n	800198c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	68db      	ldr	r3, [r3, #12]
 8001960:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001962:	69fb      	ldr	r3, [r7, #28]
 8001964:	005b      	lsls	r3, r3, #1
 8001966:	2203      	movs	r2, #3
 8001968:	fa02 f303 	lsl.w	r3, r2, r3
 800196c:	43db      	mvns	r3, r3
 800196e:	69ba      	ldr	r2, [r7, #24]
 8001970:	4013      	ands	r3, r2
 8001972:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	689a      	ldr	r2, [r3, #8]
 8001978:	69fb      	ldr	r3, [r7, #28]
 800197a:	005b      	lsls	r3, r3, #1
 800197c:	fa02 f303 	lsl.w	r3, r2, r3
 8001980:	69ba      	ldr	r2, [r7, #24]
 8001982:	4313      	orrs	r3, r2
 8001984:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	69ba      	ldr	r2, [r7, #24]
 800198a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	f003 0303 	and.w	r3, r3, #3
 8001994:	2b02      	cmp	r3, #2
 8001996:	d123      	bne.n	80019e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001998:	69fb      	ldr	r3, [r7, #28]
 800199a:	08da      	lsrs	r2, r3, #3
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	3208      	adds	r2, #8
 80019a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80019a6:	69fb      	ldr	r3, [r7, #28]
 80019a8:	f003 0307 	and.w	r3, r3, #7
 80019ac:	009b      	lsls	r3, r3, #2
 80019ae:	220f      	movs	r2, #15
 80019b0:	fa02 f303 	lsl.w	r3, r2, r3
 80019b4:	43db      	mvns	r3, r3
 80019b6:	69ba      	ldr	r2, [r7, #24]
 80019b8:	4013      	ands	r3, r2
 80019ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	691a      	ldr	r2, [r3, #16]
 80019c0:	69fb      	ldr	r3, [r7, #28]
 80019c2:	f003 0307 	and.w	r3, r3, #7
 80019c6:	009b      	lsls	r3, r3, #2
 80019c8:	fa02 f303 	lsl.w	r3, r2, r3
 80019cc:	69ba      	ldr	r2, [r7, #24]
 80019ce:	4313      	orrs	r3, r2
 80019d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80019d2:	69fb      	ldr	r3, [r7, #28]
 80019d4:	08da      	lsrs	r2, r3, #3
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	3208      	adds	r2, #8
 80019da:	69b9      	ldr	r1, [r7, #24]
 80019dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80019e6:	69fb      	ldr	r3, [r7, #28]
 80019e8:	005b      	lsls	r3, r3, #1
 80019ea:	2203      	movs	r2, #3
 80019ec:	fa02 f303 	lsl.w	r3, r2, r3
 80019f0:	43db      	mvns	r3, r3
 80019f2:	69ba      	ldr	r2, [r7, #24]
 80019f4:	4013      	ands	r3, r2
 80019f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	f003 0203 	and.w	r2, r3, #3
 8001a00:	69fb      	ldr	r3, [r7, #28]
 8001a02:	005b      	lsls	r3, r3, #1
 8001a04:	fa02 f303 	lsl.w	r3, r2, r3
 8001a08:	69ba      	ldr	r2, [r7, #24]
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	69ba      	ldr	r2, [r7, #24]
 8001a12:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	f000 80a2 	beq.w	8001b66 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a22:	2300      	movs	r3, #0
 8001a24:	60fb      	str	r3, [r7, #12]
 8001a26:	4b57      	ldr	r3, [pc, #348]	@ (8001b84 <HAL_GPIO_Init+0x2e8>)
 8001a28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a2a:	4a56      	ldr	r2, [pc, #344]	@ (8001b84 <HAL_GPIO_Init+0x2e8>)
 8001a2c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a30:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a32:	4b54      	ldr	r3, [pc, #336]	@ (8001b84 <HAL_GPIO_Init+0x2e8>)
 8001a34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a3a:	60fb      	str	r3, [r7, #12]
 8001a3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a3e:	4a52      	ldr	r2, [pc, #328]	@ (8001b88 <HAL_GPIO_Init+0x2ec>)
 8001a40:	69fb      	ldr	r3, [r7, #28]
 8001a42:	089b      	lsrs	r3, r3, #2
 8001a44:	3302      	adds	r3, #2
 8001a46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a4c:	69fb      	ldr	r3, [r7, #28]
 8001a4e:	f003 0303 	and.w	r3, r3, #3
 8001a52:	009b      	lsls	r3, r3, #2
 8001a54:	220f      	movs	r2, #15
 8001a56:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5a:	43db      	mvns	r3, r3
 8001a5c:	69ba      	ldr	r2, [r7, #24]
 8001a5e:	4013      	ands	r3, r2
 8001a60:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	4a49      	ldr	r2, [pc, #292]	@ (8001b8c <HAL_GPIO_Init+0x2f0>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d019      	beq.n	8001a9e <HAL_GPIO_Init+0x202>
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	4a48      	ldr	r2, [pc, #288]	@ (8001b90 <HAL_GPIO_Init+0x2f4>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d013      	beq.n	8001a9a <HAL_GPIO_Init+0x1fe>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	4a47      	ldr	r2, [pc, #284]	@ (8001b94 <HAL_GPIO_Init+0x2f8>)
 8001a76:	4293      	cmp	r3, r2
 8001a78:	d00d      	beq.n	8001a96 <HAL_GPIO_Init+0x1fa>
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	4a46      	ldr	r2, [pc, #280]	@ (8001b98 <HAL_GPIO_Init+0x2fc>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d007      	beq.n	8001a92 <HAL_GPIO_Init+0x1f6>
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	4a45      	ldr	r2, [pc, #276]	@ (8001b9c <HAL_GPIO_Init+0x300>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d101      	bne.n	8001a8e <HAL_GPIO_Init+0x1f2>
 8001a8a:	2304      	movs	r3, #4
 8001a8c:	e008      	b.n	8001aa0 <HAL_GPIO_Init+0x204>
 8001a8e:	2307      	movs	r3, #7
 8001a90:	e006      	b.n	8001aa0 <HAL_GPIO_Init+0x204>
 8001a92:	2303      	movs	r3, #3
 8001a94:	e004      	b.n	8001aa0 <HAL_GPIO_Init+0x204>
 8001a96:	2302      	movs	r3, #2
 8001a98:	e002      	b.n	8001aa0 <HAL_GPIO_Init+0x204>
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	e000      	b.n	8001aa0 <HAL_GPIO_Init+0x204>
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	69fa      	ldr	r2, [r7, #28]
 8001aa2:	f002 0203 	and.w	r2, r2, #3
 8001aa6:	0092      	lsls	r2, r2, #2
 8001aa8:	4093      	lsls	r3, r2
 8001aaa:	69ba      	ldr	r2, [r7, #24]
 8001aac:	4313      	orrs	r3, r2
 8001aae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ab0:	4935      	ldr	r1, [pc, #212]	@ (8001b88 <HAL_GPIO_Init+0x2ec>)
 8001ab2:	69fb      	ldr	r3, [r7, #28]
 8001ab4:	089b      	lsrs	r3, r3, #2
 8001ab6:	3302      	adds	r3, #2
 8001ab8:	69ba      	ldr	r2, [r7, #24]
 8001aba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001abe:	4b38      	ldr	r3, [pc, #224]	@ (8001ba0 <HAL_GPIO_Init+0x304>)
 8001ac0:	689b      	ldr	r3, [r3, #8]
 8001ac2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ac4:	693b      	ldr	r3, [r7, #16]
 8001ac6:	43db      	mvns	r3, r3
 8001ac8:	69ba      	ldr	r2, [r7, #24]
 8001aca:	4013      	ands	r3, r2
 8001acc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	685b      	ldr	r3, [r3, #4]
 8001ad2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d003      	beq.n	8001ae2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001ada:	69ba      	ldr	r2, [r7, #24]
 8001adc:	693b      	ldr	r3, [r7, #16]
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001ae2:	4a2f      	ldr	r2, [pc, #188]	@ (8001ba0 <HAL_GPIO_Init+0x304>)
 8001ae4:	69bb      	ldr	r3, [r7, #24]
 8001ae6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ae8:	4b2d      	ldr	r3, [pc, #180]	@ (8001ba0 <HAL_GPIO_Init+0x304>)
 8001aea:	68db      	ldr	r3, [r3, #12]
 8001aec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001aee:	693b      	ldr	r3, [r7, #16]
 8001af0:	43db      	mvns	r3, r3
 8001af2:	69ba      	ldr	r2, [r7, #24]
 8001af4:	4013      	ands	r3, r2
 8001af6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d003      	beq.n	8001b0c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001b04:	69ba      	ldr	r2, [r7, #24]
 8001b06:	693b      	ldr	r3, [r7, #16]
 8001b08:	4313      	orrs	r3, r2
 8001b0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b0c:	4a24      	ldr	r2, [pc, #144]	@ (8001ba0 <HAL_GPIO_Init+0x304>)
 8001b0e:	69bb      	ldr	r3, [r7, #24]
 8001b10:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001b12:	4b23      	ldr	r3, [pc, #140]	@ (8001ba0 <HAL_GPIO_Init+0x304>)
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b18:	693b      	ldr	r3, [r7, #16]
 8001b1a:	43db      	mvns	r3, r3
 8001b1c:	69ba      	ldr	r2, [r7, #24]
 8001b1e:	4013      	ands	r3, r2
 8001b20:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d003      	beq.n	8001b36 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001b2e:	69ba      	ldr	r2, [r7, #24]
 8001b30:	693b      	ldr	r3, [r7, #16]
 8001b32:	4313      	orrs	r3, r2
 8001b34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b36:	4a1a      	ldr	r2, [pc, #104]	@ (8001ba0 <HAL_GPIO_Init+0x304>)
 8001b38:	69bb      	ldr	r3, [r7, #24]
 8001b3a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b3c:	4b18      	ldr	r3, [pc, #96]	@ (8001ba0 <HAL_GPIO_Init+0x304>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b42:	693b      	ldr	r3, [r7, #16]
 8001b44:	43db      	mvns	r3, r3
 8001b46:	69ba      	ldr	r2, [r7, #24]
 8001b48:	4013      	ands	r3, r2
 8001b4a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d003      	beq.n	8001b60 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001b58:	69ba      	ldr	r2, [r7, #24]
 8001b5a:	693b      	ldr	r3, [r7, #16]
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001b60:	4a0f      	ldr	r2, [pc, #60]	@ (8001ba0 <HAL_GPIO_Init+0x304>)
 8001b62:	69bb      	ldr	r3, [r7, #24]
 8001b64:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b66:	69fb      	ldr	r3, [r7, #28]
 8001b68:	3301      	adds	r3, #1
 8001b6a:	61fb      	str	r3, [r7, #28]
 8001b6c:	69fb      	ldr	r3, [r7, #28]
 8001b6e:	2b0f      	cmp	r3, #15
 8001b70:	f67f aea2 	bls.w	80018b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001b74:	bf00      	nop
 8001b76:	bf00      	nop
 8001b78:	3724      	adds	r7, #36	@ 0x24
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr
 8001b82:	bf00      	nop
 8001b84:	40023800 	.word	0x40023800
 8001b88:	40013800 	.word	0x40013800
 8001b8c:	40020000 	.word	0x40020000
 8001b90:	40020400 	.word	0x40020400
 8001b94:	40020800 	.word	0x40020800
 8001b98:	40020c00 	.word	0x40020c00
 8001b9c:	40021000 	.word	0x40021000
 8001ba0:	40013c00 	.word	0x40013c00

08001ba4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b083      	sub	sp, #12
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
 8001bac:	460b      	mov	r3, r1
 8001bae:	807b      	strh	r3, [r7, #2]
 8001bb0:	4613      	mov	r3, r2
 8001bb2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001bb4:	787b      	ldrb	r3, [r7, #1]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d003      	beq.n	8001bc2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001bba:	887a      	ldrh	r2, [r7, #2]
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001bc0:	e003      	b.n	8001bca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001bc2:	887b      	ldrh	r3, [r7, #2]
 8001bc4:	041a      	lsls	r2, r3, #16
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	619a      	str	r2, [r3, #24]
}
 8001bca:	bf00      	nop
 8001bcc:	370c      	adds	r7, #12
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr

08001bd6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001bd6:	b480      	push	{r7}
 8001bd8:	b085      	sub	sp, #20
 8001bda:	af00      	add	r7, sp, #0
 8001bdc:	6078      	str	r0, [r7, #4]
 8001bde:	460b      	mov	r3, r1
 8001be0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	695b      	ldr	r3, [r3, #20]
 8001be6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001be8:	887a      	ldrh	r2, [r7, #2]
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	4013      	ands	r3, r2
 8001bee:	041a      	lsls	r2, r3, #16
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	43d9      	mvns	r1, r3
 8001bf4:	887b      	ldrh	r3, [r7, #2]
 8001bf6:	400b      	ands	r3, r1
 8001bf8:	431a      	orrs	r2, r3
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	619a      	str	r2, [r3, #24]
}
 8001bfe:	bf00      	nop
 8001c00:	3714      	adds	r7, #20
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr
	...

08001c0c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b084      	sub	sp, #16
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d101      	bne.n	8001c1e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	e12b      	b.n	8001e76 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d106      	bne.n	8001c38 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001c32:	6878      	ldr	r0, [r7, #4]
 8001c34:	f7ff f9ca 	bl	8000fcc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2224      	movs	r2, #36	@ 0x24
 8001c3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f022 0201 	bic.w	r2, r2, #1
 8001c4e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	681a      	ldr	r2, [r3, #0]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001c5e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	681a      	ldr	r2, [r3, #0]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001c6e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001c70:	f001 f8da 	bl	8002e28 <HAL_RCC_GetPCLK1Freq>
 8001c74:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	4a81      	ldr	r2, [pc, #516]	@ (8001e80 <HAL_I2C_Init+0x274>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d807      	bhi.n	8001c90 <HAL_I2C_Init+0x84>
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	4a80      	ldr	r2, [pc, #512]	@ (8001e84 <HAL_I2C_Init+0x278>)
 8001c84:	4293      	cmp	r3, r2
 8001c86:	bf94      	ite	ls
 8001c88:	2301      	movls	r3, #1
 8001c8a:	2300      	movhi	r3, #0
 8001c8c:	b2db      	uxtb	r3, r3
 8001c8e:	e006      	b.n	8001c9e <HAL_I2C_Init+0x92>
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	4a7d      	ldr	r2, [pc, #500]	@ (8001e88 <HAL_I2C_Init+0x27c>)
 8001c94:	4293      	cmp	r3, r2
 8001c96:	bf94      	ite	ls
 8001c98:	2301      	movls	r3, #1
 8001c9a:	2300      	movhi	r3, #0
 8001c9c:	b2db      	uxtb	r3, r3
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d001      	beq.n	8001ca6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e0e7      	b.n	8001e76 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	4a78      	ldr	r2, [pc, #480]	@ (8001e8c <HAL_I2C_Init+0x280>)
 8001caa:	fba2 2303 	umull	r2, r3, r2, r3
 8001cae:	0c9b      	lsrs	r3, r3, #18
 8001cb0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	68ba      	ldr	r2, [r7, #8]
 8001cc2:	430a      	orrs	r2, r1
 8001cc4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	6a1b      	ldr	r3, [r3, #32]
 8001ccc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	4a6a      	ldr	r2, [pc, #424]	@ (8001e80 <HAL_I2C_Init+0x274>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d802      	bhi.n	8001ce0 <HAL_I2C_Init+0xd4>
 8001cda:	68bb      	ldr	r3, [r7, #8]
 8001cdc:	3301      	adds	r3, #1
 8001cde:	e009      	b.n	8001cf4 <HAL_I2C_Init+0xe8>
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001ce6:	fb02 f303 	mul.w	r3, r2, r3
 8001cea:	4a69      	ldr	r2, [pc, #420]	@ (8001e90 <HAL_I2C_Init+0x284>)
 8001cec:	fba2 2303 	umull	r2, r3, r2, r3
 8001cf0:	099b      	lsrs	r3, r3, #6
 8001cf2:	3301      	adds	r3, #1
 8001cf4:	687a      	ldr	r2, [r7, #4]
 8001cf6:	6812      	ldr	r2, [r2, #0]
 8001cf8:	430b      	orrs	r3, r1
 8001cfa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	69db      	ldr	r3, [r3, #28]
 8001d02:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001d06:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	495c      	ldr	r1, [pc, #368]	@ (8001e80 <HAL_I2C_Init+0x274>)
 8001d10:	428b      	cmp	r3, r1
 8001d12:	d819      	bhi.n	8001d48 <HAL_I2C_Init+0x13c>
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	1e59      	subs	r1, r3, #1
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	005b      	lsls	r3, r3, #1
 8001d1e:	fbb1 f3f3 	udiv	r3, r1, r3
 8001d22:	1c59      	adds	r1, r3, #1
 8001d24:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001d28:	400b      	ands	r3, r1
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d00a      	beq.n	8001d44 <HAL_I2C_Init+0x138>
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	1e59      	subs	r1, r3, #1
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	005b      	lsls	r3, r3, #1
 8001d38:	fbb1 f3f3 	udiv	r3, r1, r3
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d42:	e051      	b.n	8001de8 <HAL_I2C_Init+0x1dc>
 8001d44:	2304      	movs	r3, #4
 8001d46:	e04f      	b.n	8001de8 <HAL_I2C_Init+0x1dc>
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	689b      	ldr	r3, [r3, #8]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d111      	bne.n	8001d74 <HAL_I2C_Init+0x168>
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	1e58      	subs	r0, r3, #1
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6859      	ldr	r1, [r3, #4]
 8001d58:	460b      	mov	r3, r1
 8001d5a:	005b      	lsls	r3, r3, #1
 8001d5c:	440b      	add	r3, r1
 8001d5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d62:	3301      	adds	r3, #1
 8001d64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	bf0c      	ite	eq
 8001d6c:	2301      	moveq	r3, #1
 8001d6e:	2300      	movne	r3, #0
 8001d70:	b2db      	uxtb	r3, r3
 8001d72:	e012      	b.n	8001d9a <HAL_I2C_Init+0x18e>
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	1e58      	subs	r0, r3, #1
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6859      	ldr	r1, [r3, #4]
 8001d7c:	460b      	mov	r3, r1
 8001d7e:	009b      	lsls	r3, r3, #2
 8001d80:	440b      	add	r3, r1
 8001d82:	0099      	lsls	r1, r3, #2
 8001d84:	440b      	add	r3, r1
 8001d86:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d8a:	3301      	adds	r3, #1
 8001d8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	bf0c      	ite	eq
 8001d94:	2301      	moveq	r3, #1
 8001d96:	2300      	movne	r3, #0
 8001d98:	b2db      	uxtb	r3, r3
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d001      	beq.n	8001da2 <HAL_I2C_Init+0x196>
 8001d9e:	2301      	movs	r3, #1
 8001da0:	e022      	b.n	8001de8 <HAL_I2C_Init+0x1dc>
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	689b      	ldr	r3, [r3, #8]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d10e      	bne.n	8001dc8 <HAL_I2C_Init+0x1bc>
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	1e58      	subs	r0, r3, #1
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6859      	ldr	r1, [r3, #4]
 8001db2:	460b      	mov	r3, r1
 8001db4:	005b      	lsls	r3, r3, #1
 8001db6:	440b      	add	r3, r1
 8001db8:	fbb0 f3f3 	udiv	r3, r0, r3
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001dc2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001dc6:	e00f      	b.n	8001de8 <HAL_I2C_Init+0x1dc>
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	1e58      	subs	r0, r3, #1
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6859      	ldr	r1, [r3, #4]
 8001dd0:	460b      	mov	r3, r1
 8001dd2:	009b      	lsls	r3, r3, #2
 8001dd4:	440b      	add	r3, r1
 8001dd6:	0099      	lsls	r1, r3, #2
 8001dd8:	440b      	add	r3, r1
 8001dda:	fbb0 f3f3 	udiv	r3, r0, r3
 8001dde:	3301      	adds	r3, #1
 8001de0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001de4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001de8:	6879      	ldr	r1, [r7, #4]
 8001dea:	6809      	ldr	r1, [r1, #0]
 8001dec:	4313      	orrs	r3, r2
 8001dee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	69da      	ldr	r2, [r3, #28]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6a1b      	ldr	r3, [r3, #32]
 8001e02:	431a      	orrs	r2, r3
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	430a      	orrs	r2, r1
 8001e0a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	689b      	ldr	r3, [r3, #8]
 8001e12:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001e16:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001e1a:	687a      	ldr	r2, [r7, #4]
 8001e1c:	6911      	ldr	r1, [r2, #16]
 8001e1e:	687a      	ldr	r2, [r7, #4]
 8001e20:	68d2      	ldr	r2, [r2, #12]
 8001e22:	4311      	orrs	r1, r2
 8001e24:	687a      	ldr	r2, [r7, #4]
 8001e26:	6812      	ldr	r2, [r2, #0]
 8001e28:	430b      	orrs	r3, r1
 8001e2a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	68db      	ldr	r3, [r3, #12]
 8001e32:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	695a      	ldr	r2, [r3, #20]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	699b      	ldr	r3, [r3, #24]
 8001e3e:	431a      	orrs	r2, r3
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	430a      	orrs	r2, r1
 8001e46:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	681a      	ldr	r2, [r3, #0]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f042 0201 	orr.w	r2, r2, #1
 8001e56:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2220      	movs	r2, #32
 8001e62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2200      	movs	r2, #0
 8001e6a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2200      	movs	r2, #0
 8001e70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001e74:	2300      	movs	r3, #0
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	3710      	adds	r7, #16
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	000186a0 	.word	0x000186a0
 8001e84:	001e847f 	.word	0x001e847f
 8001e88:	003d08ff 	.word	0x003d08ff
 8001e8c:	431bde83 	.word	0x431bde83
 8001e90:	10624dd3 	.word	0x10624dd3

08001e94 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b088      	sub	sp, #32
 8001e98:	af02      	add	r7, sp, #8
 8001e9a:	60f8      	str	r0, [r7, #12]
 8001e9c:	607a      	str	r2, [r7, #4]
 8001e9e:	461a      	mov	r2, r3
 8001ea0:	460b      	mov	r3, r1
 8001ea2:	817b      	strh	r3, [r7, #10]
 8001ea4:	4613      	mov	r3, r2
 8001ea6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001ea8:	f7ff fb24 	bl	80014f4 <HAL_GetTick>
 8001eac:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001eb4:	b2db      	uxtb	r3, r3
 8001eb6:	2b20      	cmp	r3, #32
 8001eb8:	f040 80e0 	bne.w	800207c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	9300      	str	r3, [sp, #0]
 8001ec0:	2319      	movs	r3, #25
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	4970      	ldr	r1, [pc, #448]	@ (8002088 <HAL_I2C_Master_Transmit+0x1f4>)
 8001ec6:	68f8      	ldr	r0, [r7, #12]
 8001ec8:	f000 f964 	bl	8002194 <I2C_WaitOnFlagUntilTimeout>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d001      	beq.n	8001ed6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001ed2:	2302      	movs	r3, #2
 8001ed4:	e0d3      	b.n	800207e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001edc:	2b01      	cmp	r3, #1
 8001ede:	d101      	bne.n	8001ee4 <HAL_I2C_Master_Transmit+0x50>
 8001ee0:	2302      	movs	r3, #2
 8001ee2:	e0cc      	b.n	800207e <HAL_I2C_Master_Transmit+0x1ea>
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f003 0301 	and.w	r3, r3, #1
 8001ef6:	2b01      	cmp	r3, #1
 8001ef8:	d007      	beq.n	8001f0a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	681a      	ldr	r2, [r3, #0]
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f042 0201 	orr.w	r2, r2, #1
 8001f08:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	681a      	ldr	r2, [r3, #0]
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001f18:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	2221      	movs	r2, #33	@ 0x21
 8001f1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	2210      	movs	r2, #16
 8001f26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	687a      	ldr	r2, [r7, #4]
 8001f34:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	893a      	ldrh	r2, [r7, #8]
 8001f3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f40:	b29a      	uxth	r2, r3
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	4a50      	ldr	r2, [pc, #320]	@ (800208c <HAL_I2C_Master_Transmit+0x1f8>)
 8001f4a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001f4c:	8979      	ldrh	r1, [r7, #10]
 8001f4e:	697b      	ldr	r3, [r7, #20]
 8001f50:	6a3a      	ldr	r2, [r7, #32]
 8001f52:	68f8      	ldr	r0, [r7, #12]
 8001f54:	f000 f89c 	bl	8002090 <I2C_MasterRequestWrite>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d001      	beq.n	8001f62 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	e08d      	b.n	800207e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f62:	2300      	movs	r3, #0
 8001f64:	613b      	str	r3, [r7, #16]
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	695b      	ldr	r3, [r3, #20]
 8001f6c:	613b      	str	r3, [r7, #16]
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	699b      	ldr	r3, [r3, #24]
 8001f74:	613b      	str	r3, [r7, #16]
 8001f76:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001f78:	e066      	b.n	8002048 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f7a:	697a      	ldr	r2, [r7, #20]
 8001f7c:	6a39      	ldr	r1, [r7, #32]
 8001f7e:	68f8      	ldr	r0, [r7, #12]
 8001f80:	f000 fa22 	bl	80023c8 <I2C_WaitOnTXEFlagUntilTimeout>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d00d      	beq.n	8001fa6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f8e:	2b04      	cmp	r3, #4
 8001f90:	d107      	bne.n	8001fa2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001fa0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	e06b      	b.n	800207e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001faa:	781a      	ldrb	r2, [r3, #0]
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fb6:	1c5a      	adds	r2, r3, #1
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001fc0:	b29b      	uxth	r3, r3
 8001fc2:	3b01      	subs	r3, #1
 8001fc4:	b29a      	uxth	r2, r3
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fce:	3b01      	subs	r3, #1
 8001fd0:	b29a      	uxth	r2, r3
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	695b      	ldr	r3, [r3, #20]
 8001fdc:	f003 0304 	and.w	r3, r3, #4
 8001fe0:	2b04      	cmp	r3, #4
 8001fe2:	d11b      	bne.n	800201c <HAL_I2C_Master_Transmit+0x188>
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d017      	beq.n	800201c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ff0:	781a      	ldrb	r2, [r3, #0]
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ffc:	1c5a      	adds	r2, r3, #1
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002006:	b29b      	uxth	r3, r3
 8002008:	3b01      	subs	r3, #1
 800200a:	b29a      	uxth	r2, r3
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002014:	3b01      	subs	r3, #1
 8002016:	b29a      	uxth	r2, r3
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800201c:	697a      	ldr	r2, [r7, #20]
 800201e:	6a39      	ldr	r1, [r7, #32]
 8002020:	68f8      	ldr	r0, [r7, #12]
 8002022:	f000 fa19 	bl	8002458 <I2C_WaitOnBTFFlagUntilTimeout>
 8002026:	4603      	mov	r3, r0
 8002028:	2b00      	cmp	r3, #0
 800202a:	d00d      	beq.n	8002048 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002030:	2b04      	cmp	r3, #4
 8002032:	d107      	bne.n	8002044 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	681a      	ldr	r2, [r3, #0]
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002042:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002044:	2301      	movs	r3, #1
 8002046:	e01a      	b.n	800207e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800204c:	2b00      	cmp	r3, #0
 800204e:	d194      	bne.n	8001f7a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800205e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	2220      	movs	r2, #32
 8002064:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	2200      	movs	r2, #0
 800206c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	2200      	movs	r2, #0
 8002074:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002078:	2300      	movs	r3, #0
 800207a:	e000      	b.n	800207e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800207c:	2302      	movs	r3, #2
  }
}
 800207e:	4618      	mov	r0, r3
 8002080:	3718      	adds	r7, #24
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	00100002 	.word	0x00100002
 800208c:	ffff0000 	.word	0xffff0000

08002090 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b088      	sub	sp, #32
 8002094:	af02      	add	r7, sp, #8
 8002096:	60f8      	str	r0, [r7, #12]
 8002098:	607a      	str	r2, [r7, #4]
 800209a:	603b      	str	r3, [r7, #0]
 800209c:	460b      	mov	r3, r1
 800209e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020a4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80020a6:	697b      	ldr	r3, [r7, #20]
 80020a8:	2b08      	cmp	r3, #8
 80020aa:	d006      	beq.n	80020ba <I2C_MasterRequestWrite+0x2a>
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	2b01      	cmp	r3, #1
 80020b0:	d003      	beq.n	80020ba <I2C_MasterRequestWrite+0x2a>
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80020b8:	d108      	bne.n	80020cc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	681a      	ldr	r2, [r3, #0]
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80020c8:	601a      	str	r2, [r3, #0]
 80020ca:	e00b      	b.n	80020e4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020d0:	2b12      	cmp	r3, #18
 80020d2:	d107      	bne.n	80020e4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	681a      	ldr	r2, [r3, #0]
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80020e2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	9300      	str	r3, [sp, #0]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2200      	movs	r2, #0
 80020ec:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80020f0:	68f8      	ldr	r0, [r7, #12]
 80020f2:	f000 f84f 	bl	8002194 <I2C_WaitOnFlagUntilTimeout>
 80020f6:	4603      	mov	r3, r0
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d00d      	beq.n	8002118 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002106:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800210a:	d103      	bne.n	8002114 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002112:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002114:	2303      	movs	r3, #3
 8002116:	e035      	b.n	8002184 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	691b      	ldr	r3, [r3, #16]
 800211c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002120:	d108      	bne.n	8002134 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002122:	897b      	ldrh	r3, [r7, #10]
 8002124:	b2db      	uxtb	r3, r3
 8002126:	461a      	mov	r2, r3
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002130:	611a      	str	r2, [r3, #16]
 8002132:	e01b      	b.n	800216c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002134:	897b      	ldrh	r3, [r7, #10]
 8002136:	11db      	asrs	r3, r3, #7
 8002138:	b2db      	uxtb	r3, r3
 800213a:	f003 0306 	and.w	r3, r3, #6
 800213e:	b2db      	uxtb	r3, r3
 8002140:	f063 030f 	orn	r3, r3, #15
 8002144:	b2da      	uxtb	r2, r3
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	687a      	ldr	r2, [r7, #4]
 8002150:	490e      	ldr	r1, [pc, #56]	@ (800218c <I2C_MasterRequestWrite+0xfc>)
 8002152:	68f8      	ldr	r0, [r7, #12]
 8002154:	f000 f898 	bl	8002288 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d001      	beq.n	8002162 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800215e:	2301      	movs	r3, #1
 8002160:	e010      	b.n	8002184 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002162:	897b      	ldrh	r3, [r7, #10]
 8002164:	b2da      	uxtb	r2, r3
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	687a      	ldr	r2, [r7, #4]
 8002170:	4907      	ldr	r1, [pc, #28]	@ (8002190 <I2C_MasterRequestWrite+0x100>)
 8002172:	68f8      	ldr	r0, [r7, #12]
 8002174:	f000 f888 	bl	8002288 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002178:	4603      	mov	r3, r0
 800217a:	2b00      	cmp	r3, #0
 800217c:	d001      	beq.n	8002182 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800217e:	2301      	movs	r3, #1
 8002180:	e000      	b.n	8002184 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002182:	2300      	movs	r3, #0
}
 8002184:	4618      	mov	r0, r3
 8002186:	3718      	adds	r7, #24
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}
 800218c:	00010008 	.word	0x00010008
 8002190:	00010002 	.word	0x00010002

08002194 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b084      	sub	sp, #16
 8002198:	af00      	add	r7, sp, #0
 800219a:	60f8      	str	r0, [r7, #12]
 800219c:	60b9      	str	r1, [r7, #8]
 800219e:	603b      	str	r3, [r7, #0]
 80021a0:	4613      	mov	r3, r2
 80021a2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80021a4:	e048      	b.n	8002238 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021ac:	d044      	beq.n	8002238 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80021ae:	f7ff f9a1 	bl	80014f4 <HAL_GetTick>
 80021b2:	4602      	mov	r2, r0
 80021b4:	69bb      	ldr	r3, [r7, #24]
 80021b6:	1ad3      	subs	r3, r2, r3
 80021b8:	683a      	ldr	r2, [r7, #0]
 80021ba:	429a      	cmp	r2, r3
 80021bc:	d302      	bcc.n	80021c4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d139      	bne.n	8002238 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80021c4:	68bb      	ldr	r3, [r7, #8]
 80021c6:	0c1b      	lsrs	r3, r3, #16
 80021c8:	b2db      	uxtb	r3, r3
 80021ca:	2b01      	cmp	r3, #1
 80021cc:	d10d      	bne.n	80021ea <I2C_WaitOnFlagUntilTimeout+0x56>
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	695b      	ldr	r3, [r3, #20]
 80021d4:	43da      	mvns	r2, r3
 80021d6:	68bb      	ldr	r3, [r7, #8]
 80021d8:	4013      	ands	r3, r2
 80021da:	b29b      	uxth	r3, r3
 80021dc:	2b00      	cmp	r3, #0
 80021de:	bf0c      	ite	eq
 80021e0:	2301      	moveq	r3, #1
 80021e2:	2300      	movne	r3, #0
 80021e4:	b2db      	uxtb	r3, r3
 80021e6:	461a      	mov	r2, r3
 80021e8:	e00c      	b.n	8002204 <I2C_WaitOnFlagUntilTimeout+0x70>
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	699b      	ldr	r3, [r3, #24]
 80021f0:	43da      	mvns	r2, r3
 80021f2:	68bb      	ldr	r3, [r7, #8]
 80021f4:	4013      	ands	r3, r2
 80021f6:	b29b      	uxth	r3, r3
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	bf0c      	ite	eq
 80021fc:	2301      	moveq	r3, #1
 80021fe:	2300      	movne	r3, #0
 8002200:	b2db      	uxtb	r3, r3
 8002202:	461a      	mov	r2, r3
 8002204:	79fb      	ldrb	r3, [r7, #7]
 8002206:	429a      	cmp	r2, r3
 8002208:	d116      	bne.n	8002238 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	2200      	movs	r2, #0
 800220e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	2220      	movs	r2, #32
 8002214:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	2200      	movs	r2, #0
 800221c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002224:	f043 0220 	orr.w	r2, r3, #32
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	2200      	movs	r2, #0
 8002230:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002234:	2301      	movs	r3, #1
 8002236:	e023      	b.n	8002280 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002238:	68bb      	ldr	r3, [r7, #8]
 800223a:	0c1b      	lsrs	r3, r3, #16
 800223c:	b2db      	uxtb	r3, r3
 800223e:	2b01      	cmp	r3, #1
 8002240:	d10d      	bne.n	800225e <I2C_WaitOnFlagUntilTimeout+0xca>
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	695b      	ldr	r3, [r3, #20]
 8002248:	43da      	mvns	r2, r3
 800224a:	68bb      	ldr	r3, [r7, #8]
 800224c:	4013      	ands	r3, r2
 800224e:	b29b      	uxth	r3, r3
 8002250:	2b00      	cmp	r3, #0
 8002252:	bf0c      	ite	eq
 8002254:	2301      	moveq	r3, #1
 8002256:	2300      	movne	r3, #0
 8002258:	b2db      	uxtb	r3, r3
 800225a:	461a      	mov	r2, r3
 800225c:	e00c      	b.n	8002278 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	699b      	ldr	r3, [r3, #24]
 8002264:	43da      	mvns	r2, r3
 8002266:	68bb      	ldr	r3, [r7, #8]
 8002268:	4013      	ands	r3, r2
 800226a:	b29b      	uxth	r3, r3
 800226c:	2b00      	cmp	r3, #0
 800226e:	bf0c      	ite	eq
 8002270:	2301      	moveq	r3, #1
 8002272:	2300      	movne	r3, #0
 8002274:	b2db      	uxtb	r3, r3
 8002276:	461a      	mov	r2, r3
 8002278:	79fb      	ldrb	r3, [r7, #7]
 800227a:	429a      	cmp	r2, r3
 800227c:	d093      	beq.n	80021a6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800227e:	2300      	movs	r3, #0
}
 8002280:	4618      	mov	r0, r3
 8002282:	3710      	adds	r7, #16
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}

08002288 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b084      	sub	sp, #16
 800228c:	af00      	add	r7, sp, #0
 800228e:	60f8      	str	r0, [r7, #12]
 8002290:	60b9      	str	r1, [r7, #8]
 8002292:	607a      	str	r2, [r7, #4]
 8002294:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002296:	e071      	b.n	800237c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	695b      	ldr	r3, [r3, #20]
 800229e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022a6:	d123      	bne.n	80022f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	681a      	ldr	r2, [r3, #0]
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80022b6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80022c0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	2200      	movs	r2, #0
 80022c6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	2220      	movs	r2, #32
 80022cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	2200      	movs	r2, #0
 80022d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022dc:	f043 0204 	orr.w	r2, r3, #4
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	2200      	movs	r2, #0
 80022e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80022ec:	2301      	movs	r3, #1
 80022ee:	e067      	b.n	80023c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022f6:	d041      	beq.n	800237c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022f8:	f7ff f8fc 	bl	80014f4 <HAL_GetTick>
 80022fc:	4602      	mov	r2, r0
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	1ad3      	subs	r3, r2, r3
 8002302:	687a      	ldr	r2, [r7, #4]
 8002304:	429a      	cmp	r2, r3
 8002306:	d302      	bcc.n	800230e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d136      	bne.n	800237c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	0c1b      	lsrs	r3, r3, #16
 8002312:	b2db      	uxtb	r3, r3
 8002314:	2b01      	cmp	r3, #1
 8002316:	d10c      	bne.n	8002332 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	695b      	ldr	r3, [r3, #20]
 800231e:	43da      	mvns	r2, r3
 8002320:	68bb      	ldr	r3, [r7, #8]
 8002322:	4013      	ands	r3, r2
 8002324:	b29b      	uxth	r3, r3
 8002326:	2b00      	cmp	r3, #0
 8002328:	bf14      	ite	ne
 800232a:	2301      	movne	r3, #1
 800232c:	2300      	moveq	r3, #0
 800232e:	b2db      	uxtb	r3, r3
 8002330:	e00b      	b.n	800234a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	699b      	ldr	r3, [r3, #24]
 8002338:	43da      	mvns	r2, r3
 800233a:	68bb      	ldr	r3, [r7, #8]
 800233c:	4013      	ands	r3, r2
 800233e:	b29b      	uxth	r3, r3
 8002340:	2b00      	cmp	r3, #0
 8002342:	bf14      	ite	ne
 8002344:	2301      	movne	r3, #1
 8002346:	2300      	moveq	r3, #0
 8002348:	b2db      	uxtb	r3, r3
 800234a:	2b00      	cmp	r3, #0
 800234c:	d016      	beq.n	800237c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	2200      	movs	r2, #0
 8002352:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	2220      	movs	r2, #32
 8002358:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	2200      	movs	r2, #0
 8002360:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002368:	f043 0220 	orr.w	r2, r3, #32
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	2200      	movs	r2, #0
 8002374:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002378:	2301      	movs	r3, #1
 800237a:	e021      	b.n	80023c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800237c:	68bb      	ldr	r3, [r7, #8]
 800237e:	0c1b      	lsrs	r3, r3, #16
 8002380:	b2db      	uxtb	r3, r3
 8002382:	2b01      	cmp	r3, #1
 8002384:	d10c      	bne.n	80023a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	695b      	ldr	r3, [r3, #20]
 800238c:	43da      	mvns	r2, r3
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	4013      	ands	r3, r2
 8002392:	b29b      	uxth	r3, r3
 8002394:	2b00      	cmp	r3, #0
 8002396:	bf14      	ite	ne
 8002398:	2301      	movne	r3, #1
 800239a:	2300      	moveq	r3, #0
 800239c:	b2db      	uxtb	r3, r3
 800239e:	e00b      	b.n	80023b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	699b      	ldr	r3, [r3, #24]
 80023a6:	43da      	mvns	r2, r3
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	4013      	ands	r3, r2
 80023ac:	b29b      	uxth	r3, r3
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	bf14      	ite	ne
 80023b2:	2301      	movne	r3, #1
 80023b4:	2300      	moveq	r3, #0
 80023b6:	b2db      	uxtb	r3, r3
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	f47f af6d 	bne.w	8002298 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80023be:	2300      	movs	r3, #0
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	3710      	adds	r7, #16
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}

080023c8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b084      	sub	sp, #16
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	60f8      	str	r0, [r7, #12]
 80023d0:	60b9      	str	r1, [r7, #8]
 80023d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80023d4:	e034      	b.n	8002440 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80023d6:	68f8      	ldr	r0, [r7, #12]
 80023d8:	f000 f886 	bl	80024e8 <I2C_IsAcknowledgeFailed>
 80023dc:	4603      	mov	r3, r0
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d001      	beq.n	80023e6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80023e2:	2301      	movs	r3, #1
 80023e4:	e034      	b.n	8002450 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023ec:	d028      	beq.n	8002440 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023ee:	f7ff f881 	bl	80014f4 <HAL_GetTick>
 80023f2:	4602      	mov	r2, r0
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	1ad3      	subs	r3, r2, r3
 80023f8:	68ba      	ldr	r2, [r7, #8]
 80023fa:	429a      	cmp	r2, r3
 80023fc:	d302      	bcc.n	8002404 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80023fe:	68bb      	ldr	r3, [r7, #8]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d11d      	bne.n	8002440 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	695b      	ldr	r3, [r3, #20]
 800240a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800240e:	2b80      	cmp	r3, #128	@ 0x80
 8002410:	d016      	beq.n	8002440 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	2200      	movs	r2, #0
 8002416:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	2220      	movs	r2, #32
 800241c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	2200      	movs	r2, #0
 8002424:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800242c:	f043 0220 	orr.w	r2, r3, #32
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	2200      	movs	r2, #0
 8002438:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800243c:	2301      	movs	r3, #1
 800243e:	e007      	b.n	8002450 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	695b      	ldr	r3, [r3, #20]
 8002446:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800244a:	2b80      	cmp	r3, #128	@ 0x80
 800244c:	d1c3      	bne.n	80023d6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800244e:	2300      	movs	r3, #0
}
 8002450:	4618      	mov	r0, r3
 8002452:	3710      	adds	r7, #16
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}

08002458 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b084      	sub	sp, #16
 800245c:	af00      	add	r7, sp, #0
 800245e:	60f8      	str	r0, [r7, #12]
 8002460:	60b9      	str	r1, [r7, #8]
 8002462:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002464:	e034      	b.n	80024d0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002466:	68f8      	ldr	r0, [r7, #12]
 8002468:	f000 f83e 	bl	80024e8 <I2C_IsAcknowledgeFailed>
 800246c:	4603      	mov	r3, r0
 800246e:	2b00      	cmp	r3, #0
 8002470:	d001      	beq.n	8002476 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	e034      	b.n	80024e0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002476:	68bb      	ldr	r3, [r7, #8]
 8002478:	f1b3 3fff 	cmp.w	r3, #4294967295
 800247c:	d028      	beq.n	80024d0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800247e:	f7ff f839 	bl	80014f4 <HAL_GetTick>
 8002482:	4602      	mov	r2, r0
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	1ad3      	subs	r3, r2, r3
 8002488:	68ba      	ldr	r2, [r7, #8]
 800248a:	429a      	cmp	r2, r3
 800248c:	d302      	bcc.n	8002494 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d11d      	bne.n	80024d0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	695b      	ldr	r3, [r3, #20]
 800249a:	f003 0304 	and.w	r3, r3, #4
 800249e:	2b04      	cmp	r3, #4
 80024a0:	d016      	beq.n	80024d0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	2200      	movs	r2, #0
 80024a6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	2220      	movs	r2, #32
 80024ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	2200      	movs	r2, #0
 80024b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024bc:	f043 0220 	orr.w	r2, r3, #32
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	2200      	movs	r2, #0
 80024c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80024cc:	2301      	movs	r3, #1
 80024ce:	e007      	b.n	80024e0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	695b      	ldr	r3, [r3, #20]
 80024d6:	f003 0304 	and.w	r3, r3, #4
 80024da:	2b04      	cmp	r3, #4
 80024dc:	d1c3      	bne.n	8002466 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80024de:	2300      	movs	r3, #0
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	3710      	adds	r7, #16
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}

080024e8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b083      	sub	sp, #12
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	695b      	ldr	r3, [r3, #20]
 80024f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80024fe:	d11b      	bne.n	8002538 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002508:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2200      	movs	r2, #0
 800250e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2220      	movs	r2, #32
 8002514:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2200      	movs	r2, #0
 800251c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002524:	f043 0204 	orr.w	r2, r3, #4
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2200      	movs	r2, #0
 8002530:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002534:	2301      	movs	r3, #1
 8002536:	e000      	b.n	800253a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002538:	2300      	movs	r3, #0
}
 800253a:	4618      	mov	r0, r3
 800253c:	370c      	adds	r7, #12
 800253e:	46bd      	mov	sp, r7
 8002540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002544:	4770      	bx	lr
	...

08002548 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b086      	sub	sp, #24
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d101      	bne.n	800255a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002556:	2301      	movs	r3, #1
 8002558:	e267      	b.n	8002a2a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f003 0301 	and.w	r3, r3, #1
 8002562:	2b00      	cmp	r3, #0
 8002564:	d075      	beq.n	8002652 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002566:	4b88      	ldr	r3, [pc, #544]	@ (8002788 <HAL_RCC_OscConfig+0x240>)
 8002568:	689b      	ldr	r3, [r3, #8]
 800256a:	f003 030c 	and.w	r3, r3, #12
 800256e:	2b04      	cmp	r3, #4
 8002570:	d00c      	beq.n	800258c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002572:	4b85      	ldr	r3, [pc, #532]	@ (8002788 <HAL_RCC_OscConfig+0x240>)
 8002574:	689b      	ldr	r3, [r3, #8]
 8002576:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800257a:	2b08      	cmp	r3, #8
 800257c:	d112      	bne.n	80025a4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800257e:	4b82      	ldr	r3, [pc, #520]	@ (8002788 <HAL_RCC_OscConfig+0x240>)
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002586:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800258a:	d10b      	bne.n	80025a4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800258c:	4b7e      	ldr	r3, [pc, #504]	@ (8002788 <HAL_RCC_OscConfig+0x240>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002594:	2b00      	cmp	r3, #0
 8002596:	d05b      	beq.n	8002650 <HAL_RCC_OscConfig+0x108>
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d157      	bne.n	8002650 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80025a0:	2301      	movs	r3, #1
 80025a2:	e242      	b.n	8002a2a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025ac:	d106      	bne.n	80025bc <HAL_RCC_OscConfig+0x74>
 80025ae:	4b76      	ldr	r3, [pc, #472]	@ (8002788 <HAL_RCC_OscConfig+0x240>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a75      	ldr	r2, [pc, #468]	@ (8002788 <HAL_RCC_OscConfig+0x240>)
 80025b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025b8:	6013      	str	r3, [r2, #0]
 80025ba:	e01d      	b.n	80025f8 <HAL_RCC_OscConfig+0xb0>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80025c4:	d10c      	bne.n	80025e0 <HAL_RCC_OscConfig+0x98>
 80025c6:	4b70      	ldr	r3, [pc, #448]	@ (8002788 <HAL_RCC_OscConfig+0x240>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4a6f      	ldr	r2, [pc, #444]	@ (8002788 <HAL_RCC_OscConfig+0x240>)
 80025cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80025d0:	6013      	str	r3, [r2, #0]
 80025d2:	4b6d      	ldr	r3, [pc, #436]	@ (8002788 <HAL_RCC_OscConfig+0x240>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a6c      	ldr	r2, [pc, #432]	@ (8002788 <HAL_RCC_OscConfig+0x240>)
 80025d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025dc:	6013      	str	r3, [r2, #0]
 80025de:	e00b      	b.n	80025f8 <HAL_RCC_OscConfig+0xb0>
 80025e0:	4b69      	ldr	r3, [pc, #420]	@ (8002788 <HAL_RCC_OscConfig+0x240>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a68      	ldr	r2, [pc, #416]	@ (8002788 <HAL_RCC_OscConfig+0x240>)
 80025e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025ea:	6013      	str	r3, [r2, #0]
 80025ec:	4b66      	ldr	r3, [pc, #408]	@ (8002788 <HAL_RCC_OscConfig+0x240>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a65      	ldr	r2, [pc, #404]	@ (8002788 <HAL_RCC_OscConfig+0x240>)
 80025f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80025f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d013      	beq.n	8002628 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002600:	f7fe ff78 	bl	80014f4 <HAL_GetTick>
 8002604:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002606:	e008      	b.n	800261a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002608:	f7fe ff74 	bl	80014f4 <HAL_GetTick>
 800260c:	4602      	mov	r2, r0
 800260e:	693b      	ldr	r3, [r7, #16]
 8002610:	1ad3      	subs	r3, r2, r3
 8002612:	2b64      	cmp	r3, #100	@ 0x64
 8002614:	d901      	bls.n	800261a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002616:	2303      	movs	r3, #3
 8002618:	e207      	b.n	8002a2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800261a:	4b5b      	ldr	r3, [pc, #364]	@ (8002788 <HAL_RCC_OscConfig+0x240>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002622:	2b00      	cmp	r3, #0
 8002624:	d0f0      	beq.n	8002608 <HAL_RCC_OscConfig+0xc0>
 8002626:	e014      	b.n	8002652 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002628:	f7fe ff64 	bl	80014f4 <HAL_GetTick>
 800262c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800262e:	e008      	b.n	8002642 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002630:	f7fe ff60 	bl	80014f4 <HAL_GetTick>
 8002634:	4602      	mov	r2, r0
 8002636:	693b      	ldr	r3, [r7, #16]
 8002638:	1ad3      	subs	r3, r2, r3
 800263a:	2b64      	cmp	r3, #100	@ 0x64
 800263c:	d901      	bls.n	8002642 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800263e:	2303      	movs	r3, #3
 8002640:	e1f3      	b.n	8002a2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002642:	4b51      	ldr	r3, [pc, #324]	@ (8002788 <HAL_RCC_OscConfig+0x240>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800264a:	2b00      	cmp	r3, #0
 800264c:	d1f0      	bne.n	8002630 <HAL_RCC_OscConfig+0xe8>
 800264e:	e000      	b.n	8002652 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002650:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f003 0302 	and.w	r3, r3, #2
 800265a:	2b00      	cmp	r3, #0
 800265c:	d063      	beq.n	8002726 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800265e:	4b4a      	ldr	r3, [pc, #296]	@ (8002788 <HAL_RCC_OscConfig+0x240>)
 8002660:	689b      	ldr	r3, [r3, #8]
 8002662:	f003 030c 	and.w	r3, r3, #12
 8002666:	2b00      	cmp	r3, #0
 8002668:	d00b      	beq.n	8002682 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800266a:	4b47      	ldr	r3, [pc, #284]	@ (8002788 <HAL_RCC_OscConfig+0x240>)
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002672:	2b08      	cmp	r3, #8
 8002674:	d11c      	bne.n	80026b0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002676:	4b44      	ldr	r3, [pc, #272]	@ (8002788 <HAL_RCC_OscConfig+0x240>)
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800267e:	2b00      	cmp	r3, #0
 8002680:	d116      	bne.n	80026b0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002682:	4b41      	ldr	r3, [pc, #260]	@ (8002788 <HAL_RCC_OscConfig+0x240>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f003 0302 	and.w	r3, r3, #2
 800268a:	2b00      	cmp	r3, #0
 800268c:	d005      	beq.n	800269a <HAL_RCC_OscConfig+0x152>
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	68db      	ldr	r3, [r3, #12]
 8002692:	2b01      	cmp	r3, #1
 8002694:	d001      	beq.n	800269a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002696:	2301      	movs	r3, #1
 8002698:	e1c7      	b.n	8002a2a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800269a:	4b3b      	ldr	r3, [pc, #236]	@ (8002788 <HAL_RCC_OscConfig+0x240>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	691b      	ldr	r3, [r3, #16]
 80026a6:	00db      	lsls	r3, r3, #3
 80026a8:	4937      	ldr	r1, [pc, #220]	@ (8002788 <HAL_RCC_OscConfig+0x240>)
 80026aa:	4313      	orrs	r3, r2
 80026ac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026ae:	e03a      	b.n	8002726 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	68db      	ldr	r3, [r3, #12]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d020      	beq.n	80026fa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026b8:	4b34      	ldr	r3, [pc, #208]	@ (800278c <HAL_RCC_OscConfig+0x244>)
 80026ba:	2201      	movs	r2, #1
 80026bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026be:	f7fe ff19 	bl	80014f4 <HAL_GetTick>
 80026c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026c4:	e008      	b.n	80026d8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026c6:	f7fe ff15 	bl	80014f4 <HAL_GetTick>
 80026ca:	4602      	mov	r2, r0
 80026cc:	693b      	ldr	r3, [r7, #16]
 80026ce:	1ad3      	subs	r3, r2, r3
 80026d0:	2b02      	cmp	r3, #2
 80026d2:	d901      	bls.n	80026d8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80026d4:	2303      	movs	r3, #3
 80026d6:	e1a8      	b.n	8002a2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026d8:	4b2b      	ldr	r3, [pc, #172]	@ (8002788 <HAL_RCC_OscConfig+0x240>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f003 0302 	and.w	r3, r3, #2
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d0f0      	beq.n	80026c6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026e4:	4b28      	ldr	r3, [pc, #160]	@ (8002788 <HAL_RCC_OscConfig+0x240>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	691b      	ldr	r3, [r3, #16]
 80026f0:	00db      	lsls	r3, r3, #3
 80026f2:	4925      	ldr	r1, [pc, #148]	@ (8002788 <HAL_RCC_OscConfig+0x240>)
 80026f4:	4313      	orrs	r3, r2
 80026f6:	600b      	str	r3, [r1, #0]
 80026f8:	e015      	b.n	8002726 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026fa:	4b24      	ldr	r3, [pc, #144]	@ (800278c <HAL_RCC_OscConfig+0x244>)
 80026fc:	2200      	movs	r2, #0
 80026fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002700:	f7fe fef8 	bl	80014f4 <HAL_GetTick>
 8002704:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002706:	e008      	b.n	800271a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002708:	f7fe fef4 	bl	80014f4 <HAL_GetTick>
 800270c:	4602      	mov	r2, r0
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	1ad3      	subs	r3, r2, r3
 8002712:	2b02      	cmp	r3, #2
 8002714:	d901      	bls.n	800271a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002716:	2303      	movs	r3, #3
 8002718:	e187      	b.n	8002a2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800271a:	4b1b      	ldr	r3, [pc, #108]	@ (8002788 <HAL_RCC_OscConfig+0x240>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 0302 	and.w	r3, r3, #2
 8002722:	2b00      	cmp	r3, #0
 8002724:	d1f0      	bne.n	8002708 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 0308 	and.w	r3, r3, #8
 800272e:	2b00      	cmp	r3, #0
 8002730:	d036      	beq.n	80027a0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	695b      	ldr	r3, [r3, #20]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d016      	beq.n	8002768 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800273a:	4b15      	ldr	r3, [pc, #84]	@ (8002790 <HAL_RCC_OscConfig+0x248>)
 800273c:	2201      	movs	r2, #1
 800273e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002740:	f7fe fed8 	bl	80014f4 <HAL_GetTick>
 8002744:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002746:	e008      	b.n	800275a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002748:	f7fe fed4 	bl	80014f4 <HAL_GetTick>
 800274c:	4602      	mov	r2, r0
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	2b02      	cmp	r3, #2
 8002754:	d901      	bls.n	800275a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002756:	2303      	movs	r3, #3
 8002758:	e167      	b.n	8002a2a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800275a:	4b0b      	ldr	r3, [pc, #44]	@ (8002788 <HAL_RCC_OscConfig+0x240>)
 800275c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800275e:	f003 0302 	and.w	r3, r3, #2
 8002762:	2b00      	cmp	r3, #0
 8002764:	d0f0      	beq.n	8002748 <HAL_RCC_OscConfig+0x200>
 8002766:	e01b      	b.n	80027a0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002768:	4b09      	ldr	r3, [pc, #36]	@ (8002790 <HAL_RCC_OscConfig+0x248>)
 800276a:	2200      	movs	r2, #0
 800276c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800276e:	f7fe fec1 	bl	80014f4 <HAL_GetTick>
 8002772:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002774:	e00e      	b.n	8002794 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002776:	f7fe febd 	bl	80014f4 <HAL_GetTick>
 800277a:	4602      	mov	r2, r0
 800277c:	693b      	ldr	r3, [r7, #16]
 800277e:	1ad3      	subs	r3, r2, r3
 8002780:	2b02      	cmp	r3, #2
 8002782:	d907      	bls.n	8002794 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002784:	2303      	movs	r3, #3
 8002786:	e150      	b.n	8002a2a <HAL_RCC_OscConfig+0x4e2>
 8002788:	40023800 	.word	0x40023800
 800278c:	42470000 	.word	0x42470000
 8002790:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002794:	4b88      	ldr	r3, [pc, #544]	@ (80029b8 <HAL_RCC_OscConfig+0x470>)
 8002796:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002798:	f003 0302 	and.w	r3, r3, #2
 800279c:	2b00      	cmp	r3, #0
 800279e:	d1ea      	bne.n	8002776 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f003 0304 	and.w	r3, r3, #4
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	f000 8097 	beq.w	80028dc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027ae:	2300      	movs	r3, #0
 80027b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027b2:	4b81      	ldr	r3, [pc, #516]	@ (80029b8 <HAL_RCC_OscConfig+0x470>)
 80027b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d10f      	bne.n	80027de <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027be:	2300      	movs	r3, #0
 80027c0:	60bb      	str	r3, [r7, #8]
 80027c2:	4b7d      	ldr	r3, [pc, #500]	@ (80029b8 <HAL_RCC_OscConfig+0x470>)
 80027c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c6:	4a7c      	ldr	r2, [pc, #496]	@ (80029b8 <HAL_RCC_OscConfig+0x470>)
 80027c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80027ce:	4b7a      	ldr	r3, [pc, #488]	@ (80029b8 <HAL_RCC_OscConfig+0x470>)
 80027d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027d6:	60bb      	str	r3, [r7, #8]
 80027d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027da:	2301      	movs	r3, #1
 80027dc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027de:	4b77      	ldr	r3, [pc, #476]	@ (80029bc <HAL_RCC_OscConfig+0x474>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d118      	bne.n	800281c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027ea:	4b74      	ldr	r3, [pc, #464]	@ (80029bc <HAL_RCC_OscConfig+0x474>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a73      	ldr	r2, [pc, #460]	@ (80029bc <HAL_RCC_OscConfig+0x474>)
 80027f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027f6:	f7fe fe7d 	bl	80014f4 <HAL_GetTick>
 80027fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027fc:	e008      	b.n	8002810 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027fe:	f7fe fe79 	bl	80014f4 <HAL_GetTick>
 8002802:	4602      	mov	r2, r0
 8002804:	693b      	ldr	r3, [r7, #16]
 8002806:	1ad3      	subs	r3, r2, r3
 8002808:	2b02      	cmp	r3, #2
 800280a:	d901      	bls.n	8002810 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800280c:	2303      	movs	r3, #3
 800280e:	e10c      	b.n	8002a2a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002810:	4b6a      	ldr	r3, [pc, #424]	@ (80029bc <HAL_RCC_OscConfig+0x474>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002818:	2b00      	cmp	r3, #0
 800281a:	d0f0      	beq.n	80027fe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	689b      	ldr	r3, [r3, #8]
 8002820:	2b01      	cmp	r3, #1
 8002822:	d106      	bne.n	8002832 <HAL_RCC_OscConfig+0x2ea>
 8002824:	4b64      	ldr	r3, [pc, #400]	@ (80029b8 <HAL_RCC_OscConfig+0x470>)
 8002826:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002828:	4a63      	ldr	r2, [pc, #396]	@ (80029b8 <HAL_RCC_OscConfig+0x470>)
 800282a:	f043 0301 	orr.w	r3, r3, #1
 800282e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002830:	e01c      	b.n	800286c <HAL_RCC_OscConfig+0x324>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	2b05      	cmp	r3, #5
 8002838:	d10c      	bne.n	8002854 <HAL_RCC_OscConfig+0x30c>
 800283a:	4b5f      	ldr	r3, [pc, #380]	@ (80029b8 <HAL_RCC_OscConfig+0x470>)
 800283c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800283e:	4a5e      	ldr	r2, [pc, #376]	@ (80029b8 <HAL_RCC_OscConfig+0x470>)
 8002840:	f043 0304 	orr.w	r3, r3, #4
 8002844:	6713      	str	r3, [r2, #112]	@ 0x70
 8002846:	4b5c      	ldr	r3, [pc, #368]	@ (80029b8 <HAL_RCC_OscConfig+0x470>)
 8002848:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800284a:	4a5b      	ldr	r2, [pc, #364]	@ (80029b8 <HAL_RCC_OscConfig+0x470>)
 800284c:	f043 0301 	orr.w	r3, r3, #1
 8002850:	6713      	str	r3, [r2, #112]	@ 0x70
 8002852:	e00b      	b.n	800286c <HAL_RCC_OscConfig+0x324>
 8002854:	4b58      	ldr	r3, [pc, #352]	@ (80029b8 <HAL_RCC_OscConfig+0x470>)
 8002856:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002858:	4a57      	ldr	r2, [pc, #348]	@ (80029b8 <HAL_RCC_OscConfig+0x470>)
 800285a:	f023 0301 	bic.w	r3, r3, #1
 800285e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002860:	4b55      	ldr	r3, [pc, #340]	@ (80029b8 <HAL_RCC_OscConfig+0x470>)
 8002862:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002864:	4a54      	ldr	r2, [pc, #336]	@ (80029b8 <HAL_RCC_OscConfig+0x470>)
 8002866:	f023 0304 	bic.w	r3, r3, #4
 800286a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d015      	beq.n	80028a0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002874:	f7fe fe3e 	bl	80014f4 <HAL_GetTick>
 8002878:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800287a:	e00a      	b.n	8002892 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800287c:	f7fe fe3a 	bl	80014f4 <HAL_GetTick>
 8002880:	4602      	mov	r2, r0
 8002882:	693b      	ldr	r3, [r7, #16]
 8002884:	1ad3      	subs	r3, r2, r3
 8002886:	f241 3288 	movw	r2, #5000	@ 0x1388
 800288a:	4293      	cmp	r3, r2
 800288c:	d901      	bls.n	8002892 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800288e:	2303      	movs	r3, #3
 8002890:	e0cb      	b.n	8002a2a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002892:	4b49      	ldr	r3, [pc, #292]	@ (80029b8 <HAL_RCC_OscConfig+0x470>)
 8002894:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002896:	f003 0302 	and.w	r3, r3, #2
 800289a:	2b00      	cmp	r3, #0
 800289c:	d0ee      	beq.n	800287c <HAL_RCC_OscConfig+0x334>
 800289e:	e014      	b.n	80028ca <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028a0:	f7fe fe28 	bl	80014f4 <HAL_GetTick>
 80028a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028a6:	e00a      	b.n	80028be <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028a8:	f7fe fe24 	bl	80014f4 <HAL_GetTick>
 80028ac:	4602      	mov	r2, r0
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	1ad3      	subs	r3, r2, r3
 80028b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d901      	bls.n	80028be <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80028ba:	2303      	movs	r3, #3
 80028bc:	e0b5      	b.n	8002a2a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028be:	4b3e      	ldr	r3, [pc, #248]	@ (80029b8 <HAL_RCC_OscConfig+0x470>)
 80028c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028c2:	f003 0302 	and.w	r3, r3, #2
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d1ee      	bne.n	80028a8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80028ca:	7dfb      	ldrb	r3, [r7, #23]
 80028cc:	2b01      	cmp	r3, #1
 80028ce:	d105      	bne.n	80028dc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028d0:	4b39      	ldr	r3, [pc, #228]	@ (80029b8 <HAL_RCC_OscConfig+0x470>)
 80028d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028d4:	4a38      	ldr	r2, [pc, #224]	@ (80029b8 <HAL_RCC_OscConfig+0x470>)
 80028d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80028da:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	699b      	ldr	r3, [r3, #24]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	f000 80a1 	beq.w	8002a28 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80028e6:	4b34      	ldr	r3, [pc, #208]	@ (80029b8 <HAL_RCC_OscConfig+0x470>)
 80028e8:	689b      	ldr	r3, [r3, #8]
 80028ea:	f003 030c 	and.w	r3, r3, #12
 80028ee:	2b08      	cmp	r3, #8
 80028f0:	d05c      	beq.n	80029ac <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	699b      	ldr	r3, [r3, #24]
 80028f6:	2b02      	cmp	r3, #2
 80028f8:	d141      	bne.n	800297e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028fa:	4b31      	ldr	r3, [pc, #196]	@ (80029c0 <HAL_RCC_OscConfig+0x478>)
 80028fc:	2200      	movs	r2, #0
 80028fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002900:	f7fe fdf8 	bl	80014f4 <HAL_GetTick>
 8002904:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002906:	e008      	b.n	800291a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002908:	f7fe fdf4 	bl	80014f4 <HAL_GetTick>
 800290c:	4602      	mov	r2, r0
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	1ad3      	subs	r3, r2, r3
 8002912:	2b02      	cmp	r3, #2
 8002914:	d901      	bls.n	800291a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002916:	2303      	movs	r3, #3
 8002918:	e087      	b.n	8002a2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800291a:	4b27      	ldr	r3, [pc, #156]	@ (80029b8 <HAL_RCC_OscConfig+0x470>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002922:	2b00      	cmp	r3, #0
 8002924:	d1f0      	bne.n	8002908 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	69da      	ldr	r2, [r3, #28]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6a1b      	ldr	r3, [r3, #32]
 800292e:	431a      	orrs	r2, r3
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002934:	019b      	lsls	r3, r3, #6
 8002936:	431a      	orrs	r2, r3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800293c:	085b      	lsrs	r3, r3, #1
 800293e:	3b01      	subs	r3, #1
 8002940:	041b      	lsls	r3, r3, #16
 8002942:	431a      	orrs	r2, r3
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002948:	061b      	lsls	r3, r3, #24
 800294a:	491b      	ldr	r1, [pc, #108]	@ (80029b8 <HAL_RCC_OscConfig+0x470>)
 800294c:	4313      	orrs	r3, r2
 800294e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002950:	4b1b      	ldr	r3, [pc, #108]	@ (80029c0 <HAL_RCC_OscConfig+0x478>)
 8002952:	2201      	movs	r2, #1
 8002954:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002956:	f7fe fdcd 	bl	80014f4 <HAL_GetTick>
 800295a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800295c:	e008      	b.n	8002970 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800295e:	f7fe fdc9 	bl	80014f4 <HAL_GetTick>
 8002962:	4602      	mov	r2, r0
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	1ad3      	subs	r3, r2, r3
 8002968:	2b02      	cmp	r3, #2
 800296a:	d901      	bls.n	8002970 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800296c:	2303      	movs	r3, #3
 800296e:	e05c      	b.n	8002a2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002970:	4b11      	ldr	r3, [pc, #68]	@ (80029b8 <HAL_RCC_OscConfig+0x470>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002978:	2b00      	cmp	r3, #0
 800297a:	d0f0      	beq.n	800295e <HAL_RCC_OscConfig+0x416>
 800297c:	e054      	b.n	8002a28 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800297e:	4b10      	ldr	r3, [pc, #64]	@ (80029c0 <HAL_RCC_OscConfig+0x478>)
 8002980:	2200      	movs	r2, #0
 8002982:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002984:	f7fe fdb6 	bl	80014f4 <HAL_GetTick>
 8002988:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800298a:	e008      	b.n	800299e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800298c:	f7fe fdb2 	bl	80014f4 <HAL_GetTick>
 8002990:	4602      	mov	r2, r0
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	1ad3      	subs	r3, r2, r3
 8002996:	2b02      	cmp	r3, #2
 8002998:	d901      	bls.n	800299e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800299a:	2303      	movs	r3, #3
 800299c:	e045      	b.n	8002a2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800299e:	4b06      	ldr	r3, [pc, #24]	@ (80029b8 <HAL_RCC_OscConfig+0x470>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d1f0      	bne.n	800298c <HAL_RCC_OscConfig+0x444>
 80029aa:	e03d      	b.n	8002a28 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	699b      	ldr	r3, [r3, #24]
 80029b0:	2b01      	cmp	r3, #1
 80029b2:	d107      	bne.n	80029c4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80029b4:	2301      	movs	r3, #1
 80029b6:	e038      	b.n	8002a2a <HAL_RCC_OscConfig+0x4e2>
 80029b8:	40023800 	.word	0x40023800
 80029bc:	40007000 	.word	0x40007000
 80029c0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80029c4:	4b1b      	ldr	r3, [pc, #108]	@ (8002a34 <HAL_RCC_OscConfig+0x4ec>)
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	699b      	ldr	r3, [r3, #24]
 80029ce:	2b01      	cmp	r3, #1
 80029d0:	d028      	beq.n	8002a24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029dc:	429a      	cmp	r2, r3
 80029de:	d121      	bne.n	8002a24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029ea:	429a      	cmp	r2, r3
 80029ec:	d11a      	bne.n	8002a24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80029ee:	68fa      	ldr	r2, [r7, #12]
 80029f0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80029f4:	4013      	ands	r3, r2
 80029f6:	687a      	ldr	r2, [r7, #4]
 80029f8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80029fa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d111      	bne.n	8002a24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a0a:	085b      	lsrs	r3, r3, #1
 8002a0c:	3b01      	subs	r3, #1
 8002a0e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a10:	429a      	cmp	r2, r3
 8002a12:	d107      	bne.n	8002a24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a1e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a20:	429a      	cmp	r2, r3
 8002a22:	d001      	beq.n	8002a28 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002a24:	2301      	movs	r3, #1
 8002a26:	e000      	b.n	8002a2a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002a28:	2300      	movs	r3, #0
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	3718      	adds	r7, #24
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	40023800 	.word	0x40023800

08002a38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b084      	sub	sp, #16
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
 8002a40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d101      	bne.n	8002a4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	e0cc      	b.n	8002be6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a4c:	4b68      	ldr	r3, [pc, #416]	@ (8002bf0 <HAL_RCC_ClockConfig+0x1b8>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 0307 	and.w	r3, r3, #7
 8002a54:	683a      	ldr	r2, [r7, #0]
 8002a56:	429a      	cmp	r2, r3
 8002a58:	d90c      	bls.n	8002a74 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a5a:	4b65      	ldr	r3, [pc, #404]	@ (8002bf0 <HAL_RCC_ClockConfig+0x1b8>)
 8002a5c:	683a      	ldr	r2, [r7, #0]
 8002a5e:	b2d2      	uxtb	r2, r2
 8002a60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a62:	4b63      	ldr	r3, [pc, #396]	@ (8002bf0 <HAL_RCC_ClockConfig+0x1b8>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f003 0307 	and.w	r3, r3, #7
 8002a6a:	683a      	ldr	r2, [r7, #0]
 8002a6c:	429a      	cmp	r2, r3
 8002a6e:	d001      	beq.n	8002a74 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002a70:	2301      	movs	r3, #1
 8002a72:	e0b8      	b.n	8002be6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f003 0302 	and.w	r3, r3, #2
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d020      	beq.n	8002ac2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 0304 	and.w	r3, r3, #4
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d005      	beq.n	8002a98 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a8c:	4b59      	ldr	r3, [pc, #356]	@ (8002bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	4a58      	ldr	r2, [pc, #352]	@ (8002bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002a92:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002a96:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f003 0308 	and.w	r3, r3, #8
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d005      	beq.n	8002ab0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002aa4:	4b53      	ldr	r3, [pc, #332]	@ (8002bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	4a52      	ldr	r2, [pc, #328]	@ (8002bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002aaa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002aae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ab0:	4b50      	ldr	r3, [pc, #320]	@ (8002bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ab2:	689b      	ldr	r3, [r3, #8]
 8002ab4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	689b      	ldr	r3, [r3, #8]
 8002abc:	494d      	ldr	r1, [pc, #308]	@ (8002bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f003 0301 	and.w	r3, r3, #1
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d044      	beq.n	8002b58 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	2b01      	cmp	r3, #1
 8002ad4:	d107      	bne.n	8002ae6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ad6:	4b47      	ldr	r3, [pc, #284]	@ (8002bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d119      	bne.n	8002b16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e07f      	b.n	8002be6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	2b02      	cmp	r3, #2
 8002aec:	d003      	beq.n	8002af6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002af2:	2b03      	cmp	r3, #3
 8002af4:	d107      	bne.n	8002b06 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002af6:	4b3f      	ldr	r3, [pc, #252]	@ (8002bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d109      	bne.n	8002b16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	e06f      	b.n	8002be6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b06:	4b3b      	ldr	r3, [pc, #236]	@ (8002bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f003 0302 	and.w	r3, r3, #2
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d101      	bne.n	8002b16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	e067      	b.n	8002be6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b16:	4b37      	ldr	r3, [pc, #220]	@ (8002bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	f023 0203 	bic.w	r2, r3, #3
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	4934      	ldr	r1, [pc, #208]	@ (8002bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b24:	4313      	orrs	r3, r2
 8002b26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b28:	f7fe fce4 	bl	80014f4 <HAL_GetTick>
 8002b2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b2e:	e00a      	b.n	8002b46 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b30:	f7fe fce0 	bl	80014f4 <HAL_GetTick>
 8002b34:	4602      	mov	r2, r0
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	1ad3      	subs	r3, r2, r3
 8002b3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d901      	bls.n	8002b46 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b42:	2303      	movs	r3, #3
 8002b44:	e04f      	b.n	8002be6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b46:	4b2b      	ldr	r3, [pc, #172]	@ (8002bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	f003 020c 	and.w	r2, r3, #12
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	009b      	lsls	r3, r3, #2
 8002b54:	429a      	cmp	r2, r3
 8002b56:	d1eb      	bne.n	8002b30 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b58:	4b25      	ldr	r3, [pc, #148]	@ (8002bf0 <HAL_RCC_ClockConfig+0x1b8>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f003 0307 	and.w	r3, r3, #7
 8002b60:	683a      	ldr	r2, [r7, #0]
 8002b62:	429a      	cmp	r2, r3
 8002b64:	d20c      	bcs.n	8002b80 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b66:	4b22      	ldr	r3, [pc, #136]	@ (8002bf0 <HAL_RCC_ClockConfig+0x1b8>)
 8002b68:	683a      	ldr	r2, [r7, #0]
 8002b6a:	b2d2      	uxtb	r2, r2
 8002b6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b6e:	4b20      	ldr	r3, [pc, #128]	@ (8002bf0 <HAL_RCC_ClockConfig+0x1b8>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f003 0307 	and.w	r3, r3, #7
 8002b76:	683a      	ldr	r2, [r7, #0]
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	d001      	beq.n	8002b80 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	e032      	b.n	8002be6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f003 0304 	and.w	r3, r3, #4
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d008      	beq.n	8002b9e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b8c:	4b19      	ldr	r3, [pc, #100]	@ (8002bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	68db      	ldr	r3, [r3, #12]
 8002b98:	4916      	ldr	r1, [pc, #88]	@ (8002bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f003 0308 	and.w	r3, r3, #8
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d009      	beq.n	8002bbe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002baa:	4b12      	ldr	r3, [pc, #72]	@ (8002bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002bac:	689b      	ldr	r3, [r3, #8]
 8002bae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	691b      	ldr	r3, [r3, #16]
 8002bb6:	00db      	lsls	r3, r3, #3
 8002bb8:	490e      	ldr	r1, [pc, #56]	@ (8002bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002bbe:	f000 f821 	bl	8002c04 <HAL_RCC_GetSysClockFreq>
 8002bc2:	4602      	mov	r2, r0
 8002bc4:	4b0b      	ldr	r3, [pc, #44]	@ (8002bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002bc6:	689b      	ldr	r3, [r3, #8]
 8002bc8:	091b      	lsrs	r3, r3, #4
 8002bca:	f003 030f 	and.w	r3, r3, #15
 8002bce:	490a      	ldr	r1, [pc, #40]	@ (8002bf8 <HAL_RCC_ClockConfig+0x1c0>)
 8002bd0:	5ccb      	ldrb	r3, [r1, r3]
 8002bd2:	fa22 f303 	lsr.w	r3, r2, r3
 8002bd6:	4a09      	ldr	r2, [pc, #36]	@ (8002bfc <HAL_RCC_ClockConfig+0x1c4>)
 8002bd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002bda:	4b09      	ldr	r3, [pc, #36]	@ (8002c00 <HAL_RCC_ClockConfig+0x1c8>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4618      	mov	r0, r3
 8002be0:	f7fe fc44 	bl	800146c <HAL_InitTick>

  return HAL_OK;
 8002be4:	2300      	movs	r3, #0
}
 8002be6:	4618      	mov	r0, r3
 8002be8:	3710      	adds	r7, #16
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}
 8002bee:	bf00      	nop
 8002bf0:	40023c00 	.word	0x40023c00
 8002bf4:	40023800 	.word	0x40023800
 8002bf8:	080050d4 	.word	0x080050d4
 8002bfc:	20000000 	.word	0x20000000
 8002c00:	20000004 	.word	0x20000004

08002c04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c08:	b094      	sub	sp, #80	@ 0x50
 8002c0a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002c10:	2300      	movs	r3, #0
 8002c12:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002c14:	2300      	movs	r3, #0
 8002c16:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c1c:	4b79      	ldr	r3, [pc, #484]	@ (8002e04 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c1e:	689b      	ldr	r3, [r3, #8]
 8002c20:	f003 030c 	and.w	r3, r3, #12
 8002c24:	2b08      	cmp	r3, #8
 8002c26:	d00d      	beq.n	8002c44 <HAL_RCC_GetSysClockFreq+0x40>
 8002c28:	2b08      	cmp	r3, #8
 8002c2a:	f200 80e1 	bhi.w	8002df0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d002      	beq.n	8002c38 <HAL_RCC_GetSysClockFreq+0x34>
 8002c32:	2b04      	cmp	r3, #4
 8002c34:	d003      	beq.n	8002c3e <HAL_RCC_GetSysClockFreq+0x3a>
 8002c36:	e0db      	b.n	8002df0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002c38:	4b73      	ldr	r3, [pc, #460]	@ (8002e08 <HAL_RCC_GetSysClockFreq+0x204>)
 8002c3a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002c3c:	e0db      	b.n	8002df6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002c3e:	4b73      	ldr	r3, [pc, #460]	@ (8002e0c <HAL_RCC_GetSysClockFreq+0x208>)
 8002c40:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002c42:	e0d8      	b.n	8002df6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c44:	4b6f      	ldr	r3, [pc, #444]	@ (8002e04 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002c4c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c4e:	4b6d      	ldr	r3, [pc, #436]	@ (8002e04 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d063      	beq.n	8002d22 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c5a:	4b6a      	ldr	r3, [pc, #424]	@ (8002e04 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c5c:	685b      	ldr	r3, [r3, #4]
 8002c5e:	099b      	lsrs	r3, r3, #6
 8002c60:	2200      	movs	r2, #0
 8002c62:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002c64:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002c66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c6c:	633b      	str	r3, [r7, #48]	@ 0x30
 8002c6e:	2300      	movs	r3, #0
 8002c70:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c72:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002c76:	4622      	mov	r2, r4
 8002c78:	462b      	mov	r3, r5
 8002c7a:	f04f 0000 	mov.w	r0, #0
 8002c7e:	f04f 0100 	mov.w	r1, #0
 8002c82:	0159      	lsls	r1, r3, #5
 8002c84:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c88:	0150      	lsls	r0, r2, #5
 8002c8a:	4602      	mov	r2, r0
 8002c8c:	460b      	mov	r3, r1
 8002c8e:	4621      	mov	r1, r4
 8002c90:	1a51      	subs	r1, r2, r1
 8002c92:	6139      	str	r1, [r7, #16]
 8002c94:	4629      	mov	r1, r5
 8002c96:	eb63 0301 	sbc.w	r3, r3, r1
 8002c9a:	617b      	str	r3, [r7, #20]
 8002c9c:	f04f 0200 	mov.w	r2, #0
 8002ca0:	f04f 0300 	mov.w	r3, #0
 8002ca4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002ca8:	4659      	mov	r1, fp
 8002caa:	018b      	lsls	r3, r1, #6
 8002cac:	4651      	mov	r1, sl
 8002cae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002cb2:	4651      	mov	r1, sl
 8002cb4:	018a      	lsls	r2, r1, #6
 8002cb6:	4651      	mov	r1, sl
 8002cb8:	ebb2 0801 	subs.w	r8, r2, r1
 8002cbc:	4659      	mov	r1, fp
 8002cbe:	eb63 0901 	sbc.w	r9, r3, r1
 8002cc2:	f04f 0200 	mov.w	r2, #0
 8002cc6:	f04f 0300 	mov.w	r3, #0
 8002cca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002cce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002cd2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002cd6:	4690      	mov	r8, r2
 8002cd8:	4699      	mov	r9, r3
 8002cda:	4623      	mov	r3, r4
 8002cdc:	eb18 0303 	adds.w	r3, r8, r3
 8002ce0:	60bb      	str	r3, [r7, #8]
 8002ce2:	462b      	mov	r3, r5
 8002ce4:	eb49 0303 	adc.w	r3, r9, r3
 8002ce8:	60fb      	str	r3, [r7, #12]
 8002cea:	f04f 0200 	mov.w	r2, #0
 8002cee:	f04f 0300 	mov.w	r3, #0
 8002cf2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002cf6:	4629      	mov	r1, r5
 8002cf8:	024b      	lsls	r3, r1, #9
 8002cfa:	4621      	mov	r1, r4
 8002cfc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002d00:	4621      	mov	r1, r4
 8002d02:	024a      	lsls	r2, r1, #9
 8002d04:	4610      	mov	r0, r2
 8002d06:	4619      	mov	r1, r3
 8002d08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002d0e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002d10:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002d14:	f7fd fac4 	bl	80002a0 <__aeabi_uldivmod>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	460b      	mov	r3, r1
 8002d1c:	4613      	mov	r3, r2
 8002d1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d20:	e058      	b.n	8002dd4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d22:	4b38      	ldr	r3, [pc, #224]	@ (8002e04 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	099b      	lsrs	r3, r3, #6
 8002d28:	2200      	movs	r2, #0
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	4611      	mov	r1, r2
 8002d2e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002d32:	623b      	str	r3, [r7, #32]
 8002d34:	2300      	movs	r3, #0
 8002d36:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d38:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002d3c:	4642      	mov	r2, r8
 8002d3e:	464b      	mov	r3, r9
 8002d40:	f04f 0000 	mov.w	r0, #0
 8002d44:	f04f 0100 	mov.w	r1, #0
 8002d48:	0159      	lsls	r1, r3, #5
 8002d4a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d4e:	0150      	lsls	r0, r2, #5
 8002d50:	4602      	mov	r2, r0
 8002d52:	460b      	mov	r3, r1
 8002d54:	4641      	mov	r1, r8
 8002d56:	ebb2 0a01 	subs.w	sl, r2, r1
 8002d5a:	4649      	mov	r1, r9
 8002d5c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002d60:	f04f 0200 	mov.w	r2, #0
 8002d64:	f04f 0300 	mov.w	r3, #0
 8002d68:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002d6c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002d70:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002d74:	ebb2 040a 	subs.w	r4, r2, sl
 8002d78:	eb63 050b 	sbc.w	r5, r3, fp
 8002d7c:	f04f 0200 	mov.w	r2, #0
 8002d80:	f04f 0300 	mov.w	r3, #0
 8002d84:	00eb      	lsls	r3, r5, #3
 8002d86:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d8a:	00e2      	lsls	r2, r4, #3
 8002d8c:	4614      	mov	r4, r2
 8002d8e:	461d      	mov	r5, r3
 8002d90:	4643      	mov	r3, r8
 8002d92:	18e3      	adds	r3, r4, r3
 8002d94:	603b      	str	r3, [r7, #0]
 8002d96:	464b      	mov	r3, r9
 8002d98:	eb45 0303 	adc.w	r3, r5, r3
 8002d9c:	607b      	str	r3, [r7, #4]
 8002d9e:	f04f 0200 	mov.w	r2, #0
 8002da2:	f04f 0300 	mov.w	r3, #0
 8002da6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002daa:	4629      	mov	r1, r5
 8002dac:	028b      	lsls	r3, r1, #10
 8002dae:	4621      	mov	r1, r4
 8002db0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002db4:	4621      	mov	r1, r4
 8002db6:	028a      	lsls	r2, r1, #10
 8002db8:	4610      	mov	r0, r2
 8002dba:	4619      	mov	r1, r3
 8002dbc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	61bb      	str	r3, [r7, #24]
 8002dc2:	61fa      	str	r2, [r7, #28]
 8002dc4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002dc8:	f7fd fa6a 	bl	80002a0 <__aeabi_uldivmod>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	460b      	mov	r3, r1
 8002dd0:	4613      	mov	r3, r2
 8002dd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002dd4:	4b0b      	ldr	r3, [pc, #44]	@ (8002e04 <HAL_RCC_GetSysClockFreq+0x200>)
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	0c1b      	lsrs	r3, r3, #16
 8002dda:	f003 0303 	and.w	r3, r3, #3
 8002dde:	3301      	adds	r3, #1
 8002de0:	005b      	lsls	r3, r3, #1
 8002de2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002de4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002de6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002de8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dec:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002dee:	e002      	b.n	8002df6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002df0:	4b05      	ldr	r3, [pc, #20]	@ (8002e08 <HAL_RCC_GetSysClockFreq+0x204>)
 8002df2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002df4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002df6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	3750      	adds	r7, #80	@ 0x50
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002e02:	bf00      	nop
 8002e04:	40023800 	.word	0x40023800
 8002e08:	00f42400 	.word	0x00f42400
 8002e0c:	007a1200 	.word	0x007a1200

08002e10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e10:	b480      	push	{r7}
 8002e12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e14:	4b03      	ldr	r3, [pc, #12]	@ (8002e24 <HAL_RCC_GetHCLKFreq+0x14>)
 8002e16:	681b      	ldr	r3, [r3, #0]
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e20:	4770      	bx	lr
 8002e22:	bf00      	nop
 8002e24:	20000000 	.word	0x20000000

08002e28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002e2c:	f7ff fff0 	bl	8002e10 <HAL_RCC_GetHCLKFreq>
 8002e30:	4602      	mov	r2, r0
 8002e32:	4b05      	ldr	r3, [pc, #20]	@ (8002e48 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e34:	689b      	ldr	r3, [r3, #8]
 8002e36:	0a9b      	lsrs	r3, r3, #10
 8002e38:	f003 0307 	and.w	r3, r3, #7
 8002e3c:	4903      	ldr	r1, [pc, #12]	@ (8002e4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e3e:	5ccb      	ldrb	r3, [r1, r3]
 8002e40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	bd80      	pop	{r7, pc}
 8002e48:	40023800 	.word	0x40023800
 8002e4c:	080050e4 	.word	0x080050e4

08002e50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002e54:	f7ff ffdc 	bl	8002e10 <HAL_RCC_GetHCLKFreq>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	4b05      	ldr	r3, [pc, #20]	@ (8002e70 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e5c:	689b      	ldr	r3, [r3, #8]
 8002e5e:	0b5b      	lsrs	r3, r3, #13
 8002e60:	f003 0307 	and.w	r3, r3, #7
 8002e64:	4903      	ldr	r1, [pc, #12]	@ (8002e74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e66:	5ccb      	ldrb	r3, [r1, r3]
 8002e68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	bd80      	pop	{r7, pc}
 8002e70:	40023800 	.word	0x40023800
 8002e74:	080050e4 	.word	0x080050e4

08002e78 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b082      	sub	sp, #8
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d101      	bne.n	8002e8a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	e042      	b.n	8002f10 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d106      	bne.n	8002ea4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002e9e:	6878      	ldr	r0, [r7, #4]
 8002ea0:	f7fe f8ee 	bl	8001080 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2224      	movs	r2, #36	@ 0x24
 8002ea8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	68da      	ldr	r2, [r3, #12]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002eba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002ebc:	6878      	ldr	r0, [r7, #4]
 8002ebe:	f000 fdd3 	bl	8003a68 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	691a      	ldr	r2, [r3, #16]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002ed0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	695a      	ldr	r2, [r3, #20]
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002ee0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	68da      	ldr	r2, [r3, #12]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002ef0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2220      	movs	r2, #32
 8002efc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2220      	movs	r2, #32
 8002f04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002f0e:	2300      	movs	r3, #0
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	3708      	adds	r7, #8
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}

08002f18 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b08a      	sub	sp, #40	@ 0x28
 8002f1c:	af02      	add	r7, sp, #8
 8002f1e:	60f8      	str	r0, [r7, #12]
 8002f20:	60b9      	str	r1, [r7, #8]
 8002f22:	603b      	str	r3, [r7, #0]
 8002f24:	4613      	mov	r3, r2
 8002f26:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f32:	b2db      	uxtb	r3, r3
 8002f34:	2b20      	cmp	r3, #32
 8002f36:	d175      	bne.n	8003024 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d002      	beq.n	8002f44 <HAL_UART_Transmit+0x2c>
 8002f3e:	88fb      	ldrh	r3, [r7, #6]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d101      	bne.n	8002f48 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	e06e      	b.n	8003026 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	2221      	movs	r2, #33	@ 0x21
 8002f52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002f56:	f7fe facd 	bl	80014f4 <HAL_GetTick>
 8002f5a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	88fa      	ldrh	r2, [r7, #6]
 8002f60:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	88fa      	ldrh	r2, [r7, #6]
 8002f66:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f70:	d108      	bne.n	8002f84 <HAL_UART_Transmit+0x6c>
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	691b      	ldr	r3, [r3, #16]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d104      	bne.n	8002f84 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002f7e:	68bb      	ldr	r3, [r7, #8]
 8002f80:	61bb      	str	r3, [r7, #24]
 8002f82:	e003      	b.n	8002f8c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002f84:	68bb      	ldr	r3, [r7, #8]
 8002f86:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002f88:	2300      	movs	r3, #0
 8002f8a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002f8c:	e02e      	b.n	8002fec <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	9300      	str	r3, [sp, #0]
 8002f92:	697b      	ldr	r3, [r7, #20]
 8002f94:	2200      	movs	r2, #0
 8002f96:	2180      	movs	r1, #128	@ 0x80
 8002f98:	68f8      	ldr	r0, [r7, #12]
 8002f9a:	f000 fb37 	bl	800360c <UART_WaitOnFlagUntilTimeout>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d005      	beq.n	8002fb0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	2220      	movs	r2, #32
 8002fa8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002fac:	2303      	movs	r3, #3
 8002fae:	e03a      	b.n	8003026 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002fb0:	69fb      	ldr	r3, [r7, #28]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d10b      	bne.n	8002fce <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002fb6:	69bb      	ldr	r3, [r7, #24]
 8002fb8:	881b      	ldrh	r3, [r3, #0]
 8002fba:	461a      	mov	r2, r3
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002fc4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002fc6:	69bb      	ldr	r3, [r7, #24]
 8002fc8:	3302      	adds	r3, #2
 8002fca:	61bb      	str	r3, [r7, #24]
 8002fcc:	e007      	b.n	8002fde <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002fce:	69fb      	ldr	r3, [r7, #28]
 8002fd0:	781a      	ldrb	r2, [r3, #0]
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002fd8:	69fb      	ldr	r3, [r7, #28]
 8002fda:	3301      	adds	r3, #1
 8002fdc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002fe2:	b29b      	uxth	r3, r3
 8002fe4:	3b01      	subs	r3, #1
 8002fe6:	b29a      	uxth	r2, r3
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002ff0:	b29b      	uxth	r3, r3
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d1cb      	bne.n	8002f8e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	9300      	str	r3, [sp, #0]
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	2140      	movs	r1, #64	@ 0x40
 8003000:	68f8      	ldr	r0, [r7, #12]
 8003002:	f000 fb03 	bl	800360c <UART_WaitOnFlagUntilTimeout>
 8003006:	4603      	mov	r3, r0
 8003008:	2b00      	cmp	r3, #0
 800300a:	d005      	beq.n	8003018 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2220      	movs	r2, #32
 8003010:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003014:	2303      	movs	r3, #3
 8003016:	e006      	b.n	8003026 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	2220      	movs	r2, #32
 800301c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003020:	2300      	movs	r3, #0
 8003022:	e000      	b.n	8003026 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003024:	2302      	movs	r3, #2
  }
}
 8003026:	4618      	mov	r0, r3
 8003028:	3720      	adds	r7, #32
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}

0800302e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800302e:	b580      	push	{r7, lr}
 8003030:	b084      	sub	sp, #16
 8003032:	af00      	add	r7, sp, #0
 8003034:	60f8      	str	r0, [r7, #12]
 8003036:	60b9      	str	r1, [r7, #8]
 8003038:	4613      	mov	r3, r2
 800303a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003042:	b2db      	uxtb	r3, r3
 8003044:	2b20      	cmp	r3, #32
 8003046:	d112      	bne.n	800306e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d002      	beq.n	8003054 <HAL_UART_Receive_IT+0x26>
 800304e:	88fb      	ldrh	r3, [r7, #6]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d101      	bne.n	8003058 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	e00b      	b.n	8003070 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	2200      	movs	r2, #0
 800305c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800305e:	88fb      	ldrh	r3, [r7, #6]
 8003060:	461a      	mov	r2, r3
 8003062:	68b9      	ldr	r1, [r7, #8]
 8003064:	68f8      	ldr	r0, [r7, #12]
 8003066:	f000 fb2a 	bl	80036be <UART_Start_Receive_IT>
 800306a:	4603      	mov	r3, r0
 800306c:	e000      	b.n	8003070 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800306e:	2302      	movs	r3, #2
  }
}
 8003070:	4618      	mov	r0, r3
 8003072:	3710      	adds	r7, #16
 8003074:	46bd      	mov	sp, r7
 8003076:	bd80      	pop	{r7, pc}

08003078 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b0ba      	sub	sp, #232	@ 0xe8
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	68db      	ldr	r3, [r3, #12]
 8003090:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	695b      	ldr	r3, [r3, #20]
 800309a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800309e:	2300      	movs	r3, #0
 80030a0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80030a4:	2300      	movs	r3, #0
 80030a6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80030aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030ae:	f003 030f 	and.w	r3, r3, #15
 80030b2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80030b6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d10f      	bne.n	80030de <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80030be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030c2:	f003 0320 	and.w	r3, r3, #32
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d009      	beq.n	80030de <HAL_UART_IRQHandler+0x66>
 80030ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80030ce:	f003 0320 	and.w	r3, r3, #32
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d003      	beq.n	80030de <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80030d6:	6878      	ldr	r0, [r7, #4]
 80030d8:	f000 fc07 	bl	80038ea <UART_Receive_IT>
      return;
 80030dc:	e273      	b.n	80035c6 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80030de:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	f000 80de 	beq.w	80032a4 <HAL_UART_IRQHandler+0x22c>
 80030e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80030ec:	f003 0301 	and.w	r3, r3, #1
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d106      	bne.n	8003102 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80030f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80030f8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	f000 80d1 	beq.w	80032a4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003102:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003106:	f003 0301 	and.w	r3, r3, #1
 800310a:	2b00      	cmp	r3, #0
 800310c:	d00b      	beq.n	8003126 <HAL_UART_IRQHandler+0xae>
 800310e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003112:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003116:	2b00      	cmp	r3, #0
 8003118:	d005      	beq.n	8003126 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800311e:	f043 0201 	orr.w	r2, r3, #1
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003126:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800312a:	f003 0304 	and.w	r3, r3, #4
 800312e:	2b00      	cmp	r3, #0
 8003130:	d00b      	beq.n	800314a <HAL_UART_IRQHandler+0xd2>
 8003132:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003136:	f003 0301 	and.w	r3, r3, #1
 800313a:	2b00      	cmp	r3, #0
 800313c:	d005      	beq.n	800314a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003142:	f043 0202 	orr.w	r2, r3, #2
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800314a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800314e:	f003 0302 	and.w	r3, r3, #2
 8003152:	2b00      	cmp	r3, #0
 8003154:	d00b      	beq.n	800316e <HAL_UART_IRQHandler+0xf6>
 8003156:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800315a:	f003 0301 	and.w	r3, r3, #1
 800315e:	2b00      	cmp	r3, #0
 8003160:	d005      	beq.n	800316e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003166:	f043 0204 	orr.w	r2, r3, #4
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800316e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003172:	f003 0308 	and.w	r3, r3, #8
 8003176:	2b00      	cmp	r3, #0
 8003178:	d011      	beq.n	800319e <HAL_UART_IRQHandler+0x126>
 800317a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800317e:	f003 0320 	and.w	r3, r3, #32
 8003182:	2b00      	cmp	r3, #0
 8003184:	d105      	bne.n	8003192 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003186:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800318a:	f003 0301 	and.w	r3, r3, #1
 800318e:	2b00      	cmp	r3, #0
 8003190:	d005      	beq.n	800319e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003196:	f043 0208 	orr.w	r2, r3, #8
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	f000 820a 	beq.w	80035bc <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80031a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80031ac:	f003 0320 	and.w	r3, r3, #32
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d008      	beq.n	80031c6 <HAL_UART_IRQHandler+0x14e>
 80031b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80031b8:	f003 0320 	and.w	r3, r3, #32
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d002      	beq.n	80031c6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80031c0:	6878      	ldr	r0, [r7, #4]
 80031c2:	f000 fb92 	bl	80038ea <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	695b      	ldr	r3, [r3, #20]
 80031cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031d0:	2b40      	cmp	r3, #64	@ 0x40
 80031d2:	bf0c      	ite	eq
 80031d4:	2301      	moveq	r3, #1
 80031d6:	2300      	movne	r3, #0
 80031d8:	b2db      	uxtb	r3, r3
 80031da:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031e2:	f003 0308 	and.w	r3, r3, #8
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d103      	bne.n	80031f2 <HAL_UART_IRQHandler+0x17a>
 80031ea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d04f      	beq.n	8003292 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80031f2:	6878      	ldr	r0, [r7, #4]
 80031f4:	f000 fa9d 	bl	8003732 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	695b      	ldr	r3, [r3, #20]
 80031fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003202:	2b40      	cmp	r3, #64	@ 0x40
 8003204:	d141      	bne.n	800328a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	3314      	adds	r3, #20
 800320c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003210:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003214:	e853 3f00 	ldrex	r3, [r3]
 8003218:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800321c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003220:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003224:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	3314      	adds	r3, #20
 800322e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003232:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003236:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800323a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800323e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003242:	e841 2300 	strex	r3, r2, [r1]
 8003246:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800324a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800324e:	2b00      	cmp	r3, #0
 8003250:	d1d9      	bne.n	8003206 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003256:	2b00      	cmp	r3, #0
 8003258:	d013      	beq.n	8003282 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800325e:	4a8a      	ldr	r2, [pc, #552]	@ (8003488 <HAL_UART_IRQHandler+0x410>)
 8003260:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003266:	4618      	mov	r0, r3
 8003268:	f7fe faf5 	bl	8001856 <HAL_DMA_Abort_IT>
 800326c:	4603      	mov	r3, r0
 800326e:	2b00      	cmp	r3, #0
 8003270:	d016      	beq.n	80032a0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003276:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003278:	687a      	ldr	r2, [r7, #4]
 800327a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800327c:	4610      	mov	r0, r2
 800327e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003280:	e00e      	b.n	80032a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003282:	6878      	ldr	r0, [r7, #4]
 8003284:	f000 f9ac 	bl	80035e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003288:	e00a      	b.n	80032a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800328a:	6878      	ldr	r0, [r7, #4]
 800328c:	f000 f9a8 	bl	80035e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003290:	e006      	b.n	80032a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003292:	6878      	ldr	r0, [r7, #4]
 8003294:	f000 f9a4 	bl	80035e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2200      	movs	r2, #0
 800329c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800329e:	e18d      	b.n	80035bc <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032a0:	bf00      	nop
    return;
 80032a2:	e18b      	b.n	80035bc <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032a8:	2b01      	cmp	r3, #1
 80032aa:	f040 8167 	bne.w	800357c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80032ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80032b2:	f003 0310 	and.w	r3, r3, #16
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	f000 8160 	beq.w	800357c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80032bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80032c0:	f003 0310 	and.w	r3, r3, #16
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	f000 8159 	beq.w	800357c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80032ca:	2300      	movs	r3, #0
 80032cc:	60bb      	str	r3, [r7, #8]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	60bb      	str	r3, [r7, #8]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	60bb      	str	r3, [r7, #8]
 80032de:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	695b      	ldr	r3, [r3, #20]
 80032e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032ea:	2b40      	cmp	r3, #64	@ 0x40
 80032ec:	f040 80ce 	bne.w	800348c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80032fc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003300:	2b00      	cmp	r3, #0
 8003302:	f000 80a9 	beq.w	8003458 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800330a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800330e:	429a      	cmp	r2, r3
 8003310:	f080 80a2 	bcs.w	8003458 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800331a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003320:	69db      	ldr	r3, [r3, #28]
 8003322:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003326:	f000 8088 	beq.w	800343a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	330c      	adds	r3, #12
 8003330:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003334:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003338:	e853 3f00 	ldrex	r3, [r3]
 800333c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003340:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003344:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003348:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	330c      	adds	r3, #12
 8003352:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003356:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800335a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800335e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003362:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003366:	e841 2300 	strex	r3, r2, [r1]
 800336a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800336e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003372:	2b00      	cmp	r3, #0
 8003374:	d1d9      	bne.n	800332a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	3314      	adds	r3, #20
 800337c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800337e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003380:	e853 3f00 	ldrex	r3, [r3]
 8003384:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003386:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003388:	f023 0301 	bic.w	r3, r3, #1
 800338c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	3314      	adds	r3, #20
 8003396:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800339a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800339e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033a0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80033a2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80033a6:	e841 2300 	strex	r3, r2, [r1]
 80033aa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80033ac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d1e1      	bne.n	8003376 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	3314      	adds	r3, #20
 80033b8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80033bc:	e853 3f00 	ldrex	r3, [r3]
 80033c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80033c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80033c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80033c8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	3314      	adds	r3, #20
 80033d2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80033d6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80033d8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033da:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80033dc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80033de:	e841 2300 	strex	r3, r2, [r1]
 80033e2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80033e4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d1e3      	bne.n	80033b2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2220      	movs	r2, #32
 80033ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2200      	movs	r2, #0
 80033f6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	330c      	adds	r3, #12
 80033fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003400:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003402:	e853 3f00 	ldrex	r3, [r3]
 8003406:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003408:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800340a:	f023 0310 	bic.w	r3, r3, #16
 800340e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	330c      	adds	r3, #12
 8003418:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800341c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800341e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003420:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003422:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003424:	e841 2300 	strex	r3, r2, [r1]
 8003428:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800342a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800342c:	2b00      	cmp	r3, #0
 800342e:	d1e3      	bne.n	80033f8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003434:	4618      	mov	r0, r3
 8003436:	f7fe f99e 	bl	8001776 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2202      	movs	r2, #2
 800343e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003448:	b29b      	uxth	r3, r3
 800344a:	1ad3      	subs	r3, r2, r3
 800344c:	b29b      	uxth	r3, r3
 800344e:	4619      	mov	r1, r3
 8003450:	6878      	ldr	r0, [r7, #4]
 8003452:	f000 f8cf 	bl	80035f4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003456:	e0b3      	b.n	80035c0 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800345c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003460:	429a      	cmp	r2, r3
 8003462:	f040 80ad 	bne.w	80035c0 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800346a:	69db      	ldr	r3, [r3, #28]
 800346c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003470:	f040 80a6 	bne.w	80035c0 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2202      	movs	r2, #2
 8003478:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800347e:	4619      	mov	r1, r3
 8003480:	6878      	ldr	r0, [r7, #4]
 8003482:	f000 f8b7 	bl	80035f4 <HAL_UARTEx_RxEventCallback>
      return;
 8003486:	e09b      	b.n	80035c0 <HAL_UART_IRQHandler+0x548>
 8003488:	080037f9 	.word	0x080037f9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003494:	b29b      	uxth	r3, r3
 8003496:	1ad3      	subs	r3, r2, r3
 8003498:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80034a0:	b29b      	uxth	r3, r3
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	f000 808e 	beq.w	80035c4 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80034a8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	f000 8089 	beq.w	80035c4 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	330c      	adds	r3, #12
 80034b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034bc:	e853 3f00 	ldrex	r3, [r3]
 80034c0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80034c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80034c8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	330c      	adds	r3, #12
 80034d2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80034d6:	647a      	str	r2, [r7, #68]	@ 0x44
 80034d8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034da:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80034dc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80034de:	e841 2300 	strex	r3, r2, [r1]
 80034e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80034e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d1e3      	bne.n	80034b2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	3314      	adds	r3, #20
 80034f0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034f4:	e853 3f00 	ldrex	r3, [r3]
 80034f8:	623b      	str	r3, [r7, #32]
   return(result);
 80034fa:	6a3b      	ldr	r3, [r7, #32]
 80034fc:	f023 0301 	bic.w	r3, r3, #1
 8003500:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	3314      	adds	r3, #20
 800350a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800350e:	633a      	str	r2, [r7, #48]	@ 0x30
 8003510:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003512:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003514:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003516:	e841 2300 	strex	r3, r2, [r1]
 800351a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800351c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800351e:	2b00      	cmp	r3, #0
 8003520:	d1e3      	bne.n	80034ea <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2220      	movs	r2, #32
 8003526:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2200      	movs	r2, #0
 800352e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	330c      	adds	r3, #12
 8003536:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003538:	693b      	ldr	r3, [r7, #16]
 800353a:	e853 3f00 	ldrex	r3, [r3]
 800353e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	f023 0310 	bic.w	r3, r3, #16
 8003546:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	330c      	adds	r3, #12
 8003550:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003554:	61fa      	str	r2, [r7, #28]
 8003556:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003558:	69b9      	ldr	r1, [r7, #24]
 800355a:	69fa      	ldr	r2, [r7, #28]
 800355c:	e841 2300 	strex	r3, r2, [r1]
 8003560:	617b      	str	r3, [r7, #20]
   return(result);
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d1e3      	bne.n	8003530 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2202      	movs	r2, #2
 800356c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800356e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003572:	4619      	mov	r1, r3
 8003574:	6878      	ldr	r0, [r7, #4]
 8003576:	f000 f83d 	bl	80035f4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800357a:	e023      	b.n	80035c4 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800357c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003580:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003584:	2b00      	cmp	r3, #0
 8003586:	d009      	beq.n	800359c <HAL_UART_IRQHandler+0x524>
 8003588:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800358c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003590:	2b00      	cmp	r3, #0
 8003592:	d003      	beq.n	800359c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8003594:	6878      	ldr	r0, [r7, #4]
 8003596:	f000 f940 	bl	800381a <UART_Transmit_IT>
    return;
 800359a:	e014      	b.n	80035c6 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800359c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d00e      	beq.n	80035c6 <HAL_UART_IRQHandler+0x54e>
 80035a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80035ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d008      	beq.n	80035c6 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80035b4:	6878      	ldr	r0, [r7, #4]
 80035b6:	f000 f980 	bl	80038ba <UART_EndTransmit_IT>
    return;
 80035ba:	e004      	b.n	80035c6 <HAL_UART_IRQHandler+0x54e>
    return;
 80035bc:	bf00      	nop
 80035be:	e002      	b.n	80035c6 <HAL_UART_IRQHandler+0x54e>
      return;
 80035c0:	bf00      	nop
 80035c2:	e000      	b.n	80035c6 <HAL_UART_IRQHandler+0x54e>
      return;
 80035c4:	bf00      	nop
  }
}
 80035c6:	37e8      	adds	r7, #232	@ 0xe8
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bd80      	pop	{r7, pc}

080035cc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b083      	sub	sp, #12
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80035d4:	bf00      	nop
 80035d6:	370c      	adds	r7, #12
 80035d8:	46bd      	mov	sp, r7
 80035da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035de:	4770      	bx	lr

080035e0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80035e0:	b480      	push	{r7}
 80035e2:	b083      	sub	sp, #12
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80035e8:	bf00      	nop
 80035ea:	370c      	adds	r7, #12
 80035ec:	46bd      	mov	sp, r7
 80035ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f2:	4770      	bx	lr

080035f4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80035f4:	b480      	push	{r7}
 80035f6:	b083      	sub	sp, #12
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
 80035fc:	460b      	mov	r3, r1
 80035fe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003600:	bf00      	nop
 8003602:	370c      	adds	r7, #12
 8003604:	46bd      	mov	sp, r7
 8003606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360a:	4770      	bx	lr

0800360c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b086      	sub	sp, #24
 8003610:	af00      	add	r7, sp, #0
 8003612:	60f8      	str	r0, [r7, #12]
 8003614:	60b9      	str	r1, [r7, #8]
 8003616:	603b      	str	r3, [r7, #0]
 8003618:	4613      	mov	r3, r2
 800361a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800361c:	e03b      	b.n	8003696 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800361e:	6a3b      	ldr	r3, [r7, #32]
 8003620:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003624:	d037      	beq.n	8003696 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003626:	f7fd ff65 	bl	80014f4 <HAL_GetTick>
 800362a:	4602      	mov	r2, r0
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	1ad3      	subs	r3, r2, r3
 8003630:	6a3a      	ldr	r2, [r7, #32]
 8003632:	429a      	cmp	r2, r3
 8003634:	d302      	bcc.n	800363c <UART_WaitOnFlagUntilTimeout+0x30>
 8003636:	6a3b      	ldr	r3, [r7, #32]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d101      	bne.n	8003640 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800363c:	2303      	movs	r3, #3
 800363e:	e03a      	b.n	80036b6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	68db      	ldr	r3, [r3, #12]
 8003646:	f003 0304 	and.w	r3, r3, #4
 800364a:	2b00      	cmp	r3, #0
 800364c:	d023      	beq.n	8003696 <UART_WaitOnFlagUntilTimeout+0x8a>
 800364e:	68bb      	ldr	r3, [r7, #8]
 8003650:	2b80      	cmp	r3, #128	@ 0x80
 8003652:	d020      	beq.n	8003696 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003654:	68bb      	ldr	r3, [r7, #8]
 8003656:	2b40      	cmp	r3, #64	@ 0x40
 8003658:	d01d      	beq.n	8003696 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f003 0308 	and.w	r3, r3, #8
 8003664:	2b08      	cmp	r3, #8
 8003666:	d116      	bne.n	8003696 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003668:	2300      	movs	r3, #0
 800366a:	617b      	str	r3, [r7, #20]
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	617b      	str	r3, [r7, #20]
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	617b      	str	r3, [r7, #20]
 800367c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800367e:	68f8      	ldr	r0, [r7, #12]
 8003680:	f000 f857 	bl	8003732 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	2208      	movs	r2, #8
 8003688:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	2200      	movs	r2, #0
 800368e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	e00f      	b.n	80036b6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	4013      	ands	r3, r2
 80036a0:	68ba      	ldr	r2, [r7, #8]
 80036a2:	429a      	cmp	r2, r3
 80036a4:	bf0c      	ite	eq
 80036a6:	2301      	moveq	r3, #1
 80036a8:	2300      	movne	r3, #0
 80036aa:	b2db      	uxtb	r3, r3
 80036ac:	461a      	mov	r2, r3
 80036ae:	79fb      	ldrb	r3, [r7, #7]
 80036b0:	429a      	cmp	r2, r3
 80036b2:	d0b4      	beq.n	800361e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80036b4:	2300      	movs	r3, #0
}
 80036b6:	4618      	mov	r0, r3
 80036b8:	3718      	adds	r7, #24
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bd80      	pop	{r7, pc}

080036be <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80036be:	b480      	push	{r7}
 80036c0:	b085      	sub	sp, #20
 80036c2:	af00      	add	r7, sp, #0
 80036c4:	60f8      	str	r0, [r7, #12]
 80036c6:	60b9      	str	r1, [r7, #8]
 80036c8:	4613      	mov	r3, r2
 80036ca:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	68ba      	ldr	r2, [r7, #8]
 80036d0:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	88fa      	ldrh	r2, [r7, #6]
 80036d6:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	88fa      	ldrh	r2, [r7, #6]
 80036dc:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2200      	movs	r2, #0
 80036e2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	2222      	movs	r2, #34	@ 0x22
 80036e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	691b      	ldr	r3, [r3, #16]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d007      	beq.n	8003704 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	68da      	ldr	r2, [r3, #12]
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003702:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	695a      	ldr	r2, [r3, #20]
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f042 0201 	orr.w	r2, r2, #1
 8003712:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	68da      	ldr	r2, [r3, #12]
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f042 0220 	orr.w	r2, r2, #32
 8003722:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003724:	2300      	movs	r3, #0
}
 8003726:	4618      	mov	r0, r3
 8003728:	3714      	adds	r7, #20
 800372a:	46bd      	mov	sp, r7
 800372c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003730:	4770      	bx	lr

08003732 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003732:	b480      	push	{r7}
 8003734:	b095      	sub	sp, #84	@ 0x54
 8003736:	af00      	add	r7, sp, #0
 8003738:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	330c      	adds	r3, #12
 8003740:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003742:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003744:	e853 3f00 	ldrex	r3, [r3]
 8003748:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800374a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800374c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003750:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	330c      	adds	r3, #12
 8003758:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800375a:	643a      	str	r2, [r7, #64]	@ 0x40
 800375c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800375e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003760:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003762:	e841 2300 	strex	r3, r2, [r1]
 8003766:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003768:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800376a:	2b00      	cmp	r3, #0
 800376c:	d1e5      	bne.n	800373a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	3314      	adds	r3, #20
 8003774:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003776:	6a3b      	ldr	r3, [r7, #32]
 8003778:	e853 3f00 	ldrex	r3, [r3]
 800377c:	61fb      	str	r3, [r7, #28]
   return(result);
 800377e:	69fb      	ldr	r3, [r7, #28]
 8003780:	f023 0301 	bic.w	r3, r3, #1
 8003784:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	3314      	adds	r3, #20
 800378c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800378e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003790:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003792:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003794:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003796:	e841 2300 	strex	r3, r2, [r1]
 800379a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800379c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d1e5      	bne.n	800376e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037a6:	2b01      	cmp	r3, #1
 80037a8:	d119      	bne.n	80037de <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	330c      	adds	r3, #12
 80037b0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	e853 3f00 	ldrex	r3, [r3]
 80037b8:	60bb      	str	r3, [r7, #8]
   return(result);
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	f023 0310 	bic.w	r3, r3, #16
 80037c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	330c      	adds	r3, #12
 80037c8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80037ca:	61ba      	str	r2, [r7, #24]
 80037cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037ce:	6979      	ldr	r1, [r7, #20]
 80037d0:	69ba      	ldr	r2, [r7, #24]
 80037d2:	e841 2300 	strex	r3, r2, [r1]
 80037d6:	613b      	str	r3, [r7, #16]
   return(result);
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d1e5      	bne.n	80037aa <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2220      	movs	r2, #32
 80037e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2200      	movs	r2, #0
 80037ea:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80037ec:	bf00      	nop
 80037ee:	3754      	adds	r7, #84	@ 0x54
 80037f0:	46bd      	mov	sp, r7
 80037f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f6:	4770      	bx	lr

080037f8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b084      	sub	sp, #16
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003804:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2200      	movs	r2, #0
 800380a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800380c:	68f8      	ldr	r0, [r7, #12]
 800380e:	f7ff fee7 	bl	80035e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003812:	bf00      	nop
 8003814:	3710      	adds	r7, #16
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}

0800381a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800381a:	b480      	push	{r7}
 800381c:	b085      	sub	sp, #20
 800381e:	af00      	add	r7, sp, #0
 8003820:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003828:	b2db      	uxtb	r3, r3
 800382a:	2b21      	cmp	r3, #33	@ 0x21
 800382c:	d13e      	bne.n	80038ac <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	689b      	ldr	r3, [r3, #8]
 8003832:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003836:	d114      	bne.n	8003862 <UART_Transmit_IT+0x48>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	691b      	ldr	r3, [r3, #16]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d110      	bne.n	8003862 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6a1b      	ldr	r3, [r3, #32]
 8003844:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	881b      	ldrh	r3, [r3, #0]
 800384a:	461a      	mov	r2, r3
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003854:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6a1b      	ldr	r3, [r3, #32]
 800385a:	1c9a      	adds	r2, r3, #2
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	621a      	str	r2, [r3, #32]
 8003860:	e008      	b.n	8003874 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6a1b      	ldr	r3, [r3, #32]
 8003866:	1c59      	adds	r1, r3, #1
 8003868:	687a      	ldr	r2, [r7, #4]
 800386a:	6211      	str	r1, [r2, #32]
 800386c:	781a      	ldrb	r2, [r3, #0]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003878:	b29b      	uxth	r3, r3
 800387a:	3b01      	subs	r3, #1
 800387c:	b29b      	uxth	r3, r3
 800387e:	687a      	ldr	r2, [r7, #4]
 8003880:	4619      	mov	r1, r3
 8003882:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003884:	2b00      	cmp	r3, #0
 8003886:	d10f      	bne.n	80038a8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	68da      	ldr	r2, [r3, #12]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003896:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	68da      	ldr	r2, [r3, #12]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80038a6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80038a8:	2300      	movs	r3, #0
 80038aa:	e000      	b.n	80038ae <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80038ac:	2302      	movs	r3, #2
  }
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	3714      	adds	r7, #20
 80038b2:	46bd      	mov	sp, r7
 80038b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b8:	4770      	bx	lr

080038ba <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80038ba:	b580      	push	{r7, lr}
 80038bc:	b082      	sub	sp, #8
 80038be:	af00      	add	r7, sp, #0
 80038c0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	68da      	ldr	r2, [r3, #12]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80038d0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2220      	movs	r2, #32
 80038d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	f7ff fe76 	bl	80035cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80038e0:	2300      	movs	r3, #0
}
 80038e2:	4618      	mov	r0, r3
 80038e4:	3708      	adds	r7, #8
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bd80      	pop	{r7, pc}

080038ea <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80038ea:	b580      	push	{r7, lr}
 80038ec:	b08c      	sub	sp, #48	@ 0x30
 80038ee:	af00      	add	r7, sp, #0
 80038f0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80038f2:	2300      	movs	r3, #0
 80038f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80038f6:	2300      	movs	r3, #0
 80038f8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003900:	b2db      	uxtb	r3, r3
 8003902:	2b22      	cmp	r3, #34	@ 0x22
 8003904:	f040 80aa 	bne.w	8003a5c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	689b      	ldr	r3, [r3, #8]
 800390c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003910:	d115      	bne.n	800393e <UART_Receive_IT+0x54>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	691b      	ldr	r3, [r3, #16]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d111      	bne.n	800393e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800391e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	b29b      	uxth	r3, r3
 8003928:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800392c:	b29a      	uxth	r2, r3
 800392e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003930:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003936:	1c9a      	adds	r2, r3, #2
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	629a      	str	r2, [r3, #40]	@ 0x28
 800393c:	e024      	b.n	8003988 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003942:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800394c:	d007      	beq.n	800395e <UART_Receive_IT+0x74>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d10a      	bne.n	800396c <UART_Receive_IT+0x82>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	691b      	ldr	r3, [r3, #16]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d106      	bne.n	800396c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	b2da      	uxtb	r2, r3
 8003966:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003968:	701a      	strb	r2, [r3, #0]
 800396a:	e008      	b.n	800397e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	b2db      	uxtb	r3, r3
 8003974:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003978:	b2da      	uxtb	r2, r3
 800397a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800397c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003982:	1c5a      	adds	r2, r3, #1
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800398c:	b29b      	uxth	r3, r3
 800398e:	3b01      	subs	r3, #1
 8003990:	b29b      	uxth	r3, r3
 8003992:	687a      	ldr	r2, [r7, #4]
 8003994:	4619      	mov	r1, r3
 8003996:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003998:	2b00      	cmp	r3, #0
 800399a:	d15d      	bne.n	8003a58 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	68da      	ldr	r2, [r3, #12]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f022 0220 	bic.w	r2, r2, #32
 80039aa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	68da      	ldr	r2, [r3, #12]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80039ba:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	695a      	ldr	r2, [r3, #20]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f022 0201 	bic.w	r2, r2, #1
 80039ca:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2220      	movs	r2, #32
 80039d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2200      	movs	r2, #0
 80039d8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039de:	2b01      	cmp	r3, #1
 80039e0:	d135      	bne.n	8003a4e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2200      	movs	r2, #0
 80039e6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	330c      	adds	r3, #12
 80039ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	e853 3f00 	ldrex	r3, [r3]
 80039f6:	613b      	str	r3, [r7, #16]
   return(result);
 80039f8:	693b      	ldr	r3, [r7, #16]
 80039fa:	f023 0310 	bic.w	r3, r3, #16
 80039fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	330c      	adds	r3, #12
 8003a06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a08:	623a      	str	r2, [r7, #32]
 8003a0a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a0c:	69f9      	ldr	r1, [r7, #28]
 8003a0e:	6a3a      	ldr	r2, [r7, #32]
 8003a10:	e841 2300 	strex	r3, r2, [r1]
 8003a14:	61bb      	str	r3, [r7, #24]
   return(result);
 8003a16:	69bb      	ldr	r3, [r7, #24]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d1e5      	bne.n	80039e8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f003 0310 	and.w	r3, r3, #16
 8003a26:	2b10      	cmp	r3, #16
 8003a28:	d10a      	bne.n	8003a40 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	60fb      	str	r3, [r7, #12]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	60fb      	str	r3, [r7, #12]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	60fb      	str	r3, [r7, #12]
 8003a3e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003a44:	4619      	mov	r1, r3
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	f7ff fdd4 	bl	80035f4 <HAL_UARTEx_RxEventCallback>
 8003a4c:	e002      	b.n	8003a54 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003a4e:	6878      	ldr	r0, [r7, #4]
 8003a50:	f7fd f94e 	bl	8000cf0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003a54:	2300      	movs	r3, #0
 8003a56:	e002      	b.n	8003a5e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003a58:	2300      	movs	r3, #0
 8003a5a:	e000      	b.n	8003a5e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003a5c:	2302      	movs	r3, #2
  }
}
 8003a5e:	4618      	mov	r0, r3
 8003a60:	3730      	adds	r7, #48	@ 0x30
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd80      	pop	{r7, pc}
	...

08003a68 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a6c:	b0c0      	sub	sp, #256	@ 0x100
 8003a6e:	af00      	add	r7, sp, #0
 8003a70:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	691b      	ldr	r3, [r3, #16]
 8003a7c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003a80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a84:	68d9      	ldr	r1, [r3, #12]
 8003a86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a8a:	681a      	ldr	r2, [r3, #0]
 8003a8c:	ea40 0301 	orr.w	r3, r0, r1
 8003a90:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003a92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a96:	689a      	ldr	r2, [r3, #8]
 8003a98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a9c:	691b      	ldr	r3, [r3, #16]
 8003a9e:	431a      	orrs	r2, r3
 8003aa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003aa4:	695b      	ldr	r3, [r3, #20]
 8003aa6:	431a      	orrs	r2, r3
 8003aa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003aac:	69db      	ldr	r3, [r3, #28]
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003ab4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	68db      	ldr	r3, [r3, #12]
 8003abc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003ac0:	f021 010c 	bic.w	r1, r1, #12
 8003ac4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003ace:	430b      	orrs	r3, r1
 8003ad0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003ad2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	695b      	ldr	r3, [r3, #20]
 8003ada:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003ade:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ae2:	6999      	ldr	r1, [r3, #24]
 8003ae4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	ea40 0301 	orr.w	r3, r0, r1
 8003aee:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003af0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003af4:	681a      	ldr	r2, [r3, #0]
 8003af6:	4b8f      	ldr	r3, [pc, #572]	@ (8003d34 <UART_SetConfig+0x2cc>)
 8003af8:	429a      	cmp	r2, r3
 8003afa:	d005      	beq.n	8003b08 <UART_SetConfig+0xa0>
 8003afc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b00:	681a      	ldr	r2, [r3, #0]
 8003b02:	4b8d      	ldr	r3, [pc, #564]	@ (8003d38 <UART_SetConfig+0x2d0>)
 8003b04:	429a      	cmp	r2, r3
 8003b06:	d104      	bne.n	8003b12 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003b08:	f7ff f9a2 	bl	8002e50 <HAL_RCC_GetPCLK2Freq>
 8003b0c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003b10:	e003      	b.n	8003b1a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003b12:	f7ff f989 	bl	8002e28 <HAL_RCC_GetPCLK1Freq>
 8003b16:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b1e:	69db      	ldr	r3, [r3, #28]
 8003b20:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b24:	f040 810c 	bne.w	8003d40 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003b28:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003b32:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003b36:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003b3a:	4622      	mov	r2, r4
 8003b3c:	462b      	mov	r3, r5
 8003b3e:	1891      	adds	r1, r2, r2
 8003b40:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003b42:	415b      	adcs	r3, r3
 8003b44:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003b46:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003b4a:	4621      	mov	r1, r4
 8003b4c:	eb12 0801 	adds.w	r8, r2, r1
 8003b50:	4629      	mov	r1, r5
 8003b52:	eb43 0901 	adc.w	r9, r3, r1
 8003b56:	f04f 0200 	mov.w	r2, #0
 8003b5a:	f04f 0300 	mov.w	r3, #0
 8003b5e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003b62:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003b66:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003b6a:	4690      	mov	r8, r2
 8003b6c:	4699      	mov	r9, r3
 8003b6e:	4623      	mov	r3, r4
 8003b70:	eb18 0303 	adds.w	r3, r8, r3
 8003b74:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003b78:	462b      	mov	r3, r5
 8003b7a:	eb49 0303 	adc.w	r3, r9, r3
 8003b7e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003b82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003b8e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003b92:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003b96:	460b      	mov	r3, r1
 8003b98:	18db      	adds	r3, r3, r3
 8003b9a:	653b      	str	r3, [r7, #80]	@ 0x50
 8003b9c:	4613      	mov	r3, r2
 8003b9e:	eb42 0303 	adc.w	r3, r2, r3
 8003ba2:	657b      	str	r3, [r7, #84]	@ 0x54
 8003ba4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003ba8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003bac:	f7fc fb78 	bl	80002a0 <__aeabi_uldivmod>
 8003bb0:	4602      	mov	r2, r0
 8003bb2:	460b      	mov	r3, r1
 8003bb4:	4b61      	ldr	r3, [pc, #388]	@ (8003d3c <UART_SetConfig+0x2d4>)
 8003bb6:	fba3 2302 	umull	r2, r3, r3, r2
 8003bba:	095b      	lsrs	r3, r3, #5
 8003bbc:	011c      	lsls	r4, r3, #4
 8003bbe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003bc8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003bcc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003bd0:	4642      	mov	r2, r8
 8003bd2:	464b      	mov	r3, r9
 8003bd4:	1891      	adds	r1, r2, r2
 8003bd6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003bd8:	415b      	adcs	r3, r3
 8003bda:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003bdc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003be0:	4641      	mov	r1, r8
 8003be2:	eb12 0a01 	adds.w	sl, r2, r1
 8003be6:	4649      	mov	r1, r9
 8003be8:	eb43 0b01 	adc.w	fp, r3, r1
 8003bec:	f04f 0200 	mov.w	r2, #0
 8003bf0:	f04f 0300 	mov.w	r3, #0
 8003bf4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003bf8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003bfc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003c00:	4692      	mov	sl, r2
 8003c02:	469b      	mov	fp, r3
 8003c04:	4643      	mov	r3, r8
 8003c06:	eb1a 0303 	adds.w	r3, sl, r3
 8003c0a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003c0e:	464b      	mov	r3, r9
 8003c10:	eb4b 0303 	adc.w	r3, fp, r3
 8003c14:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003c18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003c24:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003c28:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003c2c:	460b      	mov	r3, r1
 8003c2e:	18db      	adds	r3, r3, r3
 8003c30:	643b      	str	r3, [r7, #64]	@ 0x40
 8003c32:	4613      	mov	r3, r2
 8003c34:	eb42 0303 	adc.w	r3, r2, r3
 8003c38:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c3a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003c3e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003c42:	f7fc fb2d 	bl	80002a0 <__aeabi_uldivmod>
 8003c46:	4602      	mov	r2, r0
 8003c48:	460b      	mov	r3, r1
 8003c4a:	4611      	mov	r1, r2
 8003c4c:	4b3b      	ldr	r3, [pc, #236]	@ (8003d3c <UART_SetConfig+0x2d4>)
 8003c4e:	fba3 2301 	umull	r2, r3, r3, r1
 8003c52:	095b      	lsrs	r3, r3, #5
 8003c54:	2264      	movs	r2, #100	@ 0x64
 8003c56:	fb02 f303 	mul.w	r3, r2, r3
 8003c5a:	1acb      	subs	r3, r1, r3
 8003c5c:	00db      	lsls	r3, r3, #3
 8003c5e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003c62:	4b36      	ldr	r3, [pc, #216]	@ (8003d3c <UART_SetConfig+0x2d4>)
 8003c64:	fba3 2302 	umull	r2, r3, r3, r2
 8003c68:	095b      	lsrs	r3, r3, #5
 8003c6a:	005b      	lsls	r3, r3, #1
 8003c6c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003c70:	441c      	add	r4, r3
 8003c72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c76:	2200      	movs	r2, #0
 8003c78:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003c7c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003c80:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003c84:	4642      	mov	r2, r8
 8003c86:	464b      	mov	r3, r9
 8003c88:	1891      	adds	r1, r2, r2
 8003c8a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003c8c:	415b      	adcs	r3, r3
 8003c8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c90:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003c94:	4641      	mov	r1, r8
 8003c96:	1851      	adds	r1, r2, r1
 8003c98:	6339      	str	r1, [r7, #48]	@ 0x30
 8003c9a:	4649      	mov	r1, r9
 8003c9c:	414b      	adcs	r3, r1
 8003c9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ca0:	f04f 0200 	mov.w	r2, #0
 8003ca4:	f04f 0300 	mov.w	r3, #0
 8003ca8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003cac:	4659      	mov	r1, fp
 8003cae:	00cb      	lsls	r3, r1, #3
 8003cb0:	4651      	mov	r1, sl
 8003cb2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003cb6:	4651      	mov	r1, sl
 8003cb8:	00ca      	lsls	r2, r1, #3
 8003cba:	4610      	mov	r0, r2
 8003cbc:	4619      	mov	r1, r3
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	4642      	mov	r2, r8
 8003cc2:	189b      	adds	r3, r3, r2
 8003cc4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003cc8:	464b      	mov	r3, r9
 8003cca:	460a      	mov	r2, r1
 8003ccc:	eb42 0303 	adc.w	r3, r2, r3
 8003cd0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003cd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	2200      	movs	r2, #0
 8003cdc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003ce0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003ce4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003ce8:	460b      	mov	r3, r1
 8003cea:	18db      	adds	r3, r3, r3
 8003cec:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003cee:	4613      	mov	r3, r2
 8003cf0:	eb42 0303 	adc.w	r3, r2, r3
 8003cf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003cf6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003cfa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003cfe:	f7fc facf 	bl	80002a0 <__aeabi_uldivmod>
 8003d02:	4602      	mov	r2, r0
 8003d04:	460b      	mov	r3, r1
 8003d06:	4b0d      	ldr	r3, [pc, #52]	@ (8003d3c <UART_SetConfig+0x2d4>)
 8003d08:	fba3 1302 	umull	r1, r3, r3, r2
 8003d0c:	095b      	lsrs	r3, r3, #5
 8003d0e:	2164      	movs	r1, #100	@ 0x64
 8003d10:	fb01 f303 	mul.w	r3, r1, r3
 8003d14:	1ad3      	subs	r3, r2, r3
 8003d16:	00db      	lsls	r3, r3, #3
 8003d18:	3332      	adds	r3, #50	@ 0x32
 8003d1a:	4a08      	ldr	r2, [pc, #32]	@ (8003d3c <UART_SetConfig+0x2d4>)
 8003d1c:	fba2 2303 	umull	r2, r3, r2, r3
 8003d20:	095b      	lsrs	r3, r3, #5
 8003d22:	f003 0207 	and.w	r2, r3, #7
 8003d26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4422      	add	r2, r4
 8003d2e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003d30:	e106      	b.n	8003f40 <UART_SetConfig+0x4d8>
 8003d32:	bf00      	nop
 8003d34:	40011000 	.word	0x40011000
 8003d38:	40011400 	.word	0x40011400
 8003d3c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003d40:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d44:	2200      	movs	r2, #0
 8003d46:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003d4a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003d4e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003d52:	4642      	mov	r2, r8
 8003d54:	464b      	mov	r3, r9
 8003d56:	1891      	adds	r1, r2, r2
 8003d58:	6239      	str	r1, [r7, #32]
 8003d5a:	415b      	adcs	r3, r3
 8003d5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d5e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003d62:	4641      	mov	r1, r8
 8003d64:	1854      	adds	r4, r2, r1
 8003d66:	4649      	mov	r1, r9
 8003d68:	eb43 0501 	adc.w	r5, r3, r1
 8003d6c:	f04f 0200 	mov.w	r2, #0
 8003d70:	f04f 0300 	mov.w	r3, #0
 8003d74:	00eb      	lsls	r3, r5, #3
 8003d76:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d7a:	00e2      	lsls	r2, r4, #3
 8003d7c:	4614      	mov	r4, r2
 8003d7e:	461d      	mov	r5, r3
 8003d80:	4643      	mov	r3, r8
 8003d82:	18e3      	adds	r3, r4, r3
 8003d84:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003d88:	464b      	mov	r3, r9
 8003d8a:	eb45 0303 	adc.w	r3, r5, r3
 8003d8e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003d92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003d9e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003da2:	f04f 0200 	mov.w	r2, #0
 8003da6:	f04f 0300 	mov.w	r3, #0
 8003daa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003dae:	4629      	mov	r1, r5
 8003db0:	008b      	lsls	r3, r1, #2
 8003db2:	4621      	mov	r1, r4
 8003db4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003db8:	4621      	mov	r1, r4
 8003dba:	008a      	lsls	r2, r1, #2
 8003dbc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003dc0:	f7fc fa6e 	bl	80002a0 <__aeabi_uldivmod>
 8003dc4:	4602      	mov	r2, r0
 8003dc6:	460b      	mov	r3, r1
 8003dc8:	4b60      	ldr	r3, [pc, #384]	@ (8003f4c <UART_SetConfig+0x4e4>)
 8003dca:	fba3 2302 	umull	r2, r3, r3, r2
 8003dce:	095b      	lsrs	r3, r3, #5
 8003dd0:	011c      	lsls	r4, r3, #4
 8003dd2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003ddc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003de0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003de4:	4642      	mov	r2, r8
 8003de6:	464b      	mov	r3, r9
 8003de8:	1891      	adds	r1, r2, r2
 8003dea:	61b9      	str	r1, [r7, #24]
 8003dec:	415b      	adcs	r3, r3
 8003dee:	61fb      	str	r3, [r7, #28]
 8003df0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003df4:	4641      	mov	r1, r8
 8003df6:	1851      	adds	r1, r2, r1
 8003df8:	6139      	str	r1, [r7, #16]
 8003dfa:	4649      	mov	r1, r9
 8003dfc:	414b      	adcs	r3, r1
 8003dfe:	617b      	str	r3, [r7, #20]
 8003e00:	f04f 0200 	mov.w	r2, #0
 8003e04:	f04f 0300 	mov.w	r3, #0
 8003e08:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003e0c:	4659      	mov	r1, fp
 8003e0e:	00cb      	lsls	r3, r1, #3
 8003e10:	4651      	mov	r1, sl
 8003e12:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003e16:	4651      	mov	r1, sl
 8003e18:	00ca      	lsls	r2, r1, #3
 8003e1a:	4610      	mov	r0, r2
 8003e1c:	4619      	mov	r1, r3
 8003e1e:	4603      	mov	r3, r0
 8003e20:	4642      	mov	r2, r8
 8003e22:	189b      	adds	r3, r3, r2
 8003e24:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003e28:	464b      	mov	r3, r9
 8003e2a:	460a      	mov	r2, r1
 8003e2c:	eb42 0303 	adc.w	r3, r2, r3
 8003e30:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003e34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003e3e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003e40:	f04f 0200 	mov.w	r2, #0
 8003e44:	f04f 0300 	mov.w	r3, #0
 8003e48:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003e4c:	4649      	mov	r1, r9
 8003e4e:	008b      	lsls	r3, r1, #2
 8003e50:	4641      	mov	r1, r8
 8003e52:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003e56:	4641      	mov	r1, r8
 8003e58:	008a      	lsls	r2, r1, #2
 8003e5a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003e5e:	f7fc fa1f 	bl	80002a0 <__aeabi_uldivmod>
 8003e62:	4602      	mov	r2, r0
 8003e64:	460b      	mov	r3, r1
 8003e66:	4611      	mov	r1, r2
 8003e68:	4b38      	ldr	r3, [pc, #224]	@ (8003f4c <UART_SetConfig+0x4e4>)
 8003e6a:	fba3 2301 	umull	r2, r3, r3, r1
 8003e6e:	095b      	lsrs	r3, r3, #5
 8003e70:	2264      	movs	r2, #100	@ 0x64
 8003e72:	fb02 f303 	mul.w	r3, r2, r3
 8003e76:	1acb      	subs	r3, r1, r3
 8003e78:	011b      	lsls	r3, r3, #4
 8003e7a:	3332      	adds	r3, #50	@ 0x32
 8003e7c:	4a33      	ldr	r2, [pc, #204]	@ (8003f4c <UART_SetConfig+0x4e4>)
 8003e7e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e82:	095b      	lsrs	r3, r3, #5
 8003e84:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003e88:	441c      	add	r4, r3
 8003e8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e8e:	2200      	movs	r2, #0
 8003e90:	673b      	str	r3, [r7, #112]	@ 0x70
 8003e92:	677a      	str	r2, [r7, #116]	@ 0x74
 8003e94:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003e98:	4642      	mov	r2, r8
 8003e9a:	464b      	mov	r3, r9
 8003e9c:	1891      	adds	r1, r2, r2
 8003e9e:	60b9      	str	r1, [r7, #8]
 8003ea0:	415b      	adcs	r3, r3
 8003ea2:	60fb      	str	r3, [r7, #12]
 8003ea4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003ea8:	4641      	mov	r1, r8
 8003eaa:	1851      	adds	r1, r2, r1
 8003eac:	6039      	str	r1, [r7, #0]
 8003eae:	4649      	mov	r1, r9
 8003eb0:	414b      	adcs	r3, r1
 8003eb2:	607b      	str	r3, [r7, #4]
 8003eb4:	f04f 0200 	mov.w	r2, #0
 8003eb8:	f04f 0300 	mov.w	r3, #0
 8003ebc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003ec0:	4659      	mov	r1, fp
 8003ec2:	00cb      	lsls	r3, r1, #3
 8003ec4:	4651      	mov	r1, sl
 8003ec6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003eca:	4651      	mov	r1, sl
 8003ecc:	00ca      	lsls	r2, r1, #3
 8003ece:	4610      	mov	r0, r2
 8003ed0:	4619      	mov	r1, r3
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	4642      	mov	r2, r8
 8003ed6:	189b      	adds	r3, r3, r2
 8003ed8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003eda:	464b      	mov	r3, r9
 8003edc:	460a      	mov	r2, r1
 8003ede:	eb42 0303 	adc.w	r3, r2, r3
 8003ee2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003ee4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	2200      	movs	r2, #0
 8003eec:	663b      	str	r3, [r7, #96]	@ 0x60
 8003eee:	667a      	str	r2, [r7, #100]	@ 0x64
 8003ef0:	f04f 0200 	mov.w	r2, #0
 8003ef4:	f04f 0300 	mov.w	r3, #0
 8003ef8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003efc:	4649      	mov	r1, r9
 8003efe:	008b      	lsls	r3, r1, #2
 8003f00:	4641      	mov	r1, r8
 8003f02:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003f06:	4641      	mov	r1, r8
 8003f08:	008a      	lsls	r2, r1, #2
 8003f0a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003f0e:	f7fc f9c7 	bl	80002a0 <__aeabi_uldivmod>
 8003f12:	4602      	mov	r2, r0
 8003f14:	460b      	mov	r3, r1
 8003f16:	4b0d      	ldr	r3, [pc, #52]	@ (8003f4c <UART_SetConfig+0x4e4>)
 8003f18:	fba3 1302 	umull	r1, r3, r3, r2
 8003f1c:	095b      	lsrs	r3, r3, #5
 8003f1e:	2164      	movs	r1, #100	@ 0x64
 8003f20:	fb01 f303 	mul.w	r3, r1, r3
 8003f24:	1ad3      	subs	r3, r2, r3
 8003f26:	011b      	lsls	r3, r3, #4
 8003f28:	3332      	adds	r3, #50	@ 0x32
 8003f2a:	4a08      	ldr	r2, [pc, #32]	@ (8003f4c <UART_SetConfig+0x4e4>)
 8003f2c:	fba2 2303 	umull	r2, r3, r2, r3
 8003f30:	095b      	lsrs	r3, r3, #5
 8003f32:	f003 020f 	and.w	r2, r3, #15
 8003f36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4422      	add	r2, r4
 8003f3e:	609a      	str	r2, [r3, #8]
}
 8003f40:	bf00      	nop
 8003f42:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003f46:	46bd      	mov	sp, r7
 8003f48:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f4c:	51eb851f 	.word	0x51eb851f

08003f50 <atoi>:
 8003f50:	220a      	movs	r2, #10
 8003f52:	2100      	movs	r1, #0
 8003f54:	f000 b87a 	b.w	800404c <strtol>

08003f58 <_strtol_l.isra.0>:
 8003f58:	2b24      	cmp	r3, #36	@ 0x24
 8003f5a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f5e:	4686      	mov	lr, r0
 8003f60:	4690      	mov	r8, r2
 8003f62:	d801      	bhi.n	8003f68 <_strtol_l.isra.0+0x10>
 8003f64:	2b01      	cmp	r3, #1
 8003f66:	d106      	bne.n	8003f76 <_strtol_l.isra.0+0x1e>
 8003f68:	f000 fa2a 	bl	80043c0 <__errno>
 8003f6c:	2316      	movs	r3, #22
 8003f6e:	6003      	str	r3, [r0, #0]
 8003f70:	2000      	movs	r0, #0
 8003f72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f76:	4834      	ldr	r0, [pc, #208]	@ (8004048 <_strtol_l.isra.0+0xf0>)
 8003f78:	460d      	mov	r5, r1
 8003f7a:	462a      	mov	r2, r5
 8003f7c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003f80:	5d06      	ldrb	r6, [r0, r4]
 8003f82:	f016 0608 	ands.w	r6, r6, #8
 8003f86:	d1f8      	bne.n	8003f7a <_strtol_l.isra.0+0x22>
 8003f88:	2c2d      	cmp	r4, #45	@ 0x2d
 8003f8a:	d110      	bne.n	8003fae <_strtol_l.isra.0+0x56>
 8003f8c:	782c      	ldrb	r4, [r5, #0]
 8003f8e:	2601      	movs	r6, #1
 8003f90:	1c95      	adds	r5, r2, #2
 8003f92:	f033 0210 	bics.w	r2, r3, #16
 8003f96:	d115      	bne.n	8003fc4 <_strtol_l.isra.0+0x6c>
 8003f98:	2c30      	cmp	r4, #48	@ 0x30
 8003f9a:	d10d      	bne.n	8003fb8 <_strtol_l.isra.0+0x60>
 8003f9c:	782a      	ldrb	r2, [r5, #0]
 8003f9e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8003fa2:	2a58      	cmp	r2, #88	@ 0x58
 8003fa4:	d108      	bne.n	8003fb8 <_strtol_l.isra.0+0x60>
 8003fa6:	786c      	ldrb	r4, [r5, #1]
 8003fa8:	3502      	adds	r5, #2
 8003faa:	2310      	movs	r3, #16
 8003fac:	e00a      	b.n	8003fc4 <_strtol_l.isra.0+0x6c>
 8003fae:	2c2b      	cmp	r4, #43	@ 0x2b
 8003fb0:	bf04      	itt	eq
 8003fb2:	782c      	ldrbeq	r4, [r5, #0]
 8003fb4:	1c95      	addeq	r5, r2, #2
 8003fb6:	e7ec      	b.n	8003f92 <_strtol_l.isra.0+0x3a>
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d1f6      	bne.n	8003faa <_strtol_l.isra.0+0x52>
 8003fbc:	2c30      	cmp	r4, #48	@ 0x30
 8003fbe:	bf14      	ite	ne
 8003fc0:	230a      	movne	r3, #10
 8003fc2:	2308      	moveq	r3, #8
 8003fc4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8003fc8:	f10c 3cff 	add.w	ip, ip, #4294967295
 8003fcc:	2200      	movs	r2, #0
 8003fce:	fbbc f9f3 	udiv	r9, ip, r3
 8003fd2:	4610      	mov	r0, r2
 8003fd4:	fb03 ca19 	mls	sl, r3, r9, ip
 8003fd8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8003fdc:	2f09      	cmp	r7, #9
 8003fde:	d80f      	bhi.n	8004000 <_strtol_l.isra.0+0xa8>
 8003fe0:	463c      	mov	r4, r7
 8003fe2:	42a3      	cmp	r3, r4
 8003fe4:	dd1b      	ble.n	800401e <_strtol_l.isra.0+0xc6>
 8003fe6:	1c57      	adds	r7, r2, #1
 8003fe8:	d007      	beq.n	8003ffa <_strtol_l.isra.0+0xa2>
 8003fea:	4581      	cmp	r9, r0
 8003fec:	d314      	bcc.n	8004018 <_strtol_l.isra.0+0xc0>
 8003fee:	d101      	bne.n	8003ff4 <_strtol_l.isra.0+0x9c>
 8003ff0:	45a2      	cmp	sl, r4
 8003ff2:	db11      	blt.n	8004018 <_strtol_l.isra.0+0xc0>
 8003ff4:	fb00 4003 	mla	r0, r0, r3, r4
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003ffe:	e7eb      	b.n	8003fd8 <_strtol_l.isra.0+0x80>
 8004000:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8004004:	2f19      	cmp	r7, #25
 8004006:	d801      	bhi.n	800400c <_strtol_l.isra.0+0xb4>
 8004008:	3c37      	subs	r4, #55	@ 0x37
 800400a:	e7ea      	b.n	8003fe2 <_strtol_l.isra.0+0x8a>
 800400c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8004010:	2f19      	cmp	r7, #25
 8004012:	d804      	bhi.n	800401e <_strtol_l.isra.0+0xc6>
 8004014:	3c57      	subs	r4, #87	@ 0x57
 8004016:	e7e4      	b.n	8003fe2 <_strtol_l.isra.0+0x8a>
 8004018:	f04f 32ff 	mov.w	r2, #4294967295
 800401c:	e7ed      	b.n	8003ffa <_strtol_l.isra.0+0xa2>
 800401e:	1c53      	adds	r3, r2, #1
 8004020:	d108      	bne.n	8004034 <_strtol_l.isra.0+0xdc>
 8004022:	2322      	movs	r3, #34	@ 0x22
 8004024:	f8ce 3000 	str.w	r3, [lr]
 8004028:	4660      	mov	r0, ip
 800402a:	f1b8 0f00 	cmp.w	r8, #0
 800402e:	d0a0      	beq.n	8003f72 <_strtol_l.isra.0+0x1a>
 8004030:	1e69      	subs	r1, r5, #1
 8004032:	e006      	b.n	8004042 <_strtol_l.isra.0+0xea>
 8004034:	b106      	cbz	r6, 8004038 <_strtol_l.isra.0+0xe0>
 8004036:	4240      	negs	r0, r0
 8004038:	f1b8 0f00 	cmp.w	r8, #0
 800403c:	d099      	beq.n	8003f72 <_strtol_l.isra.0+0x1a>
 800403e:	2a00      	cmp	r2, #0
 8004040:	d1f6      	bne.n	8004030 <_strtol_l.isra.0+0xd8>
 8004042:	f8c8 1000 	str.w	r1, [r8]
 8004046:	e794      	b.n	8003f72 <_strtol_l.isra.0+0x1a>
 8004048:	080050ed 	.word	0x080050ed

0800404c <strtol>:
 800404c:	4613      	mov	r3, r2
 800404e:	460a      	mov	r2, r1
 8004050:	4601      	mov	r1, r0
 8004052:	4802      	ldr	r0, [pc, #8]	@ (800405c <strtol+0x10>)
 8004054:	6800      	ldr	r0, [r0, #0]
 8004056:	f7ff bf7f 	b.w	8003f58 <_strtol_l.isra.0>
 800405a:	bf00      	nop
 800405c:	20000018 	.word	0x20000018

08004060 <std>:
 8004060:	2300      	movs	r3, #0
 8004062:	b510      	push	{r4, lr}
 8004064:	4604      	mov	r4, r0
 8004066:	e9c0 3300 	strd	r3, r3, [r0]
 800406a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800406e:	6083      	str	r3, [r0, #8]
 8004070:	8181      	strh	r1, [r0, #12]
 8004072:	6643      	str	r3, [r0, #100]	@ 0x64
 8004074:	81c2      	strh	r2, [r0, #14]
 8004076:	6183      	str	r3, [r0, #24]
 8004078:	4619      	mov	r1, r3
 800407a:	2208      	movs	r2, #8
 800407c:	305c      	adds	r0, #92	@ 0x5c
 800407e:	f000 f8f4 	bl	800426a <memset>
 8004082:	4b0d      	ldr	r3, [pc, #52]	@ (80040b8 <std+0x58>)
 8004084:	6263      	str	r3, [r4, #36]	@ 0x24
 8004086:	4b0d      	ldr	r3, [pc, #52]	@ (80040bc <std+0x5c>)
 8004088:	62a3      	str	r3, [r4, #40]	@ 0x28
 800408a:	4b0d      	ldr	r3, [pc, #52]	@ (80040c0 <std+0x60>)
 800408c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800408e:	4b0d      	ldr	r3, [pc, #52]	@ (80040c4 <std+0x64>)
 8004090:	6323      	str	r3, [r4, #48]	@ 0x30
 8004092:	4b0d      	ldr	r3, [pc, #52]	@ (80040c8 <std+0x68>)
 8004094:	6224      	str	r4, [r4, #32]
 8004096:	429c      	cmp	r4, r3
 8004098:	d006      	beq.n	80040a8 <std+0x48>
 800409a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800409e:	4294      	cmp	r4, r2
 80040a0:	d002      	beq.n	80040a8 <std+0x48>
 80040a2:	33d0      	adds	r3, #208	@ 0xd0
 80040a4:	429c      	cmp	r4, r3
 80040a6:	d105      	bne.n	80040b4 <std+0x54>
 80040a8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80040ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80040b0:	f000 b9b0 	b.w	8004414 <__retarget_lock_init_recursive>
 80040b4:	bd10      	pop	{r4, pc}
 80040b6:	bf00      	nop
 80040b8:	080041e5 	.word	0x080041e5
 80040bc:	08004207 	.word	0x08004207
 80040c0:	0800423f 	.word	0x0800423f
 80040c4:	08004263 	.word	0x08004263
 80040c8:	200001c0 	.word	0x200001c0

080040cc <stdio_exit_handler>:
 80040cc:	4a02      	ldr	r2, [pc, #8]	@ (80040d8 <stdio_exit_handler+0xc>)
 80040ce:	4903      	ldr	r1, [pc, #12]	@ (80040dc <stdio_exit_handler+0x10>)
 80040d0:	4803      	ldr	r0, [pc, #12]	@ (80040e0 <stdio_exit_handler+0x14>)
 80040d2:	f000 b869 	b.w	80041a8 <_fwalk_sglue>
 80040d6:	bf00      	nop
 80040d8:	2000000c 	.word	0x2000000c
 80040dc:	08004771 	.word	0x08004771
 80040e0:	2000001c 	.word	0x2000001c

080040e4 <cleanup_stdio>:
 80040e4:	6841      	ldr	r1, [r0, #4]
 80040e6:	4b0c      	ldr	r3, [pc, #48]	@ (8004118 <cleanup_stdio+0x34>)
 80040e8:	4299      	cmp	r1, r3
 80040ea:	b510      	push	{r4, lr}
 80040ec:	4604      	mov	r4, r0
 80040ee:	d001      	beq.n	80040f4 <cleanup_stdio+0x10>
 80040f0:	f000 fb3e 	bl	8004770 <_fflush_r>
 80040f4:	68a1      	ldr	r1, [r4, #8]
 80040f6:	4b09      	ldr	r3, [pc, #36]	@ (800411c <cleanup_stdio+0x38>)
 80040f8:	4299      	cmp	r1, r3
 80040fa:	d002      	beq.n	8004102 <cleanup_stdio+0x1e>
 80040fc:	4620      	mov	r0, r4
 80040fe:	f000 fb37 	bl	8004770 <_fflush_r>
 8004102:	68e1      	ldr	r1, [r4, #12]
 8004104:	4b06      	ldr	r3, [pc, #24]	@ (8004120 <cleanup_stdio+0x3c>)
 8004106:	4299      	cmp	r1, r3
 8004108:	d004      	beq.n	8004114 <cleanup_stdio+0x30>
 800410a:	4620      	mov	r0, r4
 800410c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004110:	f000 bb2e 	b.w	8004770 <_fflush_r>
 8004114:	bd10      	pop	{r4, pc}
 8004116:	bf00      	nop
 8004118:	200001c0 	.word	0x200001c0
 800411c:	20000228 	.word	0x20000228
 8004120:	20000290 	.word	0x20000290

08004124 <global_stdio_init.part.0>:
 8004124:	b510      	push	{r4, lr}
 8004126:	4b0b      	ldr	r3, [pc, #44]	@ (8004154 <global_stdio_init.part.0+0x30>)
 8004128:	4c0b      	ldr	r4, [pc, #44]	@ (8004158 <global_stdio_init.part.0+0x34>)
 800412a:	4a0c      	ldr	r2, [pc, #48]	@ (800415c <global_stdio_init.part.0+0x38>)
 800412c:	601a      	str	r2, [r3, #0]
 800412e:	4620      	mov	r0, r4
 8004130:	2200      	movs	r2, #0
 8004132:	2104      	movs	r1, #4
 8004134:	f7ff ff94 	bl	8004060 <std>
 8004138:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800413c:	2201      	movs	r2, #1
 800413e:	2109      	movs	r1, #9
 8004140:	f7ff ff8e 	bl	8004060 <std>
 8004144:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004148:	2202      	movs	r2, #2
 800414a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800414e:	2112      	movs	r1, #18
 8004150:	f7ff bf86 	b.w	8004060 <std>
 8004154:	200002f8 	.word	0x200002f8
 8004158:	200001c0 	.word	0x200001c0
 800415c:	080040cd 	.word	0x080040cd

08004160 <__sfp_lock_acquire>:
 8004160:	4801      	ldr	r0, [pc, #4]	@ (8004168 <__sfp_lock_acquire+0x8>)
 8004162:	f000 b958 	b.w	8004416 <__retarget_lock_acquire_recursive>
 8004166:	bf00      	nop
 8004168:	20000301 	.word	0x20000301

0800416c <__sfp_lock_release>:
 800416c:	4801      	ldr	r0, [pc, #4]	@ (8004174 <__sfp_lock_release+0x8>)
 800416e:	f000 b953 	b.w	8004418 <__retarget_lock_release_recursive>
 8004172:	bf00      	nop
 8004174:	20000301 	.word	0x20000301

08004178 <__sinit>:
 8004178:	b510      	push	{r4, lr}
 800417a:	4604      	mov	r4, r0
 800417c:	f7ff fff0 	bl	8004160 <__sfp_lock_acquire>
 8004180:	6a23      	ldr	r3, [r4, #32]
 8004182:	b11b      	cbz	r3, 800418c <__sinit+0x14>
 8004184:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004188:	f7ff bff0 	b.w	800416c <__sfp_lock_release>
 800418c:	4b04      	ldr	r3, [pc, #16]	@ (80041a0 <__sinit+0x28>)
 800418e:	6223      	str	r3, [r4, #32]
 8004190:	4b04      	ldr	r3, [pc, #16]	@ (80041a4 <__sinit+0x2c>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d1f5      	bne.n	8004184 <__sinit+0xc>
 8004198:	f7ff ffc4 	bl	8004124 <global_stdio_init.part.0>
 800419c:	e7f2      	b.n	8004184 <__sinit+0xc>
 800419e:	bf00      	nop
 80041a0:	080040e5 	.word	0x080040e5
 80041a4:	200002f8 	.word	0x200002f8

080041a8 <_fwalk_sglue>:
 80041a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80041ac:	4607      	mov	r7, r0
 80041ae:	4688      	mov	r8, r1
 80041b0:	4614      	mov	r4, r2
 80041b2:	2600      	movs	r6, #0
 80041b4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80041b8:	f1b9 0901 	subs.w	r9, r9, #1
 80041bc:	d505      	bpl.n	80041ca <_fwalk_sglue+0x22>
 80041be:	6824      	ldr	r4, [r4, #0]
 80041c0:	2c00      	cmp	r4, #0
 80041c2:	d1f7      	bne.n	80041b4 <_fwalk_sglue+0xc>
 80041c4:	4630      	mov	r0, r6
 80041c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80041ca:	89ab      	ldrh	r3, [r5, #12]
 80041cc:	2b01      	cmp	r3, #1
 80041ce:	d907      	bls.n	80041e0 <_fwalk_sglue+0x38>
 80041d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80041d4:	3301      	adds	r3, #1
 80041d6:	d003      	beq.n	80041e0 <_fwalk_sglue+0x38>
 80041d8:	4629      	mov	r1, r5
 80041da:	4638      	mov	r0, r7
 80041dc:	47c0      	blx	r8
 80041de:	4306      	orrs	r6, r0
 80041e0:	3568      	adds	r5, #104	@ 0x68
 80041e2:	e7e9      	b.n	80041b8 <_fwalk_sglue+0x10>

080041e4 <__sread>:
 80041e4:	b510      	push	{r4, lr}
 80041e6:	460c      	mov	r4, r1
 80041e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80041ec:	f000 f8c4 	bl	8004378 <_read_r>
 80041f0:	2800      	cmp	r0, #0
 80041f2:	bfab      	itete	ge
 80041f4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80041f6:	89a3      	ldrhlt	r3, [r4, #12]
 80041f8:	181b      	addge	r3, r3, r0
 80041fa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80041fe:	bfac      	ite	ge
 8004200:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004202:	81a3      	strhlt	r3, [r4, #12]
 8004204:	bd10      	pop	{r4, pc}

08004206 <__swrite>:
 8004206:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800420a:	461f      	mov	r7, r3
 800420c:	898b      	ldrh	r3, [r1, #12]
 800420e:	05db      	lsls	r3, r3, #23
 8004210:	4605      	mov	r5, r0
 8004212:	460c      	mov	r4, r1
 8004214:	4616      	mov	r6, r2
 8004216:	d505      	bpl.n	8004224 <__swrite+0x1e>
 8004218:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800421c:	2302      	movs	r3, #2
 800421e:	2200      	movs	r2, #0
 8004220:	f000 f898 	bl	8004354 <_lseek_r>
 8004224:	89a3      	ldrh	r3, [r4, #12]
 8004226:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800422a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800422e:	81a3      	strh	r3, [r4, #12]
 8004230:	4632      	mov	r2, r6
 8004232:	463b      	mov	r3, r7
 8004234:	4628      	mov	r0, r5
 8004236:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800423a:	f000 b8af 	b.w	800439c <_write_r>

0800423e <__sseek>:
 800423e:	b510      	push	{r4, lr}
 8004240:	460c      	mov	r4, r1
 8004242:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004246:	f000 f885 	bl	8004354 <_lseek_r>
 800424a:	1c43      	adds	r3, r0, #1
 800424c:	89a3      	ldrh	r3, [r4, #12]
 800424e:	bf15      	itete	ne
 8004250:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004252:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004256:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800425a:	81a3      	strheq	r3, [r4, #12]
 800425c:	bf18      	it	ne
 800425e:	81a3      	strhne	r3, [r4, #12]
 8004260:	bd10      	pop	{r4, pc}

08004262 <__sclose>:
 8004262:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004266:	f000 b865 	b.w	8004334 <_close_r>

0800426a <memset>:
 800426a:	4402      	add	r2, r0
 800426c:	4603      	mov	r3, r0
 800426e:	4293      	cmp	r3, r2
 8004270:	d100      	bne.n	8004274 <memset+0xa>
 8004272:	4770      	bx	lr
 8004274:	f803 1b01 	strb.w	r1, [r3], #1
 8004278:	e7f9      	b.n	800426e <memset+0x4>
	...

0800427c <strtok>:
 800427c:	4b16      	ldr	r3, [pc, #88]	@ (80042d8 <strtok+0x5c>)
 800427e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004282:	681f      	ldr	r7, [r3, #0]
 8004284:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8004286:	4605      	mov	r5, r0
 8004288:	460e      	mov	r6, r1
 800428a:	b9ec      	cbnz	r4, 80042c8 <strtok+0x4c>
 800428c:	2050      	movs	r0, #80	@ 0x50
 800428e:	f000 f935 	bl	80044fc <malloc>
 8004292:	4602      	mov	r2, r0
 8004294:	6478      	str	r0, [r7, #68]	@ 0x44
 8004296:	b920      	cbnz	r0, 80042a2 <strtok+0x26>
 8004298:	4b10      	ldr	r3, [pc, #64]	@ (80042dc <strtok+0x60>)
 800429a:	4811      	ldr	r0, [pc, #68]	@ (80042e0 <strtok+0x64>)
 800429c:	215b      	movs	r1, #91	@ 0x5b
 800429e:	f000 f8c5 	bl	800442c <__assert_func>
 80042a2:	e9c0 4400 	strd	r4, r4, [r0]
 80042a6:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80042aa:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80042ae:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 80042b2:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 80042b6:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 80042ba:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 80042be:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 80042c2:	6184      	str	r4, [r0, #24]
 80042c4:	7704      	strb	r4, [r0, #28]
 80042c6:	6244      	str	r4, [r0, #36]	@ 0x24
 80042c8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80042ca:	4631      	mov	r1, r6
 80042cc:	4628      	mov	r0, r5
 80042ce:	2301      	movs	r3, #1
 80042d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80042d4:	f000 b806 	b.w	80042e4 <__strtok_r>
 80042d8:	20000018 	.word	0x20000018
 80042dc:	080051ed 	.word	0x080051ed
 80042e0:	08005204 	.word	0x08005204

080042e4 <__strtok_r>:
 80042e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042e6:	4604      	mov	r4, r0
 80042e8:	b908      	cbnz	r0, 80042ee <__strtok_r+0xa>
 80042ea:	6814      	ldr	r4, [r2, #0]
 80042ec:	b144      	cbz	r4, 8004300 <__strtok_r+0x1c>
 80042ee:	4620      	mov	r0, r4
 80042f0:	f814 5b01 	ldrb.w	r5, [r4], #1
 80042f4:	460f      	mov	r7, r1
 80042f6:	f817 6b01 	ldrb.w	r6, [r7], #1
 80042fa:	b91e      	cbnz	r6, 8004304 <__strtok_r+0x20>
 80042fc:	b965      	cbnz	r5, 8004318 <__strtok_r+0x34>
 80042fe:	6015      	str	r5, [r2, #0]
 8004300:	2000      	movs	r0, #0
 8004302:	e005      	b.n	8004310 <__strtok_r+0x2c>
 8004304:	42b5      	cmp	r5, r6
 8004306:	d1f6      	bne.n	80042f6 <__strtok_r+0x12>
 8004308:	2b00      	cmp	r3, #0
 800430a:	d1f0      	bne.n	80042ee <__strtok_r+0xa>
 800430c:	6014      	str	r4, [r2, #0]
 800430e:	7003      	strb	r3, [r0, #0]
 8004310:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004312:	461c      	mov	r4, r3
 8004314:	e00c      	b.n	8004330 <__strtok_r+0x4c>
 8004316:	b91d      	cbnz	r5, 8004320 <__strtok_r+0x3c>
 8004318:	4627      	mov	r7, r4
 800431a:	f814 3b01 	ldrb.w	r3, [r4], #1
 800431e:	460e      	mov	r6, r1
 8004320:	f816 5b01 	ldrb.w	r5, [r6], #1
 8004324:	42ab      	cmp	r3, r5
 8004326:	d1f6      	bne.n	8004316 <__strtok_r+0x32>
 8004328:	2b00      	cmp	r3, #0
 800432a:	d0f2      	beq.n	8004312 <__strtok_r+0x2e>
 800432c:	2300      	movs	r3, #0
 800432e:	703b      	strb	r3, [r7, #0]
 8004330:	6014      	str	r4, [r2, #0]
 8004332:	e7ed      	b.n	8004310 <__strtok_r+0x2c>

08004334 <_close_r>:
 8004334:	b538      	push	{r3, r4, r5, lr}
 8004336:	4d06      	ldr	r5, [pc, #24]	@ (8004350 <_close_r+0x1c>)
 8004338:	2300      	movs	r3, #0
 800433a:	4604      	mov	r4, r0
 800433c:	4608      	mov	r0, r1
 800433e:	602b      	str	r3, [r5, #0]
 8004340:	f7fc ffcc 	bl	80012dc <_close>
 8004344:	1c43      	adds	r3, r0, #1
 8004346:	d102      	bne.n	800434e <_close_r+0x1a>
 8004348:	682b      	ldr	r3, [r5, #0]
 800434a:	b103      	cbz	r3, 800434e <_close_r+0x1a>
 800434c:	6023      	str	r3, [r4, #0]
 800434e:	bd38      	pop	{r3, r4, r5, pc}
 8004350:	200002fc 	.word	0x200002fc

08004354 <_lseek_r>:
 8004354:	b538      	push	{r3, r4, r5, lr}
 8004356:	4d07      	ldr	r5, [pc, #28]	@ (8004374 <_lseek_r+0x20>)
 8004358:	4604      	mov	r4, r0
 800435a:	4608      	mov	r0, r1
 800435c:	4611      	mov	r1, r2
 800435e:	2200      	movs	r2, #0
 8004360:	602a      	str	r2, [r5, #0]
 8004362:	461a      	mov	r2, r3
 8004364:	f7fc ffe1 	bl	800132a <_lseek>
 8004368:	1c43      	adds	r3, r0, #1
 800436a:	d102      	bne.n	8004372 <_lseek_r+0x1e>
 800436c:	682b      	ldr	r3, [r5, #0]
 800436e:	b103      	cbz	r3, 8004372 <_lseek_r+0x1e>
 8004370:	6023      	str	r3, [r4, #0]
 8004372:	bd38      	pop	{r3, r4, r5, pc}
 8004374:	200002fc 	.word	0x200002fc

08004378 <_read_r>:
 8004378:	b538      	push	{r3, r4, r5, lr}
 800437a:	4d07      	ldr	r5, [pc, #28]	@ (8004398 <_read_r+0x20>)
 800437c:	4604      	mov	r4, r0
 800437e:	4608      	mov	r0, r1
 8004380:	4611      	mov	r1, r2
 8004382:	2200      	movs	r2, #0
 8004384:	602a      	str	r2, [r5, #0]
 8004386:	461a      	mov	r2, r3
 8004388:	f7fc ff6f 	bl	800126a <_read>
 800438c:	1c43      	adds	r3, r0, #1
 800438e:	d102      	bne.n	8004396 <_read_r+0x1e>
 8004390:	682b      	ldr	r3, [r5, #0]
 8004392:	b103      	cbz	r3, 8004396 <_read_r+0x1e>
 8004394:	6023      	str	r3, [r4, #0]
 8004396:	bd38      	pop	{r3, r4, r5, pc}
 8004398:	200002fc 	.word	0x200002fc

0800439c <_write_r>:
 800439c:	b538      	push	{r3, r4, r5, lr}
 800439e:	4d07      	ldr	r5, [pc, #28]	@ (80043bc <_write_r+0x20>)
 80043a0:	4604      	mov	r4, r0
 80043a2:	4608      	mov	r0, r1
 80043a4:	4611      	mov	r1, r2
 80043a6:	2200      	movs	r2, #0
 80043a8:	602a      	str	r2, [r5, #0]
 80043aa:	461a      	mov	r2, r3
 80043ac:	f7fc ff7a 	bl	80012a4 <_write>
 80043b0:	1c43      	adds	r3, r0, #1
 80043b2:	d102      	bne.n	80043ba <_write_r+0x1e>
 80043b4:	682b      	ldr	r3, [r5, #0]
 80043b6:	b103      	cbz	r3, 80043ba <_write_r+0x1e>
 80043b8:	6023      	str	r3, [r4, #0]
 80043ba:	bd38      	pop	{r3, r4, r5, pc}
 80043bc:	200002fc 	.word	0x200002fc

080043c0 <__errno>:
 80043c0:	4b01      	ldr	r3, [pc, #4]	@ (80043c8 <__errno+0x8>)
 80043c2:	6818      	ldr	r0, [r3, #0]
 80043c4:	4770      	bx	lr
 80043c6:	bf00      	nop
 80043c8:	20000018 	.word	0x20000018

080043cc <__libc_init_array>:
 80043cc:	b570      	push	{r4, r5, r6, lr}
 80043ce:	4d0d      	ldr	r5, [pc, #52]	@ (8004404 <__libc_init_array+0x38>)
 80043d0:	4c0d      	ldr	r4, [pc, #52]	@ (8004408 <__libc_init_array+0x3c>)
 80043d2:	1b64      	subs	r4, r4, r5
 80043d4:	10a4      	asrs	r4, r4, #2
 80043d6:	2600      	movs	r6, #0
 80043d8:	42a6      	cmp	r6, r4
 80043da:	d109      	bne.n	80043f0 <__libc_init_array+0x24>
 80043dc:	4d0b      	ldr	r5, [pc, #44]	@ (800440c <__libc_init_array+0x40>)
 80043de:	4c0c      	ldr	r4, [pc, #48]	@ (8004410 <__libc_init_array+0x44>)
 80043e0:	f000 fe40 	bl	8005064 <_init>
 80043e4:	1b64      	subs	r4, r4, r5
 80043e6:	10a4      	asrs	r4, r4, #2
 80043e8:	2600      	movs	r6, #0
 80043ea:	42a6      	cmp	r6, r4
 80043ec:	d105      	bne.n	80043fa <__libc_init_array+0x2e>
 80043ee:	bd70      	pop	{r4, r5, r6, pc}
 80043f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80043f4:	4798      	blx	r3
 80043f6:	3601      	adds	r6, #1
 80043f8:	e7ee      	b.n	80043d8 <__libc_init_array+0xc>
 80043fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80043fe:	4798      	blx	r3
 8004400:	3601      	adds	r6, #1
 8004402:	e7f2      	b.n	80043ea <__libc_init_array+0x1e>
 8004404:	080052d8 	.word	0x080052d8
 8004408:	080052d8 	.word	0x080052d8
 800440c:	080052d8 	.word	0x080052d8
 8004410:	080052dc 	.word	0x080052dc

08004414 <__retarget_lock_init_recursive>:
 8004414:	4770      	bx	lr

08004416 <__retarget_lock_acquire_recursive>:
 8004416:	4770      	bx	lr

08004418 <__retarget_lock_release_recursive>:
 8004418:	4770      	bx	lr

0800441a <strcpy>:
 800441a:	4603      	mov	r3, r0
 800441c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004420:	f803 2b01 	strb.w	r2, [r3], #1
 8004424:	2a00      	cmp	r2, #0
 8004426:	d1f9      	bne.n	800441c <strcpy+0x2>
 8004428:	4770      	bx	lr
	...

0800442c <__assert_func>:
 800442c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800442e:	4614      	mov	r4, r2
 8004430:	461a      	mov	r2, r3
 8004432:	4b09      	ldr	r3, [pc, #36]	@ (8004458 <__assert_func+0x2c>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4605      	mov	r5, r0
 8004438:	68d8      	ldr	r0, [r3, #12]
 800443a:	b14c      	cbz	r4, 8004450 <__assert_func+0x24>
 800443c:	4b07      	ldr	r3, [pc, #28]	@ (800445c <__assert_func+0x30>)
 800443e:	9100      	str	r1, [sp, #0]
 8004440:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004444:	4906      	ldr	r1, [pc, #24]	@ (8004460 <__assert_func+0x34>)
 8004446:	462b      	mov	r3, r5
 8004448:	f000 f9ba 	bl	80047c0 <fiprintf>
 800444c:	f000 f9da 	bl	8004804 <abort>
 8004450:	4b04      	ldr	r3, [pc, #16]	@ (8004464 <__assert_func+0x38>)
 8004452:	461c      	mov	r4, r3
 8004454:	e7f3      	b.n	800443e <__assert_func+0x12>
 8004456:	bf00      	nop
 8004458:	20000018 	.word	0x20000018
 800445c:	0800525e 	.word	0x0800525e
 8004460:	0800526b 	.word	0x0800526b
 8004464:	08005299 	.word	0x08005299

08004468 <_free_r>:
 8004468:	b538      	push	{r3, r4, r5, lr}
 800446a:	4605      	mov	r5, r0
 800446c:	2900      	cmp	r1, #0
 800446e:	d041      	beq.n	80044f4 <_free_r+0x8c>
 8004470:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004474:	1f0c      	subs	r4, r1, #4
 8004476:	2b00      	cmp	r3, #0
 8004478:	bfb8      	it	lt
 800447a:	18e4      	addlt	r4, r4, r3
 800447c:	f000 f8e8 	bl	8004650 <__malloc_lock>
 8004480:	4a1d      	ldr	r2, [pc, #116]	@ (80044f8 <_free_r+0x90>)
 8004482:	6813      	ldr	r3, [r2, #0]
 8004484:	b933      	cbnz	r3, 8004494 <_free_r+0x2c>
 8004486:	6063      	str	r3, [r4, #4]
 8004488:	6014      	str	r4, [r2, #0]
 800448a:	4628      	mov	r0, r5
 800448c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004490:	f000 b8e4 	b.w	800465c <__malloc_unlock>
 8004494:	42a3      	cmp	r3, r4
 8004496:	d908      	bls.n	80044aa <_free_r+0x42>
 8004498:	6820      	ldr	r0, [r4, #0]
 800449a:	1821      	adds	r1, r4, r0
 800449c:	428b      	cmp	r3, r1
 800449e:	bf01      	itttt	eq
 80044a0:	6819      	ldreq	r1, [r3, #0]
 80044a2:	685b      	ldreq	r3, [r3, #4]
 80044a4:	1809      	addeq	r1, r1, r0
 80044a6:	6021      	streq	r1, [r4, #0]
 80044a8:	e7ed      	b.n	8004486 <_free_r+0x1e>
 80044aa:	461a      	mov	r2, r3
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	b10b      	cbz	r3, 80044b4 <_free_r+0x4c>
 80044b0:	42a3      	cmp	r3, r4
 80044b2:	d9fa      	bls.n	80044aa <_free_r+0x42>
 80044b4:	6811      	ldr	r1, [r2, #0]
 80044b6:	1850      	adds	r0, r2, r1
 80044b8:	42a0      	cmp	r0, r4
 80044ba:	d10b      	bne.n	80044d4 <_free_r+0x6c>
 80044bc:	6820      	ldr	r0, [r4, #0]
 80044be:	4401      	add	r1, r0
 80044c0:	1850      	adds	r0, r2, r1
 80044c2:	4283      	cmp	r3, r0
 80044c4:	6011      	str	r1, [r2, #0]
 80044c6:	d1e0      	bne.n	800448a <_free_r+0x22>
 80044c8:	6818      	ldr	r0, [r3, #0]
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	6053      	str	r3, [r2, #4]
 80044ce:	4408      	add	r0, r1
 80044d0:	6010      	str	r0, [r2, #0]
 80044d2:	e7da      	b.n	800448a <_free_r+0x22>
 80044d4:	d902      	bls.n	80044dc <_free_r+0x74>
 80044d6:	230c      	movs	r3, #12
 80044d8:	602b      	str	r3, [r5, #0]
 80044da:	e7d6      	b.n	800448a <_free_r+0x22>
 80044dc:	6820      	ldr	r0, [r4, #0]
 80044de:	1821      	adds	r1, r4, r0
 80044e0:	428b      	cmp	r3, r1
 80044e2:	bf04      	itt	eq
 80044e4:	6819      	ldreq	r1, [r3, #0]
 80044e6:	685b      	ldreq	r3, [r3, #4]
 80044e8:	6063      	str	r3, [r4, #4]
 80044ea:	bf04      	itt	eq
 80044ec:	1809      	addeq	r1, r1, r0
 80044ee:	6021      	streq	r1, [r4, #0]
 80044f0:	6054      	str	r4, [r2, #4]
 80044f2:	e7ca      	b.n	800448a <_free_r+0x22>
 80044f4:	bd38      	pop	{r3, r4, r5, pc}
 80044f6:	bf00      	nop
 80044f8:	20000308 	.word	0x20000308

080044fc <malloc>:
 80044fc:	4b02      	ldr	r3, [pc, #8]	@ (8004508 <malloc+0xc>)
 80044fe:	4601      	mov	r1, r0
 8004500:	6818      	ldr	r0, [r3, #0]
 8004502:	f000 b825 	b.w	8004550 <_malloc_r>
 8004506:	bf00      	nop
 8004508:	20000018 	.word	0x20000018

0800450c <sbrk_aligned>:
 800450c:	b570      	push	{r4, r5, r6, lr}
 800450e:	4e0f      	ldr	r6, [pc, #60]	@ (800454c <sbrk_aligned+0x40>)
 8004510:	460c      	mov	r4, r1
 8004512:	6831      	ldr	r1, [r6, #0]
 8004514:	4605      	mov	r5, r0
 8004516:	b911      	cbnz	r1, 800451e <sbrk_aligned+0x12>
 8004518:	f000 f964 	bl	80047e4 <_sbrk_r>
 800451c:	6030      	str	r0, [r6, #0]
 800451e:	4621      	mov	r1, r4
 8004520:	4628      	mov	r0, r5
 8004522:	f000 f95f 	bl	80047e4 <_sbrk_r>
 8004526:	1c43      	adds	r3, r0, #1
 8004528:	d103      	bne.n	8004532 <sbrk_aligned+0x26>
 800452a:	f04f 34ff 	mov.w	r4, #4294967295
 800452e:	4620      	mov	r0, r4
 8004530:	bd70      	pop	{r4, r5, r6, pc}
 8004532:	1cc4      	adds	r4, r0, #3
 8004534:	f024 0403 	bic.w	r4, r4, #3
 8004538:	42a0      	cmp	r0, r4
 800453a:	d0f8      	beq.n	800452e <sbrk_aligned+0x22>
 800453c:	1a21      	subs	r1, r4, r0
 800453e:	4628      	mov	r0, r5
 8004540:	f000 f950 	bl	80047e4 <_sbrk_r>
 8004544:	3001      	adds	r0, #1
 8004546:	d1f2      	bne.n	800452e <sbrk_aligned+0x22>
 8004548:	e7ef      	b.n	800452a <sbrk_aligned+0x1e>
 800454a:	bf00      	nop
 800454c:	20000304 	.word	0x20000304

08004550 <_malloc_r>:
 8004550:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004554:	1ccd      	adds	r5, r1, #3
 8004556:	f025 0503 	bic.w	r5, r5, #3
 800455a:	3508      	adds	r5, #8
 800455c:	2d0c      	cmp	r5, #12
 800455e:	bf38      	it	cc
 8004560:	250c      	movcc	r5, #12
 8004562:	2d00      	cmp	r5, #0
 8004564:	4606      	mov	r6, r0
 8004566:	db01      	blt.n	800456c <_malloc_r+0x1c>
 8004568:	42a9      	cmp	r1, r5
 800456a:	d904      	bls.n	8004576 <_malloc_r+0x26>
 800456c:	230c      	movs	r3, #12
 800456e:	6033      	str	r3, [r6, #0]
 8004570:	2000      	movs	r0, #0
 8004572:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004576:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800464c <_malloc_r+0xfc>
 800457a:	f000 f869 	bl	8004650 <__malloc_lock>
 800457e:	f8d8 3000 	ldr.w	r3, [r8]
 8004582:	461c      	mov	r4, r3
 8004584:	bb44      	cbnz	r4, 80045d8 <_malloc_r+0x88>
 8004586:	4629      	mov	r1, r5
 8004588:	4630      	mov	r0, r6
 800458a:	f7ff ffbf 	bl	800450c <sbrk_aligned>
 800458e:	1c43      	adds	r3, r0, #1
 8004590:	4604      	mov	r4, r0
 8004592:	d158      	bne.n	8004646 <_malloc_r+0xf6>
 8004594:	f8d8 4000 	ldr.w	r4, [r8]
 8004598:	4627      	mov	r7, r4
 800459a:	2f00      	cmp	r7, #0
 800459c:	d143      	bne.n	8004626 <_malloc_r+0xd6>
 800459e:	2c00      	cmp	r4, #0
 80045a0:	d04b      	beq.n	800463a <_malloc_r+0xea>
 80045a2:	6823      	ldr	r3, [r4, #0]
 80045a4:	4639      	mov	r1, r7
 80045a6:	4630      	mov	r0, r6
 80045a8:	eb04 0903 	add.w	r9, r4, r3
 80045ac:	f000 f91a 	bl	80047e4 <_sbrk_r>
 80045b0:	4581      	cmp	r9, r0
 80045b2:	d142      	bne.n	800463a <_malloc_r+0xea>
 80045b4:	6821      	ldr	r1, [r4, #0]
 80045b6:	1a6d      	subs	r5, r5, r1
 80045b8:	4629      	mov	r1, r5
 80045ba:	4630      	mov	r0, r6
 80045bc:	f7ff ffa6 	bl	800450c <sbrk_aligned>
 80045c0:	3001      	adds	r0, #1
 80045c2:	d03a      	beq.n	800463a <_malloc_r+0xea>
 80045c4:	6823      	ldr	r3, [r4, #0]
 80045c6:	442b      	add	r3, r5
 80045c8:	6023      	str	r3, [r4, #0]
 80045ca:	f8d8 3000 	ldr.w	r3, [r8]
 80045ce:	685a      	ldr	r2, [r3, #4]
 80045d0:	bb62      	cbnz	r2, 800462c <_malloc_r+0xdc>
 80045d2:	f8c8 7000 	str.w	r7, [r8]
 80045d6:	e00f      	b.n	80045f8 <_malloc_r+0xa8>
 80045d8:	6822      	ldr	r2, [r4, #0]
 80045da:	1b52      	subs	r2, r2, r5
 80045dc:	d420      	bmi.n	8004620 <_malloc_r+0xd0>
 80045de:	2a0b      	cmp	r2, #11
 80045e0:	d917      	bls.n	8004612 <_malloc_r+0xc2>
 80045e2:	1961      	adds	r1, r4, r5
 80045e4:	42a3      	cmp	r3, r4
 80045e6:	6025      	str	r5, [r4, #0]
 80045e8:	bf18      	it	ne
 80045ea:	6059      	strne	r1, [r3, #4]
 80045ec:	6863      	ldr	r3, [r4, #4]
 80045ee:	bf08      	it	eq
 80045f0:	f8c8 1000 	streq.w	r1, [r8]
 80045f4:	5162      	str	r2, [r4, r5]
 80045f6:	604b      	str	r3, [r1, #4]
 80045f8:	4630      	mov	r0, r6
 80045fa:	f000 f82f 	bl	800465c <__malloc_unlock>
 80045fe:	f104 000b 	add.w	r0, r4, #11
 8004602:	1d23      	adds	r3, r4, #4
 8004604:	f020 0007 	bic.w	r0, r0, #7
 8004608:	1ac2      	subs	r2, r0, r3
 800460a:	bf1c      	itt	ne
 800460c:	1a1b      	subne	r3, r3, r0
 800460e:	50a3      	strne	r3, [r4, r2]
 8004610:	e7af      	b.n	8004572 <_malloc_r+0x22>
 8004612:	6862      	ldr	r2, [r4, #4]
 8004614:	42a3      	cmp	r3, r4
 8004616:	bf0c      	ite	eq
 8004618:	f8c8 2000 	streq.w	r2, [r8]
 800461c:	605a      	strne	r2, [r3, #4]
 800461e:	e7eb      	b.n	80045f8 <_malloc_r+0xa8>
 8004620:	4623      	mov	r3, r4
 8004622:	6864      	ldr	r4, [r4, #4]
 8004624:	e7ae      	b.n	8004584 <_malloc_r+0x34>
 8004626:	463c      	mov	r4, r7
 8004628:	687f      	ldr	r7, [r7, #4]
 800462a:	e7b6      	b.n	800459a <_malloc_r+0x4a>
 800462c:	461a      	mov	r2, r3
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	42a3      	cmp	r3, r4
 8004632:	d1fb      	bne.n	800462c <_malloc_r+0xdc>
 8004634:	2300      	movs	r3, #0
 8004636:	6053      	str	r3, [r2, #4]
 8004638:	e7de      	b.n	80045f8 <_malloc_r+0xa8>
 800463a:	230c      	movs	r3, #12
 800463c:	6033      	str	r3, [r6, #0]
 800463e:	4630      	mov	r0, r6
 8004640:	f000 f80c 	bl	800465c <__malloc_unlock>
 8004644:	e794      	b.n	8004570 <_malloc_r+0x20>
 8004646:	6005      	str	r5, [r0, #0]
 8004648:	e7d6      	b.n	80045f8 <_malloc_r+0xa8>
 800464a:	bf00      	nop
 800464c:	20000308 	.word	0x20000308

08004650 <__malloc_lock>:
 8004650:	4801      	ldr	r0, [pc, #4]	@ (8004658 <__malloc_lock+0x8>)
 8004652:	f7ff bee0 	b.w	8004416 <__retarget_lock_acquire_recursive>
 8004656:	bf00      	nop
 8004658:	20000300 	.word	0x20000300

0800465c <__malloc_unlock>:
 800465c:	4801      	ldr	r0, [pc, #4]	@ (8004664 <__malloc_unlock+0x8>)
 800465e:	f7ff bedb 	b.w	8004418 <__retarget_lock_release_recursive>
 8004662:	bf00      	nop
 8004664:	20000300 	.word	0x20000300

08004668 <__sflush_r>:
 8004668:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800466c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004670:	0716      	lsls	r6, r2, #28
 8004672:	4605      	mov	r5, r0
 8004674:	460c      	mov	r4, r1
 8004676:	d454      	bmi.n	8004722 <__sflush_r+0xba>
 8004678:	684b      	ldr	r3, [r1, #4]
 800467a:	2b00      	cmp	r3, #0
 800467c:	dc02      	bgt.n	8004684 <__sflush_r+0x1c>
 800467e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004680:	2b00      	cmp	r3, #0
 8004682:	dd48      	ble.n	8004716 <__sflush_r+0xae>
 8004684:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004686:	2e00      	cmp	r6, #0
 8004688:	d045      	beq.n	8004716 <__sflush_r+0xae>
 800468a:	2300      	movs	r3, #0
 800468c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004690:	682f      	ldr	r7, [r5, #0]
 8004692:	6a21      	ldr	r1, [r4, #32]
 8004694:	602b      	str	r3, [r5, #0]
 8004696:	d030      	beq.n	80046fa <__sflush_r+0x92>
 8004698:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800469a:	89a3      	ldrh	r3, [r4, #12]
 800469c:	0759      	lsls	r1, r3, #29
 800469e:	d505      	bpl.n	80046ac <__sflush_r+0x44>
 80046a0:	6863      	ldr	r3, [r4, #4]
 80046a2:	1ad2      	subs	r2, r2, r3
 80046a4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80046a6:	b10b      	cbz	r3, 80046ac <__sflush_r+0x44>
 80046a8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80046aa:	1ad2      	subs	r2, r2, r3
 80046ac:	2300      	movs	r3, #0
 80046ae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80046b0:	6a21      	ldr	r1, [r4, #32]
 80046b2:	4628      	mov	r0, r5
 80046b4:	47b0      	blx	r6
 80046b6:	1c43      	adds	r3, r0, #1
 80046b8:	89a3      	ldrh	r3, [r4, #12]
 80046ba:	d106      	bne.n	80046ca <__sflush_r+0x62>
 80046bc:	6829      	ldr	r1, [r5, #0]
 80046be:	291d      	cmp	r1, #29
 80046c0:	d82b      	bhi.n	800471a <__sflush_r+0xb2>
 80046c2:	4a2a      	ldr	r2, [pc, #168]	@ (800476c <__sflush_r+0x104>)
 80046c4:	40ca      	lsrs	r2, r1
 80046c6:	07d6      	lsls	r6, r2, #31
 80046c8:	d527      	bpl.n	800471a <__sflush_r+0xb2>
 80046ca:	2200      	movs	r2, #0
 80046cc:	6062      	str	r2, [r4, #4]
 80046ce:	04d9      	lsls	r1, r3, #19
 80046d0:	6922      	ldr	r2, [r4, #16]
 80046d2:	6022      	str	r2, [r4, #0]
 80046d4:	d504      	bpl.n	80046e0 <__sflush_r+0x78>
 80046d6:	1c42      	adds	r2, r0, #1
 80046d8:	d101      	bne.n	80046de <__sflush_r+0x76>
 80046da:	682b      	ldr	r3, [r5, #0]
 80046dc:	b903      	cbnz	r3, 80046e0 <__sflush_r+0x78>
 80046de:	6560      	str	r0, [r4, #84]	@ 0x54
 80046e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80046e2:	602f      	str	r7, [r5, #0]
 80046e4:	b1b9      	cbz	r1, 8004716 <__sflush_r+0xae>
 80046e6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80046ea:	4299      	cmp	r1, r3
 80046ec:	d002      	beq.n	80046f4 <__sflush_r+0x8c>
 80046ee:	4628      	mov	r0, r5
 80046f0:	f7ff feba 	bl	8004468 <_free_r>
 80046f4:	2300      	movs	r3, #0
 80046f6:	6363      	str	r3, [r4, #52]	@ 0x34
 80046f8:	e00d      	b.n	8004716 <__sflush_r+0xae>
 80046fa:	2301      	movs	r3, #1
 80046fc:	4628      	mov	r0, r5
 80046fe:	47b0      	blx	r6
 8004700:	4602      	mov	r2, r0
 8004702:	1c50      	adds	r0, r2, #1
 8004704:	d1c9      	bne.n	800469a <__sflush_r+0x32>
 8004706:	682b      	ldr	r3, [r5, #0]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d0c6      	beq.n	800469a <__sflush_r+0x32>
 800470c:	2b1d      	cmp	r3, #29
 800470e:	d001      	beq.n	8004714 <__sflush_r+0xac>
 8004710:	2b16      	cmp	r3, #22
 8004712:	d11e      	bne.n	8004752 <__sflush_r+0xea>
 8004714:	602f      	str	r7, [r5, #0]
 8004716:	2000      	movs	r0, #0
 8004718:	e022      	b.n	8004760 <__sflush_r+0xf8>
 800471a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800471e:	b21b      	sxth	r3, r3
 8004720:	e01b      	b.n	800475a <__sflush_r+0xf2>
 8004722:	690f      	ldr	r7, [r1, #16]
 8004724:	2f00      	cmp	r7, #0
 8004726:	d0f6      	beq.n	8004716 <__sflush_r+0xae>
 8004728:	0793      	lsls	r3, r2, #30
 800472a:	680e      	ldr	r6, [r1, #0]
 800472c:	bf08      	it	eq
 800472e:	694b      	ldreq	r3, [r1, #20]
 8004730:	600f      	str	r7, [r1, #0]
 8004732:	bf18      	it	ne
 8004734:	2300      	movne	r3, #0
 8004736:	eba6 0807 	sub.w	r8, r6, r7
 800473a:	608b      	str	r3, [r1, #8]
 800473c:	f1b8 0f00 	cmp.w	r8, #0
 8004740:	dde9      	ble.n	8004716 <__sflush_r+0xae>
 8004742:	6a21      	ldr	r1, [r4, #32]
 8004744:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004746:	4643      	mov	r3, r8
 8004748:	463a      	mov	r2, r7
 800474a:	4628      	mov	r0, r5
 800474c:	47b0      	blx	r6
 800474e:	2800      	cmp	r0, #0
 8004750:	dc08      	bgt.n	8004764 <__sflush_r+0xfc>
 8004752:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004756:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800475a:	81a3      	strh	r3, [r4, #12]
 800475c:	f04f 30ff 	mov.w	r0, #4294967295
 8004760:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004764:	4407      	add	r7, r0
 8004766:	eba8 0800 	sub.w	r8, r8, r0
 800476a:	e7e7      	b.n	800473c <__sflush_r+0xd4>
 800476c:	20400001 	.word	0x20400001

08004770 <_fflush_r>:
 8004770:	b538      	push	{r3, r4, r5, lr}
 8004772:	690b      	ldr	r3, [r1, #16]
 8004774:	4605      	mov	r5, r0
 8004776:	460c      	mov	r4, r1
 8004778:	b913      	cbnz	r3, 8004780 <_fflush_r+0x10>
 800477a:	2500      	movs	r5, #0
 800477c:	4628      	mov	r0, r5
 800477e:	bd38      	pop	{r3, r4, r5, pc}
 8004780:	b118      	cbz	r0, 800478a <_fflush_r+0x1a>
 8004782:	6a03      	ldr	r3, [r0, #32]
 8004784:	b90b      	cbnz	r3, 800478a <_fflush_r+0x1a>
 8004786:	f7ff fcf7 	bl	8004178 <__sinit>
 800478a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d0f3      	beq.n	800477a <_fflush_r+0xa>
 8004792:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004794:	07d0      	lsls	r0, r2, #31
 8004796:	d404      	bmi.n	80047a2 <_fflush_r+0x32>
 8004798:	0599      	lsls	r1, r3, #22
 800479a:	d402      	bmi.n	80047a2 <_fflush_r+0x32>
 800479c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800479e:	f7ff fe3a 	bl	8004416 <__retarget_lock_acquire_recursive>
 80047a2:	4628      	mov	r0, r5
 80047a4:	4621      	mov	r1, r4
 80047a6:	f7ff ff5f 	bl	8004668 <__sflush_r>
 80047aa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80047ac:	07da      	lsls	r2, r3, #31
 80047ae:	4605      	mov	r5, r0
 80047b0:	d4e4      	bmi.n	800477c <_fflush_r+0xc>
 80047b2:	89a3      	ldrh	r3, [r4, #12]
 80047b4:	059b      	lsls	r3, r3, #22
 80047b6:	d4e1      	bmi.n	800477c <_fflush_r+0xc>
 80047b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80047ba:	f7ff fe2d 	bl	8004418 <__retarget_lock_release_recursive>
 80047be:	e7dd      	b.n	800477c <_fflush_r+0xc>

080047c0 <fiprintf>:
 80047c0:	b40e      	push	{r1, r2, r3}
 80047c2:	b503      	push	{r0, r1, lr}
 80047c4:	4601      	mov	r1, r0
 80047c6:	ab03      	add	r3, sp, #12
 80047c8:	4805      	ldr	r0, [pc, #20]	@ (80047e0 <fiprintf+0x20>)
 80047ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80047ce:	6800      	ldr	r0, [r0, #0]
 80047d0:	9301      	str	r3, [sp, #4]
 80047d2:	f000 f847 	bl	8004864 <_vfiprintf_r>
 80047d6:	b002      	add	sp, #8
 80047d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80047dc:	b003      	add	sp, #12
 80047de:	4770      	bx	lr
 80047e0:	20000018 	.word	0x20000018

080047e4 <_sbrk_r>:
 80047e4:	b538      	push	{r3, r4, r5, lr}
 80047e6:	4d06      	ldr	r5, [pc, #24]	@ (8004800 <_sbrk_r+0x1c>)
 80047e8:	2300      	movs	r3, #0
 80047ea:	4604      	mov	r4, r0
 80047ec:	4608      	mov	r0, r1
 80047ee:	602b      	str	r3, [r5, #0]
 80047f0:	f7fc fda8 	bl	8001344 <_sbrk>
 80047f4:	1c43      	adds	r3, r0, #1
 80047f6:	d102      	bne.n	80047fe <_sbrk_r+0x1a>
 80047f8:	682b      	ldr	r3, [r5, #0]
 80047fa:	b103      	cbz	r3, 80047fe <_sbrk_r+0x1a>
 80047fc:	6023      	str	r3, [r4, #0]
 80047fe:	bd38      	pop	{r3, r4, r5, pc}
 8004800:	200002fc 	.word	0x200002fc

08004804 <abort>:
 8004804:	b508      	push	{r3, lr}
 8004806:	2006      	movs	r0, #6
 8004808:	f000 fb8c 	bl	8004f24 <raise>
 800480c:	2001      	movs	r0, #1
 800480e:	f7fc fd21 	bl	8001254 <_exit>

08004812 <__sfputc_r>:
 8004812:	6893      	ldr	r3, [r2, #8]
 8004814:	3b01      	subs	r3, #1
 8004816:	2b00      	cmp	r3, #0
 8004818:	b410      	push	{r4}
 800481a:	6093      	str	r3, [r2, #8]
 800481c:	da08      	bge.n	8004830 <__sfputc_r+0x1e>
 800481e:	6994      	ldr	r4, [r2, #24]
 8004820:	42a3      	cmp	r3, r4
 8004822:	db01      	blt.n	8004828 <__sfputc_r+0x16>
 8004824:	290a      	cmp	r1, #10
 8004826:	d103      	bne.n	8004830 <__sfputc_r+0x1e>
 8004828:	f85d 4b04 	ldr.w	r4, [sp], #4
 800482c:	f000 babe 	b.w	8004dac <__swbuf_r>
 8004830:	6813      	ldr	r3, [r2, #0]
 8004832:	1c58      	adds	r0, r3, #1
 8004834:	6010      	str	r0, [r2, #0]
 8004836:	7019      	strb	r1, [r3, #0]
 8004838:	4608      	mov	r0, r1
 800483a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800483e:	4770      	bx	lr

08004840 <__sfputs_r>:
 8004840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004842:	4606      	mov	r6, r0
 8004844:	460f      	mov	r7, r1
 8004846:	4614      	mov	r4, r2
 8004848:	18d5      	adds	r5, r2, r3
 800484a:	42ac      	cmp	r4, r5
 800484c:	d101      	bne.n	8004852 <__sfputs_r+0x12>
 800484e:	2000      	movs	r0, #0
 8004850:	e007      	b.n	8004862 <__sfputs_r+0x22>
 8004852:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004856:	463a      	mov	r2, r7
 8004858:	4630      	mov	r0, r6
 800485a:	f7ff ffda 	bl	8004812 <__sfputc_r>
 800485e:	1c43      	adds	r3, r0, #1
 8004860:	d1f3      	bne.n	800484a <__sfputs_r+0xa>
 8004862:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004864 <_vfiprintf_r>:
 8004864:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004868:	460d      	mov	r5, r1
 800486a:	b09d      	sub	sp, #116	@ 0x74
 800486c:	4614      	mov	r4, r2
 800486e:	4698      	mov	r8, r3
 8004870:	4606      	mov	r6, r0
 8004872:	b118      	cbz	r0, 800487c <_vfiprintf_r+0x18>
 8004874:	6a03      	ldr	r3, [r0, #32]
 8004876:	b90b      	cbnz	r3, 800487c <_vfiprintf_r+0x18>
 8004878:	f7ff fc7e 	bl	8004178 <__sinit>
 800487c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800487e:	07d9      	lsls	r1, r3, #31
 8004880:	d405      	bmi.n	800488e <_vfiprintf_r+0x2a>
 8004882:	89ab      	ldrh	r3, [r5, #12]
 8004884:	059a      	lsls	r2, r3, #22
 8004886:	d402      	bmi.n	800488e <_vfiprintf_r+0x2a>
 8004888:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800488a:	f7ff fdc4 	bl	8004416 <__retarget_lock_acquire_recursive>
 800488e:	89ab      	ldrh	r3, [r5, #12]
 8004890:	071b      	lsls	r3, r3, #28
 8004892:	d501      	bpl.n	8004898 <_vfiprintf_r+0x34>
 8004894:	692b      	ldr	r3, [r5, #16]
 8004896:	b99b      	cbnz	r3, 80048c0 <_vfiprintf_r+0x5c>
 8004898:	4629      	mov	r1, r5
 800489a:	4630      	mov	r0, r6
 800489c:	f000 fac4 	bl	8004e28 <__swsetup_r>
 80048a0:	b170      	cbz	r0, 80048c0 <_vfiprintf_r+0x5c>
 80048a2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80048a4:	07dc      	lsls	r4, r3, #31
 80048a6:	d504      	bpl.n	80048b2 <_vfiprintf_r+0x4e>
 80048a8:	f04f 30ff 	mov.w	r0, #4294967295
 80048ac:	b01d      	add	sp, #116	@ 0x74
 80048ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048b2:	89ab      	ldrh	r3, [r5, #12]
 80048b4:	0598      	lsls	r0, r3, #22
 80048b6:	d4f7      	bmi.n	80048a8 <_vfiprintf_r+0x44>
 80048b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80048ba:	f7ff fdad 	bl	8004418 <__retarget_lock_release_recursive>
 80048be:	e7f3      	b.n	80048a8 <_vfiprintf_r+0x44>
 80048c0:	2300      	movs	r3, #0
 80048c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80048c4:	2320      	movs	r3, #32
 80048c6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80048ca:	f8cd 800c 	str.w	r8, [sp, #12]
 80048ce:	2330      	movs	r3, #48	@ 0x30
 80048d0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004a80 <_vfiprintf_r+0x21c>
 80048d4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80048d8:	f04f 0901 	mov.w	r9, #1
 80048dc:	4623      	mov	r3, r4
 80048de:	469a      	mov	sl, r3
 80048e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80048e4:	b10a      	cbz	r2, 80048ea <_vfiprintf_r+0x86>
 80048e6:	2a25      	cmp	r2, #37	@ 0x25
 80048e8:	d1f9      	bne.n	80048de <_vfiprintf_r+0x7a>
 80048ea:	ebba 0b04 	subs.w	fp, sl, r4
 80048ee:	d00b      	beq.n	8004908 <_vfiprintf_r+0xa4>
 80048f0:	465b      	mov	r3, fp
 80048f2:	4622      	mov	r2, r4
 80048f4:	4629      	mov	r1, r5
 80048f6:	4630      	mov	r0, r6
 80048f8:	f7ff ffa2 	bl	8004840 <__sfputs_r>
 80048fc:	3001      	adds	r0, #1
 80048fe:	f000 80a7 	beq.w	8004a50 <_vfiprintf_r+0x1ec>
 8004902:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004904:	445a      	add	r2, fp
 8004906:	9209      	str	r2, [sp, #36]	@ 0x24
 8004908:	f89a 3000 	ldrb.w	r3, [sl]
 800490c:	2b00      	cmp	r3, #0
 800490e:	f000 809f 	beq.w	8004a50 <_vfiprintf_r+0x1ec>
 8004912:	2300      	movs	r3, #0
 8004914:	f04f 32ff 	mov.w	r2, #4294967295
 8004918:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800491c:	f10a 0a01 	add.w	sl, sl, #1
 8004920:	9304      	str	r3, [sp, #16]
 8004922:	9307      	str	r3, [sp, #28]
 8004924:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004928:	931a      	str	r3, [sp, #104]	@ 0x68
 800492a:	4654      	mov	r4, sl
 800492c:	2205      	movs	r2, #5
 800492e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004932:	4853      	ldr	r0, [pc, #332]	@ (8004a80 <_vfiprintf_r+0x21c>)
 8004934:	f7fb fc64 	bl	8000200 <memchr>
 8004938:	9a04      	ldr	r2, [sp, #16]
 800493a:	b9d8      	cbnz	r0, 8004974 <_vfiprintf_r+0x110>
 800493c:	06d1      	lsls	r1, r2, #27
 800493e:	bf44      	itt	mi
 8004940:	2320      	movmi	r3, #32
 8004942:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004946:	0713      	lsls	r3, r2, #28
 8004948:	bf44      	itt	mi
 800494a:	232b      	movmi	r3, #43	@ 0x2b
 800494c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004950:	f89a 3000 	ldrb.w	r3, [sl]
 8004954:	2b2a      	cmp	r3, #42	@ 0x2a
 8004956:	d015      	beq.n	8004984 <_vfiprintf_r+0x120>
 8004958:	9a07      	ldr	r2, [sp, #28]
 800495a:	4654      	mov	r4, sl
 800495c:	2000      	movs	r0, #0
 800495e:	f04f 0c0a 	mov.w	ip, #10
 8004962:	4621      	mov	r1, r4
 8004964:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004968:	3b30      	subs	r3, #48	@ 0x30
 800496a:	2b09      	cmp	r3, #9
 800496c:	d94b      	bls.n	8004a06 <_vfiprintf_r+0x1a2>
 800496e:	b1b0      	cbz	r0, 800499e <_vfiprintf_r+0x13a>
 8004970:	9207      	str	r2, [sp, #28]
 8004972:	e014      	b.n	800499e <_vfiprintf_r+0x13a>
 8004974:	eba0 0308 	sub.w	r3, r0, r8
 8004978:	fa09 f303 	lsl.w	r3, r9, r3
 800497c:	4313      	orrs	r3, r2
 800497e:	9304      	str	r3, [sp, #16]
 8004980:	46a2      	mov	sl, r4
 8004982:	e7d2      	b.n	800492a <_vfiprintf_r+0xc6>
 8004984:	9b03      	ldr	r3, [sp, #12]
 8004986:	1d19      	adds	r1, r3, #4
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	9103      	str	r1, [sp, #12]
 800498c:	2b00      	cmp	r3, #0
 800498e:	bfbb      	ittet	lt
 8004990:	425b      	neglt	r3, r3
 8004992:	f042 0202 	orrlt.w	r2, r2, #2
 8004996:	9307      	strge	r3, [sp, #28]
 8004998:	9307      	strlt	r3, [sp, #28]
 800499a:	bfb8      	it	lt
 800499c:	9204      	strlt	r2, [sp, #16]
 800499e:	7823      	ldrb	r3, [r4, #0]
 80049a0:	2b2e      	cmp	r3, #46	@ 0x2e
 80049a2:	d10a      	bne.n	80049ba <_vfiprintf_r+0x156>
 80049a4:	7863      	ldrb	r3, [r4, #1]
 80049a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80049a8:	d132      	bne.n	8004a10 <_vfiprintf_r+0x1ac>
 80049aa:	9b03      	ldr	r3, [sp, #12]
 80049ac:	1d1a      	adds	r2, r3, #4
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	9203      	str	r2, [sp, #12]
 80049b2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80049b6:	3402      	adds	r4, #2
 80049b8:	9305      	str	r3, [sp, #20]
 80049ba:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004a90 <_vfiprintf_r+0x22c>
 80049be:	7821      	ldrb	r1, [r4, #0]
 80049c0:	2203      	movs	r2, #3
 80049c2:	4650      	mov	r0, sl
 80049c4:	f7fb fc1c 	bl	8000200 <memchr>
 80049c8:	b138      	cbz	r0, 80049da <_vfiprintf_r+0x176>
 80049ca:	9b04      	ldr	r3, [sp, #16]
 80049cc:	eba0 000a 	sub.w	r0, r0, sl
 80049d0:	2240      	movs	r2, #64	@ 0x40
 80049d2:	4082      	lsls	r2, r0
 80049d4:	4313      	orrs	r3, r2
 80049d6:	3401      	adds	r4, #1
 80049d8:	9304      	str	r3, [sp, #16]
 80049da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80049de:	4829      	ldr	r0, [pc, #164]	@ (8004a84 <_vfiprintf_r+0x220>)
 80049e0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80049e4:	2206      	movs	r2, #6
 80049e6:	f7fb fc0b 	bl	8000200 <memchr>
 80049ea:	2800      	cmp	r0, #0
 80049ec:	d03f      	beq.n	8004a6e <_vfiprintf_r+0x20a>
 80049ee:	4b26      	ldr	r3, [pc, #152]	@ (8004a88 <_vfiprintf_r+0x224>)
 80049f0:	bb1b      	cbnz	r3, 8004a3a <_vfiprintf_r+0x1d6>
 80049f2:	9b03      	ldr	r3, [sp, #12]
 80049f4:	3307      	adds	r3, #7
 80049f6:	f023 0307 	bic.w	r3, r3, #7
 80049fa:	3308      	adds	r3, #8
 80049fc:	9303      	str	r3, [sp, #12]
 80049fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a00:	443b      	add	r3, r7
 8004a02:	9309      	str	r3, [sp, #36]	@ 0x24
 8004a04:	e76a      	b.n	80048dc <_vfiprintf_r+0x78>
 8004a06:	fb0c 3202 	mla	r2, ip, r2, r3
 8004a0a:	460c      	mov	r4, r1
 8004a0c:	2001      	movs	r0, #1
 8004a0e:	e7a8      	b.n	8004962 <_vfiprintf_r+0xfe>
 8004a10:	2300      	movs	r3, #0
 8004a12:	3401      	adds	r4, #1
 8004a14:	9305      	str	r3, [sp, #20]
 8004a16:	4619      	mov	r1, r3
 8004a18:	f04f 0c0a 	mov.w	ip, #10
 8004a1c:	4620      	mov	r0, r4
 8004a1e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004a22:	3a30      	subs	r2, #48	@ 0x30
 8004a24:	2a09      	cmp	r2, #9
 8004a26:	d903      	bls.n	8004a30 <_vfiprintf_r+0x1cc>
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d0c6      	beq.n	80049ba <_vfiprintf_r+0x156>
 8004a2c:	9105      	str	r1, [sp, #20]
 8004a2e:	e7c4      	b.n	80049ba <_vfiprintf_r+0x156>
 8004a30:	fb0c 2101 	mla	r1, ip, r1, r2
 8004a34:	4604      	mov	r4, r0
 8004a36:	2301      	movs	r3, #1
 8004a38:	e7f0      	b.n	8004a1c <_vfiprintf_r+0x1b8>
 8004a3a:	ab03      	add	r3, sp, #12
 8004a3c:	9300      	str	r3, [sp, #0]
 8004a3e:	462a      	mov	r2, r5
 8004a40:	4b12      	ldr	r3, [pc, #72]	@ (8004a8c <_vfiprintf_r+0x228>)
 8004a42:	a904      	add	r1, sp, #16
 8004a44:	4630      	mov	r0, r6
 8004a46:	f3af 8000 	nop.w
 8004a4a:	4607      	mov	r7, r0
 8004a4c:	1c78      	adds	r0, r7, #1
 8004a4e:	d1d6      	bne.n	80049fe <_vfiprintf_r+0x19a>
 8004a50:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004a52:	07d9      	lsls	r1, r3, #31
 8004a54:	d405      	bmi.n	8004a62 <_vfiprintf_r+0x1fe>
 8004a56:	89ab      	ldrh	r3, [r5, #12]
 8004a58:	059a      	lsls	r2, r3, #22
 8004a5a:	d402      	bmi.n	8004a62 <_vfiprintf_r+0x1fe>
 8004a5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004a5e:	f7ff fcdb 	bl	8004418 <__retarget_lock_release_recursive>
 8004a62:	89ab      	ldrh	r3, [r5, #12]
 8004a64:	065b      	lsls	r3, r3, #25
 8004a66:	f53f af1f 	bmi.w	80048a8 <_vfiprintf_r+0x44>
 8004a6a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004a6c:	e71e      	b.n	80048ac <_vfiprintf_r+0x48>
 8004a6e:	ab03      	add	r3, sp, #12
 8004a70:	9300      	str	r3, [sp, #0]
 8004a72:	462a      	mov	r2, r5
 8004a74:	4b05      	ldr	r3, [pc, #20]	@ (8004a8c <_vfiprintf_r+0x228>)
 8004a76:	a904      	add	r1, sp, #16
 8004a78:	4630      	mov	r0, r6
 8004a7a:	f000 f879 	bl	8004b70 <_printf_i>
 8004a7e:	e7e4      	b.n	8004a4a <_vfiprintf_r+0x1e6>
 8004a80:	0800529a 	.word	0x0800529a
 8004a84:	080052a4 	.word	0x080052a4
 8004a88:	00000000 	.word	0x00000000
 8004a8c:	08004841 	.word	0x08004841
 8004a90:	080052a0 	.word	0x080052a0

08004a94 <_printf_common>:
 8004a94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a98:	4616      	mov	r6, r2
 8004a9a:	4698      	mov	r8, r3
 8004a9c:	688a      	ldr	r2, [r1, #8]
 8004a9e:	690b      	ldr	r3, [r1, #16]
 8004aa0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	bfb8      	it	lt
 8004aa8:	4613      	movlt	r3, r2
 8004aaa:	6033      	str	r3, [r6, #0]
 8004aac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004ab0:	4607      	mov	r7, r0
 8004ab2:	460c      	mov	r4, r1
 8004ab4:	b10a      	cbz	r2, 8004aba <_printf_common+0x26>
 8004ab6:	3301      	adds	r3, #1
 8004ab8:	6033      	str	r3, [r6, #0]
 8004aba:	6823      	ldr	r3, [r4, #0]
 8004abc:	0699      	lsls	r1, r3, #26
 8004abe:	bf42      	ittt	mi
 8004ac0:	6833      	ldrmi	r3, [r6, #0]
 8004ac2:	3302      	addmi	r3, #2
 8004ac4:	6033      	strmi	r3, [r6, #0]
 8004ac6:	6825      	ldr	r5, [r4, #0]
 8004ac8:	f015 0506 	ands.w	r5, r5, #6
 8004acc:	d106      	bne.n	8004adc <_printf_common+0x48>
 8004ace:	f104 0a19 	add.w	sl, r4, #25
 8004ad2:	68e3      	ldr	r3, [r4, #12]
 8004ad4:	6832      	ldr	r2, [r6, #0]
 8004ad6:	1a9b      	subs	r3, r3, r2
 8004ad8:	42ab      	cmp	r3, r5
 8004ada:	dc26      	bgt.n	8004b2a <_printf_common+0x96>
 8004adc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004ae0:	6822      	ldr	r2, [r4, #0]
 8004ae2:	3b00      	subs	r3, #0
 8004ae4:	bf18      	it	ne
 8004ae6:	2301      	movne	r3, #1
 8004ae8:	0692      	lsls	r2, r2, #26
 8004aea:	d42b      	bmi.n	8004b44 <_printf_common+0xb0>
 8004aec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004af0:	4641      	mov	r1, r8
 8004af2:	4638      	mov	r0, r7
 8004af4:	47c8      	blx	r9
 8004af6:	3001      	adds	r0, #1
 8004af8:	d01e      	beq.n	8004b38 <_printf_common+0xa4>
 8004afa:	6823      	ldr	r3, [r4, #0]
 8004afc:	6922      	ldr	r2, [r4, #16]
 8004afe:	f003 0306 	and.w	r3, r3, #6
 8004b02:	2b04      	cmp	r3, #4
 8004b04:	bf02      	ittt	eq
 8004b06:	68e5      	ldreq	r5, [r4, #12]
 8004b08:	6833      	ldreq	r3, [r6, #0]
 8004b0a:	1aed      	subeq	r5, r5, r3
 8004b0c:	68a3      	ldr	r3, [r4, #8]
 8004b0e:	bf0c      	ite	eq
 8004b10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004b14:	2500      	movne	r5, #0
 8004b16:	4293      	cmp	r3, r2
 8004b18:	bfc4      	itt	gt
 8004b1a:	1a9b      	subgt	r3, r3, r2
 8004b1c:	18ed      	addgt	r5, r5, r3
 8004b1e:	2600      	movs	r6, #0
 8004b20:	341a      	adds	r4, #26
 8004b22:	42b5      	cmp	r5, r6
 8004b24:	d11a      	bne.n	8004b5c <_printf_common+0xc8>
 8004b26:	2000      	movs	r0, #0
 8004b28:	e008      	b.n	8004b3c <_printf_common+0xa8>
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	4652      	mov	r2, sl
 8004b2e:	4641      	mov	r1, r8
 8004b30:	4638      	mov	r0, r7
 8004b32:	47c8      	blx	r9
 8004b34:	3001      	adds	r0, #1
 8004b36:	d103      	bne.n	8004b40 <_printf_common+0xac>
 8004b38:	f04f 30ff 	mov.w	r0, #4294967295
 8004b3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b40:	3501      	adds	r5, #1
 8004b42:	e7c6      	b.n	8004ad2 <_printf_common+0x3e>
 8004b44:	18e1      	adds	r1, r4, r3
 8004b46:	1c5a      	adds	r2, r3, #1
 8004b48:	2030      	movs	r0, #48	@ 0x30
 8004b4a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004b4e:	4422      	add	r2, r4
 8004b50:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004b54:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004b58:	3302      	adds	r3, #2
 8004b5a:	e7c7      	b.n	8004aec <_printf_common+0x58>
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	4622      	mov	r2, r4
 8004b60:	4641      	mov	r1, r8
 8004b62:	4638      	mov	r0, r7
 8004b64:	47c8      	blx	r9
 8004b66:	3001      	adds	r0, #1
 8004b68:	d0e6      	beq.n	8004b38 <_printf_common+0xa4>
 8004b6a:	3601      	adds	r6, #1
 8004b6c:	e7d9      	b.n	8004b22 <_printf_common+0x8e>
	...

08004b70 <_printf_i>:
 8004b70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004b74:	7e0f      	ldrb	r7, [r1, #24]
 8004b76:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004b78:	2f78      	cmp	r7, #120	@ 0x78
 8004b7a:	4691      	mov	r9, r2
 8004b7c:	4680      	mov	r8, r0
 8004b7e:	460c      	mov	r4, r1
 8004b80:	469a      	mov	sl, r3
 8004b82:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004b86:	d807      	bhi.n	8004b98 <_printf_i+0x28>
 8004b88:	2f62      	cmp	r7, #98	@ 0x62
 8004b8a:	d80a      	bhi.n	8004ba2 <_printf_i+0x32>
 8004b8c:	2f00      	cmp	r7, #0
 8004b8e:	f000 80d1 	beq.w	8004d34 <_printf_i+0x1c4>
 8004b92:	2f58      	cmp	r7, #88	@ 0x58
 8004b94:	f000 80b8 	beq.w	8004d08 <_printf_i+0x198>
 8004b98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004b9c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004ba0:	e03a      	b.n	8004c18 <_printf_i+0xa8>
 8004ba2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004ba6:	2b15      	cmp	r3, #21
 8004ba8:	d8f6      	bhi.n	8004b98 <_printf_i+0x28>
 8004baa:	a101      	add	r1, pc, #4	@ (adr r1, 8004bb0 <_printf_i+0x40>)
 8004bac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004bb0:	08004c09 	.word	0x08004c09
 8004bb4:	08004c1d 	.word	0x08004c1d
 8004bb8:	08004b99 	.word	0x08004b99
 8004bbc:	08004b99 	.word	0x08004b99
 8004bc0:	08004b99 	.word	0x08004b99
 8004bc4:	08004b99 	.word	0x08004b99
 8004bc8:	08004c1d 	.word	0x08004c1d
 8004bcc:	08004b99 	.word	0x08004b99
 8004bd0:	08004b99 	.word	0x08004b99
 8004bd4:	08004b99 	.word	0x08004b99
 8004bd8:	08004b99 	.word	0x08004b99
 8004bdc:	08004d1b 	.word	0x08004d1b
 8004be0:	08004c47 	.word	0x08004c47
 8004be4:	08004cd5 	.word	0x08004cd5
 8004be8:	08004b99 	.word	0x08004b99
 8004bec:	08004b99 	.word	0x08004b99
 8004bf0:	08004d3d 	.word	0x08004d3d
 8004bf4:	08004b99 	.word	0x08004b99
 8004bf8:	08004c47 	.word	0x08004c47
 8004bfc:	08004b99 	.word	0x08004b99
 8004c00:	08004b99 	.word	0x08004b99
 8004c04:	08004cdd 	.word	0x08004cdd
 8004c08:	6833      	ldr	r3, [r6, #0]
 8004c0a:	1d1a      	adds	r2, r3, #4
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	6032      	str	r2, [r6, #0]
 8004c10:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004c14:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004c18:	2301      	movs	r3, #1
 8004c1a:	e09c      	b.n	8004d56 <_printf_i+0x1e6>
 8004c1c:	6833      	ldr	r3, [r6, #0]
 8004c1e:	6820      	ldr	r0, [r4, #0]
 8004c20:	1d19      	adds	r1, r3, #4
 8004c22:	6031      	str	r1, [r6, #0]
 8004c24:	0606      	lsls	r6, r0, #24
 8004c26:	d501      	bpl.n	8004c2c <_printf_i+0xbc>
 8004c28:	681d      	ldr	r5, [r3, #0]
 8004c2a:	e003      	b.n	8004c34 <_printf_i+0xc4>
 8004c2c:	0645      	lsls	r5, r0, #25
 8004c2e:	d5fb      	bpl.n	8004c28 <_printf_i+0xb8>
 8004c30:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004c34:	2d00      	cmp	r5, #0
 8004c36:	da03      	bge.n	8004c40 <_printf_i+0xd0>
 8004c38:	232d      	movs	r3, #45	@ 0x2d
 8004c3a:	426d      	negs	r5, r5
 8004c3c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004c40:	4858      	ldr	r0, [pc, #352]	@ (8004da4 <_printf_i+0x234>)
 8004c42:	230a      	movs	r3, #10
 8004c44:	e011      	b.n	8004c6a <_printf_i+0xfa>
 8004c46:	6821      	ldr	r1, [r4, #0]
 8004c48:	6833      	ldr	r3, [r6, #0]
 8004c4a:	0608      	lsls	r0, r1, #24
 8004c4c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004c50:	d402      	bmi.n	8004c58 <_printf_i+0xe8>
 8004c52:	0649      	lsls	r1, r1, #25
 8004c54:	bf48      	it	mi
 8004c56:	b2ad      	uxthmi	r5, r5
 8004c58:	2f6f      	cmp	r7, #111	@ 0x6f
 8004c5a:	4852      	ldr	r0, [pc, #328]	@ (8004da4 <_printf_i+0x234>)
 8004c5c:	6033      	str	r3, [r6, #0]
 8004c5e:	bf14      	ite	ne
 8004c60:	230a      	movne	r3, #10
 8004c62:	2308      	moveq	r3, #8
 8004c64:	2100      	movs	r1, #0
 8004c66:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004c6a:	6866      	ldr	r6, [r4, #4]
 8004c6c:	60a6      	str	r6, [r4, #8]
 8004c6e:	2e00      	cmp	r6, #0
 8004c70:	db05      	blt.n	8004c7e <_printf_i+0x10e>
 8004c72:	6821      	ldr	r1, [r4, #0]
 8004c74:	432e      	orrs	r6, r5
 8004c76:	f021 0104 	bic.w	r1, r1, #4
 8004c7a:	6021      	str	r1, [r4, #0]
 8004c7c:	d04b      	beq.n	8004d16 <_printf_i+0x1a6>
 8004c7e:	4616      	mov	r6, r2
 8004c80:	fbb5 f1f3 	udiv	r1, r5, r3
 8004c84:	fb03 5711 	mls	r7, r3, r1, r5
 8004c88:	5dc7      	ldrb	r7, [r0, r7]
 8004c8a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004c8e:	462f      	mov	r7, r5
 8004c90:	42bb      	cmp	r3, r7
 8004c92:	460d      	mov	r5, r1
 8004c94:	d9f4      	bls.n	8004c80 <_printf_i+0x110>
 8004c96:	2b08      	cmp	r3, #8
 8004c98:	d10b      	bne.n	8004cb2 <_printf_i+0x142>
 8004c9a:	6823      	ldr	r3, [r4, #0]
 8004c9c:	07df      	lsls	r7, r3, #31
 8004c9e:	d508      	bpl.n	8004cb2 <_printf_i+0x142>
 8004ca0:	6923      	ldr	r3, [r4, #16]
 8004ca2:	6861      	ldr	r1, [r4, #4]
 8004ca4:	4299      	cmp	r1, r3
 8004ca6:	bfde      	ittt	le
 8004ca8:	2330      	movle	r3, #48	@ 0x30
 8004caa:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004cae:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004cb2:	1b92      	subs	r2, r2, r6
 8004cb4:	6122      	str	r2, [r4, #16]
 8004cb6:	f8cd a000 	str.w	sl, [sp]
 8004cba:	464b      	mov	r3, r9
 8004cbc:	aa03      	add	r2, sp, #12
 8004cbe:	4621      	mov	r1, r4
 8004cc0:	4640      	mov	r0, r8
 8004cc2:	f7ff fee7 	bl	8004a94 <_printf_common>
 8004cc6:	3001      	adds	r0, #1
 8004cc8:	d14a      	bne.n	8004d60 <_printf_i+0x1f0>
 8004cca:	f04f 30ff 	mov.w	r0, #4294967295
 8004cce:	b004      	add	sp, #16
 8004cd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cd4:	6823      	ldr	r3, [r4, #0]
 8004cd6:	f043 0320 	orr.w	r3, r3, #32
 8004cda:	6023      	str	r3, [r4, #0]
 8004cdc:	4832      	ldr	r0, [pc, #200]	@ (8004da8 <_printf_i+0x238>)
 8004cde:	2778      	movs	r7, #120	@ 0x78
 8004ce0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004ce4:	6823      	ldr	r3, [r4, #0]
 8004ce6:	6831      	ldr	r1, [r6, #0]
 8004ce8:	061f      	lsls	r7, r3, #24
 8004cea:	f851 5b04 	ldr.w	r5, [r1], #4
 8004cee:	d402      	bmi.n	8004cf6 <_printf_i+0x186>
 8004cf0:	065f      	lsls	r7, r3, #25
 8004cf2:	bf48      	it	mi
 8004cf4:	b2ad      	uxthmi	r5, r5
 8004cf6:	6031      	str	r1, [r6, #0]
 8004cf8:	07d9      	lsls	r1, r3, #31
 8004cfa:	bf44      	itt	mi
 8004cfc:	f043 0320 	orrmi.w	r3, r3, #32
 8004d00:	6023      	strmi	r3, [r4, #0]
 8004d02:	b11d      	cbz	r5, 8004d0c <_printf_i+0x19c>
 8004d04:	2310      	movs	r3, #16
 8004d06:	e7ad      	b.n	8004c64 <_printf_i+0xf4>
 8004d08:	4826      	ldr	r0, [pc, #152]	@ (8004da4 <_printf_i+0x234>)
 8004d0a:	e7e9      	b.n	8004ce0 <_printf_i+0x170>
 8004d0c:	6823      	ldr	r3, [r4, #0]
 8004d0e:	f023 0320 	bic.w	r3, r3, #32
 8004d12:	6023      	str	r3, [r4, #0]
 8004d14:	e7f6      	b.n	8004d04 <_printf_i+0x194>
 8004d16:	4616      	mov	r6, r2
 8004d18:	e7bd      	b.n	8004c96 <_printf_i+0x126>
 8004d1a:	6833      	ldr	r3, [r6, #0]
 8004d1c:	6825      	ldr	r5, [r4, #0]
 8004d1e:	6961      	ldr	r1, [r4, #20]
 8004d20:	1d18      	adds	r0, r3, #4
 8004d22:	6030      	str	r0, [r6, #0]
 8004d24:	062e      	lsls	r6, r5, #24
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	d501      	bpl.n	8004d2e <_printf_i+0x1be>
 8004d2a:	6019      	str	r1, [r3, #0]
 8004d2c:	e002      	b.n	8004d34 <_printf_i+0x1c4>
 8004d2e:	0668      	lsls	r0, r5, #25
 8004d30:	d5fb      	bpl.n	8004d2a <_printf_i+0x1ba>
 8004d32:	8019      	strh	r1, [r3, #0]
 8004d34:	2300      	movs	r3, #0
 8004d36:	6123      	str	r3, [r4, #16]
 8004d38:	4616      	mov	r6, r2
 8004d3a:	e7bc      	b.n	8004cb6 <_printf_i+0x146>
 8004d3c:	6833      	ldr	r3, [r6, #0]
 8004d3e:	1d1a      	adds	r2, r3, #4
 8004d40:	6032      	str	r2, [r6, #0]
 8004d42:	681e      	ldr	r6, [r3, #0]
 8004d44:	6862      	ldr	r2, [r4, #4]
 8004d46:	2100      	movs	r1, #0
 8004d48:	4630      	mov	r0, r6
 8004d4a:	f7fb fa59 	bl	8000200 <memchr>
 8004d4e:	b108      	cbz	r0, 8004d54 <_printf_i+0x1e4>
 8004d50:	1b80      	subs	r0, r0, r6
 8004d52:	6060      	str	r0, [r4, #4]
 8004d54:	6863      	ldr	r3, [r4, #4]
 8004d56:	6123      	str	r3, [r4, #16]
 8004d58:	2300      	movs	r3, #0
 8004d5a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004d5e:	e7aa      	b.n	8004cb6 <_printf_i+0x146>
 8004d60:	6923      	ldr	r3, [r4, #16]
 8004d62:	4632      	mov	r2, r6
 8004d64:	4649      	mov	r1, r9
 8004d66:	4640      	mov	r0, r8
 8004d68:	47d0      	blx	sl
 8004d6a:	3001      	adds	r0, #1
 8004d6c:	d0ad      	beq.n	8004cca <_printf_i+0x15a>
 8004d6e:	6823      	ldr	r3, [r4, #0]
 8004d70:	079b      	lsls	r3, r3, #30
 8004d72:	d413      	bmi.n	8004d9c <_printf_i+0x22c>
 8004d74:	68e0      	ldr	r0, [r4, #12]
 8004d76:	9b03      	ldr	r3, [sp, #12]
 8004d78:	4298      	cmp	r0, r3
 8004d7a:	bfb8      	it	lt
 8004d7c:	4618      	movlt	r0, r3
 8004d7e:	e7a6      	b.n	8004cce <_printf_i+0x15e>
 8004d80:	2301      	movs	r3, #1
 8004d82:	4632      	mov	r2, r6
 8004d84:	4649      	mov	r1, r9
 8004d86:	4640      	mov	r0, r8
 8004d88:	47d0      	blx	sl
 8004d8a:	3001      	adds	r0, #1
 8004d8c:	d09d      	beq.n	8004cca <_printf_i+0x15a>
 8004d8e:	3501      	adds	r5, #1
 8004d90:	68e3      	ldr	r3, [r4, #12]
 8004d92:	9903      	ldr	r1, [sp, #12]
 8004d94:	1a5b      	subs	r3, r3, r1
 8004d96:	42ab      	cmp	r3, r5
 8004d98:	dcf2      	bgt.n	8004d80 <_printf_i+0x210>
 8004d9a:	e7eb      	b.n	8004d74 <_printf_i+0x204>
 8004d9c:	2500      	movs	r5, #0
 8004d9e:	f104 0619 	add.w	r6, r4, #25
 8004da2:	e7f5      	b.n	8004d90 <_printf_i+0x220>
 8004da4:	080052ab 	.word	0x080052ab
 8004da8:	080052bc 	.word	0x080052bc

08004dac <__swbuf_r>:
 8004dac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dae:	460e      	mov	r6, r1
 8004db0:	4614      	mov	r4, r2
 8004db2:	4605      	mov	r5, r0
 8004db4:	b118      	cbz	r0, 8004dbe <__swbuf_r+0x12>
 8004db6:	6a03      	ldr	r3, [r0, #32]
 8004db8:	b90b      	cbnz	r3, 8004dbe <__swbuf_r+0x12>
 8004dba:	f7ff f9dd 	bl	8004178 <__sinit>
 8004dbe:	69a3      	ldr	r3, [r4, #24]
 8004dc0:	60a3      	str	r3, [r4, #8]
 8004dc2:	89a3      	ldrh	r3, [r4, #12]
 8004dc4:	071a      	lsls	r2, r3, #28
 8004dc6:	d501      	bpl.n	8004dcc <__swbuf_r+0x20>
 8004dc8:	6923      	ldr	r3, [r4, #16]
 8004dca:	b943      	cbnz	r3, 8004dde <__swbuf_r+0x32>
 8004dcc:	4621      	mov	r1, r4
 8004dce:	4628      	mov	r0, r5
 8004dd0:	f000 f82a 	bl	8004e28 <__swsetup_r>
 8004dd4:	b118      	cbz	r0, 8004dde <__swbuf_r+0x32>
 8004dd6:	f04f 37ff 	mov.w	r7, #4294967295
 8004dda:	4638      	mov	r0, r7
 8004ddc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004dde:	6823      	ldr	r3, [r4, #0]
 8004de0:	6922      	ldr	r2, [r4, #16]
 8004de2:	1a98      	subs	r0, r3, r2
 8004de4:	6963      	ldr	r3, [r4, #20]
 8004de6:	b2f6      	uxtb	r6, r6
 8004de8:	4283      	cmp	r3, r0
 8004dea:	4637      	mov	r7, r6
 8004dec:	dc05      	bgt.n	8004dfa <__swbuf_r+0x4e>
 8004dee:	4621      	mov	r1, r4
 8004df0:	4628      	mov	r0, r5
 8004df2:	f7ff fcbd 	bl	8004770 <_fflush_r>
 8004df6:	2800      	cmp	r0, #0
 8004df8:	d1ed      	bne.n	8004dd6 <__swbuf_r+0x2a>
 8004dfa:	68a3      	ldr	r3, [r4, #8]
 8004dfc:	3b01      	subs	r3, #1
 8004dfe:	60a3      	str	r3, [r4, #8]
 8004e00:	6823      	ldr	r3, [r4, #0]
 8004e02:	1c5a      	adds	r2, r3, #1
 8004e04:	6022      	str	r2, [r4, #0]
 8004e06:	701e      	strb	r6, [r3, #0]
 8004e08:	6962      	ldr	r2, [r4, #20]
 8004e0a:	1c43      	adds	r3, r0, #1
 8004e0c:	429a      	cmp	r2, r3
 8004e0e:	d004      	beq.n	8004e1a <__swbuf_r+0x6e>
 8004e10:	89a3      	ldrh	r3, [r4, #12]
 8004e12:	07db      	lsls	r3, r3, #31
 8004e14:	d5e1      	bpl.n	8004dda <__swbuf_r+0x2e>
 8004e16:	2e0a      	cmp	r6, #10
 8004e18:	d1df      	bne.n	8004dda <__swbuf_r+0x2e>
 8004e1a:	4621      	mov	r1, r4
 8004e1c:	4628      	mov	r0, r5
 8004e1e:	f7ff fca7 	bl	8004770 <_fflush_r>
 8004e22:	2800      	cmp	r0, #0
 8004e24:	d0d9      	beq.n	8004dda <__swbuf_r+0x2e>
 8004e26:	e7d6      	b.n	8004dd6 <__swbuf_r+0x2a>

08004e28 <__swsetup_r>:
 8004e28:	b538      	push	{r3, r4, r5, lr}
 8004e2a:	4b29      	ldr	r3, [pc, #164]	@ (8004ed0 <__swsetup_r+0xa8>)
 8004e2c:	4605      	mov	r5, r0
 8004e2e:	6818      	ldr	r0, [r3, #0]
 8004e30:	460c      	mov	r4, r1
 8004e32:	b118      	cbz	r0, 8004e3c <__swsetup_r+0x14>
 8004e34:	6a03      	ldr	r3, [r0, #32]
 8004e36:	b90b      	cbnz	r3, 8004e3c <__swsetup_r+0x14>
 8004e38:	f7ff f99e 	bl	8004178 <__sinit>
 8004e3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004e40:	0719      	lsls	r1, r3, #28
 8004e42:	d422      	bmi.n	8004e8a <__swsetup_r+0x62>
 8004e44:	06da      	lsls	r2, r3, #27
 8004e46:	d407      	bmi.n	8004e58 <__swsetup_r+0x30>
 8004e48:	2209      	movs	r2, #9
 8004e4a:	602a      	str	r2, [r5, #0]
 8004e4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004e50:	81a3      	strh	r3, [r4, #12]
 8004e52:	f04f 30ff 	mov.w	r0, #4294967295
 8004e56:	e033      	b.n	8004ec0 <__swsetup_r+0x98>
 8004e58:	0758      	lsls	r0, r3, #29
 8004e5a:	d512      	bpl.n	8004e82 <__swsetup_r+0x5a>
 8004e5c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004e5e:	b141      	cbz	r1, 8004e72 <__swsetup_r+0x4a>
 8004e60:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004e64:	4299      	cmp	r1, r3
 8004e66:	d002      	beq.n	8004e6e <__swsetup_r+0x46>
 8004e68:	4628      	mov	r0, r5
 8004e6a:	f7ff fafd 	bl	8004468 <_free_r>
 8004e6e:	2300      	movs	r3, #0
 8004e70:	6363      	str	r3, [r4, #52]	@ 0x34
 8004e72:	89a3      	ldrh	r3, [r4, #12]
 8004e74:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004e78:	81a3      	strh	r3, [r4, #12]
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	6063      	str	r3, [r4, #4]
 8004e7e:	6923      	ldr	r3, [r4, #16]
 8004e80:	6023      	str	r3, [r4, #0]
 8004e82:	89a3      	ldrh	r3, [r4, #12]
 8004e84:	f043 0308 	orr.w	r3, r3, #8
 8004e88:	81a3      	strh	r3, [r4, #12]
 8004e8a:	6923      	ldr	r3, [r4, #16]
 8004e8c:	b94b      	cbnz	r3, 8004ea2 <__swsetup_r+0x7a>
 8004e8e:	89a3      	ldrh	r3, [r4, #12]
 8004e90:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004e94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e98:	d003      	beq.n	8004ea2 <__swsetup_r+0x7a>
 8004e9a:	4621      	mov	r1, r4
 8004e9c:	4628      	mov	r0, r5
 8004e9e:	f000 f883 	bl	8004fa8 <__smakebuf_r>
 8004ea2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ea6:	f013 0201 	ands.w	r2, r3, #1
 8004eaa:	d00a      	beq.n	8004ec2 <__swsetup_r+0x9a>
 8004eac:	2200      	movs	r2, #0
 8004eae:	60a2      	str	r2, [r4, #8]
 8004eb0:	6962      	ldr	r2, [r4, #20]
 8004eb2:	4252      	negs	r2, r2
 8004eb4:	61a2      	str	r2, [r4, #24]
 8004eb6:	6922      	ldr	r2, [r4, #16]
 8004eb8:	b942      	cbnz	r2, 8004ecc <__swsetup_r+0xa4>
 8004eba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004ebe:	d1c5      	bne.n	8004e4c <__swsetup_r+0x24>
 8004ec0:	bd38      	pop	{r3, r4, r5, pc}
 8004ec2:	0799      	lsls	r1, r3, #30
 8004ec4:	bf58      	it	pl
 8004ec6:	6962      	ldrpl	r2, [r4, #20]
 8004ec8:	60a2      	str	r2, [r4, #8]
 8004eca:	e7f4      	b.n	8004eb6 <__swsetup_r+0x8e>
 8004ecc:	2000      	movs	r0, #0
 8004ece:	e7f7      	b.n	8004ec0 <__swsetup_r+0x98>
 8004ed0:	20000018 	.word	0x20000018

08004ed4 <_raise_r>:
 8004ed4:	291f      	cmp	r1, #31
 8004ed6:	b538      	push	{r3, r4, r5, lr}
 8004ed8:	4605      	mov	r5, r0
 8004eda:	460c      	mov	r4, r1
 8004edc:	d904      	bls.n	8004ee8 <_raise_r+0x14>
 8004ede:	2316      	movs	r3, #22
 8004ee0:	6003      	str	r3, [r0, #0]
 8004ee2:	f04f 30ff 	mov.w	r0, #4294967295
 8004ee6:	bd38      	pop	{r3, r4, r5, pc}
 8004ee8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8004eea:	b112      	cbz	r2, 8004ef2 <_raise_r+0x1e>
 8004eec:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004ef0:	b94b      	cbnz	r3, 8004f06 <_raise_r+0x32>
 8004ef2:	4628      	mov	r0, r5
 8004ef4:	f000 f830 	bl	8004f58 <_getpid_r>
 8004ef8:	4622      	mov	r2, r4
 8004efa:	4601      	mov	r1, r0
 8004efc:	4628      	mov	r0, r5
 8004efe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004f02:	f000 b817 	b.w	8004f34 <_kill_r>
 8004f06:	2b01      	cmp	r3, #1
 8004f08:	d00a      	beq.n	8004f20 <_raise_r+0x4c>
 8004f0a:	1c59      	adds	r1, r3, #1
 8004f0c:	d103      	bne.n	8004f16 <_raise_r+0x42>
 8004f0e:	2316      	movs	r3, #22
 8004f10:	6003      	str	r3, [r0, #0]
 8004f12:	2001      	movs	r0, #1
 8004f14:	e7e7      	b.n	8004ee6 <_raise_r+0x12>
 8004f16:	2100      	movs	r1, #0
 8004f18:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8004f1c:	4620      	mov	r0, r4
 8004f1e:	4798      	blx	r3
 8004f20:	2000      	movs	r0, #0
 8004f22:	e7e0      	b.n	8004ee6 <_raise_r+0x12>

08004f24 <raise>:
 8004f24:	4b02      	ldr	r3, [pc, #8]	@ (8004f30 <raise+0xc>)
 8004f26:	4601      	mov	r1, r0
 8004f28:	6818      	ldr	r0, [r3, #0]
 8004f2a:	f7ff bfd3 	b.w	8004ed4 <_raise_r>
 8004f2e:	bf00      	nop
 8004f30:	20000018 	.word	0x20000018

08004f34 <_kill_r>:
 8004f34:	b538      	push	{r3, r4, r5, lr}
 8004f36:	4d07      	ldr	r5, [pc, #28]	@ (8004f54 <_kill_r+0x20>)
 8004f38:	2300      	movs	r3, #0
 8004f3a:	4604      	mov	r4, r0
 8004f3c:	4608      	mov	r0, r1
 8004f3e:	4611      	mov	r1, r2
 8004f40:	602b      	str	r3, [r5, #0]
 8004f42:	f7fc f977 	bl	8001234 <_kill>
 8004f46:	1c43      	adds	r3, r0, #1
 8004f48:	d102      	bne.n	8004f50 <_kill_r+0x1c>
 8004f4a:	682b      	ldr	r3, [r5, #0]
 8004f4c:	b103      	cbz	r3, 8004f50 <_kill_r+0x1c>
 8004f4e:	6023      	str	r3, [r4, #0]
 8004f50:	bd38      	pop	{r3, r4, r5, pc}
 8004f52:	bf00      	nop
 8004f54:	200002fc 	.word	0x200002fc

08004f58 <_getpid_r>:
 8004f58:	f7fc b964 	b.w	8001224 <_getpid>

08004f5c <__swhatbuf_r>:
 8004f5c:	b570      	push	{r4, r5, r6, lr}
 8004f5e:	460c      	mov	r4, r1
 8004f60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f64:	2900      	cmp	r1, #0
 8004f66:	b096      	sub	sp, #88	@ 0x58
 8004f68:	4615      	mov	r5, r2
 8004f6a:	461e      	mov	r6, r3
 8004f6c:	da0d      	bge.n	8004f8a <__swhatbuf_r+0x2e>
 8004f6e:	89a3      	ldrh	r3, [r4, #12]
 8004f70:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004f74:	f04f 0100 	mov.w	r1, #0
 8004f78:	bf14      	ite	ne
 8004f7a:	2340      	movne	r3, #64	@ 0x40
 8004f7c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004f80:	2000      	movs	r0, #0
 8004f82:	6031      	str	r1, [r6, #0]
 8004f84:	602b      	str	r3, [r5, #0]
 8004f86:	b016      	add	sp, #88	@ 0x58
 8004f88:	bd70      	pop	{r4, r5, r6, pc}
 8004f8a:	466a      	mov	r2, sp
 8004f8c:	f000 f848 	bl	8005020 <_fstat_r>
 8004f90:	2800      	cmp	r0, #0
 8004f92:	dbec      	blt.n	8004f6e <__swhatbuf_r+0x12>
 8004f94:	9901      	ldr	r1, [sp, #4]
 8004f96:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004f9a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004f9e:	4259      	negs	r1, r3
 8004fa0:	4159      	adcs	r1, r3
 8004fa2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004fa6:	e7eb      	b.n	8004f80 <__swhatbuf_r+0x24>

08004fa8 <__smakebuf_r>:
 8004fa8:	898b      	ldrh	r3, [r1, #12]
 8004faa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004fac:	079d      	lsls	r5, r3, #30
 8004fae:	4606      	mov	r6, r0
 8004fb0:	460c      	mov	r4, r1
 8004fb2:	d507      	bpl.n	8004fc4 <__smakebuf_r+0x1c>
 8004fb4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004fb8:	6023      	str	r3, [r4, #0]
 8004fba:	6123      	str	r3, [r4, #16]
 8004fbc:	2301      	movs	r3, #1
 8004fbe:	6163      	str	r3, [r4, #20]
 8004fc0:	b003      	add	sp, #12
 8004fc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004fc4:	ab01      	add	r3, sp, #4
 8004fc6:	466a      	mov	r2, sp
 8004fc8:	f7ff ffc8 	bl	8004f5c <__swhatbuf_r>
 8004fcc:	9f00      	ldr	r7, [sp, #0]
 8004fce:	4605      	mov	r5, r0
 8004fd0:	4639      	mov	r1, r7
 8004fd2:	4630      	mov	r0, r6
 8004fd4:	f7ff fabc 	bl	8004550 <_malloc_r>
 8004fd8:	b948      	cbnz	r0, 8004fee <__smakebuf_r+0x46>
 8004fda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004fde:	059a      	lsls	r2, r3, #22
 8004fe0:	d4ee      	bmi.n	8004fc0 <__smakebuf_r+0x18>
 8004fe2:	f023 0303 	bic.w	r3, r3, #3
 8004fe6:	f043 0302 	orr.w	r3, r3, #2
 8004fea:	81a3      	strh	r3, [r4, #12]
 8004fec:	e7e2      	b.n	8004fb4 <__smakebuf_r+0xc>
 8004fee:	89a3      	ldrh	r3, [r4, #12]
 8004ff0:	6020      	str	r0, [r4, #0]
 8004ff2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ff6:	81a3      	strh	r3, [r4, #12]
 8004ff8:	9b01      	ldr	r3, [sp, #4]
 8004ffa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004ffe:	b15b      	cbz	r3, 8005018 <__smakebuf_r+0x70>
 8005000:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005004:	4630      	mov	r0, r6
 8005006:	f000 f81d 	bl	8005044 <_isatty_r>
 800500a:	b128      	cbz	r0, 8005018 <__smakebuf_r+0x70>
 800500c:	89a3      	ldrh	r3, [r4, #12]
 800500e:	f023 0303 	bic.w	r3, r3, #3
 8005012:	f043 0301 	orr.w	r3, r3, #1
 8005016:	81a3      	strh	r3, [r4, #12]
 8005018:	89a3      	ldrh	r3, [r4, #12]
 800501a:	431d      	orrs	r5, r3
 800501c:	81a5      	strh	r5, [r4, #12]
 800501e:	e7cf      	b.n	8004fc0 <__smakebuf_r+0x18>

08005020 <_fstat_r>:
 8005020:	b538      	push	{r3, r4, r5, lr}
 8005022:	4d07      	ldr	r5, [pc, #28]	@ (8005040 <_fstat_r+0x20>)
 8005024:	2300      	movs	r3, #0
 8005026:	4604      	mov	r4, r0
 8005028:	4608      	mov	r0, r1
 800502a:	4611      	mov	r1, r2
 800502c:	602b      	str	r3, [r5, #0]
 800502e:	f7fc f961 	bl	80012f4 <_fstat>
 8005032:	1c43      	adds	r3, r0, #1
 8005034:	d102      	bne.n	800503c <_fstat_r+0x1c>
 8005036:	682b      	ldr	r3, [r5, #0]
 8005038:	b103      	cbz	r3, 800503c <_fstat_r+0x1c>
 800503a:	6023      	str	r3, [r4, #0]
 800503c:	bd38      	pop	{r3, r4, r5, pc}
 800503e:	bf00      	nop
 8005040:	200002fc 	.word	0x200002fc

08005044 <_isatty_r>:
 8005044:	b538      	push	{r3, r4, r5, lr}
 8005046:	4d06      	ldr	r5, [pc, #24]	@ (8005060 <_isatty_r+0x1c>)
 8005048:	2300      	movs	r3, #0
 800504a:	4604      	mov	r4, r0
 800504c:	4608      	mov	r0, r1
 800504e:	602b      	str	r3, [r5, #0]
 8005050:	f7fc f960 	bl	8001314 <_isatty>
 8005054:	1c43      	adds	r3, r0, #1
 8005056:	d102      	bne.n	800505e <_isatty_r+0x1a>
 8005058:	682b      	ldr	r3, [r5, #0]
 800505a:	b103      	cbz	r3, 800505e <_isatty_r+0x1a>
 800505c:	6023      	str	r3, [r4, #0]
 800505e:	bd38      	pop	{r3, r4, r5, pc}
 8005060:	200002fc 	.word	0x200002fc

08005064 <_init>:
 8005064:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005066:	bf00      	nop
 8005068:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800506a:	bc08      	pop	{r3}
 800506c:	469e      	mov	lr, r3
 800506e:	4770      	bx	lr

08005070 <_fini>:
 8005070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005072:	bf00      	nop
 8005074:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005076:	bc08      	pop	{r3}
 8005078:	469e      	mov	lr, r3
 800507a:	4770      	bx	lr
