
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: link_design -top top -part xc7a35tcpg236-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nathan/sources/Xilinx-Projects/digilent-xdc/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/nathan/sources/Xilinx-Projects/digilent-xdc/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1586.230 ; gain = 0.000 ; free physical = 1797 ; free virtual = 9568
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:44 . Memory (MB): peak = 1590.230 ; gain = 200.242 ; free physical = 1795 ; free virtual = 9566
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1678.262 ; gain = 88.031 ; free physical = 1789 ; free virtual = 9560

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 22d1ec0c4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2118.762 ; gain = 440.500 ; free physical = 1417 ; free virtual = 9188

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 22d1ec0c4

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2197.762 ; gain = 0.000 ; free physical = 1359 ; free virtual = 9130
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1db8dd0b7

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2197.762 ; gain = 0.000 ; free physical = 1359 ; free virtual = 9130
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c0d920e1

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2197.762 ; gain = 0.000 ; free physical = 1359 ; free virtual = 9130
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1c0d920e1

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2197.762 ; gain = 0.000 ; free physical = 1359 ; free virtual = 9130
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 14ec3a870

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2197.762 ; gain = 0.000 ; free physical = 1359 ; free virtual = 9130
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14ec3a870

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2197.762 ; gain = 0.000 ; free physical = 1359 ; free virtual = 9130
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2197.762 ; gain = 0.000 ; free physical = 1359 ; free virtual = 9130
Ending Logic Optimization Task | Checksum: 14ec3a870

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2197.762 ; gain = 0.000 ; free physical = 1359 ; free virtual = 9130

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14ec3a870

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2197.762 ; gain = 0.000 ; free physical = 1359 ; free virtual = 9129

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14ec3a870

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2197.762 ; gain = 0.000 ; free physical = 1359 ; free virtual = 9129

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2197.762 ; gain = 0.000 ; free physical = 1359 ; free virtual = 9129
Ending Netlist Obfuscation Task | Checksum: 14ec3a870

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2197.762 ; gain = 0.000 ; free physical = 1359 ; free virtual = 9129
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2197.762 ; gain = 607.531 ; free physical = 1359 ; free virtual = 9129
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2197.762 ; gain = 0.000 ; free physical = 1359 ; free virtual = 9129
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2229.777 ; gain = 0.000 ; free physical = 1358 ; free virtual = 9129
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2229.777 ; gain = 0.000 ; free physical = 1359 ; free virtual = 9130
INFO: [Common 17-1381] The checkpoint '/home/nathan/sources/Xilinx-Projects/Verilog-VGA/Verilog VGA.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nathan/sources/Xilinx-Projects/Verilog-VGA/Verilog VGA.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2317.820 ; gain = 0.000 ; free physical = 1325 ; free virtual = 9096
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14e5c7efa

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2317.820 ; gain = 0.000 ; free physical = 1325 ; free virtual = 9096
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2317.820 ; gain = 0.000 ; free physical = 1325 ; free virtual = 9096

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b9f92d29

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2317.820 ; gain = 0.000 ; free physical = 1310 ; free virtual = 9080

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 163af40c2

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2317.820 ; gain = 0.000 ; free physical = 1323 ; free virtual = 9094

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 163af40c2

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2317.820 ; gain = 0.000 ; free physical = 1323 ; free virtual = 9094
Phase 1 Placer Initialization | Checksum: 163af40c2

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2317.820 ; gain = 0.000 ; free physical = 1323 ; free virtual = 9094

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: cc5f8890

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2317.820 ; gain = 0.000 ; free physical = 1316 ; free virtual = 9086

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2317.820 ; gain = 0.000 ; free physical = 1316 ; free virtual = 9087

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1767567e5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2317.820 ; gain = 0.000 ; free physical = 1316 ; free virtual = 9087
Phase 2 Global Placement | Checksum: f144c35e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2317.820 ; gain = 0.000 ; free physical = 1316 ; free virtual = 9087

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f144c35e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2317.820 ; gain = 0.000 ; free physical = 1316 ; free virtual = 9087

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f2eb45ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2317.820 ; gain = 0.000 ; free physical = 1315 ; free virtual = 9086

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 192c95bbf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2317.820 ; gain = 0.000 ; free physical = 1315 ; free virtual = 9086

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 192c95bbf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2317.820 ; gain = 0.000 ; free physical = 1315 ; free virtual = 9086

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 16c89a89c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2317.820 ; gain = 0.000 ; free physical = 1313 ; free virtual = 9084

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1fd1769b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2317.820 ; gain = 0.000 ; free physical = 1313 ; free virtual = 9084

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1fd1769b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2317.820 ; gain = 0.000 ; free physical = 1313 ; free virtual = 9084
Phase 3 Detail Placement | Checksum: 1fd1769b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2317.820 ; gain = 0.000 ; free physical = 1313 ; free virtual = 9084

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d8653833

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d8653833

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2317.820 ; gain = 0.000 ; free physical = 1314 ; free virtual = 9084
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.857. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 267aa6c69

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2317.820 ; gain = 0.000 ; free physical = 1314 ; free virtual = 9084
Phase 4.1 Post Commit Optimization | Checksum: 267aa6c69

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2317.820 ; gain = 0.000 ; free physical = 1314 ; free virtual = 9084

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 267aa6c69

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2317.820 ; gain = 0.000 ; free physical = 1315 ; free virtual = 9086

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 267aa6c69

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2317.820 ; gain = 0.000 ; free physical = 1315 ; free virtual = 9086

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2317.820 ; gain = 0.000 ; free physical = 1315 ; free virtual = 9086
Phase 4.4 Final Placement Cleanup | Checksum: 1f64312d3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2317.820 ; gain = 0.000 ; free physical = 1315 ; free virtual = 9086
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f64312d3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2317.820 ; gain = 0.000 ; free physical = 1315 ; free virtual = 9086
Ending Placer Task | Checksum: 1507bd087

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2317.820 ; gain = 0.000 ; free physical = 1323 ; free virtual = 9094
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2317.820 ; gain = 0.000 ; free physical = 1323 ; free virtual = 9094
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2317.820 ; gain = 0.000 ; free physical = 1321 ; free virtual = 9093
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2317.820 ; gain = 0.000 ; free physical = 1321 ; free virtual = 9093
INFO: [Common 17-1381] The checkpoint '/home/nathan/sources/Xilinx-Projects/Verilog-VGA/Verilog VGA.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2317.820 ; gain = 0.000 ; free physical = 1317 ; free virtual = 9088
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2317.820 ; gain = 0.000 ; free physical = 1320 ; free virtual = 9091
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c8ed134f ConstDB: 0 ShapeSum: 878ebd38 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1536df030

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2348.051 ; gain = 30.230 ; free physical = 1214 ; free virtual = 8985
Post Restoration Checksum: NetGraph: 661917f7 NumContArr: ed54d839 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1536df030

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2370.047 ; gain = 52.227 ; free physical = 1184 ; free virtual = 8955

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1536df030

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2399.047 ; gain = 81.227 ; free physical = 1153 ; free virtual = 8924

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1536df030

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2399.047 ; gain = 81.227 ; free physical = 1153 ; free virtual = 8924
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1904a718b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2413.070 ; gain = 95.250 ; free physical = 1145 ; free virtual = 8916
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.914  | TNS=0.000  | WHS=-0.143 | THS=-1.727 |

Phase 2 Router Initialization | Checksum: 1c5d2b111

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2413.070 ; gain = 95.250 ; free physical = 1144 ; free virtual = 8916

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15a6418e1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2417.074 ; gain = 99.254 ; free physical = 1145 ; free virtual = 8916

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.534  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 153170501

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2417.074 ; gain = 99.254 ; free physical = 1145 ; free virtual = 8916
Phase 4 Rip-up And Reroute | Checksum: 153170501

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2417.074 ; gain = 99.254 ; free physical = 1145 ; free virtual = 8916

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 153170501

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2417.074 ; gain = 99.254 ; free physical = 1145 ; free virtual = 8916

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 153170501

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2417.074 ; gain = 99.254 ; free physical = 1145 ; free virtual = 8916
Phase 5 Delay and Skew Optimization | Checksum: 153170501

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2417.074 ; gain = 99.254 ; free physical = 1145 ; free virtual = 8916

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22ff0b167

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2417.074 ; gain = 99.254 ; free physical = 1145 ; free virtual = 8916
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.610  | TNS=0.000  | WHS=0.152  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22ff0b167

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2417.074 ; gain = 99.254 ; free physical = 1145 ; free virtual = 8916
Phase 6 Post Hold Fix | Checksum: 22ff0b167

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2417.074 ; gain = 99.254 ; free physical = 1145 ; free virtual = 8916

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0405804 %
  Global Horizontal Routing Utilization  = 0.0340968 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c687f01f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2417.074 ; gain = 99.254 ; free physical = 1145 ; free virtual = 8916

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c687f01f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2417.074 ; gain = 99.254 ; free physical = 1144 ; free virtual = 8915

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 200569f0a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2417.074 ; gain = 99.254 ; free physical = 1144 ; free virtual = 8915

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.610  | TNS=0.000  | WHS=0.152  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 200569f0a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2417.074 ; gain = 99.254 ; free physical = 1144 ; free virtual = 8915
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2417.074 ; gain = 99.254 ; free physical = 1174 ; free virtual = 8945

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:01:14 . Memory (MB): peak = 2417.074 ; gain = 99.254 ; free physical = 1269 ; free virtual = 8995
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2417.074 ; gain = 0.000 ; free physical = 1269 ; free virtual = 8995
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2417.074 ; gain = 0.000 ; free physical = 1268 ; free virtual = 8996
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2417.074 ; gain = 0.000 ; free physical = 1268 ; free virtual = 8995
INFO: [Common 17-1381] The checkpoint '/home/nathan/sources/Xilinx-Projects/Verilog-VGA/Verilog VGA.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nathan/sources/Xilinx-Projects/Verilog-VGA/Verilog VGA.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/nathan/sources/Xilinx-Projects/Verilog-VGA/Verilog VGA.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:01:43 . Memory (MB): peak = 2736.797 ; gain = 199.629 ; free physical = 1221 ; free virtual = 8950
INFO: [Common 17-206] Exiting Vivado at Sat May 23 23:40:37 2020...
