module module_0 (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  assign id_1 = id_1;
  id_3 id_4 (
      .id_1(id_2),
      .id_2(id_5),
      .id_2(id_1),
      .id_2(id_1)
  );
  logic id_6 ();
endmodule
