// Seed: 411325222
module module_0 (
    input wor id_0,
    input tri1 id_1,
    input tri1 id_2,
    input wor id_3,
    output uwire id_4,
    input tri1 id_5,
    input supply1 id_6,
    output wor id_7,
    input supply1 id_8,
    input wire id_9,
    input wire id_10,
    output tri1 id_11,
    input wire id_12,
    output uwire id_13,
    output tri0 id_14
);
  supply1 id_16, id_17;
  wire id_18;
  wire id_19;
  assign id_7 = id_16;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input wor id_3,
    input tri1 id_4,
    input tri id_5,
    input wand id_6,
    input supply1 id_7,
    input tri id_8,
    input wand id_9,
    input supply1 id_10,
    input supply0 id_11,
    input wor id_12,
    input wire id_13,
    input wand id_14,
    input tri id_15,
    input uwire id_16
);
  wire id_18, id_19;
  module_0(
      id_4, id_10, id_6, id_5, id_0, id_3, id_4, id_0, id_2, id_3, id_14, id_0, id_13, id_0, id_0
  );
  wire id_20;
endmodule
