<stg><name>L1_Data_Gen</name>


<trans_list>

<trans id="184" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="2">
<![CDATA[
codeRepl:11  %data_src_state_load = load i2* @data_src_state, align 1

]]></Node>
<StgValue><ssdm name="data_src_state_load"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:14  %seq_count_V_load = load i1* @seq_count_V, align 1

]]></Node>
<StgValue><ssdm name="seq_count_V_load"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4">
<![CDATA[
codeRepl:15  %sec_count_V = load i4* @section_count_V, align 1

]]></Node>
<StgValue><ssdm name="sec_count_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4">
<![CDATA[
codeRepl:16  %numExt_V_load = load i4* @numExt_V, align 1

]]></Node>
<StgValue><ssdm name="numExt_V_load"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="0"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  store i1 true, i1* @seq_count_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="0"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1  store i2 0, i2* @data_src_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="0"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  store i5 0, i5* @ext_ind_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln180"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="0"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="0"/>
<literal name="seq_count_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  store i1 false, i1* @seq_count_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="0"/>
<literal name="seq_count_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1  store i2 1, i2* @data_src_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="0"/>
<literal name="seq_count_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %13

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5">
<![CDATA[
aesl_mux_load.30[9 x i16]P.i5.i64.exit:0  %t_V = load i5* @ext_ind_V, align 1

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="4">
<![CDATA[
aesl_mux_load.30[9 x i16]P.i5.i64.exit:1  %lhs_V = zext i4 %numExt_V_load to i5

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4">
<![CDATA[
aesl_mux_load.30[9 x i16]P.i5.i64.exit:2  %p_Val2_s = load i4* @temp_ind_V, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="4">
<![CDATA[
aesl_mux_load.30[9 x i16]P.i5.i64.exit:3  %rhs_V = zext i4 %p_Val2_s to i5

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
aesl_mux_load.30[9 x i16]P.i5.i64.exit:4  %ret_V = sub i5 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
aesl_mux_load.30[9 x i16]P.i5.i64.exit:5  %tmp_1 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %ret_V, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
aesl_mux_load.30[9 x i16]P.i5.i64.exit:6  %icmp_ln895 = icmp sgt i4 %tmp_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
aesl_mux_load.30[9 x i16]P.i5.i64.exit:7  br i1 %icmp_ln895, label %5, label %"aesl_mux_load.30[9 x i16]P.i5.i64.exit388"

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
<literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
aesl_mux_load.30[9 x i16]P.i5.i64.exit388:0  store i1 false, i1* @seq_count_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
<literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="5">
<![CDATA[
aesl_mux_load.30[9 x i16]P.i5.i64.exit388:1  %UnifiedRetVal_i = call i12 @_ssdm_op_Mux.ap_auto.32i12.i5(i12 -1519, i12 -1263, i12 -1262, i12 -1007, i12 -1006, i12 -1005, i12 -751, i12 -750, i12 -749, i12 -748, i12 -495, i12 -494, i12 -493, i12 -492, i12 -491, i12 273, i12 529, i12 530, i12 785, i12 786, i12 787, i12 1041, i12 1042, i12 1043, i12 1044, i12 1297, i12 1298, i12 1299, i12 1300, i12 1301, i12 1301, i12 1301, i5 %t_V)

]]></Node>
<StgValue><ssdm name="UnifiedRetVal_i"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
<literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="15" op_0_bw="12">
<![CDATA[
aesl_mux_load.30[9 x i16]P.i5.i64.exit388:2  %zext_ln738 = zext i12 %UnifiedRetVal_i to i15

]]></Node>
<StgValue><ssdm name="zext_ln738"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
<literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
aesl_mux_load.30[9 x i16]P.i5.i64.exit388:3  %add_ln700 = add i5 %t_V, 1

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
<literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
aesl_mux_load.30[9 x i16]P.i5.i64.exit388:4  store i5 %add_ln700, i5* @ext_ind_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
<literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
aesl_mux_load.30[9 x i16]P.i5.i64.exit388:5  store i4 0, i4* @temp_ind_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
<literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="54" op_0_bw="54" op_1_bw="19" op_2_bw="15" op_3_bw="20">
<![CDATA[
aesl_mux_load.30[9 x i16]P.i5.i64.exit388:6  %p_Result_3 = call i54 @_ssdm_op_BitConcatenate.i54.i19.i15.i20(i19 -125184, i15 %zext_ln738, i20 0)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
<literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
aesl_mux_load.30[9 x i16]P.i5.i64.exit388:7  %icmp_ln879 = icmp eq i4 %sec_count_V, -7

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
<literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
aesl_mux_load.30[9 x i16]P.i5.i64.exit388:8  br i1 %icmp_ln879, label %7, label %8

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
<literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %add_ln700_3 = add i4 %sec_count_V, 1

]]></Node>
<StgValue><ssdm name="add_ln700_3"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
<literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:1  store i4 %add_ln700_3, i4* @section_count_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
<literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
<literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  store i4 0, i4* @section_count_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
<literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %9

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
<literal name="icmp_ln895" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="4">
<![CDATA[
:0  %trunc_ln681 = trunc i4 %p_Val2_s to i1

]]></Node>
<StgValue><ssdm name="trunc_ln681"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
<literal name="icmp_ln895" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %trunc_ln681, label %"aesl_mux_load.30[9 x i16]P.i5.i64.exit132", label %"aesl_mux_load.30[9 x i16]P.i5.i64.exit196"

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
<literal name="icmp_ln895" val="1"/>
<literal name="trunc_ln681" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
aesl_mux_load.30[9 x i16]P.i5.i64.exit196:0  store i1 true, i1* @seq_count_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
<literal name="icmp_ln895" val="1"/>
<literal name="trunc_ln681" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="5">
<![CDATA[
aesl_mux_load.30[9 x i16]P.i5.i64.exit196:1  %UnifiedRetVal_i2 = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 true, i1 true, i1 false, i1 true, i1 true, i1 false, i1 true, i1 true, i1 true, i1 false, i1 true, i1 true, i1 true, i1 true, i1 false, i1 true, i1 true, i1 false, i1 true, i1 true, i1 true, i1 false, i1 true, i1 true, i1 false, i1 true, i1 true, i1 true, i1 true, i1 false, i1 false, i1 false, i5 %t_V)

]]></Node>
<StgValue><ssdm name="UnifiedRetVal_i2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
<literal name="icmp_ln895" val="1"/>
<literal name="trunc_ln681" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="5" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5">
<![CDATA[
aesl_mux_load.30[9 x i16]P.i5.i64.exit196:2  %UnifiedRetVal_i3 = call i5 @_ssdm_op_Mux.ap_auto.32i5.i5(i5 8, i5 4, i5 4, i5 4, i5 4, i5 4, i5 5, i5 5, i5 5, i5 5, i5 -16, i5 -16, i5 -16, i5 -16, i5 -16, i5 8, i5 4, i5 4, i5 4, i5 4, i5 4, i5 5, i5 5, i5 5, i5 5, i5 -16, i5 -16, i5 -16, i5 -16, i5 -16, i5 -16, i5 -16, i5 %t_V)

]]></Node>
<StgValue><ssdm name="UnifiedRetVal_i3"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
<literal name="icmp_ln895" val="1"/>
<literal name="trunc_ln681" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="5">
<![CDATA[
aesl_mux_load.30[9 x i16]P.i5.i64.exit196:3  %UnifiedRetVal_i323_c = zext i5 %UnifiedRetVal_i3 to i8

]]></Node>
<StgValue><ssdm name="UnifiedRetVal_i323_c"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
<literal name="icmp_ln895" val="1"/>
<literal name="trunc_ln681" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="54" op_0_bw="54" op_1_bw="11" op_2_bw="1" op_3_bw="18" op_4_bw="8" op_5_bw="16">
<![CDATA[
aesl_mux_load.30[9 x i16]P.i5.i64.exit196:4  %p_Result_2 = call i54 @_ssdm_op_BitConcatenate.i54.i11.i1.i18.i8.i16(i11 -490, i1 %UnifiedRetVal_i2, i18 320, i8 %UnifiedRetVal_i323_c, i16 0)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
<literal name="icmp_ln895" val="1"/>
<literal name="trunc_ln681" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
aesl_mux_load.30[9 x i16]P.i5.i64.exit196:5  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
<literal name="icmp_ln895" val="1"/>
<literal name="trunc_ln681" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
aesl_mux_load.30[9 x i16]P.i5.i64.exit132:0  store i1 false, i1* @seq_count_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
<literal name="icmp_ln895" val="1"/>
<literal name="trunc_ln681" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="5">
<![CDATA[
aesl_mux_load.30[9 x i16]P.i5.i64.exit132:1  %UnifiedRetVal_i1 = call i12 @_ssdm_op_Mux.ap_auto.32i12.i5(i12 -1519, i12 -1263, i12 -1262, i12 -1007, i12 -1006, i12 -1005, i12 -751, i12 -750, i12 -749, i12 -748, i12 -495, i12 -494, i12 -493, i12 -492, i12 -491, i12 273, i12 529, i12 530, i12 785, i12 786, i12 787, i12 1041, i12 1042, i12 1043, i12 1044, i12 1297, i12 1298, i12 1299, i12 1300, i12 1301, i12 1301, i12 1301, i5 %t_V)

]]></Node>
<StgValue><ssdm name="UnifiedRetVal_i1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
<literal name="icmp_ln895" val="1"/>
<literal name="trunc_ln681" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="15" op_0_bw="12">
<![CDATA[
aesl_mux_load.30[9 x i16]P.i5.i64.exit132:2  %zext_ln391 = zext i12 %UnifiedRetVal_i1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln391"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
<literal name="icmp_ln895" val="1"/>
<literal name="trunc_ln681" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="54" op_0_bw="54" op_1_bw="19" op_2_bw="15" op_3_bw="20">
<![CDATA[
aesl_mux_load.30[9 x i16]P.i5.i64.exit132:3  %p_Result_1 = call i54 @_ssdm_op_BitConcatenate.i54.i19.i15.i20(i19 -125184, i15 %zext_ln391, i20 0)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
<literal name="icmp_ln895" val="1"/>
<literal name="trunc_ln681" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
aesl_mux_load.30[9 x i16]P.i5.i64.exit132:4  %add_ln700_1 = add i5 %t_V, 1

]]></Node>
<StgValue><ssdm name="add_ln700_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
<literal name="icmp_ln895" val="1"/>
<literal name="trunc_ln681" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
aesl_mux_load.30[9 x i16]P.i5.i64.exit132:5  store i5 %add_ln700_1, i5* @ext_ind_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
<literal name="icmp_ln895" val="1"/>
<literal name="trunc_ln681" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
aesl_mux_load.30[9 x i16]P.i5.i64.exit132:6  br label %6

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
<literal name="icmp_ln895" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="54" op_0_bw="54" op_1_bw="0" op_2_bw="54" op_3_bw="0">
<![CDATA[
:0  %p_02605_0_2 = phi i54 [ %p_Result_2, %"aesl_mux_load.30[9 x i16]P.i5.i64.exit196" ], [ %p_Result_1, %"aesl_mux_load.30[9 x i16]P.i5.i64.exit132" ]

]]></Node>
<StgValue><ssdm name="p_02605_0_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
<literal name="icmp_ln895" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %add_ln700_4 = add i4 %p_Val2_s, 1

]]></Node>
<StgValue><ssdm name="add_ln700_4"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
<literal name="icmp_ln895" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:2  store i4 %add_ln700_4, i4* @temp_ind_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
<literal name="icmp_ln895" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %9

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:1  %storemerge2892 = phi i2 [ -1, %6 ], [ 0, %7 ], [ 1, %8 ]

]]></Node>
<StgValue><ssdm name="storemerge2892"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:2  store i2 %storemerge2892, i2* @data_src_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln544 = zext i4 %sec_count_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %numBeam_addr = getelementptr [10 x i3]* @numBeam, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="numBeam_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="4">
<![CDATA[
:2  %numBeam_load = load i3* %numBeam_addr, align 1

]]></Node>
<StgValue><ssdm name="numBeam_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  store i1 true, i1* @seq_count_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln31 = icmp eq i4 %sec_count_V, 0

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln31_1 = icmp eq i4 %sec_count_V, 1

]]></Node>
<StgValue><ssdm name="icmp_ln31_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %icmp_ln31_2 = icmp eq i4 %sec_count_V, 2

]]></Node>
<StgValue><ssdm name="icmp_ln31_2"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %icmp_ln31_3 = icmp eq i4 %sec_count_V, 3

]]></Node>
<StgValue><ssdm name="icmp_ln31_3"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %icmp_ln31_4 = icmp eq i4 %sec_count_V, 4

]]></Node>
<StgValue><ssdm name="icmp_ln31_4"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %icmp_ln31_5 = icmp eq i4 %sec_count_V, 5

]]></Node>
<StgValue><ssdm name="icmp_ln31_5"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7  %icmp_ln31_6 = icmp eq i4 %sec_count_V, 6

]]></Node>
<StgValue><ssdm name="icmp_ln31_6"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:8  %icmp_ln31_7 = icmp eq i4 %sec_count_V, 7

]]></Node>
<StgValue><ssdm name="icmp_ln31_7"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:9  %icmp_ln31_8 = icmp eq i4 %sec_count_V, -8

]]></Node>
<StgValue><ssdm name="icmp_ln31_8"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:10  %select_ln215 = select i1 %icmp_ln31_8, i9 -207, i9 -208

]]></Node>
<StgValue><ssdm name="select_ln215"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %or_ln215 = or i1 %icmp_ln31_8, %icmp_ln31_7

]]></Node>
<StgValue><ssdm name="or_ln215"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:12  %select_ln215_1 = select i1 %icmp_ln31_6, i9 -215, i9 -216

]]></Node>
<StgValue><ssdm name="select_ln215_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %or_ln215_1 = or i1 %icmp_ln31_6, %icmp_ln31_5

]]></Node>
<StgValue><ssdm name="or_ln215_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:14  %select_ln215_2 = select i1 %icmp_ln31_4, i9 -217, i9 -218

]]></Node>
<StgValue><ssdm name="select_ln215_2"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15  %or_ln215_2 = or i1 %icmp_ln31_4, %icmp_ln31_3

]]></Node>
<StgValue><ssdm name="or_ln215_2"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:16  %select_ln215_3 = select i1 %icmp_ln31_2, i9 -219, i9 -220

]]></Node>
<StgValue><ssdm name="select_ln215_3"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17  %or_ln215_3 = or i1 %icmp_ln31_2, %icmp_ln31_1

]]></Node>
<StgValue><ssdm name="or_ln215_3"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:18  %select_ln215_4 = select i1 %icmp_ln31, i9 -221, i9 -206

]]></Node>
<StgValue><ssdm name="select_ln215_4"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:19  %select_ln215_5 = select i1 %or_ln215, i9 %select_ln215, i9 %select_ln215_1

]]></Node>
<StgValue><ssdm name="select_ln215_5"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:20  %or_ln215_4 = or i1 %or_ln215, %or_ln215_1

]]></Node>
<StgValue><ssdm name="or_ln215_4"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:21  %select_ln215_6 = select i1 %or_ln215_2, i9 %select_ln215_2, i9 %select_ln215_3

]]></Node>
<StgValue><ssdm name="select_ln215_6"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:22  %or_ln215_5 = or i1 %or_ln215_2, %or_ln215_3

]]></Node>
<StgValue><ssdm name="or_ln215_5"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:23  %select_ln215_7 = select i1 %or_ln215_4, i9 %select_ln215_5, i9 %select_ln215_6

]]></Node>
<StgValue><ssdm name="select_ln215_7"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:24  %or_ln215_6 = or i1 %or_ln215_4, %or_ln215_5

]]></Node>
<StgValue><ssdm name="or_ln215_6"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:25  %select_ln215_8 = select i1 %or_ln215_6, i9 %select_ln215_7, i9 %select_ln215_4

]]></Node>
<StgValue><ssdm name="select_ln215_8"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="9">
<![CDATA[
:26  %zext_ln215 = zext i9 %select_ln215_8 to i12

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:27  %select_ln215_9 = select i1 %icmp_ln31_8, i8 -100, i8 -112

]]></Node>
<StgValue><ssdm name="select_ln215_9"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:28  %select_ln215_10 = select i1 %icmp_ln31_6, i8 -120, i8 -128

]]></Node>
<StgValue><ssdm name="select_ln215_10"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:29  %select_ln215_11 = select i1 %icmp_ln31_4, i6 -16, i6 28

]]></Node>
<StgValue><ssdm name="select_ln215_11"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:30  %select_ln215_12 = select i1 %icmp_ln31_2, i6 16, i6 8

]]></Node>
<StgValue><ssdm name="select_ln215_12"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:31  %select_ln215_13 = select i1 %icmp_ln31, i8 0, i8 -80

]]></Node>
<StgValue><ssdm name="select_ln215_13"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:32  %select_ln215_14 = select i1 %or_ln215, i8 %select_ln215_9, i8 %select_ln215_10

]]></Node>
<StgValue><ssdm name="select_ln215_14"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:33  %select_ln215_15 = select i1 %or_ln215_2, i6 %select_ln215_11, i6 %select_ln215_12

]]></Node>
<StgValue><ssdm name="select_ln215_15"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="6">
<![CDATA[
:34  %zext_ln215_1 = zext i6 %select_ln215_15 to i8

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:35  %select_ln215_16 = select i1 %or_ln215_4, i8 %select_ln215_14, i8 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="select_ln215_16"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:36  %select_ln215_17 = select i1 %or_ln215_6, i8 %select_ln215_16, i8 %select_ln215_13

]]></Node>
<StgValue><ssdm name="select_ln215_17"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
:37  %select_ln215_18 = select i1 %icmp_ln31_8, i5 -12, i5 12

]]></Node>
<StgValue><ssdm name="select_ln215_18"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:38  %select_ln215_19 = select i1 %icmp_ln31_4, i7 -48, i7 20

]]></Node>
<StgValue><ssdm name="select_ln215_19"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:39  %select_ln215_20 = select i1 %icmp_ln31_2, i7 12, i7 8

]]></Node>
<StgValue><ssdm name="select_ln215_20"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:40  %select_ln215_21 = select i1 %icmp_ln31, i7 8, i7 -48

]]></Node>
<StgValue><ssdm name="select_ln215_21"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
:41  %select_ln215_22 = select i1 %or_ln215, i5 %select_ln215_18, i5 8

]]></Node>
<StgValue><ssdm name="select_ln215_22"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="7" op_0_bw="5">
<![CDATA[
:42  %zext_ln215_2 = zext i5 %select_ln215_22 to i7

]]></Node>
<StgValue><ssdm name="zext_ln215_2"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:43  %select_ln215_23 = select i1 %or_ln215_2, i7 %select_ln215_19, i7 %select_ln215_20

]]></Node>
<StgValue><ssdm name="select_ln215_23"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:44  %select_ln215_24 = select i1 %or_ln215_4, i7 %zext_ln215_2, i7 %select_ln215_23

]]></Node>
<StgValue><ssdm name="select_ln215_24"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:45  %select_ln215_25 = select i1 %or_ln215_6, i7 %select_ln215_24, i7 %select_ln215_21

]]></Node>
<StgValue><ssdm name="select_ln215_25"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="7">
<![CDATA[
:46  %zext_ln215_3 = zext i7 %select_ln215_25 to i8

]]></Node>
<StgValue><ssdm name="zext_ln215_3"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="54" op_0_bw="54" op_1_bw="11" op_2_bw="12" op_3_bw="2" op_4_bw="8" op_5_bw="8" op_6_bw="13">
<![CDATA[
:47  %p_Result_s = call i54 @_ssdm_op_BitConcatenate.i54.i11.i12.i2.i8.i8.i13(i11 -1022, i12 %zext_ln215, i2 0, i8 %select_ln215_17, i8 %zext_ln215_3, i13 -2)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
:48  br label %4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  store i1 false, i1* @seq_count_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
<literal name="seq_count_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %storemerge2893 = phi i2 [ -1, %2 ], [ -2, %3 ]

]]></Node>
<StgValue><ssdm name="storemerge2893"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:2  store i2 %storemerge2893, i2* @data_src_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %xor_ln54 = xor i1 %seq_count_V_load, true

]]></Node>
<StgValue><ssdm name="xor_ln54"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:2  %select_ln54_1 = select i1 %seq_count_V_load, i2 -2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln54_1"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 %xor_ln54, i1* @seq_count_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:4  store i2 %select_ln54_1, i2* @data_src_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %seq_count_V_load, label %11, label %12

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="52" op_0_bw="52" op_1_bw="0" op_2_bw="52" op_3_bw="0">
<![CDATA[
:0  %tmp_payload_V_1 = phi i52 [ -2246300913041328, %11 ], [ 5498900643920, %12 ]

]]></Node>
<StgValue><ssdm name="tmp_payload_V_1"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="54" op_0_bw="52">
<![CDATA[
:1  %zext_ln162 = zext i52 %tmp_payload_V_1 to i54

]]></Node>
<StgValue><ssdm name="zext_ln162"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="10" op_2_bw="54">
<![CDATA[
:2  %tmp_3 = call i64 @_ssdm_op_BitConcatenate.i64.i10.i54(i10 416, i54 %zext_ln162)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  call void @_ssdm_op_Write.axis.volatile.i64P(i64* %L1_data_out_V, i64 %tmp_3)

]]></Node>
<StgValue><ssdm name="write_ln185"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="54" op_0_bw="54" op_1_bw="0" op_2_bw="54" op_3_bw="0" op_4_bw="54" op_5_bw="0">
<![CDATA[
:0  %tmp_payload_V_2 = phi i54 [ %p_02605_0_2, %6 ], [ %p_Result_3, %7 ], [ %p_Result_3, %8 ]

]]></Node>
<StgValue><ssdm name="tmp_payload_V_2"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="10" op_2_bw="54">
<![CDATA[
:3  %tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i10.i54(i10 416, i54 %tmp_payload_V_2)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  call void @_ssdm_op_Write.axis.volatile.i64P(i64* %L1_data_out_V, i64 %tmp_2)

]]></Node>
<StgValue><ssdm name="write_ln156"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="4">
<![CDATA[
:2  %numBeam_load = load i3* %numBeam_addr, align 1

]]></Node>
<StgValue><ssdm name="numBeam_load"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:3  %shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %numBeam_load, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:4  store i4 %shl_ln, i4* @numExt_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %seq_count_V_load, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="54" op_0_bw="54" op_1_bw="0" op_2_bw="54" op_3_bw="0">
<![CDATA[
:0  %tmp_payload_V = phi i54 [ -8973080042405888, %2 ], [ %p_Result_s, %3 ]

]]></Node>
<StgValue><ssdm name="tmp_payload_V"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="10" op_2_bw="54">
<![CDATA[
:3  %tmp_1_2 = call i64 @_ssdm_op_BitConcatenate.i64.i10.i54(i10 416, i54 %tmp_payload_V)

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  call void @_ssdm_op_Write.axis.volatile.i64P(i64* %L1_data_out_V, i64 %tmp_1_2)

]]></Node>
<StgValue><ssdm name="write_ln106"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
:1  %select_ln54 = select i1 %seq_count_V_load, i54 4529987906437120, i54 4525600657375552

]]></Node>
<StgValue><ssdm name="select_ln54"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="10" op_2_bw="54">
<![CDATA[
:5  %tmp = call i64 @_ssdm_op_BitConcatenate.i64.i10.i54(i10 416, i54 %select_ln54)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  call void @_ssdm_op_Write.axis.volatile.i64P(i64* %L1_data_out_V, i64 %tmp)

]]></Node>
<StgValue><ssdm name="write_ln75"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i64* %L1_data_out_V), !map !86

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i8* %l1datagen_stateout_V), !map !93

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i8* %CDATA_COUNTER_V), !map !97

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @L1_Data_Gen_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln5"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecInterface(i64* %L1_data_out_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln7"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln8"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecReset(i2* @data_src_state, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specreset_ln12"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecReset(i1* @seq_count_V, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specreset_ln44"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i8* %l1datagen_stateout_V, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln45"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:10  call void (...)* @_ssdm_op_SpecInterface(i8* %CDATA_COUNTER_V, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln46"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="2">
<![CDATA[
codeRepl:12  %zext_ln301 = zext i2 %data_src_state_load to i8

]]></Node>
<StgValue><ssdm name="zext_ln301"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:13  call void @_ssdm_op_Write.ap_none.i8P(i8* %l1datagen_stateout_V, i8 %zext_ln301)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0" op_8_bw="2" op_9_bw="0">
<![CDATA[
codeRepl:17  switch i2 %data_src_state_load, label %._crit_edge3133 [
    i2 1, label %0
    i2 -2, label %1
    i2 -1, label %"aesl_mux_load.30[9 x i16]P.i5.i64.exit"
    i2 0, label %10
  ]

]]></Node>
<StgValue><ssdm name="switch_ln50"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  call void @_ssdm_op_Write.axis.volatile.i64P(i64* %L1_data_out_V, i64 %tmp_3)

]]></Node>
<StgValue><ssdm name="write_ln185"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge3133

]]></Node>
<StgValue><ssdm name="br_ln186"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
<literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8">
<![CDATA[
:1  %t_V_1 = load i8* @cplane_data_counter_s, align 1

]]></Node>
<StgValue><ssdm name="t_V_1"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
<literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %add_ln700_2 = add i8 %t_V_1, 1

]]></Node>
<StgValue><ssdm name="add_ln700_2"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
<literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
:3  store i8 %add_ln700_2, i8* @cplane_data_counter_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
<literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_none.i8P(i8* %CDATA_COUNTER_V, i8 %add_ln700_2)

]]></Node>
<StgValue><ssdm name="write_ln148"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  call void @_ssdm_op_Write.axis.volatile.i64P(i64* %L1_data_out_V, i64 %tmp_2)

]]></Node>
<StgValue><ssdm name="write_ln156"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge3133

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  call void @_ssdm_op_Write.axis.volatile.i64P(i64* %L1_data_out_V, i64 %tmp_1_2)

]]></Node>
<StgValue><ssdm name="write_ln106"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge3133

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  call void @_ssdm_op_Write.axis.volatile.i64P(i64* %L1_data_out_V, i64 %tmp)

]]></Node>
<StgValue><ssdm name="write_ln75"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge3133

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0">
<![CDATA[
._crit_edge3133:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln191"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
