 <html> 
  <head>
    <script type="text/javascript" src="file:///home/beagle/Microchip/Libero_SoC_v2023.2/SynplifyPro/lib/report/reportlog_tree.js"></script>
    <link rel="stylesheet" type="text/css" href="file:///home/beagle/Microchip/Libero_SoC_v2023.2/SynplifyPro/lib/report/reportlog_tree.css" />  
  </head> 

  <body style="background-color:#e0e0ff;">
   <script type="text/javascript"> reportLogObj.loadImage("closed.png", "open.png")</script>
    <ul id="synthesis-menu" class="treeview" style="padding-left:12;">
        <li style="font-size:12; font-style:normal"> <b style="background-color:#a2bff0; font-weight:bold">MY_CUSTOM_FPGA_DESIGN_546BC67C_syn (synthesis)</b> 
         <ul rel="open" style="font-size:small;">

<li style="font-size:12; font-style:normal"><b style="background-color:#a2bff0; font-weight:bold">Synthesis -  </b> 
<ul rel="open">
<li><a href="file:///home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/syntmp/MY_CUSTOM_FPGA_DESIGN_546BC67C_srr.htm#compilerReport1" target="srrFrame" title="">Compiler Report</a>  </li>
<li><a href="file:///home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/syntmp/MY_CUSTOM_FPGA_DESIGN_546BC67C_srr.htm#compilerReport3" target="srrFrame" title="">Compiler Constraint Applicator</a>  </li>
<li><a href="file:///home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/syntmp/MY_CUSTOM_FPGA_DESIGN_546BC67C_srr.htm#mapperReport5" target="srrFrame" title="">Pre-mapping Report</a>  
<ul rel="open" >
<li><a href="file:///home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/syntmp/MY_CUSTOM_FPGA_DESIGN_546BC67C_srr.htm#mapperReport6" target="srrFrame" title="">Clock Summary</a>  </li></ul></li>
<li><a href="file:///home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/syntmp/MY_CUSTOM_FPGA_DESIGN_546BC67C_srr.htm#mapperReport19" target="srrFrame" title="">Mapper Report</a>  
<ul rel="open" >
<li><a href="file:///home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/syntmp/MY_CUSTOM_FPGA_DESIGN_546BC67C_srr.htm#mapperReport20" target="srrFrame" title="">Compile Point Summary</a>  </li>
<li><a href="file:///home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/syntmp/MY_CUSTOM_FPGA_DESIGN_546BC67C_srr.htm#timingReport21" target="srrFrame" title="">Timing Report</a>  
<ul rel="open" >
<li><a href="file:///home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/syntmp/MY_CUSTOM_FPGA_DESIGN_546BC67C_srr.htm#performanceSummary22" target="srrFrame" title="">Performance Summary</a>  </li>
<li><a href="file:///home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/MY_CUSTOM_FPGA_DESIGN_546BC67C_cck_rpt.htm#clockRelationships7" target="srrFrame" title="">Clock Relationships</a>  </li>
<li><a href="file:///home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/syntmp/MY_CUSTOM_FPGA_DESIGN_546BC67C_srr.htm#interfaceInfo24" target="srrFrame" title="">Interface Information</a>  </li>
<li><a href="file://#" target="srrFrame" title="">Detailed Report for Clocks</a>  
<ul  >
<li><a href="file:///home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/syntmp/MY_CUSTOM_FPGA_DESIGN_546BC67C_srr.htm#clockReport25" target="srrFrame" title="">Clock: CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0</a>  
<ul  >
<li><a href="file:///home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/syntmp/MY_CUSTOM_FPGA_DESIGN_546BC67C_srr.htm#startingSlack26" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/syntmp/MY_CUSTOM_FPGA_DESIGN_546BC67C_srr.htm#endingSlack27" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/syntmp/MY_CUSTOM_FPGA_DESIGN_546BC67C_srr.htm#worstPaths28" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/syntmp/MY_CUSTOM_FPGA_DESIGN_546BC67C_srr.htm#clockReport29" target="srrFrame" title="">Clock: CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3</a>  
<ul  >
<li><a href="file:///home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/syntmp/MY_CUSTOM_FPGA_DESIGN_546BC67C_srr.htm#startingSlack30" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/syntmp/MY_CUSTOM_FPGA_DESIGN_546BC67C_srr.htm#endingSlack31" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/syntmp/MY_CUSTOM_FPGA_DESIGN_546BC67C_srr.htm#worstPaths32" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/syntmp/MY_CUSTOM_FPGA_DESIGN_546BC67C_srr.htm#clockReport33" target="srrFrame" title="">Clock: System</a>  
<ul  >
<li><a href="file:///home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/syntmp/MY_CUSTOM_FPGA_DESIGN_546BC67C_srr.htm#startingSlack34" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/syntmp/MY_CUSTOM_FPGA_DESIGN_546BC67C_srr.htm#endingSlack35" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/syntmp/MY_CUSTOM_FPGA_DESIGN_546BC67C_srr.htm#worstPaths36" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li></ul></li></ul></li>
<li><a href="file:///home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/MY_CUSTOM_FPGA_DESIGN_546BC67C_dsp_rpt.txt" target="srrFrame" title="">DSP Report (02:49 25-Aug)</a>  </li>
<li><a href="file:///home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/MY_CUSTOM_FPGA_DESIGN_546BC67C_ram_rpt.txt" target="srrFrame" title="">RAM Report (02:49 25-Aug)</a>  </li>
<li><a href="file:///home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/MY_CUSTOM_FPGA_DESIGN_546BC67C_fanout_rpt.txt" target="srrFrame" title="">Fanout Report (02:49 25-Aug)</a>  </li>
<li><a href="file:///home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/syntmp/MY_CUSTOM_FPGA_DESIGN_546BC67C_srr.htm#resourceUsage37" target="srrFrame" title="">Resource Utilization</a>  </li></ul></li>
<li><a href="file:///home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/MY_CUSTOM_FPGA_DESIGN_546BC67C_cck.rpt" target="srrFrame" title="">Constraint Checker Report (02:48 25-Aug)</a>  
<ul  >
<li><a href="file:///home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/MY_CUSTOM_FPGA_DESIGN_546BC67C_cck_rpt.htm#clockRelationships13" target="srrFrame" title="">Clock Relationships</a>  </li>
<li><a href="file:///home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/MY_CUSTOM_FPGA_DESIGN_546BC67C_cck_rpt.htm#UnconstrainedStartEndPointsCCK8" target="srrFrame" title="">Unconstrained Start/End Points</a>  </li>
<li><a href="file:///home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/MY_CUSTOM_FPGA_DESIGN_546BC67C_cck_rpt.htm#InapplicableconstraintsCCK9" target="srrFrame" title="">Inapplicable constraints</a>  </li>
<li><a href="file:///home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/MY_CUSTOM_FPGA_DESIGN_546BC67C_cck_rpt.htm#ApplicableConstraintsWithIssuesCCK10" target="srrFrame" title="">Applicable constraints with issues</a>  </li>
<li><a href="file:///home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/MY_CUSTOM_FPGA_DESIGN_546BC67C_cck_rpt.htm#ConstraintsWithMatchingWildcardExpressionsCCK11" target="srrFrame" title="">Constraints with matching wildcard expressions</a>  </li>
<li><a href="file:///home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/MY_CUSTOM_FPGA_DESIGN_546BC67C_cck_rpt.htm#LibraryReportCCK12" target="srrFrame" title="">Library Report</a>  </li></ul></li>
<li><a href="file:///home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/rpt_MY_CUSTOM_FPGA_DESIGN_546BC67C.areasrr" target="srrFrame" title="">Hierarchical Area Report(/home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/rpt_MY_CUSTOM_FPGA_DESIGN_546BC67C) (02:49 25-Aug)</a>  </li></ul></li>         </ul>
        </li>
   </ul>

   <script type="text/javascript"> reportLogObj.generateLog("synthesis-menu")</script>

  </body>
 </html>