{"abstracts-retrieval-response": {
    "item": {
        "ait:process-info": {
            "ait:status": {
                "@state": "update",
                "@type": "core",
                "@stage": "S300"
            },
            "ait:date-delivered": {
                "@day": "24",
                "@year": "2020",
                "@timestamp": "2020-01-24T23:31:18.000018-05:00",
                "@month": "01"
            },
            "ait:date-sort": {
                "@day": "29",
                "@year": "2018",
                "@month": "01"
            }
        },
        "xocs:meta": {"xocs:funding-list": {
            "@pui-match": "primary",
            "@has-funding-info": "1",
            "xocs:funding-addon-generated-timestamp": "2018-05-21T15:34:23.960Z",
            "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/nlp"
        }},
        "bibrecord": {
            "head": {
                "author-group": {
                    "affiliation": {
                        "country": "Thailand",
                        "@afid": "60028190",
                        "@country": "tha",
                        "city": "Bangkok",
                        "organization": [
                            {"$": "Dept. of Computer Engineering"},
                            {"$": "Faculty of Engineering"},
                            {"$": "Chulalongkorn University"}
                        ],
                        "affiliation-id": {
                            "@afid": "60028190",
                            "@dptid": "113891981"
                        },
                        "@dptid": "113891981"
                    },
                    "author": [
                        {
                            "ce:given-name": "Kanut",
                            "preferred-name": {
                                "ce:given-name": "Kanut",
                                "ce:initials": "K.",
                                "ce:surname": "Boonroeangkaow",
                                "ce:indexed-name": "Boonroeangkaow K."
                            },
                            "@seq": "1",
                            "ce:initials": "K.",
                            "@_fa": "true",
                            "@type": "auth",
                            "ce:surname": "Boonroeangkaow",
                            "@auid": "57200687650",
                            "ce:indexed-name": "Boonroeangkaow K."
                        },
                        {
                            "ce:given-name": "Arthit",
                            "preferred-name": {
                                "ce:given-name": "Arthit",
                                "ce:initials": "A.",
                                "ce:surname": "Thongtak",
                                "ce:indexed-name": "Thongtak A."
                            },
                            "@seq": "2",
                            "ce:initials": "A.",
                            "@_fa": "true",
                            "@type": "auth",
                            "ce:surname": "Thongtak",
                            "@auid": "6507723368",
                            "ce:indexed-name": "Thongtak A."
                        },
                        {
                            "ce:given-name": "Wiwat",
                            "preferred-name": {
                                "ce:given-name": "Wiwat",
                                "ce:initials": "W.",
                                "ce:surname": "Vatanawood",
                                "ce:indexed-name": "Vatanawood W."
                            },
                            "@seq": "3",
                            "ce:initials": "W.",
                            "@_fa": "true",
                            "@type": "auth",
                            "ce:surname": "Vatanawood",
                            "@auid": "6507688023",
                            "ce:indexed-name": "Vatanawood W."
                        }
                    ]
                },
                "citation-title": "Formal modeling for consistency checking of signal transition graph",
                "abstracts": "© 2017 IEEE.The behavior of asynchronous hardware system is crucial and practically assured using the formal verification techniques. A signal transition graph is one of the effective alternatives to represent the behavioral design of a huge asynchronous system. The design could be verified beforehand to assure several essential properties including its consistency property. In this paper, the formal modeling scheme of a signal transition graph is proposed along with the consistency property in term of the linear temporal formula. The target signal transition graph is written in Promela code and verified using SPIN model checker. The result shows that the method can verify consistency property automatically.",
                "citation-info": {
                    "author-keywords": {"author-keyword": [
                        {
                            "$": "Asynchronous circuit",
                            "@xml:lang": "eng"
                        },
                        {
                            "$": "Formal verification",
                            "@xml:lang": "eng"
                        },
                        {
                            "$": "Model checking",
                            "@xml:lang": "eng"
                        },
                        {
                            "$": "Promela",
                            "@xml:lang": "eng"
                        },
                        {
                            "$": "Signal Transition Graph",
                            "@xml:lang": "eng"
                        },
                        {
                            "$": "SPIN",
                            "@xml:lang": "eng"
                        }
                    ]},
                    "citation-type": {"@code": "cp"},
                    "citation-language": {
                        "@language": "English",
                        "@xml:lang": "eng"
                    },
                    "abstract-language": {
                        "@language": "English",
                        "@xml:lang": "eng"
                    }
                },
                "source": {
                    "translated-sourcetitle": {
                        "$": "Proceeding of 2017 11th International Conference on Telecommunication Systems Services and Applications, TSSA 2017",
                        "@xml:lang": "eng"
                    },
                    "volisspag": {
                        "voliss": {"@volume": "2018-January"},
                        "pagerange": {
                            "@first": "1",
                            "@last": "5"
                        }
                    },
                    "@type": "p",
                    "isbn": {
                        "@level": "volume",
                        "$": "9781538635469",
                        "@type": "electronic",
                        "@length": "13"
                    },
                    "additional-srcinfo": {"conferenceinfo": {
                        "confpublication": {"procpartno": "1 of 1"},
                        "confevent": {
                            "confname": "11th International Conference on Telecommunication Systems Services and Applications, TSSA 2017",
                            "confsponsors": {
                                "confsponsor": null,
                                "@complete": "n"
                            },
                            "confnumber": "11",
                            "confcatnumber": "CFP1791P-ART",
                            "confseriestitle": "International Conference on Telecommunication Systems Services and Applications",
                            "conflocation": {
                                "venue": "Kila Senggigi Beach Lombok",
                                "@country": "idn",
                                "city": "Senggigi, Lombok"
                            },
                            "confcode": "134303",
                            "confdate": {
                                "enddate": {
                                    "@day": "27",
                                    "@year": "2017",
                                    "@month": "10"
                                },
                                "startdate": {
                                    "@day": "26",
                                    "@year": "2017",
                                    "@month": "10"
                                }
                            }
                        }
                    }},
                    "sourcetitle": "Proceeding of 2017 11th International Conference on Telecommunication Systems Services and Applications, TSSA 2017",
                    "publicationdate": {
                        "month": "01",
                        "year": "2018",
                        "date-text": {
                            "@xfab-added": "true",
                            "$": "29 January 2018"
                        },
                        "day": "29"
                    },
                    "sourcetitle-abbrev": "Proc. Int. Conf. Telecommun. Syst. Serv. Appl., TSSA",
                    "@country": "usa",
                    "issuetitle": "Proceeding of 2017 11th International Conference on Telecommunication Systems Services and Applications, TSSA 2017",
                    "publicationyear": {"@first": "2018"},
                    "publisher": {"publishername": "Institute of Electrical and Electronics Engineers Inc."},
                    "@srcid": "21100858492"
                },
                "enhancement": {"classificationgroup": {"classifications": [
                    {
                        "@type": "ASJC",
                        "classification": [
                            {"$": "1705"},
                            {"$": "1706"},
                            {"$": "2213"},
                            {"$": "2611"}
                        ]
                    },
                    {
                        "@type": "CPXCLASS",
                        "classification": [
                            {
                                "classification-code": "721.1",
                                "classification-description": "Computer Theory (Includes Formal Logic, Automata Theory, Switching Theory and Programming Theory)"
                            },
                            {
                                "classification-code": "723.5",
                                "classification-description": "Computer Applications"
                            }
                        ]
                    },
                    {
                        "@type": "FLXCLASS",
                        "classification": {
                            "classification-code": "902",
                            "classification-description": "FLUIDEX; Related Topics"
                        }
                    },
                    {
                        "@type": "SUBJABBR",
                        "classification": [
                            {"$": "COMP"},
                            {"$": "ENGI"},
                            {"$": "MATH"}
                        ]
                    }
                ]}}
            },
            "item-info": {
                "copyright": {
                    "$": "Copyright 2018 Elsevier B.V., All rights reserved.",
                    "@type": "Elsevier"
                },
                "dbcollection": [
                    {"$": "CPX"},
                    {"$": "SCOPUS"},
                    {"$": "Scopusbase"}
                ],
                "history": {"date-created": {
                    "@day": "06",
                    "@year": "2018",
                    "@timestamp": "BST 03:40:45",
                    "@month": "05"
                }},
                "itemidlist": {
                    "itemid": [
                        {
                            "$": "621805158",
                            "@idtype": "PUI"
                        },
                        {
                            "$": "910255225",
                            "@idtype": "CAR-ID"
                        },
                        {
                            "$": "20181805133849",
                            "@idtype": "CPX"
                        },
                        {
                            "$": "85046272787",
                            "@idtype": "SCP"
                        },
                        {
                            "$": "85046272787",
                            "@idtype": "SGR"
                        }
                    ],
                    "ce:doi": "10.1109/TSSA.2017.8272932"
                }
            },
            "tail": {"bibliography": {
                "@refcount": "13",
                "reference": [
                    {
                        "ref-fulltext": "C. H. Van Berkel et al., \"Applications of asynchronous circuits,\" Proc. IEEE, vol. 87, no. 2, pp. 69-93, 1999.",
                        "@id": "1",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1999"},
                            "ref-title": {"ref-titletext": "Applications of asynchronous circuits"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85046275205",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "87",
                                    "@issue": "2"
                                },
                                "pagerange": {
                                    "@first": "69",
                                    "@last": "93"
                                }
                            },
                            "ref-authors": {
                                "author": [{
                                    "@seq": "1",
                                    "ce:initials": "C.H.",
                                    "@_fa": "true",
                                    "ce:surname": "Van Berkel",
                                    "ce:indexed-name": "Van Berkel C.H."
                                }],
                                "et-al": null
                            },
                            "ref-sourcetitle": "Proc. IEEE"
                        }
                    },
                    {
                        "ref-fulltext": "J. Harrison, \"Formal verification at Intel,\" Proc. the 18th Annu. IEEE Symp. Log. Comput. Sci., p. 45, 2003.",
                        "@id": "2",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2003"},
                            "ref-title": {"ref-titletext": "Formal verification at Intel"},
                            "refd-itemidlist": {"itemid": {
                                "$": "0041967527",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {"@first": "45"}},
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "J.",
                                "@_fa": "true",
                                "ce:surname": "Harrison",
                                "ce:indexed-name": "Harrison J."
                            }]},
                            "ref-sourcetitle": "Proc. The 18th Annu. IEEE Symp. Log. Comput. Sci."
                        }
                    },
                    {
                        "ref-fulltext": "Tam-Anh Chu, \"Synthesis of self-timed VLSI circuits from graphtheoretic specifications\", PhD thesis, Massachusetts Institute of Technology, June 1987.",
                        "@id": "3",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1987"},
                            "refd-itemidlist": {"itemid": {
                                "$": "0003564287",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "PhD thesis, Massachusetts Institute of Technology, June",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "T.-A.",
                                "@_fa": "true",
                                "ce:surname": "Chu",
                                "ce:indexed-name": "Chu T.-A."
                            }]},
                            "ref-sourcetitle": "Synthesis of Self-timed VLSI Circuits from Graphtheoretic Specifications"
                        }
                    },
                    {
                        "ref-fulltext": "Park, S.B, \"Synthesis of Asynchronous VLSI Circuits from Signal Transition Graph Specifications. Doctoral dissertation, Department of Engineering-Computer Science, Tokyo Institute of Technology, 1996.",
                        "@id": "4",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1996"},
                            "refd-itemidlist": {"itemid": {
                                "$": "48649091907",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Doctoral dissertation, Department of Engineering-Computer Science, Tokyo Institute of Technology",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "S.B.",
                                "@_fa": "true",
                                "ce:surname": "Park",
                                "ce:indexed-name": "Park S.B."
                            }]},
                            "ref-sourcetitle": "Synthesis of Asynchronous VLSI Circuits from Signal Transition Graph Specifications"
                        }
                    },
                    {
                        "ref-fulltext": "C. Baier and J.-P. Katoen, Principles Of Model Checking, vol. 950. 2008.",
                        "@id": "5",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2008"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85046294853",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"voliss": {"@volume": "950"}},
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "C.",
                                    "@_fa": "true",
                                    "ce:surname": "Baier",
                                    "ce:indexed-name": "Baier C."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "J.-P.",
                                    "@_fa": "true",
                                    "ce:surname": "Katoen",
                                    "ce:indexed-name": "Katoen J.-P."
                                }
                            ]},
                            "ref-sourcetitle": "Principles of Model Checking"
                        }
                    },
                    {
                        "ref-fulltext": "M. Ben-Ari, Principles of the SPIN Model Checker. 2008.",
                        "@id": "6",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2008"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84892241027",
                                "@idtype": "SGR"
                            }},
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "M.",
                                "@_fa": "true",
                                "ce:surname": "Ben-Ari",
                                "ce:indexed-name": "Ben-Ari M."
                            }]},
                            "ref-sourcetitle": "Principles of the SPIN Model Checker"
                        }
                    },
                    {
                        "ref-fulltext": "K. Boonroeangkaow, A. Thongtak, and W. Vatanawood, \"Formal modeling for Persistence checking of signal transition graph specification with Promela,\" IMECS2017, pp161-165, 2017.",
                        "@id": "7",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2017"},
                            "ref-title": {"ref-titletext": "Formal modeling for persistence checking of signal transition graph specification with promela"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85042184708",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "161",
                                "@last": "165"
                            }},
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "K.",
                                    "@_fa": "true",
                                    "ce:surname": "Boonroeangkaow",
                                    "ce:indexed-name": "Boonroeangkaow K."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Thongtak",
                                    "ce:indexed-name": "Thongtak A."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "W.",
                                    "@_fa": "true",
                                    "ce:surname": "Vatanawood",
                                    "ce:indexed-name": "Vatanawood W."
                                }
                            ]},
                            "ref-sourcetitle": "IMECS2017"
                        }
                    },
                    {
                        "ref-fulltext": "G. J. Holzmann and D. Bošnački, \"Multi-core model checking with Spin,\" Proc. - 21st Int. Parallel Distrib. Process. Symp. IPDPS 2007; Abstr. CD-ROM, 2007.",
                        "@id": "8",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2007"},
                            "ref-title": {"ref-titletext": "Multi-core model checking with Spin"},
                            "refd-itemidlist": {"itemid": {
                                "$": "34548810177",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Abstr. CD-ROM",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "G.J.",
                                    "@_fa": "true",
                                    "ce:surname": "Holzmann",
                                    "ce:indexed-name": "Holzmann G.J."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "Bošnački",
                                    "ce:indexed-name": "Bosnacki D."
                                }
                            ]},
                            "ref-sourcetitle": "Proc. - 21st Int. Parallel Distrib. Process. Symp. IPDPS 2007"
                        }
                    },
                    {
                        "ref-fulltext": "C. Yamada, S. Ganti, and D. M. Miller, \"SPIN Model Checking for the BEE System.\"",
                        "@id": "9",
                        "ref-info": {
                            "refd-itemidlist": {"itemid": {
                                "$": "85046263526",
                                "@idtype": "SGR"
                            }},
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "C.",
                                    "@_fa": "true",
                                    "ce:surname": "Yamada",
                                    "ce:indexed-name": "Yamada C."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Ganti",
                                    "ce:indexed-name": "Ganti S."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "D.M.",
                                    "@_fa": "true",
                                    "ce:surname": "Miller",
                                    "ce:indexed-name": "Miller D.M."
                                }
                            ]},
                            "ref-sourcetitle": "SPIN Model Checking for the BEE System"
                        }
                    },
                    {
                        "ref-fulltext": "S. T. Hamman, K. M. Hopkinson, S. Member, and J. E. Fadul, \"A Model Checking Approach to Testing the Reliability of Smart Grid Protection Systems,\" vol. 8977, no. c, 2016.",
                        "@id": "10",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2016"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85046253797",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"voliss": {
                                "@volume": "8977",
                                "@issue": "C"
                            }},
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "S.T.",
                                    "@_fa": "true",
                                    "ce:surname": "Hamman",
                                    "ce:indexed-name": "Hamman S.T."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "K.M.",
                                    "@_fa": "true",
                                    "ce:surname": "Hopkinson",
                                    "ce:indexed-name": "Hopkinson K.M."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Member",
                                    "ce:indexed-name": "Member S."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "J.E.",
                                    "@_fa": "true",
                                    "ce:surname": "Fadul",
                                    "ce:indexed-name": "Fadul J.E."
                                }
                            ]},
                            "ref-sourcetitle": "A Model Checking Approach to Testing the Reliability of Smart Grid Protection Systems"
                        }
                    },
                    {
                        "ref-fulltext": "K. Nagafuji and S. Yamaguchi, \"Eclair: An Elevator Group Controller Model Checking System Based on S-ring and SPIN,\" pp. 178-181, 2014.",
                        "@id": "11",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2014"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84946687633",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "178",
                                "@last": "181"
                            }},
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "K.",
                                    "@_fa": "true",
                                    "ce:surname": "Nagafuji",
                                    "ce:indexed-name": "Nagafuji K."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Yamaguchi",
                                    "ce:indexed-name": "Yamaguchi S."
                                }
                            ]},
                            "ref-sourcetitle": "Eclair: An Elevator Group Controller Model Checking System Based on S-ring and SPIN"
                        }
                    },
                    {
                        "ref-fulltext": "W. Lawsunnee, A. Thongtak, and W. Vatanawood, \"Signal persistence checking of asynchronous system implementation using SPIN,\" Lect. Notes Eng. Comput. Sci., vol. 2, pp. 604-609, 2015.",
                        "@id": "12",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2015"},
                            "ref-title": {"ref-titletext": "Signal persistence checking of asynchronous system implementation using SPIN"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84937886291",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {"@volume": "2"},
                                "pagerange": {
                                    "@first": "604",
                                    "@last": "609"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "W.",
                                    "@_fa": "true",
                                    "ce:surname": "Lawsunnee",
                                    "ce:indexed-name": "Lawsunnee W."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Thongtak",
                                    "ce:indexed-name": "Thongtak A."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "W.",
                                    "@_fa": "true",
                                    "ce:surname": "Vatanawood",
                                    "ce:indexed-name": "Vatanawood W."
                                }
                            ]},
                            "ref-sourcetitle": "Lect. Notes Eng. Comput. Sci."
                        }
                    },
                    {
                        "ref-fulltext": "Oscar R. Ribeiro and J. M. Fernandes, \"Translating synchronous Petri nets into PROMELA for verifying behavioural properties,\" 2007 Symp. Ind. Embed. Syst. Proceeedings, SIES'2007, pp. 266-273, 2007.",
                        "@id": "13",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2007"},
                            "ref-title": {"ref-titletext": "Translating synchronous petri nets into PROMELA for verifying behavioural properties"},
                            "refd-itemidlist": {"itemid": {
                                "$": "46749142580",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "266",
                                "@last": "273"
                            }},
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "O.R.",
                                    "@_fa": "true",
                                    "ce:surname": "Ribeiro",
                                    "ce:indexed-name": "Ribeiro O.R."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "J.M.",
                                    "@_fa": "true",
                                    "ce:surname": "Fernandes",
                                    "ce:indexed-name": "Fernandes J.M."
                                }
                            ]},
                            "ref-sourcetitle": "2007 Symp. Ind. Embed. Syst. Proceeedings, SIES'2007"
                        }
                    }
                ]
            }}
        }
    },
    "affiliation": {
        "affiliation-city": "Bangkok",
        "@id": "60028190",
        "affilname": "Chulalongkorn University",
        "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190",
        "affiliation-country": "Thailand"
    },
    "coredata": {
        "srctype": "p",
        "eid": "2-s2.0-85046272787",
        "dc:description": "The behavior of asynchronous hardware system is crucial and practically assured using the formal verification techniques. A signal transition graph is one of the effective alternatives to represent the behavioral design of a huge asynchronous system. The design could be verified beforehand to assure several essential properties including its consistency property. In this paper, the formal modeling scheme of a signal transition graph is proposed along with the consistency property in term of the linear temporal formula. The target signal transition graph is written in Promela code and verified using SPIN model checker. The result shows that the method can verify consistency property automatically.",
        "prism:coverDate": "2018-01-29",
        "prism:aggregationType": "Conference Proceeding",
        "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85046272787",
        "dc:creator": {"author": [{
            "ce:given-name": "Kanut",
            "preferred-name": {
                "ce:given-name": "Kanut",
                "ce:initials": "K.",
                "ce:surname": "Boonroeangkaow",
                "ce:indexed-name": "Boonroeangkaow K."
            },
            "@seq": "1",
            "ce:initials": "K.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60028190",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"
            },
            "ce:surname": "Boonroeangkaow",
            "@auid": "57200687650",
            "author-url": "https://api.elsevier.com/content/author/author_id/57200687650",
            "ce:indexed-name": "Boonroeangkaow K."
        }]},
        "link": [
            {
                "@_fa": "true",
                "@rel": "self",
                "@href": "https://api.elsevier.com/content/abstract/scopus_id/85046272787"
            },
            {
                "@_fa": "true",
                "@rel": "scopus",
                "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85046272787&origin=inward"
            },
            {
                "@_fa": "true",
                "@rel": "scopus-citedby",
                "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85046272787&origin=inward"
            }
        ],
        "prism:isbn": "9781538635469",
        "source-id": "21100858492",
        "citedby-count": "0",
        "prism:volume": "2018-January",
        "subtype": "cp",
        "dc:title": "Formal modeling for consistency checking of signal transition graph",
        "openaccess": "0",
        "publishercopyright": "© 2017 IEEE.",
        "subtypeDescription": "Conference Paper",
        "prism:publicationName": "Proceeding of 2017 11th International Conference on Telecommunication Systems Services and Applications, TSSA 2017",
        "prism:pageRange": "1-5",
        "prism:endingPage": "5",
        "openaccessFlag": "false",
        "prism:doi": "10.1109/TSSA.2017.8272932",
        "prism:startingPage": "1",
        "dc:identifier": "SCOPUS_ID:85046272787",
        "dc:publisher": "Institute of Electrical and Electronics Engineers Inc."
    },
    "idxterms": {"mainterm": [
        {
            "$": "Asynchronous circuits",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Asynchronous hardware",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Consistency checking",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Consistency property",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "PROMELA",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Signal transition graphs",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "SPIN",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Verification techniques",
            "@weight": "b",
            "@candidate": "n"
        }
    ]},
    "language": {"@xml:lang": "eng"},
    "authkeywords": {"author-keyword": [
        {
            "@_fa": "true",
            "$": "Asynchronous circuit"
        },
        {
            "@_fa": "true",
            "$": "Formal verification"
        },
        {
            "@_fa": "true",
            "$": "Model checking"
        },
        {
            "@_fa": "true",
            "$": "Promela"
        },
        {
            "@_fa": "true",
            "$": "Signal Transition Graph"
        },
        {
            "@_fa": "true",
            "$": "SPIN"
        }
    ]},
    "subject-areas": {"subject-area": [
        {
            "@_fa": "true",
            "$": "Computer Networks and Communications",
            "@code": "1705",
            "@abbrev": "COMP"
        },
        {
            "@_fa": "true",
            "$": "Computer Science Applications",
            "@code": "1706",
            "@abbrev": "COMP"
        },
        {
            "@_fa": "true",
            "$": "Safety, Risk, Reliability and Quality",
            "@code": "2213",
            "@abbrev": "ENGI"
        },
        {
            "@_fa": "true",
            "$": "Modeling and Simulation",
            "@code": "2611",
            "@abbrev": "MATH"
        }
    ]},
    "authors": {"author": [
        {
            "ce:given-name": "Kanut",
            "preferred-name": {
                "ce:given-name": "Kanut",
                "ce:initials": "K.",
                "ce:surname": "Boonroeangkaow",
                "ce:indexed-name": "Boonroeangkaow K."
            },
            "@seq": "1",
            "ce:initials": "K.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60028190",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"
            },
            "ce:surname": "Boonroeangkaow",
            "@auid": "57200687650",
            "author-url": "https://api.elsevier.com/content/author/author_id/57200687650",
            "ce:indexed-name": "Boonroeangkaow K."
        },
        {
            "ce:given-name": "Arthit",
            "preferred-name": {
                "ce:given-name": "Arthit",
                "ce:initials": "A.",
                "ce:surname": "Thongtak",
                "ce:indexed-name": "Thongtak A."
            },
            "@seq": "2",
            "ce:initials": "A.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60028190",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"
            },
            "ce:surname": "Thongtak",
            "@auid": "6507723368",
            "author-url": "https://api.elsevier.com/content/author/author_id/6507723368",
            "ce:indexed-name": "Thongtak A."
        },
        {
            "ce:given-name": "Wiwat",
            "preferred-name": {
                "ce:given-name": "Wiwat",
                "ce:initials": "W.",
                "ce:surname": "Vatanawood",
                "ce:indexed-name": "Vatanawood W."
            },
            "@seq": "3",
            "ce:initials": "W.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60028190",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"
            },
            "ce:surname": "Vatanawood",
            "@auid": "6507688023",
            "author-url": "https://api.elsevier.com/content/author/author_id/6507688023",
            "ce:indexed-name": "Vatanawood W."
        }
    ]}
}}