###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        64627   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        50250   # Number of read row buffer hits
num_read_cmds                  =        64627   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        14391   # Number of ACT commands
num_pre_cmds                   =        14376   # Number of PRE commands
num_ondemand_pres              =         3362   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6454515   # Cyles of rank active rank.0
rank_active_cycles.1           =      5866122   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3545485   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      4133878   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        59563   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          237   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           57   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           43   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           30   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           14   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            3   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            8   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           12   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            4   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         4656   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        30765   # Read request latency (cycles)
read_latency[40-59]            =        14382   # Read request latency (cycles)
read_latency[60-79]            =         7881   # Read request latency (cycles)
read_latency[80-99]            =         2860   # Read request latency (cycles)
read_latency[100-119]          =         1760   # Read request latency (cycles)
read_latency[120-139]          =         1095   # Read request latency (cycles)
read_latency[140-159]          =          650   # Read request latency (cycles)
read_latency[160-179]          =          474   # Read request latency (cycles)
read_latency[180-199]          =          402   # Read request latency (cycles)
read_latency[200-]             =         4358   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.60576e+08   # Read energy
act_energy                     =  3.93738e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.70183e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.98426e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.02762e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.66046e+09   # Active standby energy rank.1
average_read_latency           =       79.052   # Average read request latency (cycles)
average_interarrival           =      154.732   # Average request interarrival latency (cycles)
total_energy                   =  1.23788e+10   # Total energy (pJ)
average_power                  =      1237.88   # Average power (mW)
average_bandwidth              =     0.551484   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        65371   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        49073   # Number of read row buffer hits
num_read_cmds                  =        65371   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        16318   # Number of ACT commands
num_pre_cmds                   =        16302   # Number of PRE commands
num_ondemand_pres              =         5514   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6083974   # Cyles of rank active rank.0
rank_active_cycles.1           =      6051781   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3916026   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3948219   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        60338   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          247   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           65   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           48   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           34   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           14   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            7   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           10   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           11   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            4   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         4593   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        29353   # Read request latency (cycles)
read_latency[40-59]            =        13839   # Read request latency (cycles)
read_latency[60-79]            =         9073   # Read request latency (cycles)
read_latency[80-99]            =         2993   # Read request latency (cycles)
read_latency[100-119]          =         2363   # Read request latency (cycles)
read_latency[120-139]          =         1431   # Read request latency (cycles)
read_latency[140-159]          =          657   # Read request latency (cycles)
read_latency[160-179]          =          555   # Read request latency (cycles)
read_latency[180-199]          =          466   # Read request latency (cycles)
read_latency[200-]             =         4641   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.63576e+08   # Read energy
act_energy                     =   4.4646e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.87969e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.89515e+09   # Precharge standby energy rank.1
act_stb_energy.0               =   3.7964e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.77631e+09   # Active standby energy rank.1
average_read_latency           =      75.7362   # Average read request latency (cycles)
average_interarrival           =      152.971   # Average request interarrival latency (cycles)
total_energy                   =  1.23604e+10   # Total energy (pJ)
average_power                  =      1236.04   # Average power (mW)
average_bandwidth              =     0.557833   # Average bandwidth
