// Seed: 3182661852
module module_0 (
    output tri id_0,
    output wor id_1,
    input tri1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output wand id_6,
    output supply1 id_7,
    output tri id_8,
    input wand id_9
);
  wire id_11;
  assign id_6 = id_2 < id_9;
endmodule
module module_1 (
    output uwire id_0,
    input  tri0  id_1,
    input  tri   id_2,
    output wor   id_3,
    input  wor   id_4,
    input  uwire id_5,
    input  wire  id_6
);
  id_8 :
  assert property (@(posedge id_8) 1)
  else if ({id_2{1}}) $display(id_2);
  else $display;
  wor id_9, id_10, id_11;
  assign id_11 = 1;
  module_0(
      id_0, id_3, id_1, id_6, id_6, id_1, id_3, id_0, id_0, id_5
  );
endmodule
