- name: leaf_07_ebx
  long_name: "Structured Extended Feature Flags Enumeration Leaf"
  purpose: |
      "
      When CPUID executes with EAX set to 07H and ECX = 0, the processor
      returns information about the maximum input value for sub-leaves that
      contain extended feature flags. See Table 3-8.  When CPUID executes with
      EAX set to 07H and the input value of ECX is invalid (see leaf 07H entry
      in Table 3-8), the processor returns 0 in EAX/EBX/ECX/EDX. In subleaf 0,
      EAX returns the maximum input value of the highest leaf 7 sub-leaf, and
      EBX, ECX & EDX contain information of extended feature flags.
      "
  size: 32
  arch: intel
  is_indexed: True
  
  access_mechanisms:
      - name: cpuid
        leaf: 0x7
        output: ebx

  fieldsets:
      - name: latest
        condition: "Fieldset valid on latest version of the Intel architecture"
        size: 32

        fields:
            - name: "FSGSBASE"
              long_name: "FSGSBASE"
              lsb: 0
              msb: 0
              readable: True
              description: |
                  "
                  Bit 00: FSGSBASE. Supports
                  RDFSBASE/RDGSBASE/WRFSBASE/WRGSBASE if 1.
                  "

            - name: "IA32_TSC_ADJUST"
              long_name: "IA32_TSC_ADJUST"
              lsb: 1
              msb: 1
              readable: True
              description: |
                  "
                  Bit 01: IA32_TSC_ADJUST MSR is supported if 1.
                  "

            - name: "SGX"
              long_name: "SGX"
              lsb: 2
              msb: 2
              readable: True
              description: |
                  "
                  Bit 02: SGX. Supports Intel® Software Guard Extensions
                  (Intel® SGX Extensions) if 1.
                  "

            - name: "BMI1"
              long_name: "BMI1"
              lsb: 3
              msb: 3
              readable: True
              description: |
                  "
                  Bit 03: BMI1.
                  "

            - name: "HLE"
              long_name: "HLE"
              lsb: 4
              msb: 4
              readable: True
              description: |
                  "
                  Bit 04: HLE.
                  "

            - name: "AVX2"
              long_name: "AVX2"
              lsb: 5
              msb: 5
              readable: True
              description: |
                  "
                  Bit 05: AVX2.
                  "

            - name: "FDP_EXCPTN_ONLY"
              long_name: "FDP_EXCPTN_ONLY"
              lsb: 6
              msb: 6
              readable: True
              description: |
                  "
                  Bit 06: FDP_EXCPTN_ONLY. x87 FPU Data Pointer updated only on
                  x87 exceptions if 1.
                  "

            - name: "SMEP"
              long_name: "Supports Supervisor-Mode Execution Prevention"
              lsb: 7
              msb: 7
              readable: True
              description: |
                  "
                  Bit 07: SMEP. Supports Supervisor-Mode Execution Prevention
                  if 1.
                  "

            - name: "BMI2"
              long_name: "BMI2"
              lsb: 8
              msb: 8
              readable: True
              description: |
                  "
                  Bit 08: BMI2.
                  "

            - name: "Supports Enhanced REP"
              long_name: "Supports Enhanced REP"
              lsb: 9
              msb: 9
              readable: True
              description: |
                  "
                  Bit 09: Supports Enhanced REP MOVSB/STOSB if 1.
                  "

            - name: "INVPCID"
              long_name: "INVPCID"
              lsb: 10
              msb: 10
              readable: True
              description: |
                  "
                  Bit 10: INVPCID. If 1, supports INVPCID instruction for
                  system software that manages process-context identifiers.
                  "

            - name: "RTM"
              long_name: "RTM"
              lsb: 11
              msb: 11
              readable: True
              description: |
                  "
                  Bit 11: RTM.
                  "

            - name: "RDT-M"
              long_name: "RDT-M"
              lsb: 12
              msb: 12
              readable: True
              description: |
                  "
                  Bit 12: RDT-M. Supports Intel® Resource Director Technology
                  (Intel® RDT) Monitoring capability if 1.
                  "

            - name: "Bit 13"
              long_name: "Bit 13"
              lsb: 13
              msb: 13
              readable: True
              description: |
                  "
                  Bit 13: Deprecates FPU CS and FPU DS values if 1.
                  "

            - name: "MPX"
              long_name: "Memory Protection Extensions"
              lsb: 14
              msb: 14
              readable: True
              description: |
                  "
                  Bit 14: MPX. Supports Intel® Memory Protection Extensions if
                  1.
                  "

            - name: "RDT-A"
              long_name: "Resource Director Technology Allocation"
              lsb: 15
              msb: 15
              readable: True
              description: |
                  "
                  Bit 15: RDT-A. Supports Intel® Resource Director Technology
                  (Intel® RDT) Allocation capability if 1.
                  "

            - name: "AVX512F"
              long_name: "AVX512F"
              lsb: 16
              msb: 16
              readable: True
              description: |
                  "
                  Bit 16: AVX512F.
                  "

            - name: "AVX512DQ"
              long_name: "AVX512DQ"
              lsb: 17
              msb: 17
              readable: True
              description: |
                  "
                  Bit 17: AVX512DQ.
                  "

            - name: "RDSEED"
              long_name: "RDSEED"
              lsb: 18
              msb: 18
              readable: True
              description: |
                  "
                  Bit 18: RDSEED.
                  "

            - name: "ADX"
              long_name: "ADX"
              lsb: 19
              msb: 19
              readable: True
              description: |
                  "
                  Bit 19: ADX.
                  "

            - name: "SMAP"
              long_name: "Supports Supervisor-Mode Access Prevention"
              lsb: 20
              msb: 20
              readable: True
              description: |
                  "
                  Bit 20: SMAP. Supports Supervisor-Mode Access Prevention (and
                  the CLAC/STAC instructions) if 1.
                  "

            - name: "AVX512_IFMA"
              long_name: "AVX512_IFMA"
              lsb: 21
              msb: 21
              readable: True
              description: |
                  "
                  Bit 21: AVX512_IFMA.
                  "

            - name: reserved
              long_name: "Reserved"
              lsb: 22
              msb: 22
              reserved0: True

            - name: "CLFLUSHOPT"
              long_name: "CLFLUSHOPT"
              lsb: 23
              msb: 23
              readable: True
              description: |
                  "
                  Bit 23: CLFLUSHOPT.
                  "

            - name: "CLWB"
              long_name: "CLWB"
              lsb: 24
              msb: 24
              readable: True
              description: |
                  "
                  Bit 24: CLWB.
                  "

            - name: "Intel Processor Trace"
              long_name: "Intel Processor Trace"
              lsb: 25
              msb: 25
              readable: True
              description: |
                  "
                  Bit 25: Intel Processor Trace.
                  "

            - name: "AVX512PF"
              long_name: "AVX512PF"
              lsb: 26
              msb: 26
              readable: True
              description: |
                  "
                  Bit 26: AVX512PF. (Intel® Xeon Phi™ only.)
                  "

            - name: "AVX512ER"
              long_name: "AVX512ER"
              lsb: 27
              msb: 27
              readable: True
              description: |
                  "
                  Bit 27: AVX512ER. (Intel® Xeon Phi™ only.)
                  "

            - name: "AVX512CD"
              long_name: "AVX512CD"
              lsb: 28
              msb: 28
              readable: True
              description: |
                  "
                  Bit 28: AVX512CD.
                  "

            - name: "SHA"
              long_name: "Secure Hash Algorithm Extensions"
              lsb: 29
              msb: 29
              readable: True
              description: |
                  "
                  Bit 29: SHA. supports Intel® Secure Hash Algorithm Extensions
                  (Intel® SHA Extensions) if 1.
                  "

            - name: "AVX512BW"
              long_name: "AVX512BW"
              lsb: 30
              msb: 30
              readable: True
              description: |
                  "
                  Bit 30: AVX512BW.
                  "

            - name: "AVX512VL"
              long_name: "AVX512VL"
              lsb: 31
              msb: 31
              readable: True
              description: |
                  "
                  Bit 31: AVX512VL.
                  "
