###############################################################
#  Generated by:      Cadence Innovus 18.17-s055_1
#  OS:                Linux x86_64(Host ID 09vlab117.coe.neu.edu)
#  Generated on:      Sun Aug 10 23:55:05 2025
#  Design:            counter
#  Command:           checkDesign -io -netlist -physicalLibrary -powerGround -tieHilo -timingLibrary -spef -floorplan -place -outdir checkDesign
###############################################################
Design: counter

------ Design Summary:
Total Standard Cell Number   (cells) : 55
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 95.27
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 55
Number of Non-uniquified Insts : 50
Number of Nets                 : 24
Average number of Pins per Net : 2.58
Maximum number of Pins in Net  : 5

------ I/O Port summary

Number of Primary I/O Ports    : 6
Number of Input Ports          : 2
Number of Output Ports         : 4
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 0



------------------------------------------------------------
Detail report:


------ I/O Pad/Port Checking


------ Primitive Pins DRC Checking


------ Primitive Net DRC Check


