design_1_util_vector_logic_0_0.v,verilog,xil_defaultlib,../../../../DFX_TEST4.gen/sources_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
