#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x560dcfdc74a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x560dcfe8df90 .scope module, "JR_tb" "JR_tb" 3 1;
 .timescale 0 0;
v0x560dcfeb85a0_0 .net "active", 0 0, L_0x560dcfed30f0;  1 drivers
v0x560dcfeb8660_0 .var "clk", 0 0;
v0x560dcfeb8700_0 .var "clk_enable", 0 0;
v0x560dcfeb87f0_0 .net "data_address", 31 0, L_0x560dcfed0cc0;  1 drivers
v0x560dcfeb8890_0 .net "data_read", 0 0, L_0x560dcfece840;  1 drivers
v0x560dcfeb8980_0 .var "data_readdata", 31 0;
v0x560dcfeb8a50_0 .net "data_write", 0 0, L_0x560dcfece660;  1 drivers
v0x560dcfeb8b20_0 .net "data_writedata", 31 0, L_0x560dcfed09b0;  1 drivers
v0x560dcfeb8bf0_0 .net "instr_address", 31 0, L_0x560dcfed2020;  1 drivers
v0x560dcfeb8d50_0 .var "instr_readdata", 31 0;
v0x560dcfeb8df0_0 .net "register_v0", 31 0, L_0x560dcfed0940;  1 drivers
v0x560dcfeb8ee0_0 .var "reset", 0 0;
S_0x560dcfe7b410 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x560dcfe8df90;
 .timescale 0 0;
v0x560dcfe89b20_0 .var "imm", 15 0;
v0x560dcfe8a5e0_0 .var "imm_instr", 31 0;
v0x560dcfe8ed10_0 .var "opcode", 5 0;
v0x560dcfe93fa0_0 .var "rs", 4 0;
v0x560dcfe94300_0 .var "rt", 4 0;
E_0x560dcfdc6750 .event posedge, v0x560dcfeaca40_0;
S_0x560dcfe7b840 .scope module, "dut" "mips_cpu_harvard" 3 77, 4 1 0, S_0x560dcfe8df90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x560dcfe89a00 .functor OR 1, L_0x560dcfeca040, L_0x560dcfeca2c0, C4<0>, C4<0>;
L_0x560dcfe8ebf0 .functor BUFZ 1, L_0x560dcfec9aa0, C4<0>, C4<0>, C4<0>;
L_0x560dcfdfbe60 .functor BUFZ 1, L_0x560dcfec9c40, C4<0>, C4<0>, C4<0>;
L_0x560dcfe941e0 .functor BUFZ 1, L_0x560dcfec9c40, C4<0>, C4<0>, C4<0>;
L_0x560dcfeca800 .functor AND 1, L_0x560dcfec9aa0, L_0x560dcfecab00, C4<1>, C4<1>;
L_0x560dcfe94df0 .functor OR 1, L_0x560dcfeca800, L_0x560dcfeca6e0, C4<0>, C4<0>;
L_0x560dcfe39c90 .functor OR 1, L_0x560dcfe94df0, L_0x560dcfeca910, C4<0>, C4<0>;
L_0x560dcfecada0 .functor OR 1, L_0x560dcfe39c90, L_0x560dcfecc400, C4<0>, C4<0>;
L_0x560dcfecaeb0 .functor OR 1, L_0x560dcfecada0, L_0x560dcfecbb60, C4<0>, C4<0>;
L_0x560dcfecaf70 .functor BUFZ 1, L_0x560dcfec9d60, C4<0>, C4<0>, C4<0>;
L_0x560dcfecba50 .functor AND 1, L_0x560dcfecb4c0, L_0x560dcfecb820, C4<1>, C4<1>;
L_0x560dcfecbb60 .functor OR 1, L_0x560dcfecb1c0, L_0x560dcfecba50, C4<0>, C4<0>;
L_0x560dcfecc400 .functor AND 1, L_0x560dcfecbf30, L_0x560dcfecc1e0, C4<1>, C4<1>;
L_0x560dcfeccbb0 .functor OR 1, L_0x560dcfecc650, L_0x560dcfecc970, C4<0>, C4<0>;
L_0x560dcfecbcc0 .functor OR 1, L_0x560dcfecd120, L_0x560dcfecd420, C4<0>, C4<0>;
L_0x560dcfecd300 .functor AND 1, L_0x560dcfecce30, L_0x560dcfecbcc0, C4<1>, C4<1>;
L_0x560dcfecdc20 .functor OR 1, L_0x560dcfecd8b0, L_0x560dcfecdb30, C4<0>, C4<0>;
L_0x560dcfecdf20 .functor OR 1, L_0x560dcfecdc20, L_0x560dcfecdd30, C4<0>, C4<0>;
L_0x560dcfece0d0 .functor AND 1, L_0x560dcfec9aa0, L_0x560dcfecdf20, C4<1>, C4<1>;
L_0x560dcfece280 .functor AND 1, L_0x560dcfec9aa0, L_0x560dcfece190, C4<1>, C4<1>;
L_0x560dcfece5a0 .functor AND 1, L_0x560dcfec9aa0, L_0x560dcfece030, C4<1>, C4<1>;
L_0x560dcfece840 .functor BUFZ 1, L_0x560dcfdfbe60, C4<0>, C4<0>, C4<0>;
L_0x560dcfecf4d0 .functor AND 1, L_0x560dcfed30f0, L_0x560dcfecaeb0, C4<1>, C4<1>;
L_0x560dcfecf5e0 .functor OR 1, L_0x560dcfecbb60, L_0x560dcfecc400, C4<0>, C4<0>;
L_0x560dcfed09b0 .functor BUFZ 32, L_0x560dcfed0830, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560dcfed0a70 .functor BUFZ 32, L_0x560dcfecf7c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560dcfed0bc0 .functor BUFZ 32, L_0x560dcfed0830, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560dcfed0cc0 .functor BUFZ 32, v0x560dcfeabad0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560dcfed1cc0 .functor AND 1, v0x560dcfeb8700_0, L_0x560dcfece0d0, C4<1>, C4<1>;
L_0x560dcfed1d30 .functor AND 1, L_0x560dcfed1cc0, v0x560dcfeb5730_0, C4<1>, C4<1>;
L_0x560dcfed2020 .functor BUFZ 32, v0x560dcfeacb00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560dcfed30f0 .functor BUFZ 1, v0x560dcfeb5730_0, C4<0>, C4<0>, C4<0>;
L_0x560dcfed3270 .functor AND 1, v0x560dcfeb8700_0, v0x560dcfeb5730_0, C4<1>, C4<1>;
v0x560dcfeaf820_0 .net *"_ivl_100", 31 0, L_0x560dcfecbd30;  1 drivers
L_0x7f930ee6e498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560dcfeaf920_0 .net *"_ivl_103", 25 0, L_0x7f930ee6e498;  1 drivers
L_0x7f930ee6e4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560dcfeafa00_0 .net/2u *"_ivl_104", 31 0, L_0x7f930ee6e4e0;  1 drivers
v0x560dcfeafac0_0 .net *"_ivl_106", 0 0, L_0x560dcfecbf30;  1 drivers
v0x560dcfeafb80_0 .net *"_ivl_109", 5 0, L_0x560dcfecc140;  1 drivers
L_0x7f930ee6e528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x560dcfeafc60_0 .net/2u *"_ivl_110", 5 0, L_0x7f930ee6e528;  1 drivers
v0x560dcfeafd40_0 .net *"_ivl_112", 0 0, L_0x560dcfecc1e0;  1 drivers
v0x560dcfeafe00_0 .net *"_ivl_116", 31 0, L_0x560dcfecc560;  1 drivers
L_0x7f930ee6e570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560dcfeafee0_0 .net *"_ivl_119", 25 0, L_0x7f930ee6e570;  1 drivers
L_0x7f930ee6e0a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x560dcfeaffc0_0 .net/2u *"_ivl_12", 5 0, L_0x7f930ee6e0a8;  1 drivers
L_0x7f930ee6e5b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x560dcfeb00a0_0 .net/2u *"_ivl_120", 31 0, L_0x7f930ee6e5b8;  1 drivers
v0x560dcfeb0180_0 .net *"_ivl_122", 0 0, L_0x560dcfecc650;  1 drivers
v0x560dcfeb0240_0 .net *"_ivl_124", 31 0, L_0x560dcfecc880;  1 drivers
L_0x7f930ee6e600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560dcfeb0320_0 .net *"_ivl_127", 25 0, L_0x7f930ee6e600;  1 drivers
L_0x7f930ee6e648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560dcfeb0400_0 .net/2u *"_ivl_128", 31 0, L_0x7f930ee6e648;  1 drivers
v0x560dcfeb04e0_0 .net *"_ivl_130", 0 0, L_0x560dcfecc970;  1 drivers
v0x560dcfeb05a0_0 .net *"_ivl_134", 31 0, L_0x560dcfeccd40;  1 drivers
L_0x7f930ee6e690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560dcfeb0790_0 .net *"_ivl_137", 25 0, L_0x7f930ee6e690;  1 drivers
L_0x7f930ee6e6d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560dcfeb0870_0 .net/2u *"_ivl_138", 31 0, L_0x7f930ee6e6d8;  1 drivers
v0x560dcfeb0950_0 .net *"_ivl_140", 0 0, L_0x560dcfecce30;  1 drivers
v0x560dcfeb0a10_0 .net *"_ivl_143", 5 0, L_0x560dcfecd080;  1 drivers
L_0x7f930ee6e720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x560dcfeb0af0_0 .net/2u *"_ivl_144", 5 0, L_0x7f930ee6e720;  1 drivers
v0x560dcfeb0bd0_0 .net *"_ivl_146", 0 0, L_0x560dcfecd120;  1 drivers
v0x560dcfeb0c90_0 .net *"_ivl_149", 5 0, L_0x560dcfecd380;  1 drivers
L_0x7f930ee6e768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x560dcfeb0d70_0 .net/2u *"_ivl_150", 5 0, L_0x7f930ee6e768;  1 drivers
v0x560dcfeb0e50_0 .net *"_ivl_152", 0 0, L_0x560dcfecd420;  1 drivers
v0x560dcfeb0f10_0 .net *"_ivl_155", 0 0, L_0x560dcfecbcc0;  1 drivers
v0x560dcfeb0fd0_0 .net *"_ivl_159", 1 0, L_0x560dcfecd7c0;  1 drivers
L_0x7f930ee6e0f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x560dcfeb10b0_0 .net/2u *"_ivl_16", 5 0, L_0x7f930ee6e0f0;  1 drivers
L_0x7f930ee6e7b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x560dcfeb1190_0 .net/2u *"_ivl_160", 1 0, L_0x7f930ee6e7b0;  1 drivers
v0x560dcfeb1270_0 .net *"_ivl_162", 0 0, L_0x560dcfecd8b0;  1 drivers
L_0x7f930ee6e7f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x560dcfeb1330_0 .net/2u *"_ivl_164", 5 0, L_0x7f930ee6e7f8;  1 drivers
v0x560dcfeb1410_0 .net *"_ivl_166", 0 0, L_0x560dcfecdb30;  1 drivers
v0x560dcfeb16e0_0 .net *"_ivl_169", 0 0, L_0x560dcfecdc20;  1 drivers
L_0x7f930ee6e840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x560dcfeb17a0_0 .net/2u *"_ivl_170", 5 0, L_0x7f930ee6e840;  1 drivers
v0x560dcfeb1880_0 .net *"_ivl_172", 0 0, L_0x560dcfecdd30;  1 drivers
v0x560dcfeb1940_0 .net *"_ivl_175", 0 0, L_0x560dcfecdf20;  1 drivers
L_0x7f930ee6e888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x560dcfeb1a00_0 .net/2u *"_ivl_178", 5 0, L_0x7f930ee6e888;  1 drivers
v0x560dcfeb1ae0_0 .net *"_ivl_180", 0 0, L_0x560dcfece190;  1 drivers
L_0x7f930ee6e8d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x560dcfeb1ba0_0 .net/2u *"_ivl_184", 5 0, L_0x7f930ee6e8d0;  1 drivers
v0x560dcfeb1c80_0 .net *"_ivl_186", 0 0, L_0x560dcfece030;  1 drivers
L_0x7f930ee6e918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560dcfeb1d40_0 .net/2u *"_ivl_190", 0 0, L_0x7f930ee6e918;  1 drivers
v0x560dcfeb1e20_0 .net *"_ivl_20", 31 0, L_0x560dcfec9f00;  1 drivers
L_0x7f930ee6e960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x560dcfeb1f00_0 .net/2u *"_ivl_200", 4 0, L_0x7f930ee6e960;  1 drivers
v0x560dcfeb1fe0_0 .net *"_ivl_203", 4 0, L_0x560dcfeced60;  1 drivers
v0x560dcfeb20c0_0 .net *"_ivl_205", 4 0, L_0x560dcfecef80;  1 drivers
v0x560dcfeb21a0_0 .net *"_ivl_206", 4 0, L_0x560dcfecf020;  1 drivers
v0x560dcfeb2280_0 .net *"_ivl_213", 0 0, L_0x560dcfecf5e0;  1 drivers
L_0x7f930ee6e9a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x560dcfeb2340_0 .net/2u *"_ivl_214", 31 0, L_0x7f930ee6e9a8;  1 drivers
v0x560dcfeb2420_0 .net *"_ivl_216", 31 0, L_0x560dcfecf720;  1 drivers
v0x560dcfeb2500_0 .net *"_ivl_218", 31 0, L_0x560dcfecf9d0;  1 drivers
v0x560dcfeb25e0_0 .net *"_ivl_220", 31 0, L_0x560dcfecfb60;  1 drivers
v0x560dcfeb26c0_0 .net *"_ivl_222", 31 0, L_0x560dcfecfea0;  1 drivers
L_0x7f930ee6e138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560dcfeb27a0_0 .net *"_ivl_23", 25 0, L_0x7f930ee6e138;  1 drivers
v0x560dcfeb2880_0 .net *"_ivl_235", 0 0, L_0x560dcfed1cc0;  1 drivers
L_0x7f930ee6eac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x560dcfeb2940_0 .net/2u *"_ivl_238", 31 0, L_0x7f930ee6eac8;  1 drivers
L_0x7f930ee6e180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560dcfeb2a20_0 .net/2u *"_ivl_24", 31 0, L_0x7f930ee6e180;  1 drivers
v0x560dcfeb2b00_0 .net *"_ivl_243", 15 0, L_0x560dcfed2180;  1 drivers
v0x560dcfeb2be0_0 .net *"_ivl_244", 17 0, L_0x560dcfed23f0;  1 drivers
L_0x7f930ee6eb10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560dcfeb2cc0_0 .net *"_ivl_247", 1 0, L_0x7f930ee6eb10;  1 drivers
v0x560dcfeb2da0_0 .net *"_ivl_250", 15 0, L_0x560dcfed2530;  1 drivers
L_0x7f930ee6eb58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560dcfeb2e80_0 .net *"_ivl_252", 1 0, L_0x7f930ee6eb58;  1 drivers
v0x560dcfeb2f60_0 .net *"_ivl_255", 0 0, L_0x560dcfed2940;  1 drivers
L_0x7f930ee6eba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x560dcfeb3040_0 .net/2u *"_ivl_256", 13 0, L_0x7f930ee6eba0;  1 drivers
L_0x7f930ee6ebe8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x560dcfeb3120_0 .net/2u *"_ivl_258", 13 0, L_0x7f930ee6ebe8;  1 drivers
v0x560dcfeb3610_0 .net *"_ivl_26", 0 0, L_0x560dcfeca040;  1 drivers
v0x560dcfeb36d0_0 .net *"_ivl_260", 13 0, L_0x560dcfed2c20;  1 drivers
v0x560dcfeb37b0_0 .net *"_ivl_28", 31 0, L_0x560dcfeca1d0;  1 drivers
L_0x7f930ee6e1c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560dcfeb3890_0 .net *"_ivl_31", 25 0, L_0x7f930ee6e1c8;  1 drivers
L_0x7f930ee6e210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560dcfeb3970_0 .net/2u *"_ivl_32", 31 0, L_0x7f930ee6e210;  1 drivers
v0x560dcfeb3a50_0 .net *"_ivl_34", 0 0, L_0x560dcfeca2c0;  1 drivers
v0x560dcfeb3b10_0 .net *"_ivl_4", 31 0, L_0x560dcfeb9940;  1 drivers
v0x560dcfeb3bf0_0 .net *"_ivl_45", 2 0, L_0x560dcfeca5b0;  1 drivers
L_0x7f930ee6e258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x560dcfeb3cd0_0 .net/2u *"_ivl_46", 2 0, L_0x7f930ee6e258;  1 drivers
v0x560dcfeb3db0_0 .net *"_ivl_51", 2 0, L_0x560dcfeca870;  1 drivers
L_0x7f930ee6e2a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x560dcfeb3e90_0 .net/2u *"_ivl_52", 2 0, L_0x7f930ee6e2a0;  1 drivers
v0x560dcfeb3f70_0 .net *"_ivl_57", 0 0, L_0x560dcfecab00;  1 drivers
v0x560dcfeb4030_0 .net *"_ivl_59", 0 0, L_0x560dcfeca800;  1 drivers
v0x560dcfeb40f0_0 .net *"_ivl_61", 0 0, L_0x560dcfe94df0;  1 drivers
v0x560dcfeb41b0_0 .net *"_ivl_63", 0 0, L_0x560dcfe39c90;  1 drivers
v0x560dcfeb4270_0 .net *"_ivl_65", 0 0, L_0x560dcfecada0;  1 drivers
L_0x7f930ee6e018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560dcfeb4330_0 .net *"_ivl_7", 25 0, L_0x7f930ee6e018;  1 drivers
v0x560dcfeb4410_0 .net *"_ivl_70", 31 0, L_0x560dcfecb090;  1 drivers
L_0x7f930ee6e2e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560dcfeb44f0_0 .net *"_ivl_73", 25 0, L_0x7f930ee6e2e8;  1 drivers
L_0x7f930ee6e330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560dcfeb45d0_0 .net/2u *"_ivl_74", 31 0, L_0x7f930ee6e330;  1 drivers
v0x560dcfeb46b0_0 .net *"_ivl_76", 0 0, L_0x560dcfecb1c0;  1 drivers
v0x560dcfeb4770_0 .net *"_ivl_78", 31 0, L_0x560dcfecb330;  1 drivers
L_0x7f930ee6e060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560dcfeb4850_0 .net/2u *"_ivl_8", 31 0, L_0x7f930ee6e060;  1 drivers
L_0x7f930ee6e378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560dcfeb4930_0 .net *"_ivl_81", 25 0, L_0x7f930ee6e378;  1 drivers
L_0x7f930ee6e3c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560dcfeb4a10_0 .net/2u *"_ivl_82", 31 0, L_0x7f930ee6e3c0;  1 drivers
v0x560dcfeb4af0_0 .net *"_ivl_84", 0 0, L_0x560dcfecb4c0;  1 drivers
v0x560dcfeb4bb0_0 .net *"_ivl_87", 0 0, L_0x560dcfecb630;  1 drivers
v0x560dcfeb4c90_0 .net *"_ivl_88", 31 0, L_0x560dcfecb3d0;  1 drivers
L_0x7f930ee6e408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560dcfeb4d70_0 .net *"_ivl_91", 30 0, L_0x7f930ee6e408;  1 drivers
L_0x7f930ee6e450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560dcfeb4e50_0 .net/2u *"_ivl_92", 31 0, L_0x7f930ee6e450;  1 drivers
v0x560dcfeb4f30_0 .net *"_ivl_94", 0 0, L_0x560dcfecb820;  1 drivers
v0x560dcfeb4ff0_0 .net *"_ivl_97", 0 0, L_0x560dcfecba50;  1 drivers
v0x560dcfeb50b0_0 .net "active", 0 0, L_0x560dcfed30f0;  alias, 1 drivers
v0x560dcfeb5170_0 .net "alu_op1", 31 0, L_0x560dcfed0a70;  1 drivers
v0x560dcfeb5230_0 .net "alu_op2", 31 0, L_0x560dcfed0bc0;  1 drivers
v0x560dcfeb52f0_0 .net "alui_instr", 0 0, L_0x560dcfeca6e0;  1 drivers
v0x560dcfeb53b0_0 .net "b_flag", 0 0, v0x560dcfeab690_0;  1 drivers
v0x560dcfeb5450_0 .net "b_imm", 17 0, L_0x560dcfed2800;  1 drivers
v0x560dcfeb5510_0 .net "b_offset", 31 0, L_0x560dcfed2db0;  1 drivers
v0x560dcfeb55f0_0 .net "clk", 0 0, v0x560dcfeb8660_0;  1 drivers
v0x560dcfeb5690_0 .net "clk_enable", 0 0, v0x560dcfeb8700_0;  1 drivers
v0x560dcfeb5730_0 .var "cpu_active", 0 0;
v0x560dcfeb57d0_0 .net "curr_addr", 31 0, v0x560dcfeacb00_0;  1 drivers
v0x560dcfeb58c0_0 .net "curr_addr_p4", 31 0, L_0x560dcfed1f80;  1 drivers
v0x560dcfeb5980_0 .net "data_address", 31 0, L_0x560dcfed0cc0;  alias, 1 drivers
v0x560dcfeb5a60_0 .net "data_read", 0 0, L_0x560dcfece840;  alias, 1 drivers
v0x560dcfeb5b20_0 .net "data_readdata", 31 0, v0x560dcfeb8980_0;  1 drivers
v0x560dcfeb5c00_0 .net "data_write", 0 0, L_0x560dcfece660;  alias, 1 drivers
v0x560dcfeb5cc0_0 .net "data_writedata", 31 0, L_0x560dcfed09b0;  alias, 1 drivers
v0x560dcfeb5da0_0 .net "funct_code", 5 0, L_0x560dcfeb9810;  1 drivers
v0x560dcfeb5e80_0 .net "hi_out", 31 0, v0x560dcfead1c0_0;  1 drivers
v0x560dcfeb5f70_0 .net "hl_reg_enable", 0 0, L_0x560dcfed1d30;  1 drivers
v0x560dcfeb6010_0 .net "instr_address", 31 0, L_0x560dcfed2020;  alias, 1 drivers
v0x560dcfeb60d0_0 .net "instr_opcode", 5 0, L_0x560dcfeb9770;  1 drivers
v0x560dcfeb61b0_0 .net "instr_readdata", 31 0, v0x560dcfeb8d50_0;  1 drivers
v0x560dcfeb6270_0 .net "j_imm", 0 0, L_0x560dcfeccbb0;  1 drivers
v0x560dcfeb6310_0 .net "j_reg", 0 0, L_0x560dcfecd300;  1 drivers
v0x560dcfeb63d0_0 .net "l_type", 0 0, L_0x560dcfeca910;  1 drivers
v0x560dcfeb6490_0 .net "link_const", 0 0, L_0x560dcfecbb60;  1 drivers
v0x560dcfeb6550_0 .net "link_reg", 0 0, L_0x560dcfecc400;  1 drivers
v0x560dcfeb6610_0 .net "lo_out", 31 0, v0x560dcfeada10_0;  1 drivers
v0x560dcfeb6700_0 .net "lw", 0 0, L_0x560dcfec9c40;  1 drivers
v0x560dcfeb67a0_0 .net "mem_read", 0 0, L_0x560dcfdfbe60;  1 drivers
v0x560dcfeb6860_0 .net "mem_to_reg", 0 0, L_0x560dcfe941e0;  1 drivers
v0x560dcfeb7130_0 .net "mem_write", 0 0, L_0x560dcfecaf70;  1 drivers
v0x560dcfeb71f0_0 .net "memaddroffset", 31 0, v0x560dcfeabad0_0;  1 drivers
v0x560dcfeb72e0_0 .net "mfhi", 0 0, L_0x560dcfece280;  1 drivers
v0x560dcfeb7380_0 .net "mflo", 0 0, L_0x560dcfece5a0;  1 drivers
v0x560dcfeb7440_0 .net "movefrom", 0 0, L_0x560dcfe89a00;  1 drivers
v0x560dcfeb7500_0 .net "muldiv", 0 0, L_0x560dcfece0d0;  1 drivers
v0x560dcfeb75c0_0 .var "next_instr_addr", 31 0;
v0x560dcfeb76b0_0 .net "pc_enable", 0 0, L_0x560dcfed3270;  1 drivers
v0x560dcfeb7780_0 .net "r_format", 0 0, L_0x560dcfec9aa0;  1 drivers
v0x560dcfeb7820_0 .net "reg_a_read_data", 31 0, L_0x560dcfecf7c0;  1 drivers
v0x560dcfeb78f0_0 .net "reg_a_read_index", 4 0, L_0x560dcfecea10;  1 drivers
v0x560dcfeb79c0_0 .net "reg_b_read_data", 31 0, L_0x560dcfed0830;  1 drivers
v0x560dcfeb7a90_0 .net "reg_b_read_index", 4 0, L_0x560dcfecec70;  1 drivers
v0x560dcfeb7b60_0 .net "reg_dst", 0 0, L_0x560dcfe8ebf0;  1 drivers
v0x560dcfeb7c00_0 .net "reg_write", 0 0, L_0x560dcfecaeb0;  1 drivers
v0x560dcfeb7cc0_0 .net "reg_write_data", 31 0, L_0x560dcfed0030;  1 drivers
v0x560dcfeb7db0_0 .net "reg_write_enable", 0 0, L_0x560dcfecf4d0;  1 drivers
v0x560dcfeb7e80_0 .net "reg_write_index", 4 0, L_0x560dcfecf340;  1 drivers
v0x560dcfeb7f50_0 .net "register_v0", 31 0, L_0x560dcfed0940;  alias, 1 drivers
v0x560dcfeb8020_0 .net "reset", 0 0, v0x560dcfeb8ee0_0;  1 drivers
v0x560dcfeb8150_0 .net "result", 31 0, v0x560dcfeabf30_0;  1 drivers
v0x560dcfeb8220_0 .net "result_hi", 31 0, v0x560dcfeab830_0;  1 drivers
v0x560dcfeb82c0_0 .net "result_lo", 31 0, v0x560dcfeab9f0_0;  1 drivers
v0x560dcfeb8360_0 .net "sw", 0 0, L_0x560dcfec9d60;  1 drivers
E_0x560dcfdc62d0/0 .event anyedge, v0x560dcfeab690_0, v0x560dcfeb58c0_0, v0x560dcfeb5510_0, v0x560dcfeb6270_0;
E_0x560dcfdc62d0/1 .event anyedge, v0x560dcfeab910_0, v0x560dcfeb6310_0, v0x560dcfeae800_0;
E_0x560dcfdc62d0 .event/or E_0x560dcfdc62d0/0, E_0x560dcfdc62d0/1;
L_0x560dcfeb9770 .part v0x560dcfeb8d50_0, 26, 6;
L_0x560dcfeb9810 .part v0x560dcfeb8d50_0, 0, 6;
L_0x560dcfeb9940 .concat [ 6 26 0 0], L_0x560dcfeb9770, L_0x7f930ee6e018;
L_0x560dcfec9aa0 .cmp/eq 32, L_0x560dcfeb9940, L_0x7f930ee6e060;
L_0x560dcfec9c40 .cmp/eq 6, L_0x560dcfeb9770, L_0x7f930ee6e0a8;
L_0x560dcfec9d60 .cmp/eq 6, L_0x560dcfeb9770, L_0x7f930ee6e0f0;
L_0x560dcfec9f00 .concat [ 6 26 0 0], L_0x560dcfeb9770, L_0x7f930ee6e138;
L_0x560dcfeca040 .cmp/eq 32, L_0x560dcfec9f00, L_0x7f930ee6e180;
L_0x560dcfeca1d0 .concat [ 6 26 0 0], L_0x560dcfeb9770, L_0x7f930ee6e1c8;
L_0x560dcfeca2c0 .cmp/eq 32, L_0x560dcfeca1d0, L_0x7f930ee6e210;
L_0x560dcfeca5b0 .part L_0x560dcfeb9770, 3, 3;
L_0x560dcfeca6e0 .cmp/eq 3, L_0x560dcfeca5b0, L_0x7f930ee6e258;
L_0x560dcfeca870 .part L_0x560dcfeb9770, 3, 3;
L_0x560dcfeca910 .cmp/eq 3, L_0x560dcfeca870, L_0x7f930ee6e2a0;
L_0x560dcfecab00 .reduce/nor L_0x560dcfece0d0;
L_0x560dcfecb090 .concat [ 6 26 0 0], L_0x560dcfeb9770, L_0x7f930ee6e2e8;
L_0x560dcfecb1c0 .cmp/eq 32, L_0x560dcfecb090, L_0x7f930ee6e330;
L_0x560dcfecb330 .concat [ 6 26 0 0], L_0x560dcfeb9770, L_0x7f930ee6e378;
L_0x560dcfecb4c0 .cmp/eq 32, L_0x560dcfecb330, L_0x7f930ee6e3c0;
L_0x560dcfecb630 .part v0x560dcfeb8d50_0, 20, 1;
L_0x560dcfecb3d0 .concat [ 1 31 0 0], L_0x560dcfecb630, L_0x7f930ee6e408;
L_0x560dcfecb820 .cmp/eq 32, L_0x560dcfecb3d0, L_0x7f930ee6e450;
L_0x560dcfecbd30 .concat [ 6 26 0 0], L_0x560dcfeb9770, L_0x7f930ee6e498;
L_0x560dcfecbf30 .cmp/eq 32, L_0x560dcfecbd30, L_0x7f930ee6e4e0;
L_0x560dcfecc140 .part v0x560dcfeb8d50_0, 0, 6;
L_0x560dcfecc1e0 .cmp/eq 6, L_0x560dcfecc140, L_0x7f930ee6e528;
L_0x560dcfecc560 .concat [ 6 26 0 0], L_0x560dcfeb9770, L_0x7f930ee6e570;
L_0x560dcfecc650 .cmp/eq 32, L_0x560dcfecc560, L_0x7f930ee6e5b8;
L_0x560dcfecc880 .concat [ 6 26 0 0], L_0x560dcfeb9770, L_0x7f930ee6e600;
L_0x560dcfecc970 .cmp/eq 32, L_0x560dcfecc880, L_0x7f930ee6e648;
L_0x560dcfeccd40 .concat [ 6 26 0 0], L_0x560dcfeb9770, L_0x7f930ee6e690;
L_0x560dcfecce30 .cmp/eq 32, L_0x560dcfeccd40, L_0x7f930ee6e6d8;
L_0x560dcfecd080 .part v0x560dcfeb8d50_0, 0, 6;
L_0x560dcfecd120 .cmp/eq 6, L_0x560dcfecd080, L_0x7f930ee6e720;
L_0x560dcfecd380 .part v0x560dcfeb8d50_0, 0, 6;
L_0x560dcfecd420 .cmp/eq 6, L_0x560dcfecd380, L_0x7f930ee6e768;
L_0x560dcfecd7c0 .part L_0x560dcfeb9810, 3, 2;
L_0x560dcfecd8b0 .cmp/eq 2, L_0x560dcfecd7c0, L_0x7f930ee6e7b0;
L_0x560dcfecdb30 .cmp/eq 6, L_0x560dcfeb9810, L_0x7f930ee6e7f8;
L_0x560dcfecdd30 .cmp/eq 6, L_0x560dcfeb9810, L_0x7f930ee6e840;
L_0x560dcfece190 .cmp/eq 6, L_0x560dcfeb9810, L_0x7f930ee6e888;
L_0x560dcfece030 .cmp/eq 6, L_0x560dcfeb9810, L_0x7f930ee6e8d0;
L_0x560dcfece660 .functor MUXZ 1, L_0x7f930ee6e918, L_0x560dcfecaf70, L_0x560dcfed30f0, C4<>;
L_0x560dcfecea10 .part v0x560dcfeb8d50_0, 21, 5;
L_0x560dcfecec70 .part v0x560dcfeb8d50_0, 16, 5;
L_0x560dcfeced60 .part v0x560dcfeb8d50_0, 11, 5;
L_0x560dcfecef80 .part v0x560dcfeb8d50_0, 16, 5;
L_0x560dcfecf020 .functor MUXZ 5, L_0x560dcfecef80, L_0x560dcfeced60, L_0x560dcfe8ebf0, C4<>;
L_0x560dcfecf340 .functor MUXZ 5, L_0x560dcfecf020, L_0x7f930ee6e960, L_0x560dcfecbb60, C4<>;
L_0x560dcfecf720 .arith/sum 32, L_0x560dcfed1f80, L_0x7f930ee6e9a8;
L_0x560dcfecf9d0 .functor MUXZ 32, v0x560dcfeabf30_0, v0x560dcfeb8980_0, L_0x560dcfe941e0, C4<>;
L_0x560dcfecfb60 .functor MUXZ 32, L_0x560dcfecf9d0, v0x560dcfeada10_0, L_0x560dcfece5a0, C4<>;
L_0x560dcfecfea0 .functor MUXZ 32, L_0x560dcfecfb60, v0x560dcfead1c0_0, L_0x560dcfece280, C4<>;
L_0x560dcfed0030 .functor MUXZ 32, L_0x560dcfecfea0, L_0x560dcfecf720, L_0x560dcfecf5e0, C4<>;
L_0x560dcfed1f80 .arith/sum 32, v0x560dcfeacb00_0, L_0x7f930ee6eac8;
L_0x560dcfed2180 .part v0x560dcfeb8d50_0, 0, 16;
L_0x560dcfed23f0 .concat [ 16 2 0 0], L_0x560dcfed2180, L_0x7f930ee6eb10;
L_0x560dcfed2530 .part L_0x560dcfed23f0, 0, 16;
L_0x560dcfed2800 .concat [ 2 16 0 0], L_0x7f930ee6eb58, L_0x560dcfed2530;
L_0x560dcfed2940 .part L_0x560dcfed2800, 17, 1;
L_0x560dcfed2c20 .functor MUXZ 14, L_0x7f930ee6ebe8, L_0x7f930ee6eba0, L_0x560dcfed2940, C4<>;
L_0x560dcfed2db0 .concat [ 18 14 0 0], L_0x560dcfed2800, L_0x560dcfed2c20;
S_0x560dcfe8dbc0 .scope module, "cpu_alu" "alu" 4 158, 5 1 0, S_0x560dcfe7b840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x560dcfe94f10_0 .net *"_ivl_10", 15 0, L_0x560dcfed1680;  1 drivers
L_0x7f930ee6ea80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560dcfeab120_0 .net/2u *"_ivl_14", 15 0, L_0x7f930ee6ea80;  1 drivers
v0x560dcfeab200_0 .net *"_ivl_17", 15 0, L_0x560dcfed18f0;  1 drivers
v0x560dcfeab2c0_0 .net *"_ivl_5", 0 0, L_0x560dcfed0f60;  1 drivers
v0x560dcfeab3a0_0 .net *"_ivl_6", 15 0, L_0x560dcfed1000;  1 drivers
v0x560dcfeab4d0_0 .net *"_ivl_9", 15 0, L_0x560dcfed13d0;  1 drivers
v0x560dcfeab5b0_0 .net "addr_rt", 4 0, L_0x560dcfed1c20;  1 drivers
v0x560dcfeab690_0 .var "b_flag", 0 0;
v0x560dcfeab750_0 .net "funct", 5 0, L_0x560dcfed0ec0;  1 drivers
v0x560dcfeab830_0 .var "hi", 31 0;
v0x560dcfeab910_0 .net "instructionword", 31 0, v0x560dcfeb8d50_0;  alias, 1 drivers
v0x560dcfeab9f0_0 .var "lo", 31 0;
v0x560dcfeabad0_0 .var "memaddroffset", 31 0;
v0x560dcfeabbb0_0 .var "multresult", 63 0;
v0x560dcfeabc90_0 .net "op1", 31 0, L_0x560dcfed0a70;  alias, 1 drivers
v0x560dcfeabd70_0 .net "op2", 31 0, L_0x560dcfed0bc0;  alias, 1 drivers
v0x560dcfeabe50_0 .net "opcode", 5 0, L_0x560dcfed0e20;  1 drivers
v0x560dcfeabf30_0 .var "result", 31 0;
v0x560dcfeac010_0 .net "shamt", 4 0, L_0x560dcfed1b20;  1 drivers
v0x560dcfeac0f0_0 .net/s "sign_op1", 31 0, L_0x560dcfed0a70;  alias, 1 drivers
v0x560dcfeac1b0_0 .net/s "sign_op2", 31 0, L_0x560dcfed0bc0;  alias, 1 drivers
v0x560dcfeac250_0 .net "simmediatedata", 31 0, L_0x560dcfed1760;  1 drivers
v0x560dcfeac310_0 .net "simmediatedatas", 31 0, L_0x560dcfed1760;  alias, 1 drivers
v0x560dcfeac3d0_0 .net "uimmediatedata", 31 0, L_0x560dcfed19e0;  1 drivers
v0x560dcfeac490_0 .net "unsign_op1", 31 0, L_0x560dcfed0a70;  alias, 1 drivers
v0x560dcfeac550_0 .net "unsign_op2", 31 0, L_0x560dcfed0bc0;  alias, 1 drivers
v0x560dcfeac660_0 .var "unsigned_result", 31 0;
E_0x560dcfde96f0/0 .event anyedge, v0x560dcfeabe50_0, v0x560dcfeab750_0, v0x560dcfeabd70_0, v0x560dcfeac010_0;
E_0x560dcfde96f0/1 .event anyedge, v0x560dcfeabc90_0, v0x560dcfeabbb0_0, v0x560dcfeab5b0_0, v0x560dcfeac250_0;
E_0x560dcfde96f0/2 .event anyedge, v0x560dcfeac3d0_0, v0x560dcfeac660_0;
E_0x560dcfde96f0 .event/or E_0x560dcfde96f0/0, E_0x560dcfde96f0/1, E_0x560dcfde96f0/2;
L_0x560dcfed0e20 .part v0x560dcfeb8d50_0, 26, 6;
L_0x560dcfed0ec0 .part v0x560dcfeb8d50_0, 0, 6;
L_0x560dcfed0f60 .part v0x560dcfeb8d50_0, 15, 1;
LS_0x560dcfed1000_0_0 .concat [ 1 1 1 1], L_0x560dcfed0f60, L_0x560dcfed0f60, L_0x560dcfed0f60, L_0x560dcfed0f60;
LS_0x560dcfed1000_0_4 .concat [ 1 1 1 1], L_0x560dcfed0f60, L_0x560dcfed0f60, L_0x560dcfed0f60, L_0x560dcfed0f60;
LS_0x560dcfed1000_0_8 .concat [ 1 1 1 1], L_0x560dcfed0f60, L_0x560dcfed0f60, L_0x560dcfed0f60, L_0x560dcfed0f60;
LS_0x560dcfed1000_0_12 .concat [ 1 1 1 1], L_0x560dcfed0f60, L_0x560dcfed0f60, L_0x560dcfed0f60, L_0x560dcfed0f60;
L_0x560dcfed1000 .concat [ 4 4 4 4], LS_0x560dcfed1000_0_0, LS_0x560dcfed1000_0_4, LS_0x560dcfed1000_0_8, LS_0x560dcfed1000_0_12;
L_0x560dcfed13d0 .part v0x560dcfeb8d50_0, 0, 16;
L_0x560dcfed1680 .concat [ 16 0 0 0], L_0x560dcfed13d0;
L_0x560dcfed1760 .concat [ 16 16 0 0], L_0x560dcfed1680, L_0x560dcfed1000;
L_0x560dcfed18f0 .part v0x560dcfeb8d50_0, 0, 16;
L_0x560dcfed19e0 .concat [ 16 16 0 0], L_0x560dcfed18f0, L_0x7f930ee6ea80;
L_0x560dcfed1b20 .part v0x560dcfeb8d50_0, 6, 5;
L_0x560dcfed1c20 .part v0x560dcfeb8d50_0, 16, 5;
S_0x560dcfeac890 .scope module, "cpu_pc" "pc" 4 235, 6 1 0, S_0x560dcfe7b840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x560dcfeaca40_0 .net "clk", 0 0, v0x560dcfeb8660_0;  alias, 1 drivers
v0x560dcfeacb00_0 .var "curr_addr", 31 0;
v0x560dcfeacbe0_0 .net "enable", 0 0, L_0x560dcfed3270;  alias, 1 drivers
v0x560dcfeacc80_0 .net "next_addr", 31 0, v0x560dcfeb75c0_0;  1 drivers
v0x560dcfeacd60_0 .net "reset", 0 0, v0x560dcfeb8ee0_0;  alias, 1 drivers
S_0x560dcfeacf10 .scope module, "hi" "hl_reg" 4 185, 7 1 0, S_0x560dcfe7b840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x560dcfead0f0_0 .net "clk", 0 0, v0x560dcfeb8660_0;  alias, 1 drivers
v0x560dcfead1c0_0 .var "data", 31 0;
v0x560dcfead280_0 .net "data_in", 31 0, v0x560dcfeab830_0;  alias, 1 drivers
v0x560dcfead380_0 .net "data_out", 31 0, v0x560dcfead1c0_0;  alias, 1 drivers
v0x560dcfead440_0 .net "enable", 0 0, L_0x560dcfed1d30;  alias, 1 drivers
v0x560dcfead550_0 .net "reset", 0 0, v0x560dcfeb8ee0_0;  alias, 1 drivers
S_0x560dcfead6a0 .scope module, "lo" "hl_reg" 4 177, 7 1 0, S_0x560dcfe7b840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x560dcfead900_0 .net "clk", 0 0, v0x560dcfeb8660_0;  alias, 1 drivers
v0x560dcfeada10_0 .var "data", 31 0;
v0x560dcfeadaf0_0 .net "data_in", 31 0, v0x560dcfeab9f0_0;  alias, 1 drivers
v0x560dcfeadbc0_0 .net "data_out", 31 0, v0x560dcfeada10_0;  alias, 1 drivers
v0x560dcfeadc80_0 .net "enable", 0 0, L_0x560dcfed1d30;  alias, 1 drivers
v0x560dcfeadd70_0 .net "reset", 0 0, v0x560dcfeb8ee0_0;  alias, 1 drivers
S_0x560dcfeadee0 .scope module, "register" "regfile" 4 124, 8 1 0, S_0x560dcfe7b840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x560dcfecf7c0 .functor BUFZ 32, L_0x560dcfed03d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560dcfed0830 .functor BUFZ 32, L_0x560dcfed0650, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560dcfeaec60_2 .array/port v0x560dcfeaec60, 2;
L_0x560dcfed0940 .functor BUFZ 32, v0x560dcfeaec60_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560dcfeae110_0 .net *"_ivl_0", 31 0, L_0x560dcfed03d0;  1 drivers
v0x560dcfeae210_0 .net *"_ivl_10", 6 0, L_0x560dcfed06f0;  1 drivers
L_0x7f930ee6ea38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560dcfeae2f0_0 .net *"_ivl_13", 1 0, L_0x7f930ee6ea38;  1 drivers
v0x560dcfeae3b0_0 .net *"_ivl_2", 6 0, L_0x560dcfed0470;  1 drivers
L_0x7f930ee6e9f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560dcfeae490_0 .net *"_ivl_5", 1 0, L_0x7f930ee6e9f0;  1 drivers
v0x560dcfeae5c0_0 .net *"_ivl_8", 31 0, L_0x560dcfed0650;  1 drivers
v0x560dcfeae6a0_0 .net "r_clk", 0 0, v0x560dcfeb8660_0;  alias, 1 drivers
v0x560dcfeae740_0 .net "r_clk_enable", 0 0, v0x560dcfeb8700_0;  alias, 1 drivers
v0x560dcfeae800_0 .net "read_data1", 31 0, L_0x560dcfecf7c0;  alias, 1 drivers
v0x560dcfeae8e0_0 .net "read_data2", 31 0, L_0x560dcfed0830;  alias, 1 drivers
v0x560dcfeae9c0_0 .net "read_reg1", 4 0, L_0x560dcfecea10;  alias, 1 drivers
v0x560dcfeaeaa0_0 .net "read_reg2", 4 0, L_0x560dcfecec70;  alias, 1 drivers
v0x560dcfeaeb80_0 .net "register_v0", 31 0, L_0x560dcfed0940;  alias, 1 drivers
v0x560dcfeaec60 .array "registers", 0 31, 31 0;
v0x560dcfeaf230_0 .net "reset", 0 0, v0x560dcfeb8ee0_0;  alias, 1 drivers
v0x560dcfeaf2d0_0 .net "write_control", 0 0, L_0x560dcfecf4d0;  alias, 1 drivers
v0x560dcfeaf390_0 .net "write_data", 31 0, L_0x560dcfed0030;  alias, 1 drivers
v0x560dcfeaf580_0 .net "write_reg", 4 0, L_0x560dcfecf340;  alias, 1 drivers
L_0x560dcfed03d0 .array/port v0x560dcfeaec60, L_0x560dcfed0470;
L_0x560dcfed0470 .concat [ 5 2 0 0], L_0x560dcfecea10, L_0x7f930ee6e9f0;
L_0x560dcfed0650 .array/port v0x560dcfeaec60, L_0x560dcfed06f0;
L_0x560dcfed06f0 .concat [ 5 2 0 0], L_0x560dcfecec70, L_0x7f930ee6ea38;
S_0x560dcfe68750 .scope module, "data_ram" "data_ram" 9 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f930eeba078 .functor BUFZ 1, C4<z>; HiZ drive
v0x560dcfeb8f80_0 .net "clk", 0 0, o0x7f930eeba078;  0 drivers
o0x7f930eeba0a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560dcfeb9020_0 .net "data_address", 31 0, o0x7f930eeba0a8;  0 drivers
o0x7f930eeba0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x560dcfeb9100_0 .net "data_read", 0 0, o0x7f930eeba0d8;  0 drivers
v0x560dcfeb91a0_0 .var "data_readdata", 31 0;
o0x7f930eeba138 .functor BUFZ 1, C4<z>; HiZ drive
v0x560dcfeb9280_0 .net "data_write", 0 0, o0x7f930eeba138;  0 drivers
o0x7f930eeba168 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560dcfeb9390_0 .net "data_writedata", 31 0, o0x7f930eeba168;  0 drivers
S_0x560dcfe7b040 .scope module, "instruction_ram" "instruction_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f930eeba2b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560dcfeb9530_0 .net "instr_address", 31 0, o0x7f930eeba2b8;  0 drivers
v0x560dcfeb9630_0 .var "instr_readdata", 31 0;
    .scope S_0x560dcfeadee0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560dcfeaec60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560dcfeaec60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560dcfeaec60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560dcfeaec60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560dcfeaec60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560dcfeaec60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560dcfeaec60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560dcfeaec60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560dcfeaec60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560dcfeaec60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560dcfeaec60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560dcfeaec60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560dcfeaec60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560dcfeaec60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560dcfeaec60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560dcfeaec60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560dcfeaec60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560dcfeaec60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560dcfeaec60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560dcfeaec60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560dcfeaec60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560dcfeaec60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560dcfeaec60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560dcfeaec60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560dcfeaec60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560dcfeaec60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560dcfeaec60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560dcfeaec60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560dcfeaec60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560dcfeaec60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560dcfeaec60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560dcfeaec60, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x560dcfeadee0;
T_1 ;
    %wait E_0x560dcfdc6750;
    %load/vec4 v0x560dcfeaf230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560dcfeaec60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560dcfeaec60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560dcfeaec60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560dcfeaec60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560dcfeaec60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560dcfeaec60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560dcfeaec60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560dcfeaec60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560dcfeaec60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560dcfeaec60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560dcfeaec60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560dcfeaec60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560dcfeaec60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560dcfeaec60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560dcfeaec60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560dcfeaec60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560dcfeaec60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560dcfeaec60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560dcfeaec60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560dcfeaec60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560dcfeaec60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560dcfeaec60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560dcfeaec60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560dcfeaec60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560dcfeaec60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560dcfeaec60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560dcfeaec60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560dcfeaec60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560dcfeaec60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560dcfeaec60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560dcfeaec60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560dcfeaec60, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x560dcfeae740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x560dcfeaf2d0_0;
    %load/vec4 v0x560dcfeaf580_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x560dcfeaf390_0;
    %load/vec4 v0x560dcfeaf580_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560dcfeaec60, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x560dcfe8dbc0;
T_2 ;
    %wait E_0x560dcfde96f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560dcfeab690_0, 0, 1;
    %load/vec4 v0x560dcfeabe50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x560dcfeab750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x560dcfeac1b0_0;
    %ix/getv 4, v0x560dcfeac010_0;
    %shiftl 4;
    %store/vec4 v0x560dcfeac660_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x560dcfeac1b0_0;
    %ix/getv 4, v0x560dcfeac010_0;
    %shiftr 4;
    %store/vec4 v0x560dcfeac660_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x560dcfeac1b0_0;
    %ix/getv 4, v0x560dcfeac010_0;
    %shiftr/s 4;
    %store/vec4 v0x560dcfeac660_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x560dcfeac1b0_0;
    %load/vec4 v0x560dcfeac490_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x560dcfeac660_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x560dcfeac1b0_0;
    %load/vec4 v0x560dcfeac490_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x560dcfeac660_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x560dcfeac1b0_0;
    %load/vec4 v0x560dcfeac490_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x560dcfeac660_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x560dcfeac0f0_0;
    %pad/s 64;
    %load/vec4 v0x560dcfeac1b0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x560dcfeabbb0_0, 0, 64;
    %load/vec4 v0x560dcfeabbb0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560dcfeab830_0, 0, 32;
    %load/vec4 v0x560dcfeabbb0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560dcfeab9f0_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x560dcfeac490_0;
    %pad/u 64;
    %load/vec4 v0x560dcfeac550_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x560dcfeabbb0_0, 0, 64;
    %load/vec4 v0x560dcfeabbb0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560dcfeab830_0, 0, 32;
    %load/vec4 v0x560dcfeabbb0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560dcfeab9f0_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x560dcfeac0f0_0;
    %load/vec4 v0x560dcfeac1b0_0;
    %mod/s;
    %store/vec4 v0x560dcfeab830_0, 0, 32;
    %load/vec4 v0x560dcfeac0f0_0;
    %load/vec4 v0x560dcfeac1b0_0;
    %div/s;
    %store/vec4 v0x560dcfeab9f0_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x560dcfeac490_0;
    %load/vec4 v0x560dcfeac550_0;
    %mod;
    %store/vec4 v0x560dcfeab830_0, 0, 32;
    %load/vec4 v0x560dcfeac490_0;
    %load/vec4 v0x560dcfeac550_0;
    %div;
    %store/vec4 v0x560dcfeab9f0_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x560dcfeabc90_0;
    %store/vec4 v0x560dcfeab830_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x560dcfeabc90_0;
    %store/vec4 v0x560dcfeab9f0_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x560dcfeac0f0_0;
    %load/vec4 v0x560dcfeac1b0_0;
    %add;
    %store/vec4 v0x560dcfeac660_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x560dcfeac490_0;
    %load/vec4 v0x560dcfeac550_0;
    %add;
    %store/vec4 v0x560dcfeac660_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x560dcfeac490_0;
    %load/vec4 v0x560dcfeac550_0;
    %sub;
    %store/vec4 v0x560dcfeac660_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x560dcfeac490_0;
    %load/vec4 v0x560dcfeac550_0;
    %and;
    %store/vec4 v0x560dcfeac660_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x560dcfeac490_0;
    %load/vec4 v0x560dcfeac550_0;
    %or;
    %store/vec4 v0x560dcfeac660_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x560dcfeac490_0;
    %load/vec4 v0x560dcfeac550_0;
    %xor;
    %store/vec4 v0x560dcfeac660_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x560dcfeac490_0;
    %load/vec4 v0x560dcfeac550_0;
    %or;
    %inv;
    %store/vec4 v0x560dcfeac660_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x560dcfeac0f0_0;
    %load/vec4 v0x560dcfeac1b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x560dcfeac660_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x560dcfeac490_0;
    %load/vec4 v0x560dcfeac550_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x560dcfeac660_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x560dcfeab5b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x560dcfeac0f0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560dcfeab690_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560dcfeab690_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x560dcfeac0f0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560dcfeab690_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560dcfeab690_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x560dcfeac0f0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560dcfeab690_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560dcfeab690_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x560dcfeac0f0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560dcfeab690_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560dcfeab690_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x560dcfeac0f0_0;
    %load/vec4 v0x560dcfeac1b0_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560dcfeab690_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560dcfeab690_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x560dcfeac0f0_0;
    %load/vec4 v0x560dcfeabd70_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560dcfeab690_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560dcfeab690_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x560dcfeac0f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560dcfeab690_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560dcfeab690_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x560dcfeac0f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560dcfeab690_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560dcfeab690_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x560dcfeac0f0_0;
    %load/vec4 v0x560dcfeac250_0;
    %add;
    %store/vec4 v0x560dcfeac660_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x560dcfeac490_0;
    %load/vec4 v0x560dcfeac250_0;
    %add;
    %store/vec4 v0x560dcfeac660_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x560dcfeac0f0_0;
    %load/vec4 v0x560dcfeac250_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x560dcfeac660_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x560dcfeac490_0;
    %load/vec4 v0x560dcfeac310_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x560dcfeac660_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x560dcfeac490_0;
    %load/vec4 v0x560dcfeac3d0_0;
    %and;
    %store/vec4 v0x560dcfeac660_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x560dcfeac490_0;
    %load/vec4 v0x560dcfeac3d0_0;
    %or;
    %store/vec4 v0x560dcfeac660_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x560dcfeac490_0;
    %load/vec4 v0x560dcfeac3d0_0;
    %xor;
    %store/vec4 v0x560dcfeac660_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x560dcfeac3d0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x560dcfeac660_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x560dcfeac0f0_0;
    %load/vec4 v0x560dcfeac250_0;
    %add;
    %store/vec4 v0x560dcfeabad0_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x560dcfeac0f0_0;
    %load/vec4 v0x560dcfeac250_0;
    %add;
    %store/vec4 v0x560dcfeabad0_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x560dcfeac0f0_0;
    %load/vec4 v0x560dcfeac250_0;
    %add;
    %store/vec4 v0x560dcfeabad0_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x560dcfeac0f0_0;
    %load/vec4 v0x560dcfeac250_0;
    %add;
    %store/vec4 v0x560dcfeabad0_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x560dcfeac0f0_0;
    %load/vec4 v0x560dcfeac250_0;
    %add;
    %store/vec4 v0x560dcfeabad0_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x560dcfeac0f0_0;
    %load/vec4 v0x560dcfeac250_0;
    %add;
    %store/vec4 v0x560dcfeabad0_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x560dcfeac0f0_0;
    %load/vec4 v0x560dcfeac250_0;
    %add;
    %store/vec4 v0x560dcfeabad0_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x560dcfeac0f0_0;
    %load/vec4 v0x560dcfeac250_0;
    %add;
    %store/vec4 v0x560dcfeabad0_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x560dcfeac660_0;
    %store/vec4 v0x560dcfeabf30_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x560dcfead6a0;
T_3 ;
    %wait E_0x560dcfdc6750;
    %load/vec4 v0x560dcfeadd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560dcfeada10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x560dcfeadc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x560dcfeadaf0_0;
    %assign/vec4 v0x560dcfeada10_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x560dcfeacf10;
T_4 ;
    %wait E_0x560dcfdc6750;
    %load/vec4 v0x560dcfead550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560dcfead1c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x560dcfead440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x560dcfead280_0;
    %assign/vec4 v0x560dcfead1c0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x560dcfeac890;
T_5 ;
    %wait E_0x560dcfdc6750;
    %load/vec4 v0x560dcfeacd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x560dcfeacb00_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x560dcfeacbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x560dcfeacc80_0;
    %assign/vec4 v0x560dcfeacb00_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x560dcfe7b840;
T_6 ;
    %wait E_0x560dcfdc6750;
    %vpi_call/w 4 115 "$display", "reset=%h", v0x560dcfeb8020_0 {0 0 0};
    %vpi_call/w 4 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x560dcfeb61b0_0, v0x560dcfeb50b0_0, v0x560dcfeb7c00_0 {0 0 0};
    %vpi_call/w 4 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x560dcfeb78f0_0, v0x560dcfeb7a90_0 {0 0 0};
    %vpi_call/w 4 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x560dcfeb7820_0, v0x560dcfeb79c0_0 {0 0 0};
    %vpi_call/w 4 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x560dcfeb7cc0_0, v0x560dcfeb8150_0, v0x560dcfeb7e80_0 {0 0 0};
    %vpi_call/w 4 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x560dcfeb7500_0, v0x560dcfeb82c0_0, v0x560dcfeb8220_0, v0x560dcfeb6610_0, v0x560dcfeb5e80_0 {0 0 0};
    %vpi_call/w 4 121 "$display", "pc=%h", v0x560dcfeb57d0_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x560dcfe7b840;
T_7 ;
    %wait E_0x560dcfdc62d0;
    %load/vec4 v0x560dcfeb53b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x560dcfeb58c0_0;
    %load/vec4 v0x560dcfeb5510_0;
    %add;
    %store/vec4 v0x560dcfeb75c0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x560dcfeb6270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x560dcfeb58c0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x560dcfeb61b0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x560dcfeb75c0_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x560dcfeb6310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x560dcfeb7820_0;
    %store/vec4 v0x560dcfeb75c0_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x560dcfeb58c0_0;
    %store/vec4 v0x560dcfeb75c0_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x560dcfe7b840;
T_8 ;
    %wait E_0x560dcfdc6750;
    %load/vec4 v0x560dcfeb8020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560dcfeb5730_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x560dcfeb57d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x560dcfeb5730_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x560dcfe8df90;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560dcfeb8660_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x560dcfeb8660_0;
    %inv;
    %store/vec4 v0x560dcfeb8660_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x560dcfe8df90;
T_10 ;
    %fork t_1, S_0x560dcfe7b410;
    %jmp t_0;
    .scope S_0x560dcfe7b410;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560dcfeb8ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560dcfeb8700_0, 0, 1;
    %wait E_0x560dcfdc6750;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560dcfeb8ee0_0, 0, 1;
    %wait E_0x560dcfdc6750;
    %delay 2, 0;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x560dcfe8ed10_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560dcfe93fa0_0, 0, 5;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x560dcfe94300_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x560dcfe89b20_0, 0, 16;
    %load/vec4 v0x560dcfe8ed10_0;
    %load/vec4 v0x560dcfe93fa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560dcfe94300_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560dcfe89b20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560dcfe8a5e0_0, 0, 32;
    %load/vec4 v0x560dcfe8a5e0_0;
    %store/vec4 v0x560dcfeb8d50_0, 0, 32;
    %pushi/vec4 2952855551, 0, 32;
    %store/vec4 v0x560dcfeb8980_0, 0, 32;
    %delay 2, 0;
    %wait E_0x560dcfdc6750;
    %delay 2, 0;
    %pushi/vec4 25165832, 0, 32;
    %store/vec4 v0x560dcfeb8d50_0, 0, 32;
    %wait E_0x560dcfdc6750;
    %delay 2, 0;
    %load/vec4 v0x560dcfeb8bf0_0;
    %cmpi/e 2952855551, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 71 "$fatal", 32'sb00000000000000000000000000000001, "instruction address is wrong" {0 0 0};
T_10.1 ;
    %vpi_call/w 3 73 "$display", "succ" {0 0 0};
    %vpi_call/w 3 74 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .scope S_0x560dcfe8df90;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/jr_2_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
