<profile>

<section name = "Vivado HLS Report for 'loop_imperfect'" level="0">
<item name = "Date">Fri Jun 23 11:53:52 2023
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">proj_loop_imperfect</item>
<item name = "Solution">solution1</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k160t-fbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.664 ns, 0.50 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">6001, 6001, 24.004 us, 24.004 us, 6001, 6001, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">6000, 6000, 6, -, -, 1000, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 91, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 50, -</column>
<column name="Register">-, -, 114, -, -</column>
<specialColumn name="Available">650, 600, 202800, 101400, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_95_p2">+, 0, 0, 17, 10, 1</column>
<column name="icmp_ln108_fu_139_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln99_fu_89_p2">icmp, 0, 0, 13, 10, 6</column>
<column name="or_ln103_fu_114_p2">or, 0, 0, 11, 11, 1</column>
<column name="or_ln108_fu_135_p2">or, 0, 0, 32, 32, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">41, 8, 1, 8</column>
<column name="i_0_reg_78">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="i_0_reg_78">10, 0, 10, 0</column>
<column name="i_reg_148">10, 0, 10, 0</column>
<column name="icmp_ln108_reg_185">1, 0, 1, 0</column>
<column name="v1_reg_173">32, 0, 32, 0</column>
<column name="v2_reg_179">32, 0, 32, 0</column>
<column name="vertices_addr_1_reg_168">11, 0, 11, 0</column>
<column name="vertices_addr_reg_163">11, 0, 11, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, loop_imperfect, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, loop_imperfect, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, loop_imperfect, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, loop_imperfect, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, loop_imperfect, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, loop_imperfect, return value</column>
<column name="vertices_address0">out, 11, ap_memory, vertices, array</column>
<column name="vertices_ce0">out, 1, ap_memory, vertices, array</column>
<column name="vertices_we0">out, 1, ap_memory, vertices, array</column>
<column name="vertices_d0">out, 32, ap_memory, vertices, array</column>
<column name="vertices_q0">in, 32, ap_memory, vertices, array</column>
<column name="vertices_address1">out, 11, ap_memory, vertices, array</column>
<column name="vertices_ce1">out, 1, ap_memory, vertices, array</column>
<column name="vertices_we1">out, 1, ap_memory, vertices, array</column>
<column name="vertices_d1">out, 32, ap_memory, vertices, array</column>
<column name="vertices_q1">in, 32, ap_memory, vertices, array</column>
<column name="edges_address0">out, 11, ap_memory, edges, array</column>
<column name="edges_ce0">out, 1, ap_memory, edges, array</column>
<column name="edges_q0">in, 32, ap_memory, edges, array</column>
<column name="edges_address1">out, 11, ap_memory, edges, array</column>
<column name="edges_ce1">out, 1, ap_memory, edges, array</column>
<column name="edges_q1">in, 32, ap_memory, edges, array</column>
</table>
</item>
</section>
</profile>
