Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Sep 17 12:55:13 2018
| Host         : PC-201805041311 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ethernet_test_timing_summary_routed.rpt -rpx ethernet_test_timing_summary_routed.rpx -warn_on_violation
| Design       : ethernet_test
| Device       : 7a35t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.370        0.000                      0                 4802        0.035        0.000                      0                 4802        3.500        0.000                       0                  2859  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
rx_clk   {0.000 4.000}        8.000           125.000         
sys_clk  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
rx_clk              1.370        0.000                      0                 4707        0.035        0.000                      0                 4707        3.500        0.000                       0                  2829  
sys_clk            15.115        0.000                      0                   31        0.274        0.000                      0                   31        9.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  rx_clk             rx_clk                   5.625        0.000                      0                   64        0.421        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 2.553ns (39.673%)  route 3.882ns (60.327%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 12.791 - 8.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.624     5.169    mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X3Y53          FDCE                                         r  mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.419     5.588 r  mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/Q
                         net (fo=58, routed)          3.343     8.930    mac_test0/mac_top0/icmp0/mac_rx_dataout[0]
    SLICE_X41Y60         LUT2 (Prop_lut2_I0_O)        0.299     9.229 r  mac_test0/mac_top0/icmp0/checksum_tmp[3]_i_6/O
                         net (fo=1, routed)           0.000     9.229    mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]_0[0]
    SLICE_X41Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.761 r  mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.761    mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[3]_i_2_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.875 r  mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.875    mac_test0/mac_top0/icmp0/CO[0]
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.989 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.989    mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.103 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.103    mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.217 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.217    mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.331 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.331    mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.445 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.445    mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]_i_2_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.758 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.539    11.298    mac_test0/mac_top0/icmp0/checksum_adder_return[31]
    SLICE_X43Y67         LUT4 (Prop_lut4_I1_O)        0.306    11.604 r  mac_test0/mac_top0/icmp0/checksum_tmp[31]_i_2/O
                         net (fo=1, routed)           0.000    11.604    mac_test0/mac_top0/icmp0/checksum_tmp[31]_i_2_n_0
    SLICE_X43Y67         FDCE                                         r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.426    12.791    mac_test0/mac_top0/icmp0/gmii_rx_clk
    SLICE_X43Y67         FDCE                                         r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]/C
                         clock pessimism              0.187    12.978    
                         clock uncertainty           -0.035    12.943    
    SLICE_X43Y67         FDCE (Setup_fdce_C_D)        0.031    12.974    mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]
  -------------------------------------------------------------------
                         required time                         12.974    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 mac_test0/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/wait_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        6.494ns  (logic 2.491ns (38.356%)  route 4.003ns (61.644%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 12.785 - 8.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.540     5.085    mac_test0/gmii_tx_clk
    SLICE_X31Y68         FDCE                                         r  mac_test0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDCE (Prop_fdce_C_Q)         0.419     5.504 r  mac_test0/state_reg[2]/Q
                         net (fo=10, routed)          0.853     6.356    mac_test0/state[2]
    SLICE_X29Y68         LUT4 (Prop_lut4_I2_O)        0.329     6.685 r  mac_test0/state[8]_i_8/O
                         net (fo=1, routed)           0.674     7.359    mac_test0/state[8]_i_8_n_0
    SLICE_X29Y68         LUT4 (Prop_lut4_I0_O)        0.327     7.686 f  mac_test0/state[8]_i_3/O
                         net (fo=15, routed)          0.622     8.308    mac_test0/mac_top0/cache0/state_reg[0]
    SLICE_X30Y68         LUT5 (Prop_lut5_I4_O)        0.116     8.424 r  mac_test0/mac_top0/cache0/wait_cnt[31]_i_16/O
                         net (fo=1, routed)           0.484     8.908    mac_test0/mac_top0/cache0/wait_cnt[31]_i_16_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I5_O)        0.328     9.236 r  mac_test0/mac_top0/cache0/wait_cnt[31]_i_12/O
                         net (fo=1, routed)           0.504     9.740    mac_test0/mac_top0/mac_tx0/mac0/state_reg[0]
    SLICE_X30Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.864 r  mac_test0/mac_top0/mac_tx0/mac0/wait_cnt[31]_i_7/O
                         net (fo=1, routed)           0.000     9.864    mac_test0/mac_top0/mac_tx0/udp0/S[0]
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    10.402 f  mac_test0/mac_top0/mac_tx0/udp0/wait_cnt_reg[31]_i_2/CO[2]
                         net (fo=32, routed)          0.867    11.269    mac_test0/wait_cnt2
    SLICE_X33Y71         LUT6 (Prop_lut6_I0_O)        0.310    11.579 r  mac_test0/wait_cnt[21]_i_1/O
                         net (fo=1, routed)           0.000    11.579    mac_test0/wait_cnt[21]_i_1_n_0
    SLICE_X33Y71         FDCE                                         r  mac_test0/wait_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.420    12.785    mac_test0/gmii_tx_clk
    SLICE_X33Y71         FDCE                                         r  mac_test0/wait_cnt_reg[21]/C
                         clock pessimism              0.273    13.059    
                         clock uncertainty           -0.035    13.023    
    SLICE_X33Y71         FDCE (Setup_fdce_C_D)        0.029    13.052    mac_test0/wait_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         13.052    
                         arrival time                         -11.579    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/icmp0/checksum_tmp_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.475ns (39.168%)  route 3.844ns (60.831%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 12.791 - 8.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.624     5.169    mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X3Y53          FDCE                                         r  mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.419     5.588 r  mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/Q
                         net (fo=58, routed)          3.343     8.930    mac_test0/mac_top0/icmp0/mac_rx_dataout[0]
    SLICE_X41Y60         LUT2 (Prop_lut2_I0_O)        0.299     9.229 r  mac_test0/mac_top0/icmp0/checksum_tmp[3]_i_6/O
                         net (fo=1, routed)           0.000     9.229    mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]_0[0]
    SLICE_X41Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.761 r  mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.761    mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[3]_i_2_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.875 r  mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.875    mac_test0/mac_top0/icmp0/CO[0]
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.989 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.989    mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.103 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.103    mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.217 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.217    mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.331 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.331    mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.445 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.445    mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]_i_2_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.684 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.501    11.185    mac_test0/mac_top0/icmp0/checksum_adder_return[30]
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.302    11.487 r  mac_test0/mac_top0/icmp0/checksum_tmp[30]_i_1/O
                         net (fo=1, routed)           0.000    11.487    mac_test0/mac_top0/icmp0/checksum_tmp[30]_i_1_n_0
    SLICE_X40Y67         FDCE                                         r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.426    12.791    mac_test0/mac_top0/icmp0/gmii_rx_clk
    SLICE_X40Y67         FDCE                                         r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[30]/C
                         clock pessimism              0.187    12.978    
                         clock uncertainty           -0.035    12.943    
    SLICE_X40Y67         FDCE (Setup_fdce_C_D)        0.031    12.974    mac_test0/mac_top0/icmp0/checksum_tmp_reg[30]
  -------------------------------------------------------------------
                         required time                         12.974    
                         arrival time                         -11.487    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/icmp0/checksum_tmp_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 2.457ns (38.969%)  route 3.848ns (61.031%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 12.792 - 8.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.624     5.169    mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X3Y53          FDCE                                         r  mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.419     5.588 r  mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/Q
                         net (fo=58, routed)          3.343     8.930    mac_test0/mac_top0/icmp0/mac_rx_dataout[0]
    SLICE_X41Y60         LUT2 (Prop_lut2_I0_O)        0.299     9.229 r  mac_test0/mac_top0/icmp0/checksum_tmp[3]_i_6/O
                         net (fo=1, routed)           0.000     9.229    mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]_0[0]
    SLICE_X41Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.761 r  mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.761    mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[3]_i_2_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.875 r  mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.875    mac_test0/mac_top0/icmp0/CO[0]
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.989 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.989    mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.103 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.103    mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.217 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.217    mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.331 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.331    mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.665 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.505    11.171    mac_test0/mac_top0/icmp0/checksum_adder_return[25]
    SLICE_X40Y66         LUT4 (Prop_lut4_I3_O)        0.303    11.474 r  mac_test0/mac_top0/icmp0/checksum_tmp[25]_i_1/O
                         net (fo=1, routed)           0.000    11.474    mac_test0/mac_top0/icmp0/checksum_tmp[25]_i_1_n_0
    SLICE_X40Y66         FDCE                                         r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.427    12.792    mac_test0/mac_top0/icmp0/gmii_rx_clk
    SLICE_X40Y66         FDCE                                         r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[25]/C
                         clock pessimism              0.187    12.979    
                         clock uncertainty           -0.035    12.944    
    SLICE_X40Y66         FDCE (Setup_fdce_C_D)        0.031    12.975    mac_test0/mac_top0/icmp0/checksum_tmp_reg[25]
  -------------------------------------------------------------------
                         required time                         12.975    
                         arrival time                         -11.474    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.504ns  (required time - arrival time)
  Source:                 mac_test0/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/wait_cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        6.461ns  (logic 2.491ns (38.553%)  route 3.970ns (61.447%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 12.783 - 8.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.540     5.085    mac_test0/gmii_tx_clk
    SLICE_X31Y68         FDCE                                         r  mac_test0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDCE (Prop_fdce_C_Q)         0.419     5.504 r  mac_test0/state_reg[2]/Q
                         net (fo=10, routed)          0.853     6.356    mac_test0/state[2]
    SLICE_X29Y68         LUT4 (Prop_lut4_I2_O)        0.329     6.685 r  mac_test0/state[8]_i_8/O
                         net (fo=1, routed)           0.674     7.359    mac_test0/state[8]_i_8_n_0
    SLICE_X29Y68         LUT4 (Prop_lut4_I0_O)        0.327     7.686 f  mac_test0/state[8]_i_3/O
                         net (fo=15, routed)          0.622     8.308    mac_test0/mac_top0/cache0/state_reg[0]
    SLICE_X30Y68         LUT5 (Prop_lut5_I4_O)        0.116     8.424 r  mac_test0/mac_top0/cache0/wait_cnt[31]_i_16/O
                         net (fo=1, routed)           0.484     8.908    mac_test0/mac_top0/cache0/wait_cnt[31]_i_16_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I5_O)        0.328     9.236 r  mac_test0/mac_top0/cache0/wait_cnt[31]_i_12/O
                         net (fo=1, routed)           0.504     9.740    mac_test0/mac_top0/mac_tx0/mac0/state_reg[0]
    SLICE_X30Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.864 r  mac_test0/mac_top0/mac_tx0/mac0/wait_cnt[31]_i_7/O
                         net (fo=1, routed)           0.000     9.864    mac_test0/mac_top0/mac_tx0/udp0/S[0]
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    10.402 f  mac_test0/mac_top0/mac_tx0/udp0/wait_cnt_reg[31]_i_2/CO[2]
                         net (fo=32, routed)          0.834    11.236    mac_test0/wait_cnt2
    SLICE_X33Y72         LUT6 (Prop_lut6_I0_O)        0.310    11.546 r  mac_test0/wait_cnt[25]_i_1/O
                         net (fo=1, routed)           0.000    11.546    mac_test0/wait_cnt[25]_i_1_n_0
    SLICE_X33Y72         FDCE                                         r  mac_test0/wait_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.418    12.783    mac_test0/gmii_tx_clk
    SLICE_X33Y72         FDCE                                         r  mac_test0/wait_cnt_reg[25]/C
                         clock pessimism              0.273    13.057    
                         clock uncertainty           -0.035    13.021    
    SLICE_X33Y72         FDCE (Setup_fdce_C_D)        0.029    13.050    mac_test0/wait_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         13.050    
                         arrival time                         -11.546    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.509ns  (required time - arrival time)
  Source:                 mac_test0/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/wait_cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        6.458ns  (logic 2.491ns (38.571%)  route 3.967ns (61.429%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 12.783 - 8.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.540     5.085    mac_test0/gmii_tx_clk
    SLICE_X31Y68         FDCE                                         r  mac_test0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDCE (Prop_fdce_C_Q)         0.419     5.504 r  mac_test0/state_reg[2]/Q
                         net (fo=10, routed)          0.853     6.356    mac_test0/state[2]
    SLICE_X29Y68         LUT4 (Prop_lut4_I2_O)        0.329     6.685 r  mac_test0/state[8]_i_8/O
                         net (fo=1, routed)           0.674     7.359    mac_test0/state[8]_i_8_n_0
    SLICE_X29Y68         LUT4 (Prop_lut4_I0_O)        0.327     7.686 f  mac_test0/state[8]_i_3/O
                         net (fo=15, routed)          0.622     8.308    mac_test0/mac_top0/cache0/state_reg[0]
    SLICE_X30Y68         LUT5 (Prop_lut5_I4_O)        0.116     8.424 r  mac_test0/mac_top0/cache0/wait_cnt[31]_i_16/O
                         net (fo=1, routed)           0.484     8.908    mac_test0/mac_top0/cache0/wait_cnt[31]_i_16_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I5_O)        0.328     9.236 r  mac_test0/mac_top0/cache0/wait_cnt[31]_i_12/O
                         net (fo=1, routed)           0.504     9.740    mac_test0/mac_top0/mac_tx0/mac0/state_reg[0]
    SLICE_X30Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.864 r  mac_test0/mac_top0/mac_tx0/mac0/wait_cnt[31]_i_7/O
                         net (fo=1, routed)           0.000     9.864    mac_test0/mac_top0/mac_tx0/udp0/S[0]
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    10.402 f  mac_test0/mac_top0/mac_tx0/udp0/wait_cnt_reg[31]_i_2/CO[2]
                         net (fo=32, routed)          0.831    11.233    mac_test0/wait_cnt2
    SLICE_X33Y72         LUT6 (Prop_lut6_I0_O)        0.310    11.543 r  mac_test0/wait_cnt[27]_i_1/O
                         net (fo=1, routed)           0.000    11.543    mac_test0/wait_cnt[27]_i_1_n_0
    SLICE_X33Y72         FDCE                                         r  mac_test0/wait_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.418    12.783    mac_test0/gmii_tx_clk
    SLICE_X33Y72         FDCE                                         r  mac_test0/wait_cnt_reg[27]/C
                         clock pessimism              0.273    13.057    
                         clock uncertainty           -0.035    13.021    
    SLICE_X33Y72         FDCE (Setup_fdce_C_D)        0.031    13.052    mac_test0/wait_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         13.052    
                         arrival time                         -11.543    
  -------------------------------------------------------------------
                         slack                                  1.509    

Slack (MET) :             1.536ns  (required time - arrival time)
  Source:                 mac_test0/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/wait_cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        6.415ns  (logic 2.491ns (38.828%)  route 3.925ns (61.172%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 12.782 - 8.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.540     5.085    mac_test0/gmii_tx_clk
    SLICE_X31Y68         FDCE                                         r  mac_test0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDCE (Prop_fdce_C_Q)         0.419     5.504 r  mac_test0/state_reg[2]/Q
                         net (fo=10, routed)          0.853     6.356    mac_test0/state[2]
    SLICE_X29Y68         LUT4 (Prop_lut4_I2_O)        0.329     6.685 r  mac_test0/state[8]_i_8/O
                         net (fo=1, routed)           0.674     7.359    mac_test0/state[8]_i_8_n_0
    SLICE_X29Y68         LUT4 (Prop_lut4_I0_O)        0.327     7.686 f  mac_test0/state[8]_i_3/O
                         net (fo=15, routed)          0.622     8.308    mac_test0/mac_top0/cache0/state_reg[0]
    SLICE_X30Y68         LUT5 (Prop_lut5_I4_O)        0.116     8.424 r  mac_test0/mac_top0/cache0/wait_cnt[31]_i_16/O
                         net (fo=1, routed)           0.484     8.908    mac_test0/mac_top0/cache0/wait_cnt[31]_i_16_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I5_O)        0.328     9.236 r  mac_test0/mac_top0/cache0/wait_cnt[31]_i_12/O
                         net (fo=1, routed)           0.504     9.740    mac_test0/mac_top0/mac_tx0/mac0/state_reg[0]
    SLICE_X30Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.864 r  mac_test0/mac_top0/mac_tx0/mac0/wait_cnt[31]_i_7/O
                         net (fo=1, routed)           0.000     9.864    mac_test0/mac_top0/mac_tx0/udp0/S[0]
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    10.402 f  mac_test0/mac_top0/mac_tx0/udp0/wait_cnt_reg[31]_i_2/CO[2]
                         net (fo=32, routed)          0.788    11.190    mac_test0/wait_cnt2
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.310    11.500 r  mac_test0/wait_cnt[31]_i_1/O
                         net (fo=1, routed)           0.000    11.500    mac_test0/wait_cnt[31]_i_1_n_0
    SLICE_X35Y72         FDCE                                         r  mac_test0/wait_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.417    12.782    mac_test0/gmii_tx_clk
    SLICE_X35Y72         FDCE                                         r  mac_test0/wait_cnt_reg[31]/C
                         clock pessimism              0.258    13.041    
                         clock uncertainty           -0.035    13.005    
    SLICE_X35Y72         FDCE (Setup_fdce_C_D)        0.031    13.036    mac_test0/wait_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         13.036    
                         arrival time                         -11.500    
  -------------------------------------------------------------------
                         slack                                  1.536    

Slack (MET) :             1.544ns  (required time - arrival time)
  Source:                 mac_test0/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/wait_cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 2.491ns (38.875%)  route 3.917ns (61.125%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 12.782 - 8.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.540     5.085    mac_test0/gmii_tx_clk
    SLICE_X31Y68         FDCE                                         r  mac_test0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDCE (Prop_fdce_C_Q)         0.419     5.504 r  mac_test0/state_reg[2]/Q
                         net (fo=10, routed)          0.853     6.356    mac_test0/state[2]
    SLICE_X29Y68         LUT4 (Prop_lut4_I2_O)        0.329     6.685 r  mac_test0/state[8]_i_8/O
                         net (fo=1, routed)           0.674     7.359    mac_test0/state[8]_i_8_n_0
    SLICE_X29Y68         LUT4 (Prop_lut4_I0_O)        0.327     7.686 f  mac_test0/state[8]_i_3/O
                         net (fo=15, routed)          0.622     8.308    mac_test0/mac_top0/cache0/state_reg[0]
    SLICE_X30Y68         LUT5 (Prop_lut5_I4_O)        0.116     8.424 r  mac_test0/mac_top0/cache0/wait_cnt[31]_i_16/O
                         net (fo=1, routed)           0.484     8.908    mac_test0/mac_top0/cache0/wait_cnt[31]_i_16_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I5_O)        0.328     9.236 r  mac_test0/mac_top0/cache0/wait_cnt[31]_i_12/O
                         net (fo=1, routed)           0.504     9.740    mac_test0/mac_top0/mac_tx0/mac0/state_reg[0]
    SLICE_X30Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.864 r  mac_test0/mac_top0/mac_tx0/mac0/wait_cnt[31]_i_7/O
                         net (fo=1, routed)           0.000     9.864    mac_test0/mac_top0/mac_tx0/udp0/S[0]
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    10.402 f  mac_test0/mac_top0/mac_tx0/udp0/wait_cnt_reg[31]_i_2/CO[2]
                         net (fo=32, routed)          0.780    11.182    mac_test0/wait_cnt2
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.310    11.492 r  mac_test0/wait_cnt[29]_i_1/O
                         net (fo=1, routed)           0.000    11.492    mac_test0/wait_cnt[29]_i_1_n_0
    SLICE_X35Y72         FDCE                                         r  mac_test0/wait_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.417    12.782    mac_test0/gmii_tx_clk
    SLICE_X35Y72         FDCE                                         r  mac_test0/wait_cnt_reg[29]/C
                         clock pessimism              0.258    13.041    
                         clock uncertainty           -0.035    13.005    
    SLICE_X35Y72         FDCE (Setup_fdce_C_D)        0.031    13.036    mac_test0/wait_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         13.036    
                         arrival time                         -11.492    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 mac_test0/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/wait_cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 2.491ns (38.899%)  route 3.913ns (61.101%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 12.782 - 8.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.540     5.085    mac_test0/gmii_tx_clk
    SLICE_X31Y68         FDCE                                         r  mac_test0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDCE (Prop_fdce_C_Q)         0.419     5.504 r  mac_test0/state_reg[2]/Q
                         net (fo=10, routed)          0.853     6.356    mac_test0/state[2]
    SLICE_X29Y68         LUT4 (Prop_lut4_I2_O)        0.329     6.685 r  mac_test0/state[8]_i_8/O
                         net (fo=1, routed)           0.674     7.359    mac_test0/state[8]_i_8_n_0
    SLICE_X29Y68         LUT4 (Prop_lut4_I0_O)        0.327     7.686 f  mac_test0/state[8]_i_3/O
                         net (fo=15, routed)          0.622     8.308    mac_test0/mac_top0/cache0/state_reg[0]
    SLICE_X30Y68         LUT5 (Prop_lut5_I4_O)        0.116     8.424 r  mac_test0/mac_top0/cache0/wait_cnt[31]_i_16/O
                         net (fo=1, routed)           0.484     8.908    mac_test0/mac_top0/cache0/wait_cnt[31]_i_16_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I5_O)        0.328     9.236 r  mac_test0/mac_top0/cache0/wait_cnt[31]_i_12/O
                         net (fo=1, routed)           0.504     9.740    mac_test0/mac_top0/mac_tx0/mac0/state_reg[0]
    SLICE_X30Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.864 r  mac_test0/mac_top0/mac_tx0/mac0/wait_cnt[31]_i_7/O
                         net (fo=1, routed)           0.000     9.864    mac_test0/mac_top0/mac_tx0/udp0/S[0]
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    10.402 f  mac_test0/mac_top0/mac_tx0/udp0/wait_cnt_reg[31]_i_2/CO[2]
                         net (fo=32, routed)          0.776    11.178    mac_test0/wait_cnt2
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.310    11.488 r  mac_test0/wait_cnt[26]_i_1/O
                         net (fo=1, routed)           0.000    11.488    mac_test0/wait_cnt[26]_i_1_n_0
    SLICE_X35Y72         FDCE                                         r  mac_test0/wait_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.417    12.782    mac_test0/gmii_tx_clk
    SLICE_X35Y72         FDCE                                         r  mac_test0/wait_cnt_reg[26]/C
                         clock pessimism              0.258    13.041    
                         clock uncertainty           -0.035    13.005    
    SLICE_X35Y72         FDCE (Setup_fdce_C_D)        0.029    13.034    mac_test0/wait_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         13.034    
                         arrival time                         -11.488    
  -------------------------------------------------------------------
                         slack                                  1.546    

Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 mac_test0/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/wait_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        6.407ns  (logic 2.491ns (38.881%)  route 3.916ns (61.119%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 12.785 - 8.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.540     5.085    mac_test0/gmii_tx_clk
    SLICE_X31Y68         FDCE                                         r  mac_test0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDCE (Prop_fdce_C_Q)         0.419     5.504 r  mac_test0/state_reg[2]/Q
                         net (fo=10, routed)          0.853     6.356    mac_test0/state[2]
    SLICE_X29Y68         LUT4 (Prop_lut4_I2_O)        0.329     6.685 r  mac_test0/state[8]_i_8/O
                         net (fo=1, routed)           0.674     7.359    mac_test0/state[8]_i_8_n_0
    SLICE_X29Y68         LUT4 (Prop_lut4_I0_O)        0.327     7.686 f  mac_test0/state[8]_i_3/O
                         net (fo=15, routed)          0.622     8.308    mac_test0/mac_top0/cache0/state_reg[0]
    SLICE_X30Y68         LUT5 (Prop_lut5_I4_O)        0.116     8.424 r  mac_test0/mac_top0/cache0/wait_cnt[31]_i_16/O
                         net (fo=1, routed)           0.484     8.908    mac_test0/mac_top0/cache0/wait_cnt[31]_i_16_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I5_O)        0.328     9.236 r  mac_test0/mac_top0/cache0/wait_cnt[31]_i_12/O
                         net (fo=1, routed)           0.504     9.740    mac_test0/mac_top0/mac_tx0/mac0/state_reg[0]
    SLICE_X30Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.864 r  mac_test0/mac_top0/mac_tx0/mac0/wait_cnt[31]_i_7/O
                         net (fo=1, routed)           0.000     9.864    mac_test0/mac_top0/mac_tx0/udp0/S[0]
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    10.402 f  mac_test0/mac_top0/mac_tx0/udp0/wait_cnt_reg[31]_i_2/CO[2]
                         net (fo=32, routed)          0.779    11.181    mac_test0/wait_cnt2
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.310    11.491 r  mac_test0/wait_cnt[19]_i_1/O
                         net (fo=1, routed)           0.000    11.491    mac_test0/wait_cnt[19]_i_1_n_0
    SLICE_X35Y70         FDCE                                         r  mac_test0/wait_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.420    12.785    mac_test0/gmii_tx_clk
    SLICE_X35Y70         FDCE                                         r  mac_test0/wait_cnt_reg[19]/C
                         clock pessimism              0.258    13.044    
                         clock uncertainty           -0.035    13.008    
    SLICE_X35Y70         FDCE (Setup_fdce_C_D)        0.031    13.039    mac_test0/wait_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         13.039    
                         arrival time                         -11.491    
  -------------------------------------------------------------------
                         slack                                  1.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 mac_test0/mac_top0/mac_tx0/udp0/fifo_udp_len_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.182%)  route 0.184ns (52.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.561     1.466    mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X38Y35         FDCE                                         r  mac_test0/mac_top0/mac_tx0/udp0/fifo_udp_len_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  mac_test0/mac_top0/mac_tx0/udp0/fifo_udp_len_reg[1]/Q
                         net (fo=3, routed)           0.184     1.813    mac_test0/mac_top0/mac_tx0/udp0/fifo_udp_len[1]
    SLICE_X34Y34         FDCE                                         r  mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.827     1.977    mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X34Y34         FDCE                                         r  mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[1]/C
                         clock pessimism             -0.250     1.727    
    SLICE_X34Y34         FDCE (Hold_fdce_C_D)         0.052     1.779    mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mac_test0/mac_top0/mac_tx0/udp0/fifo_udp_len_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.193%)  route 0.216ns (56.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.561     1.466    mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X38Y35         FDCE                                         r  mac_test0/mac_top0/mac_tx0/udp0/fifo_udp_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  mac_test0/mac_top0/mac_tx0/udp0/fifo_udp_len_reg[2]/Q
                         net (fo=3, routed)           0.216     1.845    mac_test0/mac_top0/mac_tx0/udp0/fifo_udp_len[2]
    SLICE_X34Y33         FDCE                                         r  mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.826     1.976    mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X34Y33         FDCE                                         r  mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[2]/C
                         clock pessimism             -0.250     1.726    
    SLICE_X34Y33         FDCE (Hold_fdce_C_D)         0.059     1.785    mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 mac_test0/udp_send_data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.941%)  route 0.263ns (65.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.563     1.468    mac_test0/gmii_rx_clk
    SLICE_X9Y50          FDCE                                         r  mac_test0/udp_send_data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  mac_test0/udp_send_data_length_reg[1]/Q
                         net (fo=2, routed)           0.263     1.871    mac_test0/mac_top0/mac_tx0/udp0/udp_send_data_length_reg[15][1]
    SLICE_X13Y49         FDCE                                         r  mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.839     1.989    mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X13Y49         FDCE                                         r  mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[1]/C
                         clock pessimism             -0.245     1.744    
    SLICE_X13Y49         FDCE (Hold_fdce_C_D)         0.066     1.810    mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 mac_test0/udp_send_data_length_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.252ns (51.803%)  route 0.234ns (48.197%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.563     1.468    mac_test0/gmii_rx_clk
    SLICE_X11Y51         FDCE                                         r  mac_test0/udp_send_data_length_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  mac_test0/udp_send_data_length_reg[7]/Q
                         net (fo=2, routed)           0.234     1.843    mac_test0/mac_top0/mac_tx0/udp0/udp_send_data_length_reg[15][7]
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.954 r  mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.954    mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[9]_i_1_n_6
    SLICE_X12Y49         FDCE                                         r  mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.839     1.989    mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X12Y49         FDCE                                         r  mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[7]/C
                         clock pessimism             -0.245     1.744    
    SLICE_X12Y49         FDCE (Hold_fdce_C_D)         0.134     1.878    mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mac_test0/udp_send_data_length_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.256ns (51.427%)  route 0.242ns (48.573%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.563     1.468    mac_test0/gmii_rx_clk
    SLICE_X9Y50          FDCE                                         r  mac_test0/udp_send_data_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  mac_test0/udp_send_data_length_reg[2]/Q
                         net (fo=3, routed)           0.242     1.851    mac_test0/mac_top0/mac_tx0/udp0/udp_send_data_length_reg[15][2]
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.966 r  mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[5]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.966    mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[5]_i_1_n_7
    SLICE_X12Y48         FDCE                                         r  mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.839     1.989    mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X12Y48         FDCE                                         r  mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[2]/C
                         clock pessimism             -0.245     1.744    
    SLICE_X12Y48         FDCE (Hold_fdce_C_D)         0.134     1.878    mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_rx0/mac0/frame_type_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.252%)  route 0.283ns (66.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.598     1.503    mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X1Y48          FDCE                                         r  mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDCE (Prop_fdce_C_Q)         0.141     1.644 r  mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d0_reg[4]/Q
                         net (fo=10, routed)          0.283     1.927    mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d0[4]
    SLICE_X4Y50          FDCE                                         r  mac_test0/mac_top0/mac_rx0/mac0/frame_type_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.861     2.011    mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X4Y50          FDCE                                         r  mac_test0/mac_top0/mac_rx0/mac0/frame_type_reg[4]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X4Y50          FDCE (Hold_fdce_C_D)         0.070     1.836    mac_test0/mac_top0/mac_rx0/mac0/frame_type_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mac_test0/udp_send_data_length_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.316ns (62.383%)  route 0.191ns (37.617%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.563     1.468    mac_test0/gmii_rx_clk
    SLICE_X10Y51         FDCE                                         r  mac_test0/udp_send_data_length_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDCE (Prop_fdce_C_Q)         0.148     1.616 r  mac_test0/udp_send_data_length_reg[6]/Q
                         net (fo=2, routed)           0.191     1.806    mac_test0/mac_top0/mac_tx0/udp0/udp_send_data_length_reg[15][6]
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.168     1.974 r  mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.974    mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[9]_i_1_n_7
    SLICE_X12Y49         FDCE                                         r  mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.839     1.989    mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X12Y49         FDCE                                         r  mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[6]/C
                         clock pessimism             -0.245     1.744    
    SLICE_X12Y49         FDCE (Hold_fdce_C_D)         0.134     1.878    mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d0_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_rx0/mac0/mac_rx_destination_mac_addr_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.930%)  route 0.275ns (66.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.598     1.503    mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X1Y48          FDCE                                         r  mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDCE (Prop_fdce_C_Q)         0.141     1.644 r  mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d0_reg[5]/Q
                         net (fo=10, routed)          0.275     1.918    mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d0[5]
    SLICE_X2Y50          FDCE                                         r  mac_test0/mac_top0/mac_rx0/mac0/mac_rx_destination_mac_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.863     2.013    mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X2Y50          FDCE                                         r  mac_test0/mac_top0/mac_rx0/mac0/mac_rx_destination_mac_addr_reg[29]/C
                         clock pessimism             -0.245     1.768    
    SLICE_X2Y50          FDCE (Hold_fdce_C_D)         0.053     1.821    mac_test0/mac_top0/mac_rx0/mac0/mac_rx_destination_mac_addr_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.141ns (25.120%)  route 0.420ns (74.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.563     1.468    mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X28Y38         FDCE                                         r  mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[24]/Q
                         net (fo=1, routed)           0.420     2.029    mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[24]
    RAMB18_X1Y14         RAMB18E1                                     r  mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.875     2.026    mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y14         RAMB18E1                                     r  mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.250     1.775    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.155     1.930    mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.128ns (45.373%)  route 0.154ns (54.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.558     1.463    mac_test0/mac_top0/icmp0/gmii_rx_clk
    SLICE_X9Y65          FDCE                                         r  mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDCE (Prop_fdce_C_Q)         0.128     1.591 r  mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[2]/Q
                         net (fo=1, routed)           0.154     1.745    mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X0Y26         RAMB18E1                                     r  mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.865     2.016    mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.499     1.516    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.129     1.645    mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rgmii_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y26    mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y26    mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X1Y14    mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X1Y14    mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y7     mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y7     mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y20    mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y20    mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y77    util_gmii_to_rgmii_m0/gen_tx_data[0].rgmii_td_out/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X1Y54     mac_test0/gmii_rxd_d0_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X1Y54     mac_test0/gmii_rxd_d0_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X6Y48     mac_test0/mac_top0/mac_rx0/mac0/crc_rec_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X5Y48     mac_test0/mac_top0/mac_rx0/mac0/crc_rec_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X5Y48     mac_test0/mac_top0/mac_rx0/mac0/crc_rec_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X5Y48     mac_test0/mac_top0/mac_rx0/mac0/crc_rec_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X5Y48     mac_test0/mac_top0/mac_rx0/mac0/crc_rec_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X6Y49     mac_test0/mac_top0/mac_rx0/mac0/crc_rec_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X6Y49     mac_test0/mac_top0/mac_rx0/mac0/crc_rec_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X6Y49     mac_test0/mac_top0/mac_rx0/mac0/crc_rec_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X0Y51     mac_test0/gmii_rxd_d0_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X1Y52     mac_test0/gmii_rxd_d0_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X2Y82     mac_test0/gmii_txd_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X43Y67    mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X40Y67    mac_test0/mac_top0/icmp0/checksum_tmp_reg[28]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X43Y67    mac_test0/mac_top0/icmp0/checksum_tmp_reg[29]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X40Y67    mac_test0/mac_top0/icmp0/checksum_tmp_reg[30]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X11Y81    mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X11Y81    mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X11Y81    mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.115ns  (required time - arrival time)
  Source:                 reset_m0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_m0/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 0.828ns (18.895%)  route 3.554ns (81.105%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 24.903 - 20.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.637     5.201    reset_m0/CLK
    SLICE_X3Y42          FDRE                                         r  reset_m0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456     5.657 r  reset_m0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.869     6.525    reset_m0/cnt_reg_n_0_[0]
    SLICE_X3Y42          LUT4 (Prop_lut4_I3_O)        0.124     6.649 f  reset_m0/cnt[27]_i_6/O
                         net (fo=1, routed)           0.796     7.446    reset_m0/cnt[27]_i_6_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     7.570 r  reset_m0/cnt[27]_i_3/O
                         net (fo=28, routed)          1.354     8.924    reset_m0/cnt[27]_i_3_n_0
    SLICE_X5Y46          LUT3 (Prop_lut3_I1_O)        0.124     9.048 r  reset_m0/cnt[27]_i_1/O
                         net (fo=2, routed)           0.535     9.583    reset_m0/cnt[27]_i_1_n_0
    SLICE_X4Y48          FDRE                                         r  reset_m0/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518    24.903    reset_m0/CLK
    SLICE_X4Y48          FDRE                                         r  reset_m0/cnt_reg[26]/C
                         clock pessimism              0.259    25.162    
                         clock uncertainty           -0.035    25.126    
    SLICE_X4Y48          FDRE (Setup_fdre_C_R)       -0.429    24.697    reset_m0/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         24.697    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                 15.115    

Slack (MET) :             15.115ns  (required time - arrival time)
  Source:                 reset_m0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_m0/cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 0.828ns (18.895%)  route 3.554ns (81.105%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 24.903 - 20.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.637     5.201    reset_m0/CLK
    SLICE_X3Y42          FDRE                                         r  reset_m0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456     5.657 r  reset_m0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.869     6.525    reset_m0/cnt_reg_n_0_[0]
    SLICE_X3Y42          LUT4 (Prop_lut4_I3_O)        0.124     6.649 f  reset_m0/cnt[27]_i_6/O
                         net (fo=1, routed)           0.796     7.446    reset_m0/cnt[27]_i_6_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     7.570 r  reset_m0/cnt[27]_i_3/O
                         net (fo=28, routed)          1.354     8.924    reset_m0/cnt[27]_i_3_n_0
    SLICE_X5Y46          LUT3 (Prop_lut3_I1_O)        0.124     9.048 r  reset_m0/cnt[27]_i_1/O
                         net (fo=2, routed)           0.535     9.583    reset_m0/cnt[27]_i_1_n_0
    SLICE_X4Y48          FDRE                                         r  reset_m0/cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518    24.903    reset_m0/CLK
    SLICE_X4Y48          FDRE                                         r  reset_m0/cnt_reg[27]/C
                         clock pessimism              0.259    25.162    
                         clock uncertainty           -0.035    25.126    
    SLICE_X4Y48          FDRE (Setup_fdre_C_R)       -0.429    24.697    reset_m0/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         24.697    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                 15.115    

Slack (MET) :             16.054ns  (required time - arrival time)
  Source:                 reset_m0/cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_m0/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.828ns (21.204%)  route 3.077ns (78.796%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 24.904 - 20.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.636     5.200    reset_m0/CLK
    SLICE_X4Y48          FDRE                                         r  reset_m0/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.456     5.656 f  reset_m0/cnt_reg[26]/Q
                         net (fo=2, routed)           0.976     6.631    reset_m0/cnt_reg_n_0_[26]
    SLICE_X5Y47          LUT6 (Prop_lut6_I5_O)        0.124     6.755 r  reset_m0/cnt[27]_i_5/O
                         net (fo=1, routed)           0.663     7.418    reset_m0/cnt[27]_i_5_n_0
    SLICE_X3Y46          LUT6 (Prop_lut6_I5_O)        0.124     7.542 r  reset_m0/cnt[27]_i_2/O
                         net (fo=28, routed)          1.438     8.981    reset_m0/cnt[27]_i_2_n_0
    SLICE_X3Y44          LUT3 (Prop_lut3_I1_O)        0.124     9.105 r  reset_m0/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     9.105    reset_m0/cnt[6]_i_1_n_0
    SLICE_X3Y44          FDRE                                         r  reset_m0/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.519    24.904    reset_m0/CLK
    SLICE_X3Y44          FDRE                                         r  reset_m0/cnt_reg[6]/C
                         clock pessimism              0.259    25.163    
                         clock uncertainty           -0.035    25.127    
    SLICE_X3Y44          FDRE (Setup_fdre_C_D)        0.031    25.158    reset_m0/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         25.158    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                 16.054    

Slack (MET) :             16.057ns  (required time - arrival time)
  Source:                 reset_m0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_m0/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 2.310ns (58.602%)  route 1.632ns (41.398%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 24.902 - 20.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.638     5.202    reset_m0/CLK
    SLICE_X2Y43          FDRE                                         r  reset_m0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.478     5.680 r  reset_m0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.820     6.500    reset_m0/cnt_reg_n_0_[5]
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.327 r  reset_m0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.327    reset_m0/cnt0_carry__0_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  reset_m0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.441    reset_m0/cnt0_carry__1_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  reset_m0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.555    reset_m0/cnt0_carry__2_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  reset_m0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.669    reset_m0/cnt0_carry__3_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  reset_m0/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.783    reset_m0/cnt0_carry__4_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.005 r  reset_m0/cnt0_carry__5/O[0]
                         net (fo=1, routed)           0.812     8.817    reset_m0/cnt0_carry__5_n_7
    SLICE_X5Y46          LUT3 (Prop_lut3_I0_O)        0.327     9.144 r  reset_m0/cnt[25]_i_2/O
                         net (fo=1, routed)           0.000     9.144    reset_m0/cnt[25]_i_2_n_0
    SLICE_X5Y46          FDRE                                         r  reset_m0/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.517    24.902    reset_m0/CLK
    SLICE_X5Y46          FDRE                                         r  reset_m0/cnt_reg[25]/C
                         clock pessimism              0.259    25.161    
                         clock uncertainty           -0.035    25.125    
    SLICE_X5Y46          FDRE (Setup_fdre_C_D)        0.075    25.200    reset_m0/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         25.200    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                 16.057    

Slack (MET) :             16.068ns  (required time - arrival time)
  Source:                 reset_m0/cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_m0/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.858ns (21.805%)  route 3.077ns (78.195%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 24.904 - 20.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.636     5.200    reset_m0/CLK
    SLICE_X4Y48          FDRE                                         r  reset_m0/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.456     5.656 f  reset_m0/cnt_reg[26]/Q
                         net (fo=2, routed)           0.976     6.631    reset_m0/cnt_reg_n_0_[26]
    SLICE_X5Y47          LUT6 (Prop_lut6_I5_O)        0.124     6.755 r  reset_m0/cnt[27]_i_5/O
                         net (fo=1, routed)           0.663     7.418    reset_m0/cnt[27]_i_5_n_0
    SLICE_X3Y46          LUT6 (Prop_lut6_I5_O)        0.124     7.542 r  reset_m0/cnt[27]_i_2/O
                         net (fo=28, routed)          1.438     8.981    reset_m0/cnt[27]_i_2_n_0
    SLICE_X3Y44          LUT3 (Prop_lut3_I1_O)        0.154     9.135 r  reset_m0/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     9.135    reset_m0/cnt[9]_i_1_n_0
    SLICE_X3Y44          FDRE                                         r  reset_m0/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.519    24.904    reset_m0/CLK
    SLICE_X3Y44          FDRE                                         r  reset_m0/cnt_reg[9]/C
                         clock pessimism              0.259    25.163    
                         clock uncertainty           -0.035    25.127    
    SLICE_X3Y44          FDRE (Setup_fdre_C_D)        0.075    25.202    reset_m0/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         25.202    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                 16.068    

Slack (MET) :             16.082ns  (required time - arrival time)
  Source:                 reset_m0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_m0/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 2.294ns (58.327%)  route 1.639ns (41.673%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 24.904 - 20.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.638     5.202    reset_m0/CLK
    SLICE_X2Y43          FDRE                                         r  reset_m0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.478     5.680 r  reset_m0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.820     6.500    reset_m0/cnt_reg_n_0_[5]
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.327 r  reset_m0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.327    reset_m0/cnt0_carry__0_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  reset_m0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.441    reset_m0/cnt0_carry__1_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  reset_m0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.555    reset_m0/cnt0_carry__2_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  reset_m0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.669    reset_m0/cnt0_carry__3_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.982 r  reset_m0/cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.819     8.801    reset_m0/cnt0_carry__4_n_4
    SLICE_X3Y46          LUT3 (Prop_lut3_I0_O)        0.334     9.135 r  reset_m0/cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     9.135    reset_m0/cnt[24]_i_1_n_0
    SLICE_X3Y46          FDRE                                         r  reset_m0/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.519    24.904    reset_m0/CLK
    SLICE_X3Y46          FDRE                                         r  reset_m0/cnt_reg[24]/C
                         clock pessimism              0.273    25.177    
                         clock uncertainty           -0.035    25.141    
    SLICE_X3Y46          FDRE (Setup_fdre_C_D)        0.075    25.216    reset_m0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         25.216    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                 16.082    

Slack (MET) :             16.097ns  (required time - arrival time)
  Source:                 reset_m0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_m0/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 2.054ns (53.058%)  route 1.817ns (46.942%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 24.904 - 20.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.638     5.202    reset_m0/CLK
    SLICE_X2Y43          FDRE                                         r  reset_m0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.478     5.680 r  reset_m0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.820     6.500    reset_m0/cnt_reg_n_0_[5]
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.327 r  reset_m0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.327    reset_m0/cnt0_carry__0_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  reset_m0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.441    reset_m0/cnt0_carry__1_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  reset_m0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.555    reset_m0/cnt0_carry__2_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.777 r  reset_m0/cnt0_carry__3/O[0]
                         net (fo=1, routed)           0.997     8.774    reset_m0/cnt0_carry__3_n_7
    SLICE_X3Y46          LUT3 (Prop_lut3_I0_O)        0.299     9.073 r  reset_m0/cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     9.073    reset_m0/cnt[17]_i_1_n_0
    SLICE_X3Y46          FDRE                                         r  reset_m0/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.519    24.904    reset_m0/CLK
    SLICE_X3Y46          FDRE                                         r  reset_m0/cnt_reg[17]/C
                         clock pessimism              0.273    25.177    
                         clock uncertainty           -0.035    25.141    
    SLICE_X3Y46          FDRE (Setup_fdre_C_D)        0.029    25.170    reset_m0/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         25.170    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                 16.097    

Slack (MET) :             16.111ns  (required time - arrival time)
  Source:                 reset_m0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_m0/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.828ns (21.538%)  route 3.016ns (78.462%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 24.902 - 20.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.637     5.201    reset_m0/CLK
    SLICE_X3Y42          FDRE                                         r  reset_m0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456     5.657 r  reset_m0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.869     6.525    reset_m0/cnt_reg_n_0_[0]
    SLICE_X3Y42          LUT4 (Prop_lut4_I3_O)        0.124     6.649 f  reset_m0/cnt[27]_i_6/O
                         net (fo=1, routed)           0.796     7.446    reset_m0/cnt[27]_i_6_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     7.570 r  reset_m0/cnt[27]_i_3/O
                         net (fo=28, routed)          1.351     8.921    reset_m0/cnt[27]_i_3_n_0
    SLICE_X5Y46          LUT3 (Prop_lut3_I2_O)        0.124     9.045 r  reset_m0/cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     9.045    reset_m0/cnt[20]_i_1_n_0
    SLICE_X5Y46          FDRE                                         r  reset_m0/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.517    24.902    reset_m0/CLK
    SLICE_X5Y46          FDRE                                         r  reset_m0/cnt_reg[20]/C
                         clock pessimism              0.259    25.161    
                         clock uncertainty           -0.035    25.125    
    SLICE_X5Y46          FDRE (Setup_fdre_C_D)        0.031    25.156    reset_m0/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         25.156    
                         arrival time                          -9.045    
  -------------------------------------------------------------------
                         slack                                 16.111    

Slack (MET) :             16.126ns  (required time - arrival time)
  Source:                 reset_m0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_m0/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 0.857ns (22.126%)  route 3.016ns (77.874%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 24.902 - 20.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.637     5.201    reset_m0/CLK
    SLICE_X3Y42          FDRE                                         r  reset_m0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456     5.657 r  reset_m0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.869     6.525    reset_m0/cnt_reg_n_0_[0]
    SLICE_X3Y42          LUT4 (Prop_lut4_I3_O)        0.124     6.649 f  reset_m0/cnt[27]_i_6/O
                         net (fo=1, routed)           0.796     7.446    reset_m0/cnt[27]_i_6_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     7.570 r  reset_m0/cnt[27]_i_3/O
                         net (fo=28, routed)          1.351     8.921    reset_m0/cnt[27]_i_3_n_0
    SLICE_X5Y46          LUT3 (Prop_lut3_I2_O)        0.153     9.074 r  reset_m0/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     9.074    reset_m0/cnt[22]_i_1_n_0
    SLICE_X5Y46          FDRE                                         r  reset_m0/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.517    24.902    reset_m0/CLK
    SLICE_X5Y46          FDRE                                         r  reset_m0/cnt_reg[22]/C
                         clock pessimism              0.259    25.161    
                         clock uncertainty           -0.035    25.125    
    SLICE_X5Y46          FDRE (Setup_fdre_C_D)        0.075    25.200    reset_m0/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         25.200    
                         arrival time                          -9.074    
  -------------------------------------------------------------------
                         slack                                 16.126    

Slack (MET) :             16.175ns  (required time - arrival time)
  Source:                 reset_m0/cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_m0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 0.828ns (21.900%)  route 2.953ns (78.100%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 24.903 - 20.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.636     5.200    reset_m0/CLK
    SLICE_X4Y48          FDRE                                         r  reset_m0/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.456     5.656 f  reset_m0/cnt_reg[26]/Q
                         net (fo=2, routed)           0.976     6.631    reset_m0/cnt_reg_n_0_[26]
    SLICE_X5Y47          LUT6 (Prop_lut6_I5_O)        0.124     6.755 r  reset_m0/cnt[27]_i_5/O
                         net (fo=1, routed)           0.663     7.418    reset_m0/cnt[27]_i_5_n_0
    SLICE_X3Y46          LUT6 (Prop_lut6_I5_O)        0.124     7.542 r  reset_m0/cnt[27]_i_2/O
                         net (fo=28, routed)          1.314     8.857    reset_m0/cnt[27]_i_2_n_0
    SLICE_X3Y42          LUT3 (Prop_lut3_I1_O)        0.124     8.981 r  reset_m0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     8.981    reset_m0/cnt[0]_i_1_n_0
    SLICE_X3Y42          FDRE                                         r  reset_m0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.518    24.903    reset_m0/CLK
    SLICE_X3Y42          FDRE                                         r  reset_m0/cnt_reg[0]/C
                         clock pessimism              0.259    25.162    
                         clock uncertainty           -0.035    25.126    
    SLICE_X3Y42          FDRE (Setup_fdre_C_D)        0.029    25.155    reset_m0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         25.155    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                 16.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 reset_m0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_m0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.594     1.517    reset_m0/CLK
    SLICE_X3Y42          FDRE                                         r  reset_m0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     1.658 f  reset_m0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.179     1.837    reset_m0/cnt_reg_n_0_[0]
    SLICE_X3Y42          LUT3 (Prop_lut3_I0_O)        0.045     1.882 r  reset_m0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.882    reset_m0/cnt[0]_i_1_n_0
    SLICE_X3Y42          FDRE                                         r  reset_m0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.865     2.034    reset_m0/CLK
    SLICE_X3Y42          FDRE                                         r  reset_m0/cnt_reg[0]/C
                         clock pessimism             -0.517     1.517    
    SLICE_X3Y42          FDRE (Hold_fdre_C_D)         0.091     1.608    reset_m0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 reset_m0/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_m0/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.594     1.517    reset_m0/CLK
    SLICE_X4Y48          FDRE                                         r  reset_m0/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  reset_m0/cnt_reg[27]/Q
                         net (fo=2, routed)           0.134     1.792    reset_m0/cnt_reg_n_0_[27]
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.903 r  reset_m0/cnt0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.903    reset_m0/cnt0_carry__5_n_5
    SLICE_X4Y48          FDRE                                         r  reset_m0/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.865     2.034    reset_m0/CLK
    SLICE_X4Y48          FDRE                                         r  reset_m0/cnt_reg[27]/C
                         clock pessimism             -0.517     1.517    
    SLICE_X4Y48          FDRE (Hold_fdre_C_D)         0.105     1.622    reset_m0/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 reset_m0/cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_m0/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.251ns (50.598%)  route 0.245ns (49.402%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.594     1.517    reset_m0/CLK
    SLICE_X4Y48          FDRE                                         r  reset_m0/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  reset_m0/cnt_reg[26]/Q
                         net (fo=2, routed)           0.245     1.903    reset_m0/cnt_reg_n_0_[26]
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.013 r  reset_m0/cnt0_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.013    reset_m0/cnt0_carry__5_n_6
    SLICE_X4Y48          FDRE                                         r  reset_m0/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.865     2.034    reset_m0/CLK
    SLICE_X4Y48          FDRE                                         r  reset_m0/cnt_reg[26]/C
                         clock pessimism             -0.517     1.517    
    SLICE_X4Y48          FDRE (Hold_fdre_C_D)         0.105     1.622    reset_m0/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 reset_m0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_m0/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.234ns (42.145%)  route 0.321ns (57.855%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.593     1.516    reset_m0/CLK
    SLICE_X5Y46          FDRE                                         r  reset_m0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  reset_m0/cnt_reg[14]/Q
                         net (fo=2, routed)           0.122     1.779    reset_m0/cnt_reg_n_0_[14]
    SLICE_X3Y46          LUT6 (Prop_lut6_I2_O)        0.045     1.824 r  reset_m0/cnt[27]_i_2/O
                         net (fo=28, routed)          0.200     2.023    reset_m0/cnt[27]_i_2_n_0
    SLICE_X3Y46          LUT3 (Prop_lut3_I1_O)        0.048     2.071 r  reset_m0/cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     2.071    reset_m0/cnt[21]_i_1_n_0
    SLICE_X3Y46          FDRE                                         r  reset_m0/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.866     2.035    reset_m0/CLK
    SLICE_X3Y46          FDRE                                         r  reset_m0/cnt_reg[21]/C
                         clock pessimism             -0.480     1.555    
    SLICE_X3Y46          FDRE (Hold_fdre_C_D)         0.107     1.662    reset_m0/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 reset_m0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_m0/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.235ns (42.173%)  route 0.322ns (57.827%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.593     1.516    reset_m0/CLK
    SLICE_X5Y46          FDRE                                         r  reset_m0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  reset_m0/cnt_reg[14]/Q
                         net (fo=2, routed)           0.122     1.779    reset_m0/cnt_reg_n_0_[14]
    SLICE_X3Y46          LUT6 (Prop_lut6_I2_O)        0.045     1.824 r  reset_m0/cnt[27]_i_2/O
                         net (fo=28, routed)          0.201     2.024    reset_m0/cnt[27]_i_2_n_0
    SLICE_X3Y46          LUT3 (Prop_lut3_I1_O)        0.049     2.073 r  reset_m0/cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     2.073    reset_m0/cnt[24]_i_1_n_0
    SLICE_X3Y46          FDRE                                         r  reset_m0/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.866     2.035    reset_m0/CLK
    SLICE_X3Y46          FDRE                                         r  reset_m0/cnt_reg[24]/C
                         clock pessimism             -0.480     1.555    
    SLICE_X3Y46          FDRE (Hold_fdre_C_D)         0.107     1.662    reset_m0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 reset_m0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_m0/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.231ns (41.830%)  route 0.321ns (58.170%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.593     1.516    reset_m0/CLK
    SLICE_X5Y46          FDRE                                         r  reset_m0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  reset_m0/cnt_reg[14]/Q
                         net (fo=2, routed)           0.122     1.779    reset_m0/cnt_reg_n_0_[14]
    SLICE_X3Y46          LUT6 (Prop_lut6_I2_O)        0.045     1.824 r  reset_m0/cnt[27]_i_2/O
                         net (fo=28, routed)          0.200     2.023    reset_m0/cnt[27]_i_2_n_0
    SLICE_X3Y46          LUT3 (Prop_lut3_I1_O)        0.045     2.068 r  reset_m0/cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     2.068    reset_m0/cnt[17]_i_1_n_0
    SLICE_X3Y46          FDRE                                         r  reset_m0/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.866     2.035    reset_m0/CLK
    SLICE_X3Y46          FDRE                                         r  reset_m0/cnt_reg[17]/C
                         clock pessimism             -0.480     1.555    
    SLICE_X3Y46          FDRE (Hold_fdre_C_D)         0.091     1.646    reset_m0/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 reset_m0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_m0/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.231ns (41.755%)  route 0.322ns (58.245%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.593     1.516    reset_m0/CLK
    SLICE_X5Y46          FDRE                                         r  reset_m0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  reset_m0/cnt_reg[14]/Q
                         net (fo=2, routed)           0.122     1.779    reset_m0/cnt_reg_n_0_[14]
    SLICE_X3Y46          LUT6 (Prop_lut6_I2_O)        0.045     1.824 r  reset_m0/cnt[27]_i_2/O
                         net (fo=28, routed)          0.201     2.024    reset_m0/cnt[27]_i_2_n_0
    SLICE_X3Y46          LUT3 (Prop_lut3_I1_O)        0.045     2.069 r  reset_m0/cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     2.069    reset_m0/cnt[19]_i_1_n_0
    SLICE_X3Y46          FDRE                                         r  reset_m0/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.866     2.035    reset_m0/CLK
    SLICE_X3Y46          FDRE                                         r  reset_m0/cnt_reg[19]/C
                         clock pessimism             -0.480     1.555    
    SLICE_X3Y46          FDRE (Hold_fdre_C_D)         0.092     1.647    reset_m0/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 reset_m0/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_m0/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.234ns (37.724%)  route 0.386ns (62.276%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.595     1.518    reset_m0/CLK
    SLICE_X3Y44          FDRE                                         r  reset_m0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  reset_m0/cnt_reg[6]/Q
                         net (fo=2, routed)           0.181     1.840    reset_m0/cnt_reg_n_0_[6]
    SLICE_X2Y43          LUT6 (Prop_lut6_I1_O)        0.045     1.885 r  reset_m0/cnt[27]_i_3/O
                         net (fo=28, routed)          0.206     2.091    reset_m0/cnt[27]_i_3_n_0
    SLICE_X2Y43          LUT3 (Prop_lut3_I2_O)        0.048     2.139 r  reset_m0/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.139    reset_m0/cnt[5]_i_1_n_0
    SLICE_X2Y43          FDRE                                         r  reset_m0/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.866     2.035    reset_m0/CLK
    SLICE_X2Y43          FDRE                                         r  reset_m0/cnt_reg[5]/C
                         clock pessimism             -0.501     1.534    
    SLICE_X2Y43          FDRE (Hold_fdre_C_D)         0.131     1.665    reset_m0/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 reset_m0/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_m0/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.234ns (37.482%)  route 0.390ns (62.518%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.595     1.518    reset_m0/CLK
    SLICE_X3Y44          FDRE                                         r  reset_m0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  reset_m0/cnt_reg[6]/Q
                         net (fo=2, routed)           0.181     1.840    reset_m0/cnt_reg_n_0_[6]
    SLICE_X2Y43          LUT6 (Prop_lut6_I1_O)        0.045     1.885 r  reset_m0/cnt[27]_i_3/O
                         net (fo=28, routed)          0.210     2.095    reset_m0/cnt[27]_i_3_n_0
    SLICE_X2Y43          LUT3 (Prop_lut3_I2_O)        0.048     2.143 r  reset_m0/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     2.143    reset_m0/cnt[8]_i_1_n_0
    SLICE_X2Y43          FDRE                                         r  reset_m0/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.866     2.035    reset_m0/CLK
    SLICE_X2Y43          FDRE                                         r  reset_m0/cnt_reg[8]/C
                         clock pessimism             -0.501     1.534    
    SLICE_X2Y43          FDRE (Hold_fdre_C_D)         0.131     1.665    reset_m0/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 reset_m0/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_m0/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.231ns (37.421%)  route 0.386ns (62.579%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.595     1.518    reset_m0/CLK
    SLICE_X3Y44          FDRE                                         r  reset_m0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  reset_m0/cnt_reg[6]/Q
                         net (fo=2, routed)           0.181     1.840    reset_m0/cnt_reg_n_0_[6]
    SLICE_X2Y43          LUT6 (Prop_lut6_I1_O)        0.045     1.885 r  reset_m0/cnt[27]_i_3/O
                         net (fo=28, routed)          0.206     2.091    reset_m0/cnt[27]_i_3_n_0
    SLICE_X2Y43          LUT3 (Prop_lut3_I2_O)        0.045     2.136 r  reset_m0/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.136    reset_m0/cnt[4]_i_1_n_0
    SLICE_X2Y43          FDRE                                         r  reset_m0/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.866     2.035    reset_m0/CLK
    SLICE_X2Y43          FDRE                                         r  reset_m0/cnt_reg[4]/C
                         clock pessimism             -0.501     1.534    
    SLICE_X2Y43          FDRE (Hold_fdre_C_D)         0.120     1.654    reset_m0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.481    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y42    reset_m0/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y44    reset_m0/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y44    reset_m0/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y44    reset_m0/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y44    reset_m0/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y46    reset_m0/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y45    reset_m0/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y45    reset_m0/cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y46    reset_m0/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y42    reset_m0/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y44    reset_m0/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y44    reset_m0/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y44    reset_m0/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y44    reset_m0/cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y46    reset_m0/cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y45    reset_m0/cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y45    reset_m0/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y46    reset_m0/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y46    reset_m0/cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y42    reset_m0/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y42    reset_m0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y44    reset_m0/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y44    reset_m0/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y44    reset_m0/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y44    reset_m0/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y44    reset_m0/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y44    reset_m0/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y44    reset_m0/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y44    reset_m0/cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_tx0/c0/Crc_reg[11]/PRE
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.518ns (26.655%)  route 1.425ns (73.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 12.862 - 8.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.613     5.158    mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X2Y81          FDPE                                         r  mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDPE (Prop_fdpe_C_Q)         0.518     5.676 f  mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.425     7.101    mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X4Y83          FDPE                                         f  mac_test0/mac_top0/mac_tx0/c0/Crc_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.497    12.862    mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X4Y83          FDPE                                         r  mac_test0/mac_top0/mac_tx0/c0/Crc_reg[11]/C
                         clock pessimism              0.258    13.121    
                         clock uncertainty           -0.035    13.085    
    SLICE_X4Y83          FDPE (Recov_fdpe_C_PRE)     -0.359    12.726    mac_test0/mac_top0/mac_tx0/c0/Crc_reg[11]
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_tx0/c0/Crc_reg[19]/PRE
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.518ns (26.655%)  route 1.425ns (73.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 12.862 - 8.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.613     5.158    mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X2Y81          FDPE                                         r  mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDPE (Prop_fdpe_C_Q)         0.518     5.676 f  mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.425     7.101    mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X4Y83          FDPE                                         f  mac_test0/mac_top0/mac_tx0/c0/Crc_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.497    12.862    mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X4Y83          FDPE                                         r  mac_test0/mac_top0/mac_tx0/c0/Crc_reg[19]/C
                         clock pessimism              0.258    13.121    
                         clock uncertainty           -0.035    13.085    
    SLICE_X4Y83          FDPE (Recov_fdpe_C_PRE)     -0.359    12.726    mac_test0/mac_top0/mac_tx0/c0/Crc_reg[19]
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_tx0/c0/Crc_reg[26]/PRE
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.518ns (26.655%)  route 1.425ns (73.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 12.862 - 8.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.613     5.158    mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X2Y81          FDPE                                         r  mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDPE (Prop_fdpe_C_Q)         0.518     5.676 f  mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.425     7.101    mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X4Y83          FDPE                                         f  mac_test0/mac_top0/mac_tx0/c0/Crc_reg[26]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.497    12.862    mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X4Y83          FDPE                                         r  mac_test0/mac_top0/mac_tx0/c0/Crc_reg[26]/C
                         clock pessimism              0.258    13.121    
                         clock uncertainty           -0.035    13.085    
    SLICE_X4Y83          FDPE (Recov_fdpe_C_PRE)     -0.359    12.726    mac_test0/mac_top0/mac_tx0/c0/Crc_reg[26]
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_tx0/c0/Crc_reg[27]/PRE
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.518ns (26.655%)  route 1.425ns (73.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 12.862 - 8.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.613     5.158    mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X2Y81          FDPE                                         r  mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDPE (Prop_fdpe_C_Q)         0.518     5.676 f  mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.425     7.101    mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X4Y83          FDPE                                         f  mac_test0/mac_top0/mac_tx0/c0/Crc_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.497    12.862    mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X4Y83          FDPE                                         r  mac_test0/mac_top0/mac_tx0/c0/Crc_reg[27]/C
                         clock pessimism              0.258    13.121    
                         clock uncertainty           -0.035    13.085    
    SLICE_X4Y83          FDPE (Recov_fdpe_C_PRE)     -0.359    12.726    mac_test0/mac_top0/mac_tx0/c0/Crc_reg[27]
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_tx0/c0/Crc_reg[8]/PRE
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.518ns (26.655%)  route 1.425ns (73.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 12.862 - 8.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.613     5.158    mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X2Y81          FDPE                                         r  mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDPE (Prop_fdpe_C_Q)         0.518     5.676 f  mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.425     7.101    mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X4Y83          FDPE                                         f  mac_test0/mac_top0/mac_tx0/c0/Crc_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.497    12.862    mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X4Y83          FDPE                                         r  mac_test0/mac_top0/mac_tx0/c0/Crc_reg[8]/C
                         clock pessimism              0.258    13.121    
                         clock uncertainty           -0.035    13.085    
    SLICE_X4Y83          FDPE (Recov_fdpe_C_PRE)     -0.359    12.726    mac_test0/mac_top0/mac_tx0/c0/Crc_reg[8]
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.688ns  (required time - arrival time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_rx0/c0/Crc_reg[24]/PRE
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.419ns (24.426%)  route 1.296ns (75.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 12.886 - 8.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.637     5.182    mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X5Y45          FDPE                                         r  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.419     5.601 f  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.296     6.897    mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X6Y45          FDPE                                         f  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.520    12.886    mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X6Y45          FDPE                                         r  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[24]/C
                         clock pessimism              0.271    13.157    
                         clock uncertainty           -0.035    13.122    
    SLICE_X6Y45          FDPE (Recov_fdpe_C_PRE)     -0.536    12.586    mac_test0/mac_top0/mac_rx0/c0/Crc_reg[24]
  -------------------------------------------------------------------
                         required time                         12.586    
                         arrival time                          -6.897    
  -------------------------------------------------------------------
                         slack                                  5.688    

Slack (MET) :             5.688ns  (required time - arrival time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_rx0/c0/Crc_reg[3]/PRE
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.419ns (24.426%)  route 1.296ns (75.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 12.886 - 8.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.637     5.182    mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X5Y45          FDPE                                         r  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.419     5.601 f  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.296     6.897    mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X6Y45          FDPE                                         f  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.520    12.886    mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X6Y45          FDPE                                         r  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[3]/C
                         clock pessimism              0.271    13.157    
                         clock uncertainty           -0.035    13.122    
    SLICE_X6Y45          FDPE (Recov_fdpe_C_PRE)     -0.536    12.586    mac_test0/mac_top0/mac_rx0/c0/Crc_reg[3]
  -------------------------------------------------------------------
                         required time                         12.586    
                         arrival time                          -6.897    
  -------------------------------------------------------------------
                         slack                                  5.688    

Slack (MET) :             5.688ns  (required time - arrival time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_rx0/c0/Crc_reg[5]/PRE
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.419ns (24.426%)  route 1.296ns (75.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 12.886 - 8.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.637     5.182    mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X5Y45          FDPE                                         r  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.419     5.601 f  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.296     6.897    mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X6Y45          FDPE                                         f  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.520    12.886    mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X6Y45          FDPE                                         r  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[5]/C
                         clock pessimism              0.271    13.157    
                         clock uncertainty           -0.035    13.122    
    SLICE_X6Y45          FDPE (Recov_fdpe_C_PRE)     -0.536    12.586    mac_test0/mac_top0/mac_rx0/c0/Crc_reg[5]
  -------------------------------------------------------------------
                         required time                         12.586    
                         arrival time                          -6.897    
  -------------------------------------------------------------------
                         slack                                  5.688    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_rx0/c0/Crc_reg[19]/PRE
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.419ns (24.426%)  route 1.296ns (75.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 12.886 - 8.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.637     5.182    mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X5Y45          FDPE                                         r  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.419     5.601 f  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.296     6.897    mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X6Y45          FDPE                                         f  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.520    12.886    mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X6Y45          FDPE                                         r  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[19]/C
                         clock pessimism              0.271    13.157    
                         clock uncertainty           -0.035    13.122    
    SLICE_X6Y45          FDPE (Recov_fdpe_C_PRE)     -0.494    12.628    mac_test0/mac_top0/mac_rx0/c0/Crc_reg[19]
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                          -6.897    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_tx0/c0/Crc_reg[10]/PRE
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.518ns (29.433%)  route 1.242ns (70.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 12.864 - 8.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.613     5.158    mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X2Y81          FDPE                                         r  mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDPE (Prop_fdpe_C_Q)         0.518     5.676 f  mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.242     6.918    mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X4Y85          FDPE                                         f  mac_test0/mac_top0/mac_tx0/c0/Crc_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        1.499    12.864    mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X4Y85          FDPE                                         r  mac_test0/mac_top0/mac_tx0/c0/Crc_reg[10]/C
                         clock pessimism              0.258    13.123    
                         clock uncertainty           -0.035    13.087    
    SLICE_X4Y85          FDPE (Recov_fdpe_C_PRE)     -0.359    12.728    mac_test0/mac_top0/mac_tx0/c0/Crc_reg[10]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                          -6.918    
  -------------------------------------------------------------------
                         slack                                  5.811    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_rx0/c0/Crc_reg[12]/PRE
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.300%)  route 0.161ns (55.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.595     1.500    mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X5Y45          FDPE                                         r  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.128     1.628 f  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.161     1.789    mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X5Y44          FDPE                                         f  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.866     2.016    mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X5Y44          FDPE                                         r  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[12]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X5Y44          FDPE (Remov_fdpe_C_PRE)     -0.148     1.368    mac_test0/mac_top0/mac_rx0/c0/Crc_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_rx0/c0/Crc_reg[20]/PRE
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.300%)  route 0.161ns (55.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.595     1.500    mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X5Y45          FDPE                                         r  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.128     1.628 f  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.161     1.789    mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X5Y44          FDPE                                         f  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.866     2.016    mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X5Y44          FDPE                                         r  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[20]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X5Y44          FDPE (Remov_fdpe_C_PRE)     -0.148     1.368    mac_test0/mac_top0/mac_rx0/c0/Crc_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_rx0/c0/Crc_reg[26]/PRE
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.300%)  route 0.161ns (55.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.595     1.500    mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X5Y45          FDPE                                         r  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.128     1.628 f  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.161     1.789    mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X5Y44          FDPE                                         f  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[26]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.866     2.016    mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X5Y44          FDPE                                         r  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[26]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X5Y44          FDPE (Remov_fdpe_C_PRE)     -0.148     1.368    mac_test0/mac_top0/mac_rx0/c0/Crc_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_rx0/c0/Crc_reg[28]/PRE
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.300%)  route 0.161ns (55.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.595     1.500    mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X5Y45          FDPE                                         r  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.128     1.628 f  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.161     1.789    mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X5Y44          FDPE                                         f  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.866     2.016    mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X5Y44          FDPE                                         r  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[28]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X5Y44          FDPE (Remov_fdpe_C_PRE)     -0.148     1.368    mac_test0/mac_top0/mac_rx0/c0/Crc_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_rx0/c0/Crc_reg[18]/PRE
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.759%)  route 0.194ns (60.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.595     1.500    mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X5Y45          FDPE                                         r  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.128     1.628 f  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.194     1.822    mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X6Y44          FDPE                                         f  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.866     2.016    mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X6Y44          FDPE                                         r  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[18]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X6Y44          FDPE (Remov_fdpe_C_PRE)     -0.124     1.392    mac_test0/mac_top0/mac_rx0/c0/Crc_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_rx0/c0/Crc_reg[1]/PRE
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.759%)  route 0.194ns (60.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.595     1.500    mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X5Y45          FDPE                                         r  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.128     1.628 f  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.194     1.822    mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X6Y44          FDPE                                         f  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.866     2.016    mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X6Y44          FDPE                                         r  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[1]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X6Y44          FDPE (Remov_fdpe_C_PRE)     -0.124     1.392    mac_test0/mac_top0/mac_rx0/c0/Crc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_rx0/c0/Crc_reg[27]/PRE
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.759%)  route 0.194ns (60.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.595     1.500    mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X5Y45          FDPE                                         r  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.128     1.628 f  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.194     1.822    mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X6Y44          FDPE                                         f  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.866     2.016    mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X6Y44          FDPE                                         r  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[27]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X6Y44          FDPE (Remov_fdpe_C_PRE)     -0.124     1.392    mac_test0/mac_top0/mac_rx0/c0/Crc_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_rx0/c0/Crc_reg[9]/PRE
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.759%)  route 0.194ns (60.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.595     1.500    mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X5Y45          FDPE                                         r  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.128     1.628 f  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.194     1.822    mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X6Y44          FDPE                                         f  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.866     2.016    mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X6Y44          FDPE                                         r  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[9]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X6Y44          FDPE (Remov_fdpe_C_PRE)     -0.124     1.392    mac_test0/mac_top0/mac_rx0/c0/Crc_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_rx0/c0/Crc_reg[10]/PRE
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.986%)  route 0.228ns (64.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.595     1.500    mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X5Y45          FDPE                                         r  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.128     1.628 f  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.228     1.855    mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X6Y43          FDPE                                         f  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.866     2.016    mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X6Y43          FDPE                                         r  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[10]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X6Y43          FDPE (Remov_fdpe_C_PRE)     -0.124     1.392    mac_test0/mac_top0/mac_rx0/c0/Crc_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_rx0/c0/Crc_reg[16]/PRE
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.986%)  route 0.228ns (64.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.595     1.500    mac_test0/mac_top0/mac_rx0/mac0/gmii_rx_clk
    SLICE_X5Y45          FDPE                                         r  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.128     1.628 f  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.228     1.855    mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X6Y43          FDPE                                         f  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2828, routed)        0.866     2.016    mac_test0/mac_top0/mac_rx0/c0/gmii_rx_clk
    SLICE_X6Y43          FDPE                                         r  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[16]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X6Y43          FDPE (Remov_fdpe_C_PRE)     -0.124     1.392    mac_test0/mac_top0/mac_rx0/c0/Crc_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.464    





