Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed May 18 18:11:50 2022
| Host         : divyanshu-HP-ENVY-x360-Convertible-13-bd0xxx running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file design_timing_summary_routed.rpt -pb design_timing_summary_routed.pb -rpx design_timing_summary_routed.rpx -warn_on_violation
| Design       : \design 
| Device       : 7a35t-cpg236
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: inbit (HIGH)

 There are 77 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: i_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: i_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: i_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: i_reg[3]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: present_state_reg/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: sample_counter_reg[0]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: sample_counter_reg[10]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: sample_counter_reg[11]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: sample_counter_reg[12]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: sample_counter_reg[13]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: sample_counter_reg[14]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: sample_counter_reg[15]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: sample_counter_reg[16]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: sample_counter_reg[17]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: sample_counter_reg[18]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: sample_counter_reg[19]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: sample_counter_reg[1]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: sample_counter_reg[20]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: sample_counter_reg[21]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: sample_counter_reg[22]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: sample_counter_reg[23]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: sample_counter_reg[24]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: sample_counter_reg[25]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: sample_counter_reg[26]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: sample_counter_reg[27]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: sample_counter_reg[28]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: sample_counter_reg[29]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: sample_counter_reg[2]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: sample_counter_reg[30]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: sample_counter_reg[31]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: sample_counter_reg[3]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: sample_counter_reg[4]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: sample_counter_reg[5]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: sample_counter_reg[6]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: sample_counter_reg[7]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: sample_counter_reg[8]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: sample_counter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 142 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 69 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 69 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.998        0.000                      0                   40        0.126        0.000                      0                   40        4.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.998        0.000                      0                   40        0.126        0.000                      0                   40        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.998ns  (required time - arrival time)
  Source:                 Multi_display/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/counter_new_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 1.752ns (58.930%)  route 1.221ns (41.070%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 14.258 - 10.000 ) 
    Source Clock Delay      (SCD):    4.525ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.366     4.525    Multi_display/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  Multi_display/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.379     4.904 f  Multi_display/counter_reg[2]/Q
                         net (fo=4, routed)           0.673     5.576    Multi_display/counter_reg[2]
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.105     5.681 r  Multi_display/counter_new[1]_i_26/O
                         net (fo=1, routed)           0.000     5.681    Multi_display/p_0_in[2]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.138 r  Multi_display/counter_new_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.138    Multi_display/counter_new_reg[1]_i_18_n_3
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.236 r  Multi_display/counter_new_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.236    Multi_display/counter_new_reg[1]_i_13_n_3
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.334 r  Multi_display/counter_new_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.334    Multi_display/counter_new_reg[1]_i_8_n_3
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.432 r  Multi_display/counter_new_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.432    Multi_display/counter_new_reg[1]_i_3_n_3
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.692 r  Multi_display/counter_new_reg[1]_i_2/O[3]
                         net (fo=1, routed)           0.548     7.241    Multi_display/counter_new4[20]
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.257     7.498 r  Multi_display/counter_new[1]_i_1/O
                         net (fo=1, routed)           0.000     7.498    Multi_display/counter_new[1]_i_1_n_3
    SLICE_X36Y44         FDRE                                         r  Multi_display/counter_new_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.258    14.258    Multi_display/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  Multi_display/counter_new_reg[1]/C
                         clock pessimism              0.241    14.499    
                         clock uncertainty           -0.035    14.464    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.032    14.496    Multi_display/counter_new_reg[1]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                  6.998    

Slack (MET) :             7.191ns  (required time - arrival time)
  Source:                 Multi_display/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/counter_new_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 1.688ns (60.782%)  route 1.089ns (39.218%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 14.258 - 10.000 ) 
    Source Clock Delay      (SCD):    4.525ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.366     4.525    Multi_display/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  Multi_display/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.379     4.904 f  Multi_display/counter_reg[2]/Q
                         net (fo=4, routed)           0.673     5.576    Multi_display/counter_reg[2]
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.105     5.681 r  Multi_display/counter_new[1]_i_26/O
                         net (fo=1, routed)           0.000     5.681    Multi_display/p_0_in[2]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.138 r  Multi_display/counter_new_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.138    Multi_display/counter_new_reg[1]_i_18_n_3
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.236 r  Multi_display/counter_new_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.236    Multi_display/counter_new_reg[1]_i_13_n_3
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.334 r  Multi_display/counter_new_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.334    Multi_display/counter_new_reg[1]_i_8_n_3
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.432 r  Multi_display/counter_new_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.432    Multi_display/counter_new_reg[1]_i_3_n_3
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.632 r  Multi_display/counter_new_reg[1]_i_2/O[2]
                         net (fo=2, routed)           0.417     7.049    Multi_display/counter_new4[19]
    SLICE_X36Y44         LUT3 (Prop_lut3_I2_O)        0.253     7.302 r  Multi_display/counter_new[0]_i_1/O
                         net (fo=1, routed)           0.000     7.302    Multi_display/counter_new[0]_i_1_n_3
    SLICE_X36Y44         FDRE                                         r  Multi_display/counter_new_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.258    14.258    Multi_display/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  Multi_display/counter_new_reg[0]/C
                         clock pessimism              0.241    14.499    
                         clock uncertainty           -0.035    14.464    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.030    14.494    Multi_display/counter_new_reg[0]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -7.302    
  -------------------------------------------------------------------
                         slack                                  7.191    

Slack (MET) :             7.722ns  (required time - arrival time)
  Source:                 Multi_display/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 1.794ns (78.844%)  route 0.481ns (21.156%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 14.258 - 10.000 ) 
    Source Clock Delay      (SCD):    4.525ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.366     4.525    Multi_display/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  Multi_display/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.379     4.904 r  Multi_display/counter_reg[1]/Q
                         net (fo=4, routed)           0.481     5.385    Multi_display/counter_reg[1]
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.947 r  Multi_display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.947    Multi_display/counter_reg[0]_i_1_n_3
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.045 r  Multi_display/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.045    Multi_display/counter_reg[4]_i_1_n_3
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.143 r  Multi_display/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.143    Multi_display/counter_reg[8]_i_1_n_3
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.241 r  Multi_display/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.241    Multi_display/counter_reg[12]_i_1_n_3
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.339 r  Multi_display/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.339    Multi_display/counter_reg[16]_i_1_n_3
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.437 r  Multi_display/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.437    Multi_display/counter_reg[20]_i_1_n_3
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.535 r  Multi_display/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.535    Multi_display/counter_reg[24]_i_1_n_3
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.800 r  Multi_display/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.800    Multi_display/counter_reg[28]_i_1_n_9
    SLICE_X39Y47         FDRE                                         r  Multi_display/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.258    14.258    Multi_display/clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  Multi_display/counter_reg[29]/C
                         clock pessimism              0.241    14.499    
                         clock uncertainty           -0.035    14.464    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)        0.059    14.523    Multi_display/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                  7.722    

Slack (MET) :             7.727ns  (required time - arrival time)
  Source:                 Multi_display/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 1.789ns (78.798%)  route 0.481ns (21.203%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 14.258 - 10.000 ) 
    Source Clock Delay      (SCD):    4.525ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.366     4.525    Multi_display/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  Multi_display/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.379     4.904 r  Multi_display/counter_reg[1]/Q
                         net (fo=4, routed)           0.481     5.385    Multi_display/counter_reg[1]
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.947 r  Multi_display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.947    Multi_display/counter_reg[0]_i_1_n_3
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.045 r  Multi_display/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.045    Multi_display/counter_reg[4]_i_1_n_3
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.143 r  Multi_display/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.143    Multi_display/counter_reg[8]_i_1_n_3
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.241 r  Multi_display/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.241    Multi_display/counter_reg[12]_i_1_n_3
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.339 r  Multi_display/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.339    Multi_display/counter_reg[16]_i_1_n_3
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.437 r  Multi_display/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.437    Multi_display/counter_reg[20]_i_1_n_3
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.535 r  Multi_display/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.535    Multi_display/counter_reg[24]_i_1_n_3
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.795 r  Multi_display/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.795    Multi_display/counter_reg[28]_i_1_n_7
    SLICE_X39Y47         FDRE                                         r  Multi_display/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.258    14.258    Multi_display/clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  Multi_display/counter_reg[31]/C
                         clock pessimism              0.241    14.499    
                         clock uncertainty           -0.035    14.464    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)        0.059    14.523    Multi_display/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                  7.727    

Slack (MET) :             7.787ns  (required time - arrival time)
  Source:                 Multi_display/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 1.729ns (78.222%)  route 0.481ns (21.778%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 14.258 - 10.000 ) 
    Source Clock Delay      (SCD):    4.525ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.366     4.525    Multi_display/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  Multi_display/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.379     4.904 r  Multi_display/counter_reg[1]/Q
                         net (fo=4, routed)           0.481     5.385    Multi_display/counter_reg[1]
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.947 r  Multi_display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.947    Multi_display/counter_reg[0]_i_1_n_3
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.045 r  Multi_display/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.045    Multi_display/counter_reg[4]_i_1_n_3
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.143 r  Multi_display/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.143    Multi_display/counter_reg[8]_i_1_n_3
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.241 r  Multi_display/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.241    Multi_display/counter_reg[12]_i_1_n_3
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.339 r  Multi_display/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.339    Multi_display/counter_reg[16]_i_1_n_3
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.437 r  Multi_display/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.437    Multi_display/counter_reg[20]_i_1_n_3
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.535 r  Multi_display/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.535    Multi_display/counter_reg[24]_i_1_n_3
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.735 r  Multi_display/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.735    Multi_display/counter_reg[28]_i_1_n_8
    SLICE_X39Y47         FDRE                                         r  Multi_display/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.258    14.258    Multi_display/clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  Multi_display/counter_reg[30]/C
                         clock pessimism              0.241    14.499    
                         clock uncertainty           -0.035    14.464    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)        0.059    14.523    Multi_display/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -6.735    
  -------------------------------------------------------------------
                         slack                                  7.787    

Slack (MET) :             7.806ns  (required time - arrival time)
  Source:                 Multi_display/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.710ns (78.033%)  route 0.481ns (21.967%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 14.258 - 10.000 ) 
    Source Clock Delay      (SCD):    4.525ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.366     4.525    Multi_display/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  Multi_display/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.379     4.904 r  Multi_display/counter_reg[1]/Q
                         net (fo=4, routed)           0.481     5.385    Multi_display/counter_reg[1]
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.947 r  Multi_display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.947    Multi_display/counter_reg[0]_i_1_n_3
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.045 r  Multi_display/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.045    Multi_display/counter_reg[4]_i_1_n_3
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.143 r  Multi_display/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.143    Multi_display/counter_reg[8]_i_1_n_3
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.241 r  Multi_display/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.241    Multi_display/counter_reg[12]_i_1_n_3
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.339 r  Multi_display/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.339    Multi_display/counter_reg[16]_i_1_n_3
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.437 r  Multi_display/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.437    Multi_display/counter_reg[20]_i_1_n_3
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.535 r  Multi_display/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.535    Multi_display/counter_reg[24]_i_1_n_3
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.716 r  Multi_display/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.716    Multi_display/counter_reg[28]_i_1_n_10
    SLICE_X39Y47         FDRE                                         r  Multi_display/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.258    14.258    Multi_display/clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  Multi_display/counter_reg[28]/C
                         clock pessimism              0.241    14.499    
                         clock uncertainty           -0.035    14.464    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)        0.059    14.523    Multi_display/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -6.716    
  -------------------------------------------------------------------
                         slack                                  7.806    

Slack (MET) :             7.820ns  (required time - arrival time)
  Source:                 Multi_display/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 1.696ns (77.892%)  route 0.481ns (22.108%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 14.258 - 10.000 ) 
    Source Clock Delay      (SCD):    4.525ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.366     4.525    Multi_display/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  Multi_display/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.379     4.904 r  Multi_display/counter_reg[1]/Q
                         net (fo=4, routed)           0.481     5.385    Multi_display/counter_reg[1]
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.947 r  Multi_display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.947    Multi_display/counter_reg[0]_i_1_n_3
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.045 r  Multi_display/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.045    Multi_display/counter_reg[4]_i_1_n_3
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.143 r  Multi_display/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.143    Multi_display/counter_reg[8]_i_1_n_3
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.241 r  Multi_display/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.241    Multi_display/counter_reg[12]_i_1_n_3
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.339 r  Multi_display/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.339    Multi_display/counter_reg[16]_i_1_n_3
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.437 r  Multi_display/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.437    Multi_display/counter_reg[20]_i_1_n_3
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.702 r  Multi_display/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.702    Multi_display/counter_reg[24]_i_1_n_9
    SLICE_X39Y46         FDRE                                         r  Multi_display/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.258    14.258    Multi_display/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  Multi_display/counter_reg[25]/C
                         clock pessimism              0.241    14.499    
                         clock uncertainty           -0.035    14.464    
    SLICE_X39Y46         FDRE (Setup_fdre_C_D)        0.059    14.523    Multi_display/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -6.702    
  -------------------------------------------------------------------
                         slack                                  7.820    

Slack (MET) :             7.825ns  (required time - arrival time)
  Source:                 Multi_display/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.691ns (77.841%)  route 0.481ns (22.159%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 14.258 - 10.000 ) 
    Source Clock Delay      (SCD):    4.525ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.366     4.525    Multi_display/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  Multi_display/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.379     4.904 r  Multi_display/counter_reg[1]/Q
                         net (fo=4, routed)           0.481     5.385    Multi_display/counter_reg[1]
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.947 r  Multi_display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.947    Multi_display/counter_reg[0]_i_1_n_3
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.045 r  Multi_display/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.045    Multi_display/counter_reg[4]_i_1_n_3
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.143 r  Multi_display/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.143    Multi_display/counter_reg[8]_i_1_n_3
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.241 r  Multi_display/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.241    Multi_display/counter_reg[12]_i_1_n_3
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.339 r  Multi_display/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.339    Multi_display/counter_reg[16]_i_1_n_3
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.437 r  Multi_display/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.437    Multi_display/counter_reg[20]_i_1_n_3
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.697 r  Multi_display/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.697    Multi_display/counter_reg[24]_i_1_n_7
    SLICE_X39Y46         FDRE                                         r  Multi_display/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.258    14.258    Multi_display/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  Multi_display/counter_reg[27]/C
                         clock pessimism              0.241    14.499    
                         clock uncertainty           -0.035    14.464    
    SLICE_X39Y46         FDRE (Setup_fdre_C_D)        0.059    14.523    Multi_display/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -6.697    
  -------------------------------------------------------------------
                         slack                                  7.825    

Slack (MET) :             7.885ns  (required time - arrival time)
  Source:                 Multi_display/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 1.631ns (77.212%)  route 0.481ns (22.788%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 14.258 - 10.000 ) 
    Source Clock Delay      (SCD):    4.525ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.366     4.525    Multi_display/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  Multi_display/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.379     4.904 r  Multi_display/counter_reg[1]/Q
                         net (fo=4, routed)           0.481     5.385    Multi_display/counter_reg[1]
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.947 r  Multi_display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.947    Multi_display/counter_reg[0]_i_1_n_3
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.045 r  Multi_display/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.045    Multi_display/counter_reg[4]_i_1_n_3
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.143 r  Multi_display/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.143    Multi_display/counter_reg[8]_i_1_n_3
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.241 r  Multi_display/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.241    Multi_display/counter_reg[12]_i_1_n_3
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.339 r  Multi_display/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.339    Multi_display/counter_reg[16]_i_1_n_3
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.437 r  Multi_display/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.437    Multi_display/counter_reg[20]_i_1_n_3
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.637 r  Multi_display/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.637    Multi_display/counter_reg[24]_i_1_n_8
    SLICE_X39Y46         FDRE                                         r  Multi_display/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.258    14.258    Multi_display/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  Multi_display/counter_reg[26]/C
                         clock pessimism              0.241    14.499    
                         clock uncertainty           -0.035    14.464    
    SLICE_X39Y46         FDRE (Setup_fdre_C_D)        0.059    14.523    Multi_display/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -6.637    
  -------------------------------------------------------------------
                         slack                                  7.885    

Slack (MET) :             7.904ns  (required time - arrival time)
  Source:                 Multi_display/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.093ns  (logic 1.612ns (77.005%)  route 0.481ns (22.995%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 14.258 - 10.000 ) 
    Source Clock Delay      (SCD):    4.525ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.366     4.525    Multi_display/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  Multi_display/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.379     4.904 r  Multi_display/counter_reg[1]/Q
                         net (fo=4, routed)           0.481     5.385    Multi_display/counter_reg[1]
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.947 r  Multi_display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.947    Multi_display/counter_reg[0]_i_1_n_3
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.045 r  Multi_display/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.045    Multi_display/counter_reg[4]_i_1_n_3
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.143 r  Multi_display/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.143    Multi_display/counter_reg[8]_i_1_n_3
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.241 r  Multi_display/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.241    Multi_display/counter_reg[12]_i_1_n_3
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.339 r  Multi_display/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.339    Multi_display/counter_reg[16]_i_1_n_3
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.437 r  Multi_display/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.437    Multi_display/counter_reg[20]_i_1_n_3
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.618 r  Multi_display/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.618    Multi_display/counter_reg[24]_i_1_n_10
    SLICE_X39Y46         FDRE                                         r  Multi_display/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.258    14.258    Multi_display/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  Multi_display/counter_reg[24]/C
                         clock pessimism              0.241    14.499    
                         clock uncertainty           -0.035    14.464    
    SLICE_X39Y46         FDRE (Setup_fdre_C_D)        0.059    14.523    Multi_display/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -6.618    
  -------------------------------------------------------------------
                         slack                                  7.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Multi_display/counter_new_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/digit_B_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.442%)  route 0.324ns (63.558%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.563     1.446    Multi_display/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  Multi_display/counter_new_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Multi_display/counter_new_reg[0]/Q
                         net (fo=5, routed)           0.324     1.912    Multi_display/counter_new[0]
    SLICE_X34Y47         LUT4 (Prop_lut4_I2_O)        0.045     1.957 r  Multi_display/digit_B/O
                         net (fo=1, routed)           0.000     1.957    Multi_display/digit_B_n_3
    SLICE_X34Y47         FDRE                                         r  Multi_display/digit_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.832     1.959    Multi_display/clk_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  Multi_display/digit_B_reg/C
                         clock pessimism             -0.249     1.710    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.120     1.830    Multi_display/digit_B_reg
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Multi_display/counter_new_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/digit_D_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.186ns (34.861%)  route 0.348ns (65.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.563     1.446    Multi_display/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  Multi_display/counter_new_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Multi_display/counter_new_reg[0]/Q
                         net (fo=5, routed)           0.348     1.935    Multi_display/counter_new[0]
    SLICE_X34Y50         LUT4 (Prop_lut4_I2_O)        0.045     1.980 r  Multi_display/digit_D/O
                         net (fo=1, routed)           0.000     1.980    Multi_display/digit_D_n_3
    SLICE_X34Y50         FDRE                                         r  Multi_display/digit_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.829     1.957    Multi_display/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  Multi_display/digit_D_reg/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.121     1.834    Multi_display/digit_D_reg
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Multi_display/counter_new_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/light_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.563     1.446    Multi_display/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  Multi_display/counter_new_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Multi_display/counter_new_reg[1]/Q
                         net (fo=5, routed)           0.121     1.708    Multi_display/counter_new[1]
    SLICE_X36Y45         FDRE                                         r  Multi_display/light_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.832     1.959    Multi_display/clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  Multi_display/light_num_reg[1]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.066     1.528    Multi_display/light_num_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Multi_display/counter_new_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/light_num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.891%)  route 0.142ns (50.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.563     1.446    Multi_display/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  Multi_display/counter_new_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Multi_display/counter_new_reg[0]/Q
                         net (fo=5, routed)           0.142     1.729    Multi_display/counter_new[0]
    SLICE_X36Y45         FDRE                                         r  Multi_display/light_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.832     1.959    Multi_display/clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  Multi_display/light_num_reg[0]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.070     1.532    Multi_display/light_num_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Multi_display/counter_new_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/digit_C_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.330%)  route 0.389ns (67.670%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.563     1.446    Multi_display/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  Multi_display/counter_new_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Multi_display/counter_new_reg[0]/Q
                         net (fo=5, routed)           0.389     1.976    Multi_display/counter_new[0]
    SLICE_X35Y48         LUT4 (Prop_lut4_I2_O)        0.045     2.021 r  Multi_display/digit_C/O
                         net (fo=1, routed)           0.000     2.021    Multi_display/digit_C_n_3
    SLICE_X35Y48         FDRE                                         r  Multi_display/digit_C_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.832     1.959    Multi_display/clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  Multi_display/digit_C_reg/C
                         clock pessimism             -0.249     1.710    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.091     1.801    Multi_display/digit_C_reg
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Multi_display/counter_new_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/digit_A_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.186ns (28.949%)  route 0.457ns (71.051%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.563     1.446    Multi_display/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  Multi_display/counter_new_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Multi_display/counter_new_reg[1]/Q
                         net (fo=5, routed)           0.457     2.044    Multi_display/counter_new[1]
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.045     2.089 r  Multi_display/digit_A/O
                         net (fo=1, routed)           0.000     2.089    Multi_display/digit_A_n_3
    SLICE_X34Y50         FDRE                                         r  Multi_display/digit_A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.829     1.957    Multi_display/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  Multi_display/digit_A_reg/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.120     1.833    Multi_display/digit_A_reg
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Multi_display/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.328%)  route 0.115ns (31.672%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.563     1.446    Multi_display/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  Multi_display/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Multi_display/counter_reg[27]/Q
                         net (fo=3, routed)           0.115     1.703    Multi_display/counter_reg[27]
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  Multi_display/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    Multi_display/counter_reg[24]_i_1_n_7
    SLICE_X39Y46         FDRE                                         r  Multi_display/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.832     1.959    Multi_display/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  Multi_display/counter_reg[27]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    Multi_display/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Multi_display/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.563     1.446    Multi_display/clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  Multi_display/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Multi_display/counter_reg[23]/Q
                         net (fo=3, routed)           0.118     1.705    Multi_display/counter_reg[23]
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  Multi_display/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    Multi_display/counter_reg[20]_i_1_n_7
    SLICE_X39Y45         FDRE                                         r  Multi_display/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.832     1.959    Multi_display/clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  Multi_display/counter_reg[23]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    Multi_display/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Multi_display/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.252ns (67.984%)  route 0.119ns (32.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.563     1.446    Multi_display/clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  Multi_display/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Multi_display/counter_reg[22]/Q
                         net (fo=3, routed)           0.119     1.706    Multi_display/counter_reg[22]
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.817 r  Multi_display/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.817    Multi_display/counter_reg[20]_i_1_n_8
    SLICE_X39Y45         FDRE                                         r  Multi_display/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.832     1.959    Multi_display/clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  Multi_display/counter_reg[22]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    Multi_display/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Multi_display/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.252ns (67.984%)  route 0.119ns (32.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.563     1.446    Multi_display/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  Multi_display/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Multi_display/counter_reg[26]/Q
                         net (fo=3, routed)           0.119     1.706    Multi_display/counter_reg[26]
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.817 r  Multi_display/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.817    Multi_display/counter_reg[24]_i_1_n_8
    SLICE_X39Y46         FDRE                                         r  Multi_display/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.832     1.959    Multi_display/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  Multi_display/counter_reg[26]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    Multi_display/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y40   Multi_display/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y42   Multi_display/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y42   Multi_display/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y44   Multi_display/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y44   Multi_display/counter_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y44   Multi_display/counter_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y40   Multi_display/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y45   Multi_display/counter_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y45   Multi_display/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y40   Multi_display/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y42   Multi_display/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y42   Multi_display/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   Multi_display/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   Multi_display/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   Multi_display/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y40   Multi_display/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   Multi_display/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   Multi_display/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   Multi_display/counter_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y40   Multi_display/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y42   Multi_display/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y42   Multi_display/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   Multi_display/counter_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   Multi_display/counter_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   Multi_display/counter_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y40   Multi_display/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   Multi_display/counter_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   Multi_display/counter_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   Multi_display/counter_reg[22]/C



