// Seed: 3120839430
module module_0 (
    input  wor   id_0,
    output uwire id_1,
    output wor   id_2
);
  parameter id_4 = 1;
  wire id_5;
  wire id_6;
  ;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_8 = 32'd48
) (
    output tri1 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    output uwire id_6,
    input tri id_7,
    input tri1 _id_8,
    input uwire id_9,
    input supply1 id_10
);
  wire [-1 : id_8] id_12;
  module_0 modCall_1 (
      id_9,
      id_6,
      id_6
  );
endmodule
