Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Wed Jun  5 12:07:31 2019
| Host         : rocky.samba.cg.uni-saarland.de running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -file ./report/bytestrm_dwordproc_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.244        0.000                      0                 1067        0.100        0.000                      0                 1067        1.520        0.000                       0                   528  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.244        0.000                      0                 1067        0.100        0.000                      0                 1067        1.520        0.000                       0                   528  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 1.726ns (40.679%)  route 2.517ns (59.321%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=527, unset)          0.973     0.973    bd_0_i/hls_inst/inst/strm_bytes2words_U0/ap_clk
    SLICE_X44Y85         FDRE                                         r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175_reg[5]/Q
                         net (fo=1, routed)           0.994     2.423    bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175[5]
    SLICE_X42Y85         LUT6 (Prop_lut6_I0_O)        0.124     2.547 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.547    bd_0_i/hls_inst/inst/strm_bytes2words_U0/i__carry_i_3_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.080 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.080    bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p2_inferred__0/i__carry_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.237 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p2_inferred__0/i__carry__0/CO[1]
                         net (fo=9, routed)           0.446     3.682    bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p27_in
    SLICE_X43Y88         LUT6 (Prop_lut6_I4_O)        0.332     4.014 f  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116[0]_i_2/O
                         net (fo=20, routed)          0.407     4.422    bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytes_in_V_0_sel0
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.124     4.546 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116[0]_i_1/O
                         net (fo=16, routed)          0.670     5.216    bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116
    SLICE_X43Y84         FDRE                                         r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=527, unset)          0.924     5.924    bd_0_i/hls_inst/inst/strm_bytes2words_U0/ap_clk
    SLICE_X43Y84         FDRE                                         r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116_reg[0]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X43Y84         FDRE (Setup_fdre_C_R)       -0.429     5.460    bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116_reg[0]
  -------------------------------------------------------------------
                         required time                          5.460    
                         arrival time                          -5.216    
  -------------------------------------------------------------------
                         slack                                  0.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dwordstrm_out_V_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/dwordstrm_out_V_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=527, unset)          0.410     0.410    bd_0_i/hls_inst/inst/dwordstrm_out_V_U/U_fifo_w32_d2_A_ram/ap_clk
    SLICE_X47Y82         FDRE                                         r  bd_0_i/hls_inst/inst/dwordstrm_out_V_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/dwordstrm_out_V_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][0]/Q
                         net (fo=2, routed)           0.056     0.607    bd_0_i/hls_inst/inst/dwordstrm_out_V_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg_n_0_[0][0]
    SLICE_X47Y82         FDRE                                         r  bd_0_i/hls_inst/inst/dwordstrm_out_V_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=527, unset)          0.432     0.432    bd_0_i/hls_inst/inst/dwordstrm_out_V_U/U_fifo_w32_d2_A_ram/ap_clk
    SLICE_X47Y82         FDRE                                         r  bd_0_i/hls_inst/inst/dwordstrm_out_V_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X47Y82         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/dwordstrm_out_V_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X36Y89  bd_0_i/hls_inst/inst/Block_proc_U0/ap_done_reg_reg/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X42Y89  bd_0_i/hls_inst/inst/dwordstrm_in_V_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][28]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X42Y89  bd_0_i/hls_inst/inst/dwordstrm_in_V_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][28]_srl4/CLK



