###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro04)
#  Generated on:      Thu Apr  7 22:15:59 2022
#  Design:            NextZ80
#  Command:           opt_design -pre_cts
###############################################################
Path 1: MET (9.635 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000             10.000
 
Clock Gating Setup:-         0.000
    Required Time:=         20.000
     Launch Clock:-         10.000
        Data Path:-          0.365
            Slack:=          9.635
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.000   0.000   10.000  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.365   10.365  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/B      -      B      F     AND2X1          1  0.182   0.001   10.365  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.000       -   20.000  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/A  -      -    R     AND2X1         75  0.000   0.000   20.000  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 2: MET (9.641 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000             10.000
 
Clock Gating Setup:-         0.000
    Required Time:=         20.000
     Launch Clock:-         10.000
        Data Path:-          0.359
            Slack:=          9.641
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.000   0.000   10.000  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.359   10.359  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/B      -      B      F     AND2X1          1  0.176   0.001   10.359  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.000       -   20.000  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/A  -      -    R     AND2X1         75  0.000   0.000   20.000  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 3: MET (9.650 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000             10.000
 
Clock Gating Setup:-         0.000
    Required Time:=         20.000
     Launch Clock:-         10.000
        Data Path:-          0.350
            Slack:=          9.650
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.000   0.000   10.000  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.350   10.350  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/B      -      B      F     AND2X1          1  0.166   0.001   10.350  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.000       -   20.000  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/A  -      -    R     AND2X1         75  0.000   0.000   20.000  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 4: MET (9.654 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000             10.000
 
Clock Gating Setup:-         0.000
    Required Time:=         20.000
     Launch Clock:-         10.000
        Data Path:-          0.346
            Slack:=          9.654
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.000   0.000   10.000  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.346   10.346  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13/B      -      B      F     AND2X1          1  0.160   0.001   10.346  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.000       -   20.000  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13/A  -      -    R     AND2X1         75  0.000   0.000   20.000  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 5: MET (9.672 ns) Clock Gating Setup Check with Pin RC_CG_HIER_INST2/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RC_CG_HIER_INST2/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) RC_CG_HIER_INST2/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000             10.000
 
Clock Gating Setup:-         0.000
    Required Time:=         20.000
     Launch Clock:-         10.000
        Data Path:-          0.328
            Slack:=          9.672
     Timing Path:

#------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  CLK                         -      CLK    F     (arrival)      75  0.000   0.000   10.000  
  CLK                         -      -      -     (net)          75      -       -        -  
  RC_CG_HIER_INST2/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.328   10.328  
  RC_CG_HIER_INST2/enl        -      -      -     (net)           1      -       -        -  
  RC_CG_HIER_INST2/g12/B      -      B      F     AND2X1          1  0.140   0.001   10.328  
#------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------
# Timing Point            Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  CLK                     -      CLK  R     (arrival)      75  0.000       -   20.000  
  RC_CG_HIER_INST2/g12/A  -      -    R     AND2X1         75  0.000   0.000   20.000  
  CLK                     -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------
Path 6: MET (9.681 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000             10.000
 
Clock Gating Setup:-         0.000
    Required Time:=         20.000
     Launch Clock:-         10.000
        Data Path:-          0.319
            Slack:=          9.681
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.000   0.000   10.000  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.319   10.319  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/B      -      B      F     AND2X1          1  0.132   0.001   10.319  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.000       -   20.000  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/A  -      -    R     AND2X1         75  0.000   0.000   20.000  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 7: MET (9.687 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST7/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST7/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000             10.000
 
Clock Gating Setup:-         0.000
    Required Time:=         20.000
     Launch Clock:-         10.000
        Data Path:-          0.313
            Slack:=          9.687
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                  -      CLK    F     (arrival)      75  0.000   0.000   10.000  
  CLK                                  -      -      -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.313   10.313  
  CPU_REGS_RC_CG_HIER_INST7/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/g13/B      -      B      F     AND2X1          1  0.125   0.001   10.313  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  CLK                              -      CLK  R     (arrival)      75  0.000       -   20.000  
  CPU_REGS_RC_CG_HIER_INST7/g13/A  -      -    R     AND2X1         75  0.000   0.000   20.000  
  CLK                              -      -    -     (net)          75      -       -        -  
#---------------------------------------------------------------------------------------------
Path 8: MET (9.687 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000             10.000
 
Clock Gating Setup:-         0.000
    Required Time:=         20.000
     Launch Clock:-         10.000
        Data Path:-          0.313
            Slack:=          9.687
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.000   0.000   10.000  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.313   10.313  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/B      -      B      F     AND2X1          1  0.125   0.001   10.313  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.000       -   20.000  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/A  -      -    R     AND2X1         75  0.000   0.000   20.000  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 9: MET (9.687 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000             10.000
 
Clock Gating Setup:-         0.000
    Required Time:=         20.000
     Launch Clock:-         10.000
        Data Path:-          0.313
            Slack:=          9.687
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.000   0.000   10.000  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.313   10.313  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/B      -      B      F     AND2X1          1  0.124   0.001   10.313  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.000       -   20.000  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/A  -      -    R     AND2X1         75  0.000   0.000   20.000  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 10: MET (9.689 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000             10.000
 
Clock Gating Setup:-         0.000
    Required Time:=         20.000
     Launch Clock:-         10.000
        Data Path:-          0.311
            Slack:=          9.689
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.000   0.000   10.000  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.311   10.311  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/B      -      B      F     AND2X1          1  0.123   0.000   10.311  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.000       -   20.000  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/A  -      -    R     AND2X1         75  0.000   0.000   20.000  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 11: MET (9.690 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000             10.000
 
Clock Gating Setup:-         0.000
    Required Time:=         20.000
     Launch Clock:-         10.000
        Data Path:-          0.310
            Slack:=          9.690
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.000   0.000   10.000  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.310   10.310  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/B      -      B      F     AND2X1          1  0.122   0.001   10.310  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.000       -   20.000  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/A  -      -    R     AND2X1         75  0.000   0.000   20.000  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 12: MET (9.691 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST5/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST5/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000             10.000
 
Clock Gating Setup:-         0.000
    Required Time:=         20.000
     Launch Clock:-         10.000
        Data Path:-          0.309
            Slack:=          9.691
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                  -      CLK    F     (arrival)      75  0.000   0.000   10.000  
  CLK                                  -      -      -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.309   10.309  
  CPU_REGS_RC_CG_HIER_INST5/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/g13/B      -      B      F     AND2X1          1  0.121   0.001   10.309  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  CLK                              -      CLK  R     (arrival)      75  0.000       -   20.000  
  CPU_REGS_RC_CG_HIER_INST5/g13/A  -      -    R     AND2X1         75  0.000   0.000   20.000  
  CLK                              -      -    -     (net)          75      -       -        -  
#---------------------------------------------------------------------------------------------
Path 13: MET (9.693 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000             10.000
 
Clock Gating Setup:-         0.000
    Required Time:=         20.000
     Launch Clock:-         10.000
        Data Path:-          0.307
            Slack:=          9.693
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.000   0.000   10.000  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.307   10.307  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/B      -      B      F     AND2X1          1  0.119   0.001   10.307  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.000       -   20.000  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/A  -      -    R     AND2X1         75  0.000   0.000   20.000  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 14: MET (9.693 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST6/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST6/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000             10.000
 
Clock Gating Setup:-         0.000
    Required Time:=         20.000
     Launch Clock:-         10.000
        Data Path:-          0.307
            Slack:=          9.693
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                  -      CLK    F     (arrival)      75  0.000   0.000   10.000  
  CLK                                  -      -      -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.307   10.307  
  CPU_REGS_RC_CG_HIER_INST6/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/g13/B      -      B      F     AND2X1          1  0.119   0.001   10.307  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  CLK                              -      CLK  R     (arrival)      75  0.000       -   20.000  
  CPU_REGS_RC_CG_HIER_INST6/g13/A  -      -    R     AND2X1         75  0.000   0.000   20.000  
  CLK                              -      -    -     (net)          75      -       -        -  
#---------------------------------------------------------------------------------------------
Path 15: MET (9.694 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000             10.000
 
Clock Gating Setup:-         0.000
    Required Time:=         20.000
     Launch Clock:-         10.000
        Data Path:-          0.306
            Slack:=          9.694
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.000   0.000   10.000  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.306   10.306  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/B      -      B      F     AND2X1          1  0.118   0.001   10.306  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.000       -   20.000  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/A  -      -    R     AND2X1         75  0.000   0.000   20.000  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 16: MET (9.694 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000             10.000
 
Clock Gating Setup:-         0.000
    Required Time:=         20.000
     Launch Clock:-         10.000
        Data Path:-          0.306
            Slack:=          9.694
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.000   0.000   10.000  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.306   10.306  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/B      -      B      F     AND2X1          1  0.118   0.001   10.306  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.000       -   20.000  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/A  -      -    R     AND2X1         75  0.000   0.000   20.000  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 17: MET (9.695 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000             10.000
 
Clock Gating Setup:-         0.000
    Required Time:=         20.000
     Launch Clock:-         10.000
        Data Path:-          0.305
            Slack:=          9.695
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.000   0.000   10.000  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.305   10.305  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/B      -      B      F     AND2X1          1  0.117   0.001   10.305  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.000       -   20.000  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/A  -      -    R     AND2X1         75  0.000   0.000   20.000  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 18: MET (9.695 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000             10.000
 
Clock Gating Setup:-         0.000
    Required Time:=         20.000
     Launch Clock:-         10.000
        Data Path:-          0.305
            Slack:=          9.695
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.000   0.000   10.000  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.305   10.305  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/B      -      B      F     AND2X1          1  0.117   0.000   10.305  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.000       -   20.000  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/A  -      -    R     AND2X1         75  0.000   0.000   20.000  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 19: MET (9.695 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000             10.000
 
Clock Gating Setup:-         0.000
    Required Time:=         20.000
     Launch Clock:-         10.000
        Data Path:-          0.305
            Slack:=          9.695
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.000   0.000   10.000  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.305   10.305  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/B      -      B      F     AND2X1          1  0.117   0.001   10.305  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.000       -   20.000  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/A  -      -    R     AND2X1         75  0.000   0.000   20.000  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 20: MET (9.695 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000             10.000
 
Clock Gating Setup:-         0.000
    Required Time:=         20.000
     Launch Clock:-         10.000
        Data Path:-          0.305
            Slack:=          9.695
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.000   0.000   10.000  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.305   10.305  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/B      -      B      F     AND2X1          1  0.116   0.001   10.305  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.000       -   20.000  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/A  -      -    R     AND2X1         75  0.000   0.000   20.000  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 21: MET (9.696 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000             10.000
 
Clock Gating Setup:-         0.000
    Required Time:=         20.000
     Launch Clock:-         10.000
        Data Path:-          0.304
            Slack:=          9.696
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.000   0.000   10.000  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.304   10.304  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/B      -      B      F     AND2X1          1  0.116   0.001   10.304  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.000       -   20.000  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/A  -      -    R     AND2X1         75  0.000   0.000   20.000  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 22: MET (9.696 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000             10.000
 
Clock Gating Setup:-         0.000
    Required Time:=         20.000
     Launch Clock:-         10.000
        Data Path:-          0.304
            Slack:=          9.696
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.000   0.000   10.000  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.304   10.304  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/B      -      B      F     AND2X1          1  0.116   0.001   10.304  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.000       -   20.000  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/A  -      -    R     AND2X1         75  0.000   0.000   20.000  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 23: MET (9.696 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000             10.000
 
Clock Gating Setup:-         0.000
    Required Time:=         20.000
     Launch Clock:-         10.000
        Data Path:-          0.304
            Slack:=          9.696
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.000   0.000   10.000  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.304   10.304  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13/B      -      B      F     AND2X1          1  0.116   0.001   10.304  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.000       -   20.000  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13/A  -      -    R     AND2X1         75  0.000   0.000   20.000  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 24: MET (9.699 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST9/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST9/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000             10.000
 
Clock Gating Setup:-         0.000
    Required Time:=         20.000
     Launch Clock:-         10.000
        Data Path:-          0.301
            Slack:=          9.699
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                  -      CLK    F     (arrival)      75  0.000   0.000   10.000  
  CLK                                  -      -      -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.301   10.301  
  CPU_REGS_RC_CG_HIER_INST9/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/g13/B      -      B      F     AND2X1          1  0.112   0.001   10.301  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  CLK                              -      CLK  R     (arrival)      75  0.000       -   20.000  
  CPU_REGS_RC_CG_HIER_INST9/g13/A  -      -    R     AND2X1         75  0.000   0.000   20.000  
  CLK                              -      -    -     (net)          75      -       -        -  
#---------------------------------------------------------------------------------------------
Path 25: MET (9.699 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000             10.000
 
Clock Gating Setup:-         0.000
    Required Time:=         20.000
     Launch Clock:-         10.000
        Data Path:-          0.301
            Slack:=          9.699
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.000   0.000   10.000  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.301   10.301  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/B      -      B      F     AND2X1          1  0.112   0.001   10.301  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.000       -   20.000  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/A  -      -    R     AND2X1         75  0.000   0.000   20.000  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 26: MET (9.699 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000             10.000
 
Clock Gating Setup:-         0.000
    Required Time:=         20.000
     Launch Clock:-         10.000
        Data Path:-          0.301
            Slack:=          9.699
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.000   0.000   10.000  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.301   10.301  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13/B      -      B      F     AND2X1          1  0.112   0.001   10.301  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.000       -   20.000  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13/A  -      -    R     AND2X1         75  0.000   0.000   20.000  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 27: MET (9.701 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000             10.000
 
Clock Gating Setup:-         0.000
    Required Time:=         20.000
     Launch Clock:-         10.000
        Data Path:-          0.299
            Slack:=          9.701
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.000   0.000   10.000  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.299   10.299  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/B      -      B      F     AND2X1          1  0.111   0.000   10.299  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.000       -   20.000  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/A  -      -    R     AND2X1         75  0.000   0.000   20.000  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 28: MET (9.702 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST16/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000             10.000
 
Clock Gating Setup:-         0.000
    Required Time:=         20.000
     Launch Clock:-         10.000
        Data Path:-          0.298
            Slack:=          9.702
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.000   0.000   10.000  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST16/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.298   10.298  
  CPU_REGS_regs_hi_RC_CG_HIER_INST16/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/B      -      B      F     AND2X1          1  0.109   0.001   10.298  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.000       -   20.000  
  CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/A  -      -    R     AND2X1         75  0.000   0.000   20.000  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 29: MET (9.705 ns) Clock Gating Setup Check with Pin RC_CG_HIER_INST1/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RC_CG_HIER_INST1/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) RC_CG_HIER_INST1/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000             10.000
 
Clock Gating Setup:-         0.000
    Required Time:=         20.000
     Launch Clock:-         10.000
        Data Path:-          0.295
            Slack:=          9.705
     Timing Path:

#------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  CLK                         -      CLK    F     (arrival)      75  0.000   0.000   10.000  
  CLK                         -      -      -     (net)          75      -       -        -  
  RC_CG_HIER_INST1/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.295   10.295  
  RC_CG_HIER_INST1/enl        -      -      -     (net)           1      -       -        -  
  RC_CG_HIER_INST1/g12/B      -      B      F     AND2X1          1  0.107   0.000   10.295  
#------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------
# Timing Point            Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  CLK                     -      CLK  R     (arrival)      75  0.000       -   20.000  
  RC_CG_HIER_INST1/g12/A  -      -    R     AND2X1         75  0.000   0.000   20.000  
  CLK                     -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------
Path 30: MET (9.706 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000             10.000
 
Clock Gating Setup:-         0.000
    Required Time:=         20.000
     Launch Clock:-         10.000
        Data Path:-          0.294
            Slack:=          9.706
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.000   0.000   10.000  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.294   10.294  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/B      -      B      F     AND2X1          1  0.106   0.000   10.294  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.000       -   20.000  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/A  -      -    R     AND2X1         75  0.000   0.000   20.000  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 31: MET (9.707 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000             10.000
 
Clock Gating Setup:-         0.000
    Required Time:=         20.000
     Launch Clock:-         10.000
        Data Path:-          0.293
            Slack:=          9.707
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.000   0.000   10.000  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.293   10.293  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/B      -      B      F     AND2X1          1  0.105   0.000   10.293  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.000       -   20.000  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/A  -      -    R     AND2X1         75  0.000   0.000   20.000  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 32: MET (9.709 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000             10.000
 
Clock Gating Setup:-         0.000
    Required Time:=         20.000
     Launch Clock:-         10.000
        Data Path:-          0.291
            Slack:=          9.709
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.000   0.000   10.000  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.291   10.291  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/B      -      B      F     AND2X1          1  0.103   0.000   10.291  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.000       -   20.000  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/A  -      -    R     AND2X1         75  0.000   0.000   20.000  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 33: MET (9.709 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000             10.000
 
Clock Gating Setup:-         0.000
    Required Time:=         20.000
     Launch Clock:-         10.000
        Data Path:-          0.291
            Slack:=          9.709
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.000   0.000   10.000  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.291   10.291  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13/B      -      B      F     AND2X1          1  0.102   0.000   10.291  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.000       -   20.000  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13/A  -      -    R     AND2X1         75  0.000   0.000   20.000  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 34: MET (9.710 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST8/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST8/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000             10.000
 
Clock Gating Setup:-         0.000
    Required Time:=         20.000
     Launch Clock:-         10.000
        Data Path:-          0.290
            Slack:=          9.710
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                  -      CLK    F     (arrival)      75  0.000   0.000   10.000  
  CLK                                  -      -      -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.290   10.290  
  CPU_REGS_RC_CG_HIER_INST8/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/g13/B      -      B      F     AND2X1          1  0.101   0.000   10.290  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  CLK                              -      CLK  R     (arrival)      75  0.000       -   20.000  
  CPU_REGS_RC_CG_HIER_INST8/g13/A  -      -    R     AND2X1         75  0.000   0.000   20.000  
  CLK                              -      -    -     (net)          75      -       -        -  
#---------------------------------------------------------------------------------------------
Path 35: MET (9.717 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST10/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST10/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000             10.000
 
Clock Gating Setup:-         0.000
    Required Time:=         20.000
     Launch Clock:-         10.000
        Data Path:-          0.283
            Slack:=          9.717
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  CLK                                   -      CLK    F     (arrival)      75  0.000   0.000   10.000  
  CLK                                   -      -      -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.283   10.283  
  CPU_REGS_RC_CG_HIER_INST10/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/g13/B      -      B      F     AND2X1          1  0.094   0.000   10.283  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  CLK                               -      CLK  R     (arrival)      75  0.000       -   20.000  
  CPU_REGS_RC_CG_HIER_INST10/g13/A  -      -    R     AND2X1         75  0.000   0.000   20.000  
  CLK                               -      -    -     (net)          75      -       -        -  
#----------------------------------------------------------------------------------------------
Path 36: MET (9.727 ns) Clock Gating Setup Check with Pin RC_CG_HIER_INST3/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RC_CG_HIER_INST3/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) RC_CG_HIER_INST3/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000             10.000
 
Clock Gating Setup:-         0.000
    Required Time:=         20.000
     Launch Clock:-         10.000
        Data Path:-          0.273
            Slack:=          9.727
     Timing Path:

#------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  CLK                         -      CLK    F     (arrival)      75  0.000   0.000   10.000  
  CLK                         -      -      -     (net)          75      -       -        -  
  RC_CG_HIER_INST3/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.273   10.273  
  RC_CG_HIER_INST3/enl        -      -      -     (net)           1      -       -        -  
  RC_CG_HIER_INST3/g12/B      -      B      F     AND2X1          1  0.084   0.000   10.273  
#------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------
# Timing Point            Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  CLK                     -      CLK  R     (arrival)      75  0.000       -   20.000  
  RC_CG_HIER_INST3/g12/A  -      -    R     AND2X1         75  0.000   0.000   20.000  
  CLK                     -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------
Path 37: MET (9.732 ns) Clock Gating Setup Check with Pin RC_CG_HIER_INST4/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RC_CG_HIER_INST4/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) RC_CG_HIER_INST4/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000             10.000
 
Clock Gating Setup:-         0.000
    Required Time:=         20.000
     Launch Clock:-         10.000
        Data Path:-          0.268
            Slack:=          9.732
     Timing Path:

#------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  CLK                         -      CLK    F     (arrival)      75  0.000   0.000   10.000  
  CLK                         -      -      -     (net)          75      -       -        -  
  RC_CG_HIER_INST4/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.000   0.268   10.268  
  RC_CG_HIER_INST4/enl        -      -      -     (net)           1      -       -        -  
  RC_CG_HIER_INST4/g12/B      -      B      F     AND2X1          1  0.079   0.000   10.268  
#------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------
# Timing Point            Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  CLK                     -      CLK  R     (arrival)      75  0.000       -   20.000  
  RC_CG_HIER_INST4/g12/A  -      -    R     AND2X1         75  0.000   0.000   20.000  
  CLK                     -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------

