# Traffic-Light-Controller-using-FSM-in-Verilog
A fully synchronous traffic light controller designed in Verilog using a Moore finite state machine. The design models a two-way intersection with deterministic timing, safety invariants, and a self-checking testbench for functional verification
