Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/Projects_SisDigAva/P17a_Structural_Clock/Mux4to1_vtb_isim_beh.exe -prj D:/Projects_SisDigAva/P17a_Structural_Clock/Mux4to1_vtb_beh.prj work.Mux4to1_vtb 
ISim P.68d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/Projects_SisDigAva/P17a_Structural_Clock/Mux4to1.vhd" into library work
Parsing VHDL file "D:/Projects_SisDigAva/P17a_Structural_Clock/Mux4to1_vtb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 121332 KB
Fuse CPU Usage: 264 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity Mux4to1 [mux4to1_default]
Compiling architecture behavior of entity mux4to1_vtb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable D:/Projects_SisDigAva/P17a_Structural_Clock/Mux4to1_vtb_isim_beh.exe
Fuse Memory Usage: 130276 KB
Fuse CPU Usage: 327 ms
