/*
 * Copyright (C) 2013 Boundary Devices
 *
 * SPDX-License-Identifier:	GPL-2.0+
 *
 * Refer doc/README.imximage for more details about how-to configure
 * and create imximage boot image
 *
 * The syntax is taken as close as possible with the kwbimage
 */

/* image version */
IMAGE_VERSION 2

/*
 * Boot Device : one of
 * spi, sd (the board has no nand neither onenand)
 */
BOOT_FROM      spi

#define __ASSEMBLY__
#include <config.h>
#include "asm/arch/mx6-ddr.h"
#include "asm/arch/iomux.h"
#include "asm/arch/crm_regs.h"

#ifdef CONFIG_MX6QP
/* 1 board sample */
#define MX6_MMDC_P0_MPDGCTRL0_VAL	0x430c0320
#define MX6_MMDC_P0_MPDGCTRL1_VAL	0x0300026c
#define MX6_MMDC_P1_MPDGCTRL0_VAL	0x43140324
#define MX6_MMDC_P1_MPDGCTRL1_VAL	0x030c0260
#define MX6_MMDC_P0_MPRDDLCTL_VAL	0x42343c3e
#define MX6_MMDC_P1_MPRDDLCTL_VAL	0x423e364a
#define MX6_MMDC_P0_MPWRDLCTL_VAL	0x36343838
#define MX6_MMDC_P1_MPWRDLCTL_VAL	0x3e30403a
#define MX6_MMDC_P0_MPWLDECTRL0_VAL	0x00140014
#define MX6_MMDC_P0_MPWLDECTRL1_VAL	0x001d0016
#define MX6_MMDC_P1_MPWLDECTRL0_VAL	0x000f001f
#define MX6_MMDC_P1_MPWLDECTRL1_VAL	0x00080017
#define WALAT	0
#else
/* NC YET */
#define MX6_MMDC_P0_MPDGCTRL0_VAL	0x42720306
#define MX6_MMDC_P0_MPDGCTRL1_VAL	0x026F0266
#define MX6_MMDC_P1_MPDGCTRL0_VAL	0x4273030A
#define MX6_MMDC_P1_MPDGCTRL1_VAL	0x02740240
#define MX6_MMDC_P0_MPRDDLCTL_VAL	0x45393B3E
#define MX6_MMDC_P1_MPRDDLCTL_VAL	0x403A3747
#define MX6_MMDC_P0_MPWRDLCTL_VAL	0x40434541
#define MX6_MMDC_P1_MPWRDLCTL_VAL	0x473E4A3B
#define MX6_MMDC_P0_MPWLDECTRL0_VAL	0x0011000E
#define MX6_MMDC_P0_MPWLDECTRL1_VAL	0x000E001B
#define MX6_MMDC_P1_MPWLDECTRL0_VAL	0x00190015
#define MX6_MMDC_P1_MPWLDECTRL1_VAL	0x00070018
#define WALAT	0
#endif

#include "../common/mx6/ddr-setup.cfg"
#define RANK 0
#define BUS_WIDTH 64
/* H5TQ2G63FFR-H9C */
#include "../common/mx6/1066mhz_128mx16.cfg"
#include "../common/mx6/clocks.cfg"
