# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../my_RISC-V.srcs/sources_1" \
"../../../../my_RISC-V.srcs/sources_1/fndController.v" \

sv xil_defaultlib  --include "../../../../my_RISC-V.srcs/sources_1" \
"../../../../my_RISC-V.srcs/sources_1/GP_fnd.sv" \
"../../../../my_RISC-V.srcs/sim_1/new/tb_fndController_APB_Periph.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
