# Reading D:/UFBA/QuartusPrime/modelsim_ase/tcl/vsim/pref.tcl
# do full_adder32verilog_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/UFBA/QuartusPrime/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/UFBA/QuartusPrime/quartus/trabalho2ED-MIRELLA/full_adder32verilog {D:/UFBA/QuartusPrime/quartus/trabalho2ED-MIRELLA/full_adder32verilog/full_adder32verilog.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:58 on Oct 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/UFBA/QuartusPrime/quartus/trabalho2ED-MIRELLA/full_adder32verilog" D:/UFBA/QuartusPrime/quartus/trabalho2ED-MIRELLA/full_adder32verilog/full_adder32verilog.v 
# -- Compiling module full_adder32verilog
# 
# Top level modules:
# 	full_adder32verilog
# End time: 10:56:58 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.full_adder32verilog
# vsim work.full_adder32verilog 
# Start time: 10:57:13 on Oct 14,2022
# Loading work.full_adder32verilog
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/full_adder32verilog/a
force -freeze sim:/full_adder32verilog/a 1 0, 0 {50 ps} -r 100
force -freeze sim:/full_adder32verilog/a 1 0, 0 {50 ps} -r 100
# End time: 10:59:16 on Oct 14,2022, Elapsed time: 0:02:03
# Errors: 0, Warnings: 0
