hmLoadTopic({
hmKeywords:"",
hmTitle:"8.12 PAL Register Matrix",
hmDescription:"This reference matrix documents the register read (R) and write (W) patterns for each PAL call and privileged instruction. Registers are R0–R31 (integer). Only registers with...",
hmPrevLink:"chapter-8_11-pal-and-ll_sc.html",
hmNextLink:"8_13-summary.html",
hmParentLink:"chapter-8---pal-and-privleged-.html",
hmBreadCrumbs:"<a href=\"license-_-attributions.html\">ASA-EMulatR Reference Guide<\/a> &gt; <a href=\"index.html\">Introduction<\/a> &gt; <a href=\"architecture-overview.html\">Architecture Overview<\/a> &gt; <a href=\"chapter-8---pal-and-privleged-.html\">Chapter 8 - PAL and Privileged Boundary<\/a>",
hmTitlePath:"ASA-EMulatR Reference Guide > Introduction > Architecture Overview > Chapter 8 - PAL and Privileged Boundary > 8.12 PAL Register Matrix",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">8.12 PAL Register Matrix<\/span><\/h1>\n\r",
hmBody:"<p class=\"p_Normal\">This reference matrix documents the register read (R) and write (W) patterns for each PAL call and privileged instruction. Registers are R0–R31 (integer). Only registers with explicit read or write dependencies are marked. PAL shadow registers substitute for R8–R14 and R25 during PAL mode execution.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">The matrix is organized by PAL function name. Key patterns:<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>MFPR_* functions — write R0 (W) with the IPR value read. These are HW_MFPR wrappers for specific IPRs.<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>MTPR_* functions — read R16 (R) as the value to write into the IPR. These are HW_MTPR wrappers for specific IPRs.<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>CSERVE — writes R0 (W, return value), reads R16 and R17 (R, arguments)<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>AMASK \/ AMOVRM \/ AMOVRR — write R0 (W), read R16\/R17 (R, arguments)<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>RD_PS \/ READ_UNQ — write R0 (W, return value)<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>WR_PS \/ WRITE_UNQ \/ WRVPTPTR — read R16 (R, value to write)<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>Functions with no register marking (BPT, BUGCHK, CALLSYS, HALT, etc.) — operate on implicit state only (PC, PS, IPRs)<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">The full matrix includes approximately 80 PAL functions spanning: privileged IPR access (MFPR_*\/MTPR_* for ASN, ASTEN, ASTSR, CC, DTB_*, ESP, FEN, IER, IPL, ISR, KSP, MCES, PCBB, PRBR, PTBR, SCBB, SISR, SSP, SYSPTBR, TBCHK, USP, VPTB, WHAMI, and more), system operations (HALT, RESTART, DRAINA, SWPCTX, IMB), mode transitions (CHMK, CHMS, CHME, CHMU), and console\/debug services (CSERVE, BPT, BUGCHK, GENTRAP).<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_SeeAlso\" style=\"page-break-after: avoid;\"><span class=\"f_SeeAlso\">See Also: PalBoxLib\/PalBoxBase.h (175 execute methods); Alpha AXP Architecture Reference Manual – PAL Calls chapter.<\/span><\/p>\n\r"
})
