# Multiplier-Divisor-Square_Root
MDR designed with structural System Verilog, all operations are beign done with one Add-Subtract module, and sended to a 32 bit BCD to be displayed on digital segments.
