TimeQuest Timing Analyzer report for DDS_RIKEN
Thu Jun 23 21:56:45 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'
 13. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'clk_system'
 15. Slow 1200mV 85C Model Setup: 'clk_dds'
 16. Slow 1200mV 85C Model Setup: 'dds_ram_wrclock'
 17. Slow 1200mV 85C Model Setup: 'dds_step_to_next_freq_sampled'
 18. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'dds_ram_wrclock'
 20. Slow 1200mV 85C Model Hold: 'clk_system'
 21. Slow 1200mV 85C Model Hold: 'dds_step_to_next_freq_sampled'
 22. Slow 1200mV 85C Model Hold: 'clk_dds'
 23. Slow 1200mV 85C Model Hold: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'
 24. Slow 1200mV 85C Model Metastability Summary
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'
 32. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Setup: 'clk_system'
 34. Slow 1200mV 0C Model Setup: 'clk_dds'
 35. Slow 1200mV 0C Model Setup: 'dds_ram_wrclock'
 36. Slow 1200mV 0C Model Setup: 'dds_step_to_next_freq_sampled'
 37. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Hold: 'clk_system'
 39. Slow 1200mV 0C Model Hold: 'dds_step_to_next_freq_sampled'
 40. Slow 1200mV 0C Model Hold: 'dds_ram_wrclock'
 41. Slow 1200mV 0C Model Hold: 'clk_dds'
 42. Slow 1200mV 0C Model Hold: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'
 43. Slow 1200mV 0C Model Metastability Summary
 44. Fast 1200mV 0C Model Setup Summary
 45. Fast 1200mV 0C Model Hold Summary
 46. Fast 1200mV 0C Model Recovery Summary
 47. Fast 1200mV 0C Model Removal Summary
 48. Fast 1200mV 0C Model Minimum Pulse Width Summary
 49. Fast 1200mV 0C Model Setup: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'
 50. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Setup: 'clk_system'
 52. Fast 1200mV 0C Model Setup: 'clk_dds'
 53. Fast 1200mV 0C Model Setup: 'dds_ram_wrclock'
 54. Fast 1200mV 0C Model Setup: 'dds_step_to_next_freq_sampled'
 55. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Hold: 'clk_system'
 57. Fast 1200mV 0C Model Hold: 'dds_step_to_next_freq_sampled'
 58. Fast 1200mV 0C Model Hold: 'dds_ram_wrclock'
 59. Fast 1200mV 0C Model Hold: 'clk_dds'
 60. Fast 1200mV 0C Model Hold: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'
 61. Fast 1200mV 0C Model Metastability Summary
 62. Multicorner Timing Analysis Summary
 63. Board Trace Model Assignments
 64. Input Transition Times
 65. Signal Integrity Metrics (Slow 1200mv 0c Model)
 66. Signal Integrity Metrics (Slow 1200mv 85c Model)
 67. Signal Integrity Metrics (Fast 1200mv 0c Model)
 68. Setup Transfers
 69. Hold Transfers
 70. Report TCCS
 71. Report RSKM
 72. Unconstrained Paths Summary
 73. Clock Status Summary
 74. Unconstrained Input Ports
 75. Unconstrained Output Ports
 76. Unconstrained Input Ports
 77. Unconstrained Output Ports
 78. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DDS_RIKEN                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+--------------------------------------------------------------------------------------------------+
; Clock Name                                                                                   ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                            ; Targets                                                                                          ;
+----------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+--------------------------------------------------------------------------------------------------+
; clk_dds                                                                                      ; Base      ; 8.000  ; 125.0 MHz  ; 0.000 ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { clk_dds }                                                                                      ;
; clk_system                                                                                   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { clk_system }                                                                                   ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] } ;
; dds_ram_wrclock                                                                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { dds_ram_wrclock }                                                                              ;
; dds_step_to_next_freq_sampled                                                                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { dds_step_to_next_freq_sampled }                                                                ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; Generated ; 32.000 ; 31.25 MHz  ; 0.000 ; 16.000 ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; clk_dds ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] }                                              ;
+----------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                 ;
+------------+-----------------+----------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                   ; Note ;
+------------+-----------------+----------------------------------------------------------------------------------------------+------+
; 38.77 MHz  ; 38.77 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ;      ;
; 87.54 MHz  ; 87.54 MHz       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ;      ;
; 240.38 MHz ; 240.38 MHz      ; clk_system                                                                                   ;      ;
; 380.08 MHz ; 380.08 MHz      ; dds_step_to_next_freq_sampled                                                                ;      ;
+------------+-----------------+----------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                    ;
+----------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                        ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------------------+---------+---------------+
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -12.276 ; -23.849       ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; -9.492  ; -5515.687     ;
; clk_system                                                                                   ; -8.628  ; -143.598      ;
; clk_dds                                                                                      ; -3.156  ; -168.365      ;
; dds_ram_wrclock                                                                              ; -2.681  ; -420.505      ;
; dds_step_to_next_freq_sampled                                                                ; -1.631  ; -13.188       ;
+----------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                    ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                        ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; -0.291 ; -0.291        ;
; dds_ram_wrclock                                                                              ; 0.413  ; 0.000         ;
; clk_system                                                                                   ; 0.454  ; 0.000         ;
; dds_step_to_next_freq_sampled                                                                ; 0.466  ; 0.000         ;
; clk_dds                                                                                      ; 0.751  ; 0.000         ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 1.373  ; 0.000         ;
+----------------------------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                     ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                        ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; dds_ram_wrclock                                                                              ; -3.201 ; -614.592      ;
; clk_system                                                                                   ; -1.487 ; -105.577      ;
; dds_step_to_next_freq_sampled                                                                ; -1.487 ; -17.844       ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.496 ; -4.175        ;
; clk_dds                                                                                      ; 3.482  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 15.660 ; 0.000         ;
+----------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'                                                                                                                                                                                                                                                                ;
+---------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                    ; To Node                    ; Launch Clock                                                                                 ; Latch Clock                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; -12.276 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.111      ; 14.062     ;
; -11.926 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.427      ; 14.028     ;
; -11.881 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.073      ; 13.629     ;
; -11.573 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.357      ; 13.416     ;
; -11.540 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.046      ; 13.072     ;
; -11.488 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.051      ; 13.025     ;
; -11.484 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.382      ; 13.541     ;
; -10.926 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.108      ; 12.520     ;
; -8.222  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.110      ; 9.818      ;
; -8.024  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.111      ; 9.810      ;
; -5.212  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 5.266      ; 10.424     ;
; -4.803  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 1.000        ; 5.266      ; 10.515     ;
; -3.850  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 5.265      ; 8.872      ;
; -3.313  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 1.000        ; 5.265      ; 8.835      ;
+---------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                           ; Launch Clock                                                                                 ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -9.492 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[5]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.357      ; 10.561     ;
; -9.096 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[5]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.357      ; 10.665     ;
; -9.080 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_count[5]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.719     ; 14.312     ;
; -9.070 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[20]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.408      ; 10.190     ;
; -9.070 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[22]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.408      ; 10.190     ;
; -9.070 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[16]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.408      ; 10.190     ;
; -9.070 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[18]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.408      ; 10.190     ;
; -8.903 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[17]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.092     ; 9.523      ;
; -8.865 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[0]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.348      ; 9.925      ;
; -8.865 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[3]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.348      ; 9.925      ;
; -8.865 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[2]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.348      ; 9.925      ;
; -8.865 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[1]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.348      ; 9.925      ;
; -8.854 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[21]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.311      ; 9.877      ;
; -8.826 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[5]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.352      ; 9.890      ;
; -8.767 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[3]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.379      ; 9.858      ;
; -8.767 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[7]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.379      ; 9.858      ;
; -8.748 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[30]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.365      ; 9.825      ;
; -8.748 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[26]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.365      ; 9.825      ;
; -8.748 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[27]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.365      ; 9.825      ;
; -8.748 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[24]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.365      ; 9.825      ;
; -8.748 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[28]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.365      ; 9.825      ;
; -8.748 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[23]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.365      ; 9.825      ;
; -8.748 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[19]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.365      ; 9.825      ;
; -8.674 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[20]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.408      ; 10.294     ;
; -8.674 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[22]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.408      ; 10.294     ;
; -8.674 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[16]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.408      ; 10.294     ;
; -8.674 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[18]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.408      ; 10.294     ;
; -8.658 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; freq_step_size_var[20]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.668     ; 13.941     ;
; -8.658 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; freq_step_size_var[22]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.668     ; 13.941     ;
; -8.658 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; freq_step_size_var[16]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.668     ; 13.941     ;
; -8.658 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; freq_step_size_var[18]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.668     ; 13.941     ;
; -8.609 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; main_count[5]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.724     ; 13.836     ;
; -8.543 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[31]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.354      ; 9.609      ;
; -8.538 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; high_ramp_limit_var[26]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.098     ; 9.152      ;
; -8.538 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; high_ramp_limit_var[27]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.098     ; 9.152      ;
; -8.538 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; high_ramp_limit_var[10]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.098     ; 9.152      ;
; -8.538 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; high_ramp_limit_var[11]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.098     ; 9.152      ;
; -8.527 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[29]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.370      ; 9.609      ;
; -8.507 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[17]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.092     ; 9.627      ;
; -8.507 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[25]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.057     ; 9.162      ;
; -8.507 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[8]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.057     ; 9.162      ;
; -8.507 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[9]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.057     ; 9.162      ;
; -8.507 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[14]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.057     ; 9.162      ;
; -8.507 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[15]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.057     ; 9.162      ;
; -8.507 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[11]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.057     ; 9.162      ;
; -8.507 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[10]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.057     ; 9.162      ;
; -8.507 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[13]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.057     ; 9.162      ;
; -8.507 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[12]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.057     ; 9.162      ;
; -8.507 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[1]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.057     ; 9.162      ;
; -8.491 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; freq_step_size_var[17]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.168     ; 13.274     ;
; -8.474 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; low_ramp_limit_var[16]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.074     ; 9.112      ;
; -8.474 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; low_ramp_limit_var[17]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.074     ; 9.112      ;
; -8.474 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; low_ramp_limit_var[1]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.074     ; 9.112      ;
; -8.469 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[0]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.348      ; 10.029     ;
; -8.469 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[3]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.348      ; 10.029     ;
; -8.469 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[2]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.348      ; 10.029     ;
; -8.469 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[1]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.348      ; 10.029     ;
; -8.458 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; main_count[5]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.718     ; 13.691     ;
; -8.458 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[21]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.311      ; 9.981      ;
; -8.453 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_count[0]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.728     ; 13.676     ;
; -8.453 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_count[3]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.728     ; 13.676     ;
; -8.453 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_count[2]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.728     ; 13.676     ;
; -8.453 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; main_count[1]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.728     ; 13.676     ;
; -8.451 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; low_ramp_limit_var[21]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 9.090      ;
; -8.451 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; low_ramp_limit_var[6]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 9.090      ;
; -8.451 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; low_ramp_limit_var[7]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 9.090      ;
; -8.451 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; low_ramp_limit_var[4]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 9.090      ;
; -8.451 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; low_ramp_limit_var[5]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 9.090      ;
; -8.451 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; low_ramp_limit_var[0]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 9.090      ;
; -8.451 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; low_ramp_limit_var[2]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 9.090      ;
; -8.451 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; low_ramp_limit_var[3]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 9.090      ;
; -8.447 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; main_count[5]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.734     ; 13.664     ;
; -8.442 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; freq_step_size_var[21]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.765     ; 13.628     ;
; -8.442 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[4]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.361      ; 9.515      ;
; -8.442 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[2]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.361      ; 9.515      ;
; -8.442 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[0]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.361      ; 9.515      ;
; -8.442 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[6]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.361      ; 9.515      ;
; -8.430 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[5]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.352      ; 9.994      ;
; -8.414 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; freq_step_size_var[5]             ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.724     ; 13.641     ;
; -8.409 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; main_count[5]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.705     ; 13.655     ;
; -8.383 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; main_count[5]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.733     ; 13.601     ;
; -8.371 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[3]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.379      ; 9.962      ;
; -8.371 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[7]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.379      ; 9.962      ;
; -8.355 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; freq_step_size_var[3]             ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.697     ; 13.609     ;
; -8.355 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; freq_step_size_var[7]             ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.697     ; 13.609     ;
; -8.352 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[30]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.365      ; 9.929      ;
; -8.352 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[26]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.365      ; 9.929      ;
; -8.352 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[27]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.365      ; 9.929      ;
; -8.352 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[24]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.365      ; 9.929      ;
; -8.352 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[28]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.365      ; 9.929      ;
; -8.352 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[23]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.365      ; 9.929      ;
; -8.352 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[19]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.365      ; 9.929      ;
; -8.347 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.382      ; 9.441      ;
; -8.347 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.382      ; 9.441      ;
; -8.347 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.382      ; 9.441      ;
; -8.347 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.382      ; 9.441      ;
; -8.347 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.382      ; 9.441      ;
; -8.347 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.382      ; 9.441      ;
; -8.347 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.382      ; 9.441      ;
; -8.347 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.382      ; 9.441      ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_system'                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node               ; Launch Clock                                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -8.628 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; -0.320     ; 9.299      ;
; -8.595 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; -0.631     ; 8.955      ;
; -8.543 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; -0.626     ; 8.908      ;
; -8.254 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; -0.569     ; 8.676      ;
; -6.684 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; -0.567     ; 7.108      ;
; -3.160 ; blocks_read[2]                                                                                               ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 4.082      ;
; -3.139 ; blocks_read[3]                                                                                               ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 4.061      ;
; -2.983 ; blocks_read[1]                                                                                               ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.905      ;
; -2.967 ; ram_process_count[2]                                                                                         ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.078     ; 3.890      ;
; -2.953 ; blocks_read[2]                                                                                               ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.078     ; 3.876      ;
; -2.932 ; blocks_read[3]                                                                                               ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.078     ; 3.855      ;
; -2.793 ; blocks_read[4]                                                                                               ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.715      ;
; -2.776 ; blocks_read[1]                                                                                               ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.078     ; 3.699      ;
; -2.711 ; ram_process_count[0]                                                                                         ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.078     ; 3.634      ;
; -2.678 ; ram_process_count[1]                                                                                         ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.078     ; 3.601      ;
; -2.603 ; blocks_read[0]                                                                                               ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.525      ;
; -2.586 ; blocks_read[4]                                                                                               ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.078     ; 3.509      ;
; -2.577 ; blocks_read[0]                                                                                               ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.078     ; 3.500      ;
; -2.478 ; ram_process_count[2]                                                                                         ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.077     ; 3.402      ;
; -2.459 ; ram_process_count[3]                                                                                         ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.077     ; 3.383      ;
; -2.451 ; count_serial[1]                                                                                              ; LED_SDI[0]~reg0       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.077     ; 3.375      ;
; -2.339 ; blocks_read[2]                                                                                               ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.261      ;
; -2.339 ; blocks_read[2]                                                                                               ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.261      ;
; -2.339 ; blocks_read[2]                                                                                               ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.261      ;
; -2.339 ; blocks_read[2]                                                                                               ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.261      ;
; -2.339 ; blocks_read[2]                                                                                               ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.261      ;
; -2.339 ; blocks_read[2]                                                                                               ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.261      ;
; -2.339 ; blocks_read[2]                                                                                               ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.261      ;
; -2.339 ; blocks_read[2]                                                                                               ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.261      ;
; -2.339 ; blocks_read[2]                                                                                               ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.261      ;
; -2.339 ; blocks_read[2]                                                                                               ; write_ram_address[5]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.261      ;
; -2.339 ; blocks_read[2]                                                                                               ; write_ram_address[4]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.261      ;
; -2.339 ; blocks_read[2]                                                                                               ; write_ram_address[3]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.261      ;
; -2.339 ; blocks_read[2]                                                                                               ; write_ram_address[2]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.261      ;
; -2.339 ; blocks_read[2]                                                                                               ; write_ram_address[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.261      ;
; -2.319 ; count_serial[3]                                                                                              ; LED_SDI[0]~reg0       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.080     ; 3.240      ;
; -2.318 ; read_length[1]                                                                                               ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.078     ; 3.241      ;
; -2.318 ; blocks_read[3]                                                                                               ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.240      ;
; -2.318 ; blocks_read[3]                                                                                               ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.240      ;
; -2.318 ; blocks_read[3]                                                                                               ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.240      ;
; -2.318 ; blocks_read[3]                                                                                               ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.240      ;
; -2.318 ; blocks_read[3]                                                                                               ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.240      ;
; -2.318 ; blocks_read[3]                                                                                               ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.240      ;
; -2.318 ; blocks_read[3]                                                                                               ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.240      ;
; -2.318 ; blocks_read[3]                                                                                               ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.240      ;
; -2.318 ; blocks_read[3]                                                                                               ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.240      ;
; -2.318 ; blocks_read[3]                                                                                               ; write_ram_address[5]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.240      ;
; -2.318 ; blocks_read[3]                                                                                               ; write_ram_address[4]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.240      ;
; -2.318 ; blocks_read[3]                                                                                               ; write_ram_address[3]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.240      ;
; -2.318 ; blocks_read[3]                                                                                               ; write_ram_address[2]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.240      ;
; -2.318 ; blocks_read[3]                                                                                               ; write_ram_address[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.240      ;
; -2.310 ; ram_process_count[2]                                                                                         ; dds_ram_wren          ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.077     ; 3.234      ;
; -2.306 ; write_ram_address[0]                                                                                         ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.563     ; 2.744      ;
; -2.294 ; ram_process_count[1]                                                                                         ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.077     ; 3.218      ;
; -2.293 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.084     ; 3.210      ;
; -2.293 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[10] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.084     ; 3.210      ;
; -2.293 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[7]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.084     ; 3.210      ;
; -2.293 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[3]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.084     ; 3.210      ;
; -2.293 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[2]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.084     ; 3.210      ;
; -2.293 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.084     ; 3.210      ;
; -2.290 ; write_ram_address[0]                                                                                         ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.563     ; 2.728      ;
; -2.274 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[5]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.085     ; 3.190      ;
; -2.274 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[4]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.085     ; 3.190      ;
; -2.274 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[0]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.085     ; 3.190      ;
; -2.257 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.077     ; 3.181      ;
; -2.257 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.077     ; 3.181      ;
; -2.186 ; blocks_read[2]                                                                                               ; read_length[3]        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.108      ;
; -2.186 ; blocks_read[2]                                                                                               ; read_length[0]        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.108      ;
; -2.186 ; blocks_read[2]                                                                                               ; read_length[1]        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.108      ;
; -2.186 ; blocks_read[2]                                                                                               ; read_length[2]        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.108      ;
; -2.178 ; ram_process_count[0]                                                                                         ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.077     ; 3.102      ;
; -2.165 ; blocks_read[3]                                                                                               ; read_length[3]        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.087      ;
; -2.165 ; blocks_read[3]                                                                                               ; read_length[0]        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.087      ;
; -2.165 ; blocks_read[3]                                                                                               ; read_length[1]        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.087      ;
; -2.165 ; blocks_read[3]                                                                                               ; read_length[2]        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.087      ;
; -2.162 ; blocks_read[1]                                                                                               ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.084      ;
; -2.162 ; blocks_read[1]                                                                                               ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.084      ;
; -2.162 ; blocks_read[1]                                                                                               ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.084      ;
; -2.162 ; blocks_read[1]                                                                                               ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.084      ;
; -2.162 ; blocks_read[1]                                                                                               ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.084      ;
; -2.162 ; blocks_read[1]                                                                                               ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.084      ;
; -2.162 ; blocks_read[1]                                                                                               ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.084      ;
; -2.162 ; blocks_read[1]                                                                                               ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.084      ;
; -2.162 ; blocks_read[1]                                                                                               ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.084      ;
; -2.162 ; blocks_read[1]                                                                                               ; write_ram_address[5]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.084      ;
; -2.162 ; blocks_read[1]                                                                                               ; write_ram_address[4]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.084      ;
; -2.162 ; blocks_read[1]                                                                                               ; write_ram_address[3]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.084      ;
; -2.162 ; blocks_read[1]                                                                                               ; write_ram_address[2]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.084      ;
; -2.162 ; blocks_read[1]                                                                                               ; write_ram_address[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.084      ;
; -2.160 ; write_ram_address[0]                                                                                         ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.563     ; 2.598      ;
; -2.144 ; write_ram_address[0]                                                                                         ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.563     ; 2.582      ;
; -2.126 ; blocks_read[2]                                                                                               ; dds_ram_wren          ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.078     ; 3.049      ;
; -2.117 ; read_length[2]                                                                                               ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.078     ; 3.040      ;
; -2.115 ; blocks_read[2]                                                                                               ; ram_process_count[2]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.037      ;
; -2.105 ; blocks_read[3]                                                                                               ; dds_ram_wren          ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.078     ; 3.028      ;
; -2.095 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; LED_SDI[0]~reg0       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; clk_system  ; 0.500        ; 2.588      ; 5.445      ;
; -2.094 ; blocks_read[3]                                                                                               ; ram_process_count[2]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.079     ; 3.016      ;
; -2.064 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.084     ; 2.981      ;
; -2.064 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[10] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.084     ; 2.981      ;
; -2.064 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[7]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.084     ; 2.981      ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_dds'                                                                                                                                                                                            ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -3.156 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.271      ; 4.465      ;
; -3.133 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.272      ; 4.443      ;
; -3.008 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.271      ; 4.317      ;
; -2.991 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.282      ; 4.311      ;
; -2.973 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.272      ; 4.283      ;
; -2.957 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.279      ; 4.274      ;
; -2.938 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.278      ; 4.254      ;
; -2.923 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.274      ; 4.235      ;
; -2.920 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.284      ; 4.242      ;
; -2.885 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.273      ; 4.196      ;
; -2.875 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.041      ; 3.954      ;
; -2.875 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.273      ; 4.186      ;
; -2.862 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.283      ; 4.183      ;
; -2.861 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.270      ; 4.169      ;
; -2.853 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.268      ; 4.159      ;
; -2.834 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.284      ; 4.156      ;
; -2.831 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.282      ; 4.151      ;
; -2.830 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.266      ; 4.134      ;
; -2.820 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.265      ; 4.123      ;
; -2.818 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.269      ; 4.125      ;
; -2.804 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.264      ; 4.106      ;
; -2.803 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.272      ; 4.113      ;
; -2.797 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.279      ; 4.114      ;
; -2.796 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.277      ; 4.111      ;
; -2.784 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.268      ; 4.090      ;
; -2.780 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.266      ; 4.084      ;
; -2.778 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 4.076      ;
; -2.778 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.278      ; 4.094      ;
; -2.775 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.263      ; 4.076      ;
; -2.767 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.270      ; 4.075      ;
; -2.762 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.273      ; 4.073      ;
; -2.759 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.382      ; 4.179      ;
; -2.749 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.268      ; 4.055      ;
; -2.734 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.085      ; 3.857      ;
; -2.728 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.265      ; 4.031      ;
; -2.728 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.274      ; 4.040      ;
; -2.727 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.041      ; 3.806      ;
; -2.725 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.273      ; 4.036      ;
; -2.725 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.273      ; 4.036      ;
; -2.717 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.272      ; 4.027      ;
; -2.715 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.273      ; 4.026      ;
; -2.710 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.277      ; 4.025      ;
; -2.707 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.273      ; 4.018      ;
; -2.698 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.274      ; 4.010      ;
; -2.697 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.269      ; 4.004      ;
; -2.691 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.268      ; 3.997      ;
; -2.691 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.406      ; 4.135      ;
; -2.661 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.039     ; 3.613      ;
; -2.656 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.264      ; 3.958      ;
; -2.656 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.283      ; 3.977      ;
; -2.651 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.280      ; 3.969      ;
; -2.650 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.275      ; 3.963      ;
; -2.650 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.268      ; 3.956      ;
; -2.639 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.273      ; 3.950      ;
; -2.637 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.268      ; 3.943      ;
; -2.636 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.268      ; 3.942      ;
; -2.630 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.265      ; 3.933      ;
; -2.630 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 3.928      ;
; -2.629 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.267      ; 3.934      ;
; -2.622 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.263      ; 3.923      ;
; -2.619 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.270      ; 3.927      ;
; -2.618 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.270      ; 3.926      ;
; -2.616 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.271      ; 3.925      ;
; -2.605 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.406      ; 4.049      ;
; -2.599 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.382      ; 4.019      ;
; -2.584 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.270      ; 3.892      ;
; -2.579 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.265      ; 3.882      ;
; -2.575 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.271      ; 3.884      ;
; -2.570 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.270      ; 3.878      ;
; -2.567 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.279      ; 3.884      ;
; -2.566 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.273      ; 3.877      ;
; -2.565 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.269      ; 3.872      ;
; -2.558 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.277      ; 3.873      ;
; -2.555 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.278      ; 3.871      ;
; -2.555 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.266      ; 3.859      ;
; -2.551 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.268      ; 3.857      ;
; -2.550 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.263      ; 3.851      ;
; -2.536 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.277      ; 3.851      ;
; -2.535 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.274      ; 3.847      ;
; -2.532 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.270      ; 3.840      ;
; -2.523 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.272      ; 3.833      ;
; -2.512 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.085      ; 3.635      ;
; -2.509 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.085      ; 3.632      ;
; -2.503 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.265      ; 3.806      ;
; -2.502 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.265      ; 3.805      ;
; -2.498 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.264      ; 3.800      ;
; -2.498 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.270      ; 3.806      ;
; -2.493 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.271      ; 3.802      ;
; -2.490 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.268      ; 3.796      ;
; -2.484 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.268      ; 3.790      ;
; -2.481 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.345      ; 3.864      ;
; -2.479 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.269      ; 3.786      ;
; -2.472 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.269      ; 3.779      ;
; -2.472 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.277      ; 3.787      ;
; -2.471 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.263      ; 3.772      ;
; -2.469 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.267      ; 3.774      ;
; -2.468 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.271      ; 3.777      ;
; -2.466 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.268      ; 3.772      ;
; -2.462 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.263      ; 3.763      ;
; -2.458 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 3.756      ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'dds_ram_wrclock'                                                                                                                                                                          ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; -2.681 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.203      ; 4.432      ;
; -2.681 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.197      ; 4.426      ;
; -2.681 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.197      ; 4.426      ;
; -2.656 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.197      ; 4.401      ;
; -2.656 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.197      ; 4.401      ;
; -2.655 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.203      ; 4.406      ;
; -2.642 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.201      ; 4.391      ;
; -2.642 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.195      ; 4.385      ;
; -2.642 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.195      ; 4.385      ;
; -2.601 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.207      ; 4.356      ;
; -2.601 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.207      ; 4.356      ;
; -2.600 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.213      ; 4.361      ;
; -2.595 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.191      ; 4.334      ;
; -2.595 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.191      ; 4.334      ;
; -2.594 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.197      ; 4.339      ;
; -2.587 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.205      ; 4.340      ;
; -2.587 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.205      ; 4.340      ;
; -2.586 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.211      ; 4.345      ;
; -2.579 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.203      ; 4.330      ;
; -2.579 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.197      ; 4.324      ;
; -2.579 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.197      ; 4.324      ;
; -2.523 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.188      ; 4.259      ;
; -2.523 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.182      ; 4.253      ;
; -2.523 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.182      ; 4.253      ;
; -2.516 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.191      ; 4.255      ;
; -2.516 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.185      ; 4.249      ;
; -2.516 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.185      ; 4.249      ;
; -2.486 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.190      ; 4.224      ;
; -2.486 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.184      ; 4.218      ;
; -2.486 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.184      ; 4.218      ;
; -2.465 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.199      ; 4.212      ;
; -2.465 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.193      ; 4.206      ;
; -2.465 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.193      ; 4.206      ;
; -2.443 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.203      ; 4.194      ;
; -2.443 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.197      ; 4.188      ;
; -2.443 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.197      ; 4.188      ;
; -2.441 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.203      ; 4.192      ;
; -2.441 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.197      ; 4.186      ;
; -2.441 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.197      ; 4.186      ;
; -2.425 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.190      ; 4.163      ;
; -2.425 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.184      ; 4.157      ;
; -2.425 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.184      ; 4.157      ;
; -2.420 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.195      ; 4.163      ;
; -2.420 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.195      ; 4.163      ;
; -2.419 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.201      ; 4.168      ;
; -2.416 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.200      ; 4.164      ;
; -2.416 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.194      ; 4.158      ;
; -2.416 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.194      ; 4.158      ;
; -2.405 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.213      ; 4.166      ;
; -2.405 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.207      ; 4.160      ;
; -2.405 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.207      ; 4.160      ;
; -2.397 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.197      ; 4.142      ;
; -2.397 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.197      ; 4.142      ;
; -2.396 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.203      ; 4.147      ;
; -2.377 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.202      ; 4.127      ;
; -2.377 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.196      ; 4.121      ;
; -2.377 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.196      ; 4.121      ;
; -2.376 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.202      ; 4.126      ;
; -2.376 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.196      ; 4.120      ;
; -2.376 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.196      ; 4.120      ;
; -2.368 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.209      ; 4.125      ;
; -2.368 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.203      ; 4.119      ;
; -2.368 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.203      ; 4.119      ;
; -2.357 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.201      ; 4.106      ;
; -2.357 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.195      ; 4.100      ;
; -2.357 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.195      ; 4.100      ;
; -2.354 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.204      ; 4.106      ;
; -2.354 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.198      ; 4.100      ;
; -2.354 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.198      ; 4.100      ;
; -2.344 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.194      ; 4.086      ;
; -2.344 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.188      ; 4.080      ;
; -2.344 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.188      ; 4.080      ;
; -2.342 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.207      ; 4.097      ;
; -2.342 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.207      ; 4.097      ;
; -2.342 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.203      ; 4.093      ;
; -2.342 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.197      ; 4.087      ;
; -2.342 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.197      ; 4.087      ;
; -2.341 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.213      ; 4.102      ;
; -2.336 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.191      ; 4.075      ;
; -2.336 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.191      ; 4.075      ;
; -2.335 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.197      ; 4.080      ;
; -2.334 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.203      ; 4.085      ;
; -2.334 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.197      ; 4.079      ;
; -2.334 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.197      ; 4.079      ;
; -2.333 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.214      ; 4.095      ;
; -2.333 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.208      ; 4.089      ;
; -2.333 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.208      ; 4.089      ;
; -2.328 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.205      ; 4.081      ;
; -2.328 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.205      ; 4.081      ;
; -2.327 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.211      ; 4.086      ;
; -2.326 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.199      ; 4.073      ;
; -2.326 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.193      ; 4.067      ;
; -2.326 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.193      ; 4.067      ;
; -2.319 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.191      ; 4.058      ;
; -2.319 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.185      ; 4.052      ;
; -2.319 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.185      ; 4.052      ;
; -2.317 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.194      ; 4.059      ;
; -2.317 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.188      ; 4.053      ;
; -2.317 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.188      ; 4.053      ;
; -2.316 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.215      ; 4.079      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'dds_step_to_next_freq_sampled'                                                                                              ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -1.631 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.552      ;
; -1.541 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.462      ;
; -1.532 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.453      ;
; -1.516 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.437      ;
; -1.513 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.434      ;
; -1.485 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.406      ;
; -1.482 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.403      ;
; -1.455 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.376      ;
; -1.395 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.316      ;
; -1.395 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.316      ;
; -1.386 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.307      ;
; -1.370 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.291      ;
; -1.367 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.288      ;
; -1.367 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.288      ;
; -1.340 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.261      ;
; -1.339 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.260      ;
; -1.336 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.257      ;
; -1.309 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.230      ;
; -1.306 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.227      ;
; -1.267 ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.188      ;
; -1.250 ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.171      ;
; -1.249 ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.170      ;
; -1.249 ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.170      ;
; -1.240 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.161      ;
; -1.224 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.145      ;
; -1.221 ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.142      ;
; -1.221 ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.142      ;
; -1.194 ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.115      ;
; -1.194 ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.115      ;
; -1.193 ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.114      ;
; -1.190 ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.111      ;
; -1.164 ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.085      ;
; -1.163 ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.084      ;
; -1.160 ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.081      ;
; -1.121 ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.042      ;
; -1.104 ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.025      ;
; -1.103 ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.024      ;
; -1.103 ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.024      ;
; -1.096 ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.017      ;
; -1.094 ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.015      ;
; -1.094 ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.015      ;
; -1.079 ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.000      ;
; -1.078 ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.999      ;
; -1.075 ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.996      ;
; -1.075 ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.996      ;
; -1.048 ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.969      ;
; -1.048 ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.969      ;
; -1.047 ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.968      ;
; -1.044 ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.965      ;
; -1.018 ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.939      ;
; -1.018 ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.939      ;
; -1.017 ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.938      ;
; -1.014 ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.935      ;
; -0.975 ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.896      ;
; -0.958 ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.879      ;
; -0.958 ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.879      ;
; -0.957 ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.878      ;
; -0.957 ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.878      ;
; -0.950 ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.871      ;
; -0.948 ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.869      ;
; -0.933 ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.854      ;
; -0.932 ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.853      ;
; -0.930 ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.851      ;
; -0.929 ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.850      ;
; -0.929 ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.850      ;
; -0.395 ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.316      ;
; -0.390 ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.311      ;
; -0.374 ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.295      ;
; -0.373 ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.294      ;
; -0.373 ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.294      ;
; -0.365 ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.286      ;
; -0.363 ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.284      ;
; -0.349 ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.270      ;
; -0.349 ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.270      ;
; -0.348 ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.269      ;
; -0.346 ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.267      ;
; -0.240 ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.161      ;
; 0.063  ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 0.858      ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                  ; Launch Clock                                                                                 ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.291 ; clk_system                                                                                   ; clk_system               ; clk_system                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 0.764      ;
; 0.191  ; clk_system                                                                                   ; clk_system               ; clk_system                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.482      ; 0.746      ;
; 0.433  ; \process_1:count[0]                                                                          ; \process_1:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.434  ; count[2]                                                                                     ; count[2]                 ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.445  ; \process_1:count[1]                                                                          ; \process_1:count[1]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.758      ;
; 0.446  ; count[0]                                                                                     ; count[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.758      ;
; 0.453  ; \process_7:count[2]                                                                          ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454  ; dac_wr_pin~reg0                                                                              ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; \process_6:main_count[1]                                                                     ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; dds_master_reset~reg0                                                                        ; dds_master_reset~reg0    ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455  ; dds_io_update~reg0                                                                           ; dds_io_update~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.465  ; \process_7:count[0]                                                                          ; \process_7:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466  ; \process_6:main_count[0]                                                                     ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.509  ; \process_6:main_amplitude_var[1]                                                             ; dac_out[1]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.511  ; \process_6:main_amplitude_var[3]                                                             ; dac_out[3]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.803      ;
; 0.511  ; \process_6:main_amplitude_var[13]                                                            ; dac_out[13]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.802      ;
; 0.526  ; old_freq[32]                                                                                 ; adder_input[32]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.818      ;
; 0.527  ; \process_6:main_count[1]                                                                     ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.528  ; old_freq[33]                                                                                 ; adder_input[33]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.529  ; old_freq[3]                                                                                  ; adder_input[3]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.821      ;
; 0.530  ; \process_6:main_amplitude_var[7]                                                             ; dac_out[7]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.822      ;
; 0.575  ; old_freq[38]                                                                                 ; adder_input[38]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 1.323      ;
; 0.583  ; old_freq[37]                                                                                 ; adder_input[37]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 1.331      ;
; 0.592  ; old_amp[0]                                                                                   ; amp_adder_input[0]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.579      ; 1.383      ;
; 0.624  ; old_freq[34]                                                                                 ; adder_input[34]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 1.372      ;
; 0.633  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[60]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.691      ;
; 0.646  ; main_amplitude_var[12]                                                                       ; main_amplitude[12]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.938      ;
; 0.659  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[55]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.718      ;
; 0.662  ; old_freq[38]                                                                                 ; main_frequency_var[38]   ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.617      ; 1.491      ;
; 0.667  ; main_frequency[43]                                                                           ; old_freq[43]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.960      ;
; 0.670  ; old_freq[33]                                                                                 ; main_frequency_var[33]   ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.617      ; 1.499      ;
; 0.674  ; adder_input[29]                                                                              ; comparer_dataa2[29]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.613      ; 1.499      ;
; 0.674  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[49]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.722      ;
; 0.680  ; adder_input[36]                                                                              ; comparer_dataa2[36]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.613      ; 1.505      ;
; 0.685  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[29]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.744      ;
; 0.687  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[28]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 1.719      ;
; 0.688  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; amp_comparer_datab1[1]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.711      ;
; 0.694  ; \process_6:main_amplitude_var[8]                                                             ; dac_out[8]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.985      ;
; 0.697  ; \process_6:main_amplitude_var[12]                                                            ; dac_out[12]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.988      ;
; 0.702  ; \process_6:main_amplitude_var[6]                                                             ; dac_out[6]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.994      ;
; 0.703  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[30]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.762      ;
; 0.705  ; \process_7:count[1]                                                                          ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.998      ;
; 0.706  ; adder_input[27]                                                                              ; comparer_dataa2[27]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.613      ; 1.531      ;
; 0.707  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[28]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.766      ;
; 0.708  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[17]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.756      ;
; 0.713  ; old_freq[43]                                                                                 ; adder_input[43]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.006      ;
; 0.714  ; \process_6:main_count[0]                                                                     ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.006      ;
; 0.723  ; main_count[3]                                                                                ; main_count[3]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.033      ;
; 0.724  ; \process_6:main_count[0]                                                                     ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.016      ;
; 0.725  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[57]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.748      ;
; 0.726  ; old_freq[2]                                                                                  ; adder_input[2]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.018      ;
; 0.726  ; \process_6:main_amplitude_var[11]                                                            ; dac_out[11]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.017      ;
; 0.727  ; \process_6:main_amplitude_var[9]                                                             ; dac_out[9]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.018      ;
; 0.730  ; main_count[0]                                                                                ; main_count[0]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.040      ;
; 0.736  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[2]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.932      ; 2.241      ;
; 0.744  ; sub_count[1]                                                                                 ; sub_count[1]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.055      ;
; 0.762  ; sub_count[3]                                                                                 ; sub_count[3]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762  ; count_delay[1]                                                                               ; count_delay[1]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762  ; count_delay[3]                                                                               ; count_delay[3]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762  ; count_delay[5]                                                                               ; count_delay[5]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762  ; count_delay[11]                                                                              ; count_delay[11]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762  ; count_delay[13]                                                                              ; count_delay[13]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.763  ; sub_count[5]                                                                                 ; sub_count[5]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763  ; sub_count[11]                                                                                ; sub_count[11]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763  ; sub_count[13]                                                                                ; sub_count[13]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.764  ; sub_count[15]                                                                                ; sub_count[15]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764  ; count_delay[7]                                                                               ; count_delay[7]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765  ; sub_count[2]                                                                                 ; sub_count[2]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765  ; sub_count[6]                                                                                 ; sub_count[6]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765  ; sub_count[7]                                                                                 ; sub_count[7]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765  ; sub_count[9]                                                                                 ; sub_count[9]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765  ; count_delay[2]                                                                               ; count_delay[2]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.766  ; sub_count[4]                                                                                 ; sub_count[4]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766  ; sub_count[14]                                                                                ; sub_count[14]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766  ; count_delay[12]                                                                              ; count_delay[12]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766  ; count_delay[10]                                                                              ; count_delay[10]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.767  ; sub_count[8]                                                                                 ; sub_count[8]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767  ; sub_count[10]                                                                                ; sub_count[10]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767  ; sub_count[12]                                                                                ; sub_count[12]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.768  ; sub_count[0]                                                                                 ; sub_count[0]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.079      ;
; 0.776  ; old_amp[1]                                                                                   ; amp_adder_input[1]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.579      ; 1.567      ;
; 0.777  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[38]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.803      ;
; 0.780  ; old_freq[34]                                                                                 ; main_frequency_var[34]   ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.617      ; 1.609      ;
; 0.790  ; count[1]                                                                                     ; count[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.102      ;
; 0.794  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[10]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.820      ;
; 0.795  ; \process_6:main_count[1]                                                                     ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.087      ;
; 0.796  ; old_amp[12]                                                                                  ; amp_adder_input[12]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.579      ; 1.587      ;
; 0.800  ; old_freq[32]                                                                                 ; main_frequency_var[32]   ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 1.590      ;
; 0.801  ; \process_7:count[0]                                                                          ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.094      ;
; 0.804  ; \process_1:count[0]                                                                          ; \process_1:count[1]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.117      ;
; 0.807  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[36]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.830      ;
; 0.813  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[30]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.836      ;
; 0.823  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; amp_comparer_datab1[7]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.846      ;
; 0.824  ; old_amp[8]                                                                                   ; amp_adder_input[8]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.579      ; 1.615      ;
; 0.833  ; main_frequency_var[23]                                                                       ; main_frequency[23]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.580      ;
; 0.847  ; main_frequency_var[31]                                                                       ; main_frequency[31]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.139      ;
; 0.861  ; old_freq[25]                                                                                 ; main_frequency_var[25]   ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 1.648      ;
; 0.865  ; main_frequency_var[22]                                                                       ; main_frequency[22]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.612      ;
; 0.875  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; amp_comparer_datab1[6]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.894      ; 2.342      ;
; 0.882  ; \process_7:count[4]                                                                          ; \process_7:count[4]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.175      ;
+--------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'dds_ram_wrclock'                                                                                                                                                                          ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.413 ; dds_ram_data_in[12]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.514      ; 1.701      ;
; 0.417 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.505      ; 1.696      ;
; 0.450 ; dds_ram_data_in[6]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.506      ; 1.730      ;
; 0.453 ; dds_ram_data_in[12]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.513      ; 1.740      ;
; 0.454 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.505      ; 1.733      ;
; 0.456 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.506      ; 1.736      ;
; 0.458 ; dds_ram_data_in[6]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.510      ; 1.742      ;
; 0.460 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.503      ; 1.737      ;
; 0.473 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.507      ; 1.754      ;
; 0.477 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.502      ; 1.753      ;
; 0.479 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.507      ; 1.760      ;
; 0.480 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.500      ; 1.754      ;
; 0.484 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.508      ; 1.766      ;
; 0.489 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.508      ; 1.771      ;
; 0.490 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.504      ; 1.768      ;
; 0.494 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.510      ; 1.778      ;
; 0.494 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.504      ; 1.772      ;
; 0.495 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.497      ; 1.766      ;
; 0.496 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.498      ; 1.768      ;
; 0.498 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.506      ; 1.778      ;
; 0.504 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.507      ; 1.785      ;
; 0.508 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.507      ; 1.789      ;
; 0.510 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.497      ; 1.781      ;
; 0.511 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.504      ; 1.789      ;
; 0.512 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.506      ; 1.792      ;
; 0.512 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.502      ; 1.788      ;
; 0.514 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.507      ; 1.795      ;
; 0.515 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.508      ; 1.797      ;
; 0.515 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.507      ; 1.796      ;
; 0.518 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.508      ; 1.800      ;
; 0.519 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.515      ; 1.808      ;
; 0.520 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.507      ; 1.801      ;
; 0.521 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.500      ; 1.795      ;
; 0.525 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.504      ; 1.803      ;
; 0.526 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.508      ; 1.808      ;
; 0.527 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.507      ; 1.808      ;
; 0.527 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.507      ; 1.808      ;
; 0.528 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.505      ; 1.807      ;
; 0.531 ; dds_ram_data_in[4]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.509      ; 1.814      ;
; 0.536 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.506      ; 1.816      ;
; 0.537 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.510      ; 1.821      ;
; 0.540 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.518      ; 1.832      ;
; 0.541 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.503      ; 1.818      ;
; 0.541 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.507      ; 1.822      ;
; 0.545 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.515      ; 1.834      ;
; 0.547 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.506      ; 1.827      ;
; 0.547 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.506      ; 1.827      ;
; 0.548 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.507      ; 1.829      ;
; 0.553 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.507      ; 1.834      ;
; 0.554 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.502      ; 1.830      ;
; 0.555 ; dds_ram_data_in[12]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.515      ; 1.844      ;
; 0.558 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.506      ; 1.838      ;
; 0.560 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.498      ; 1.832      ;
; 0.562 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.507      ; 1.843      ;
; 0.563 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.507      ; 1.844      ;
; 0.563 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.508      ; 1.845      ;
; 0.565 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.505      ; 1.844      ;
; 0.568 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.501      ; 1.843      ;
; 0.577 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.499      ; 1.850      ;
; 0.577 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.506      ; 1.857      ;
; 0.578 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.507      ; 1.859      ;
; 0.583 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.496      ; 1.853      ;
; 0.584 ; dds_ram_data_in[7]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.509      ; 1.867      ;
; 0.584 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.506      ; 1.864      ;
; 0.587 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.498      ; 1.859      ;
; 0.589 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.503      ; 1.866      ;
; 0.589 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.497      ; 1.860      ;
; 0.593 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.501      ; 1.868      ;
; 0.596 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.505      ; 1.875      ;
; 0.598 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.497      ; 1.869      ;
; 0.602 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.510      ; 1.886      ;
; 0.603 ; dds_ram_data_in[7]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.505      ; 1.882      ;
; 0.603 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.506      ; 1.883      ;
; 0.613 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.496      ; 1.883      ;
; 0.620 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.504      ; 1.898      ;
; 0.626 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.505      ; 1.905      ;
; 0.628 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.510      ; 1.912      ;
; 0.629 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.506      ; 1.909      ;
; 0.631 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.506      ; 1.911      ;
; 0.631 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.511      ; 1.916      ;
; 0.639 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.506      ; 1.919      ;
; 0.639 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.511      ; 1.924      ;
; 0.645 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.501      ; 1.920      ;
; 0.648 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.512      ; 1.934      ;
; 0.649 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.506      ; 1.929      ;
; 0.651 ; dds_ram_data_in[4]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.522      ; 1.947      ;
; 0.671 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.502      ; 1.947      ;
; 0.672 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.503      ; 1.949      ;
; 0.674 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.517      ; 1.965      ;
; 0.702 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.491      ; 1.967      ;
; 0.703 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.500      ; 1.977      ;
; 0.711 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.505      ; 1.990      ;
; 0.716 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.497      ; 1.987      ;
; 0.716 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.492      ; 1.982      ;
; 0.720 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.492      ; 1.986      ;
; 0.730 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.503      ; 2.007      ;
; 0.731 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.500      ; 2.005      ;
; 0.739 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.496      ; 2.009      ;
; 0.741 ; dds_ram_data_in[12]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.515      ; 2.030      ;
; 0.750 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.500      ; 2.024      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_system'                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node               ; Launch Clock                                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.454 ; LED_LE~reg0                                                                                  ; LED_LE~reg0           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; LED_SDI[0]~reg0                                                                              ; LED_SDI[0]~reg0       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; count_serial[1]                                                                              ; count_serial[1]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; count_serial[4]                                                                              ; count_serial[4]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; count_serial[3]                                                                              ; count_serial[3]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; count_serial[2]                                                                              ; count_serial[2]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; fifo_dds_rd_en                                                                               ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; dds_ram_wren                                                                                 ; dds_ram_wren          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; blocks_read[4]                                                                               ; blocks_read[4]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; blocks_read[3]                                                                               ; blocks_read[3]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; blocks_read[1]                                                                               ; blocks_read[1]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; blocks_read[2]                                                                               ; blocks_read[2]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; fifo_dds_rd_clk                                                                              ; fifo_dds_rd_clk       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; ram_process_count[2]                                                                         ; ram_process_count[2]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; ram_process_count[3]                                                                         ; ram_process_count[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.078      ; 0.746      ;
; 0.466 ; count_serial[0]                                                                              ; count_serial[0]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 0.758      ;
; 0.467 ; blocks_read[0]                                                                               ; blocks_read[0]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 0.758      ;
; 0.468 ; ram_process_count[0]                                                                         ; ram_process_count[0]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.078      ; 0.758      ;
; 0.510 ; write_ram_address[14]                                                                        ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 0.801      ;
; 0.557 ; count_serial[1]                                                                              ; count_serial[2]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 0.849      ;
; 0.569 ; ram_process_count[3]                                                                         ; ram_process_count[0]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.078      ; 0.859      ;
; 0.575 ; ram_process_count[0]                                                                         ; ram_process_count[2]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.078      ; 0.865      ;
; 0.575 ; ram_process_count[0]                                                                         ; ram_process_count[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.078      ; 0.865      ;
; 0.718 ; ram_process_count[2]                                                                         ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.078      ; 1.008      ;
; 0.763 ; write_ram_address[3]                                                                         ; write_ram_address[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.054      ;
; 0.764 ; write_ram_address[13]                                                                        ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; write_ram_address[11]                                                                        ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; write_ram_address[5]                                                                         ; write_ram_address[5]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; write_ram_address[1]                                                                         ; write_ram_address[1]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.055      ;
; 0.766 ; write_ram_address[9]                                                                         ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; write_ram_address[7]                                                                         ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; write_ram_address[6]                                                                         ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; write_ram_address[2]                                                                         ; write_ram_address[2]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.057      ;
; 0.767 ; write_ram_address[4]                                                                         ; write_ram_address[4]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.058      ;
; 0.768 ; write_ram_address[12]                                                                        ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; write_ram_address[10]                                                                        ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; write_ram_address[8]                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.059      ;
; 0.770 ; write_ram_address[0]                                                                         ; write_ram_address[0]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.098      ; 1.080      ;
; 0.771 ; dds_ram_wrclock                                                                              ; dds_ram_wrclock       ; dds_ram_wrclock                                                                              ; clk_system  ; 0.000        ; 2.705      ; 3.969      ;
; 0.811 ; ram_process_count[1]                                                                         ; ram_process_count[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.078      ; 1.101      ;
; 0.815 ; count_serial[0]                                                                              ; count_serial[2]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.107      ;
; 0.815 ; ram_process_count[2]                                                                         ; ram_process_count[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.078      ; 1.105      ;
; 0.831 ; count_serial[0]                                                                              ; count_serial[1]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.123      ;
; 0.832 ; count_serial[0]                                                                              ; LED_CLK~reg0          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.124      ;
; 0.834 ; ram_process_count[0]                                                                         ; fifo_dds_rd_clk       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.078      ; 1.124      ;
; 0.855 ; read_length[3]                                                                               ; blocks_read[0]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.146      ;
; 0.855 ; ram_process_count[0]                                                                         ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.078      ; 1.145      ;
; 0.881 ; write_ram_address[8]                                                                         ; dds_ram_wraddress[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.172      ;
; 0.913 ; count_serial[1]                                                                              ; LED_LE~reg0           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.205      ;
; 0.934 ; ram_process_count[3]                                                                         ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.078      ; 1.224      ;
; 0.936 ; ram_process_count[3]                                                                         ; fifo_dds_rd_clk       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.078      ; 1.226      ;
; 0.961 ; blocks_read[0]                                                                               ; blocks_read[4]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.252      ;
; 0.982 ; blocks_read[3]                                                                               ; blocks_read[4]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.273      ;
; 1.007 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; LED_SDI[0]~reg0       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; clk_system  ; 0.000        ; 2.719      ; 4.219      ;
; 1.012 ; ram_process_count[1]                                                                         ; fifo_dds_rd_clk       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.078      ; 1.302      ;
; 1.036 ; ram_process_count[1]                                                                         ; ram_process_count[2]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.078      ; 1.326      ;
; 1.057 ; dds_ram_wrclock                                                                              ; dds_ram_wrclock       ; dds_ram_wrclock                                                                              ; clk_system  ; -0.500       ; 2.705      ; 3.755      ;
; 1.075 ; blocks_read[0]                                                                               ; blocks_read[1]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.366      ;
; 1.085 ; count_serial[4]                                                                              ; LED_LE~reg0           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.377      ;
; 1.091 ; blocks_read[2]                                                                               ; blocks_read[4]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.382      ;
; 1.113 ; read_length[2]                                                                               ; blocks_read[0]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.404      ;
; 1.118 ; write_ram_address[1]                                                                         ; write_ram_address[2]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.409      ;
; 1.118 ; write_ram_address[3]                                                                         ; write_ram_address[4]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.409      ;
; 1.119 ; write_ram_address[13]                                                                        ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; write_ram_address[5]                                                                         ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; write_ram_address[11]                                                                        ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.410      ;
; 1.120 ; write_ram_address[9]                                                                         ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.411      ;
; 1.120 ; write_ram_address[7]                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.411      ;
; 1.127 ; write_ram_address[2]                                                                         ; write_ram_address[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.418      ;
; 1.127 ; write_ram_address[6]                                                                         ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.418      ;
; 1.128 ; write_ram_address[4]                                                                         ; write_ram_address[5]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.419      ;
; 1.129 ; write_ram_address[12]                                                                        ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.420      ;
; 1.129 ; write_ram_address[10]                                                                        ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.420      ;
; 1.129 ; write_ram_address[8]                                                                         ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.420      ;
; 1.130 ; read_length[0]                                                                               ; blocks_read[0]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.421      ;
; 1.134 ; blocks_read[4]                                                                               ; blocks_read[0]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.425      ;
; 1.136 ; write_ram_address[2]                                                                         ; write_ram_address[4]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.427      ;
; 1.136 ; write_ram_address[6]                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.427      ;
; 1.137 ; write_ram_address[4]                                                                         ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.428      ;
; 1.138 ; write_ram_address[12]                                                                        ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.429      ;
; 1.138 ; write_ram_address[10]                                                                        ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.429      ;
; 1.138 ; write_ram_address[8]                                                                         ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.429      ;
; 1.195 ; count_serial[4]                                                                              ; count_serial[1]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.487      ;
; 1.203 ; count_serial[1]                                                                              ; LED_CLK~reg0          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.495      ;
; 1.210 ; count_serial[0]                                                                              ; LED_LE~reg0           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.502      ;
; 1.211 ; blocks_read[1]                                                                               ; blocks_read[4]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.502      ;
; 1.239 ; count_serial[2]                                                                              ; LED_CLK~reg0          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.531      ;
; 1.244 ; write_ram_address[6]                                                                         ; dds_ram_wraddress[6]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.073      ; 1.529      ;
; 1.249 ; write_ram_address[1]                                                                         ; write_ram_address[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.540      ;
; 1.249 ; write_ram_address[3]                                                                         ; write_ram_address[5]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.540      ;
; 1.250 ; write_ram_address[5]                                                                         ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.541      ;
; 1.250 ; write_ram_address[11]                                                                        ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.541      ;
; 1.251 ; write_ram_address[9]                                                                         ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.542      ;
; 1.251 ; write_ram_address[7]                                                                         ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.542      ;
; 1.256 ; count_serial[2]                                                                              ; count_serial[4]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.080      ; 1.548      ;
; 1.258 ; write_ram_address[1]                                                                         ; write_ram_address[4]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.549      ;
; 1.258 ; write_ram_address[3]                                                                         ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.549      ;
; 1.259 ; write_ram_address[5]                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.550      ;
; 1.259 ; write_ram_address[11]                                                                        ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.550      ;
; 1.260 ; write_ram_address[9]                                                                         ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.079      ; 1.551      ;
+-------+----------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'dds_step_to_next_freq_sampled'                                                                                              ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.466 ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 0.758      ;
; 0.763 ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.059      ;
; 0.779 ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.071      ;
; 0.783 ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.075      ;
; 0.783 ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.075      ;
; 0.791 ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.083      ;
; 0.798 ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.090      ;
; 1.118 ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.411      ;
; 1.125 ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.417      ;
; 1.126 ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.418      ;
; 1.127 ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.419      ;
; 1.128 ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.420      ;
; 1.134 ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.426      ;
; 1.135 ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.427      ;
; 1.136 ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.428      ;
; 1.137 ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.429      ;
; 1.152 ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.444      ;
; 1.152 ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.444      ;
; 1.161 ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.453      ;
; 1.249 ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.541      ;
; 1.250 ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.542      ;
; 1.250 ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.542      ;
; 1.258 ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.550      ;
; 1.258 ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.550      ;
; 1.259 ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.551      ;
; 1.259 ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.551      ;
; 1.265 ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.557      ;
; 1.266 ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.558      ;
; 1.266 ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.558      ;
; 1.268 ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.560      ;
; 1.274 ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.566      ;
; 1.275 ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.567      ;
; 1.275 ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.567      ;
; 1.277 ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.569      ;
; 1.292 ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.584      ;
; 1.301 ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.593      ;
; 1.389 ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.681      ;
; 1.389 ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.681      ;
; 1.390 ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.682      ;
; 1.398 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.690      ;
; 1.398 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.690      ;
; 1.399 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.691      ;
; 1.405 ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.697      ;
; 1.406 ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.698      ;
; 1.406 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.698      ;
; 1.414 ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.706      ;
; 1.415 ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.707      ;
; 1.415 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.707      ;
; 1.432 ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.724      ;
; 1.441 ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.733      ;
; 1.529 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.821      ;
; 1.529 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.821      ;
; 1.538 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.830      ;
; 1.538 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.830      ;
; 1.545 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.837      ;
; 1.546 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.838      ;
; 1.546 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.838      ;
; 1.554 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.846      ;
; 1.555 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.847      ;
; 1.555 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.847      ;
; 1.669 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.961      ;
; 1.678 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.970      ;
; 1.685 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.977      ;
; 1.686 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.978      ;
; 1.694 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.986      ;
; 1.695 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.987      ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_dds'                                                                                                                                                                                           ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node         ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.751 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.505      ; 1.540      ;
; 0.781 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.505      ; 1.570      ;
; 0.805 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.505      ; 1.594      ;
; 0.808 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.505      ; 1.597      ;
; 0.809 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.493      ; 1.586      ;
; 0.825 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.493      ; 1.602      ;
; 0.827 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 1.602      ;
; 0.828 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.488      ; 1.600      ;
; 0.829 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.494      ; 1.607      ;
; 0.834 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 1.609      ;
; 0.838 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.488      ; 1.610      ;
; 0.861 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 1.636      ;
; 0.870 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 1.645      ;
; 0.873 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.488      ; 1.645      ;
; 0.880 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.493      ; 1.657      ;
; 0.884 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.503      ; 1.671      ;
; 0.898 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 1.673      ;
; 0.967 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.493      ; 1.744      ;
; 0.988 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.505      ; 1.777      ;
; 0.996 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.500      ; 1.780      ;
; 1.003 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 1.778      ;
; 1.012 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 1.787      ;
; 1.026 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.504      ; 1.814      ;
; 1.028 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.639      ; 1.951      ;
; 1.029 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 1.804      ;
; 1.032 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.507      ; 1.823      ;
; 1.032 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.493      ; 1.809      ;
; 1.035 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.503      ; 1.822      ;
; 1.037 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.495      ; 1.816      ;
; 1.037 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.495      ; 1.816      ;
; 1.040 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.495      ; 1.819      ;
; 1.042 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.644      ; 1.970      ;
; 1.047 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 1.822      ;
; 1.057 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 1.832      ;
; 1.060 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 1.835      ;
; 1.061 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.495      ; 1.840      ;
; 1.061 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.503      ; 1.848      ;
; 1.065 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.495      ; 1.844      ;
; 1.069 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.503      ; 1.856      ;
; 1.072 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.504      ; 1.860      ;
; 1.075 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.507      ; 1.866      ;
; 1.085 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.503      ; 1.872      ;
; 1.085 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.503      ; 1.872      ;
; 1.087 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.493      ; 1.864      ;
; 1.088 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.503      ; 1.875      ;
; 1.090 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.507      ; 1.881      ;
; 1.099 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.501      ; 1.884      ;
; 1.099 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.507      ; 1.890      ;
; 1.107 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.501      ; 1.892      ;
; 1.113 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.504      ; 1.901      ;
; 1.125 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.503      ; 1.912      ;
; 1.129 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.493      ; 1.906      ;
; 1.131 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.487      ; 1.902      ;
; 1.134 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 1.909      ;
; 1.135 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.495      ; 1.914      ;
; 1.136 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.488      ; 1.908      ;
; 1.145 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 1.920      ;
; 1.150 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.507      ; 1.941      ;
; 1.152 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.488      ; 1.924      ;
; 1.161 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.505      ; 1.950      ;
; 1.162 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.501      ; 1.947      ;
; 1.168 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.493      ; 1.945      ;
; 1.184 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.503      ; 1.971      ;
; 1.186 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 1.961      ;
; 1.189 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 1.964      ;
; 1.198 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.493      ; 1.975      ;
; 1.204 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.505      ; 1.993      ;
; 1.205 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.503      ; 1.992      ;
; 1.208 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.495      ; 1.987      ;
; 1.213 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.644      ; 2.141      ;
; 1.223 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 1.998      ;
; 1.224 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.487      ; 1.995      ;
; 1.228 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.493      ; 2.005      ;
; 1.229 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.488      ; 2.001      ;
; 1.229 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.644      ; 2.157      ;
; 1.231 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.503      ; 2.018      ;
; 1.236 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.494      ; 2.014      ;
; 1.238 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.493      ; 2.015      ;
; 1.239 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 2.014      ;
; 1.251 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.639      ; 2.174      ;
; 1.260 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.639      ; 2.183      ;
; 1.265 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 2.040      ;
; 1.266 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.496      ; 2.046      ;
; 1.268 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.493      ; 2.045      ;
; 1.271 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.495      ; 2.050      ;
; 1.271 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.487      ; 2.042      ;
; 1.275 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.502      ; 2.061      ;
; 1.277 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.501      ; 2.062      ;
; 1.287 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.487      ; 2.058      ;
; 1.295 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.501      ; 2.080      ;
; 1.301 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.491      ; 2.076      ;
; 1.302 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.505      ; 2.091      ;
; 1.304 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.644      ; 2.232      ;
; 1.305 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.504      ; 2.093      ;
; 1.308 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.492      ; 2.084      ;
; 1.310 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.644      ; 2.238      ;
; 1.319 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.503      ; 2.106      ;
; 1.323 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.506      ; 2.113      ;
; 1.325 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.501      ; 2.110      ;
; 1.327 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.501      ; 2.112      ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                    ; Launch Clock                                                                                 ; Latch Clock                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.373 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.000        ; 6.201      ; 7.835      ;
; 1.873 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 6.201      ; 7.855      ;
; 2.388 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.000        ; 6.202      ; 8.851      ;
; 2.925 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 6.202      ; 8.908      ;
; 5.504 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 3.168      ; 8.202      ;
; 5.949 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 3.169      ; 8.648      ;
; 8.647 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 3.149      ; 11.326     ;
; 9.159 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 3.093      ; 11.782     ;
; 9.167 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 3.387      ; 12.084     ;
; 9.216 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 3.089      ; 11.835     ;
; 9.236 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 3.411      ; 12.177     ;
; 9.594 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 3.114      ; 12.238     ;
; 9.596 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 3.455      ; 12.581     ;
; 9.970 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 3.151      ; 12.651     ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                            ;
+------------+-----------------+----------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                   ; Note                                           ;
+------------+-----------------+----------------------------------------------------------------------------------------------+------------------------------------------------+
; 40.42 MHz  ; 40.42 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ;                                                ;
; 85.24 MHz  ; 85.24 MHz       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ;                                                ;
; 256.21 MHz ; 256.21 MHz      ; clk_system                                                                                   ;                                                ;
; 426.99 MHz ; 402.09 MHz      ; dds_step_to_next_freq_sampled                                                                ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+----------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                     ;
+----------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                        ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------------------+---------+---------------+
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -11.845 ; -22.978       ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; -8.851  ; -4930.926     ;
; clk_system                                                                                   ; -8.032  ; -128.162      ;
; clk_dds                                                                                      ; -2.881  ; -152.977      ;
; dds_ram_wrclock                                                                              ; -2.511  ; -393.795      ;
; dds_step_to_next_freq_sampled                                                                ; -1.342  ; -10.740       ;
+----------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                     ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                        ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; -0.382 ; -0.382        ;
; clk_system                                                                                   ; 0.403  ; 0.000         ;
; dds_step_to_next_freq_sampled                                                                ; 0.419  ; 0.000         ;
; dds_ram_wrclock                                                                              ; 0.449  ; 0.000         ;
; clk_dds                                                                                      ; 0.675  ; 0.000         ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 1.252  ; 0.000         ;
+----------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                      ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                        ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; dds_ram_wrclock                                                                              ; -3.201 ; -614.592      ;
; clk_system                                                                                   ; -1.487 ; -105.577      ;
; dds_step_to_next_freq_sampled                                                                ; -1.487 ; -17.844       ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.714 ; -4.833        ;
; clk_dds                                                                                      ; 3.422  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 15.634 ; 0.000         ;
+----------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'                                                                                                                                                                                                                                                                 ;
+---------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                    ; To Node                    ; Launch Clock                                                                                 ; Latch Clock                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; -11.845 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.809      ; 13.386     ;
; -11.513 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.094      ; 13.339     ;
; -11.447 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.775      ; 12.954     ;
; -11.133 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.031      ; 12.729     ;
; -11.091 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.751      ; 12.407     ;
; -11.074 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.053      ; 12.859     ;
; -11.042 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.755      ; 12.362     ;
; -10.502 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.809      ; 11.876     ;
; -8.053  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.805      ; 9.423      ;
; -7.896  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.806      ; 9.434      ;
; -5.366  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 4.694      ; 10.042     ;
; -4.879  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 1.000        ; 4.694      ; 10.055     ;
; -3.981  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 4.693      ; 8.489      ;
; -3.466  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 1.000        ; 4.693      ; 8.474      ;
+---------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                           ; Launch Clock                                                                                 ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -8.851 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; main_count[5]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.413      ; 9.956      ;
; -8.595 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; main_count[5]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.413      ; 10.200     ;
; -8.314 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[20]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.454      ; 9.460      ;
; -8.314 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[22]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.454      ; 9.460      ;
; -8.314 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[16]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.454      ; 9.460      ;
; -8.314 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[18]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.454      ; 9.460      ;
; -8.235 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; main_count[0]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.406      ; 9.333      ;
; -8.235 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; main_count[3]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.406      ; 9.333      ;
; -8.235 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; main_count[2]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.406      ; 9.333      ;
; -8.235 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; main_count[1]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.406      ; 9.333      ;
; -8.143 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[17]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.018      ; 8.853      ;
; -8.088 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[21]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.380      ; 9.160      ;
; -8.069 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[5]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.412      ; 9.173      ;
; -8.058 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[20]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.454      ; 9.704      ;
; -8.058 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[22]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.454      ; 9.704      ;
; -8.058 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[16]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.454      ; 9.704      ;
; -8.058 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[18]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.454      ; 9.704      ;
; -8.015 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[3]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.435      ; 9.142      ;
; -8.015 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[7]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.435      ; 9.142      ;
; -7.990 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[30]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.419      ; 9.101      ;
; -7.990 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[26]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.419      ; 9.101      ;
; -7.990 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[27]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.419      ; 9.101      ;
; -7.990 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[24]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.419      ; 9.101      ;
; -7.990 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[28]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.419      ; 9.101      ;
; -7.990 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[23]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.419      ; 9.101      ;
; -7.990 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[19]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.419      ; 9.101      ;
; -7.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; main_count[0]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.406      ; 9.577      ;
; -7.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; main_count[3]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.406      ; 9.577      ;
; -7.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; main_count[2]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.406      ; 9.577      ;
; -7.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; main_count[1]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.406      ; 9.577      ;
; -7.964 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0 ; main_count[5]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.377     ; 13.539     ;
; -7.887 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[17]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.018      ; 9.097      ;
; -7.832 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[21]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.380      ; 9.404      ;
; -7.819 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[31]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.411      ; 8.922      ;
; -7.813 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[5]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.412      ; 9.417      ;
; -7.805 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[29]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.424      ; 8.921      ;
; -7.798 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[25]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 8.538      ;
; -7.798 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[8]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 8.538      ;
; -7.798 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[9]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 8.538      ;
; -7.798 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[14]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 8.538      ;
; -7.798 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[15]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 8.538      ;
; -7.798 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[11]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 8.538      ;
; -7.798 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[10]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 8.538      ;
; -7.798 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[13]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 8.538      ;
; -7.798 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[12]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 8.538      ;
; -7.798 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[1]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 8.538      ;
; -7.794 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; high_ramp_limit_var[26]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.014      ; 8.500      ;
; -7.794 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; high_ramp_limit_var[27]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.014      ; 8.500      ;
; -7.794 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; high_ramp_limit_var[10]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.014      ; 8.500      ;
; -7.794 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; high_ramp_limit_var[11]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.014      ; 8.500      ;
; -7.762 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.887      ;
; -7.762 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.887      ;
; -7.762 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.887      ;
; -7.762 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.887      ;
; -7.762 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.887      ;
; -7.762 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.887      ;
; -7.762 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.887      ;
; -7.762 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.887      ;
; -7.762 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.887      ;
; -7.762 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.887      ;
; -7.762 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.887      ;
; -7.762 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.887      ;
; -7.762 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.887      ;
; -7.762 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.887      ;
; -7.759 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[3]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.435      ; 9.386      ;
; -7.759 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[7]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.435      ; 9.386      ;
; -7.738 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; low_ramp_limit_var[16]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.035      ; 8.465      ;
; -7.738 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; low_ramp_limit_var[17]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.035      ; 8.465      ;
; -7.738 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; low_ramp_limit_var[1]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.035      ; 8.465      ;
; -7.734 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[30]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.419      ; 9.345      ;
; -7.734 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[26]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.419      ; 9.345      ;
; -7.734 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[27]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.419      ; 9.345      ;
; -7.734 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[24]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.419      ; 9.345      ;
; -7.734 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[28]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.419      ; 9.345      ;
; -7.734 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[23]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.419      ; 9.345      ;
; -7.734 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[19]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.419      ; 9.345      ;
; -7.713 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; low_ramp_limit_var[21]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 8.441      ;
; -7.713 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; low_ramp_limit_var[6]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 8.441      ;
; -7.713 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; low_ramp_limit_var[7]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 8.441      ;
; -7.713 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; low_ramp_limit_var[4]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 8.441      ;
; -7.713 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; low_ramp_limit_var[5]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 8.441      ;
; -7.713 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; low_ramp_limit_var[0]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 8.441      ;
; -7.713 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; low_ramp_limit_var[2]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 8.441      ;
; -7.713 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; low_ramp_limit_var[3]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 8.441      ;
; -7.710 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[4]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.422      ; 8.824      ;
; -7.710 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[2]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.422      ; 8.824      ;
; -7.710 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[0]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.422      ; 8.824      ;
; -7.710 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[6]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.422      ; 8.824      ;
; -7.581 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; main_count[4]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.026      ; 8.299      ;
; -7.563 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[31]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.411      ; 9.166      ;
; -7.549 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[29]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.424      ; 9.165      ;
; -7.542 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[25]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.048      ; 8.782      ;
; -7.542 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[8]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.048      ; 8.782      ;
; -7.542 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[9]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.048      ; 8.782      ;
; -7.542 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[14]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.048      ; 8.782      ;
; -7.542 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[15]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.048      ; 8.782      ;
; -7.542 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[11]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.048      ; 8.782      ;
; -7.542 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[10]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.048      ; 8.782      ;
; -7.542 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[13]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.048      ; 8.782      ;
; -7.542 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[12]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.048      ; 8.782      ;
+--------+-------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_system'                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node               ; Launch Clock                                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -8.032 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; -0.317     ; 8.707      ;
; -7.990 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; -0.597     ; 8.385      ;
; -7.941 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; -0.593     ; 8.340      ;
; -7.709 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; -0.539     ; 8.162      ;
; -6.376 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; -0.543     ; 6.825      ;
; -2.903 ; blocks_read[2]                                                                                               ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 3.834      ;
; -2.888 ; blocks_read[3]                                                                                               ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 3.819      ;
; -2.754 ; blocks_read[1]                                                                                               ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 3.685      ;
; -2.694 ; ram_process_count[2]                                                                                         ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.070     ; 3.626      ;
; -2.631 ; blocks_read[2]                                                                                               ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.070     ; 3.563      ;
; -2.616 ; blocks_read[3]                                                                                               ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.070     ; 3.548      ;
; -2.582 ; blocks_read[4]                                                                                               ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 3.513      ;
; -2.489 ; ram_process_count[0]                                                                                         ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.070     ; 3.421      ;
; -2.482 ; blocks_read[1]                                                                                               ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.070     ; 3.414      ;
; -2.423 ; ram_process_count[1]                                                                                         ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.070     ; 3.355      ;
; -2.359 ; blocks_read[0]                                                                                               ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 3.290      ;
; -2.310 ; blocks_read[4]                                                                                               ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.070     ; 3.242      ;
; -2.278 ; blocks_read[0]                                                                                               ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.070     ; 3.210      ;
; -2.264 ; count_serial[1]                                                                                              ; LED_SDI[0]~reg0       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.066     ; 3.200      ;
; -2.247 ; ram_process_count[2]                                                                                         ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.069     ; 3.180      ;
; -2.234 ; ram_process_count[3]                                                                                         ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.069     ; 3.167      ;
; -2.153 ; ram_process_count[2]                                                                                         ; dds_ram_wren          ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.069     ; 3.086      ;
; -2.090 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.075     ; 3.017      ;
; -2.090 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[10] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.075     ; 3.017      ;
; -2.090 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[7]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.075     ; 3.017      ;
; -2.090 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[3]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.075     ; 3.017      ;
; -2.090 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[2]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.075     ; 3.017      ;
; -2.090 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.075     ; 3.017      ;
; -2.086 ; blocks_read[2]                                                                                               ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 3.017      ;
; -2.086 ; blocks_read[2]                                                                                               ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 3.017      ;
; -2.086 ; blocks_read[2]                                                                                               ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 3.017      ;
; -2.086 ; blocks_read[2]                                                                                               ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 3.017      ;
; -2.086 ; blocks_read[2]                                                                                               ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 3.017      ;
; -2.086 ; blocks_read[2]                                                                                               ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 3.017      ;
; -2.086 ; blocks_read[2]                                                                                               ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 3.017      ;
; -2.086 ; blocks_read[2]                                                                                               ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 3.017      ;
; -2.086 ; blocks_read[2]                                                                                               ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 3.017      ;
; -2.086 ; blocks_read[2]                                                                                               ; write_ram_address[5]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 3.017      ;
; -2.086 ; blocks_read[2]                                                                                               ; write_ram_address[4]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 3.017      ;
; -2.086 ; blocks_read[2]                                                                                               ; write_ram_address[3]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 3.017      ;
; -2.086 ; blocks_read[2]                                                                                               ; write_ram_address[2]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 3.017      ;
; -2.086 ; blocks_read[2]                                                                                               ; write_ram_address[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 3.017      ;
; -2.075 ; count_serial[3]                                                                                              ; LED_SDI[0]~reg0       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 3.006      ;
; -2.071 ; read_length[1]                                                                                               ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.070     ; 3.003      ;
; -2.071 ; blocks_read[3]                                                                                               ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 3.002      ;
; -2.071 ; blocks_read[3]                                                                                               ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 3.002      ;
; -2.071 ; blocks_read[3]                                                                                               ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 3.002      ;
; -2.071 ; blocks_read[3]                                                                                               ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 3.002      ;
; -2.071 ; blocks_read[3]                                                                                               ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 3.002      ;
; -2.071 ; blocks_read[3]                                                                                               ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 3.002      ;
; -2.071 ; blocks_read[3]                                                                                               ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 3.002      ;
; -2.071 ; blocks_read[3]                                                                                               ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 3.002      ;
; -2.071 ; blocks_read[3]                                                                                               ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 3.002      ;
; -2.071 ; blocks_read[3]                                                                                               ; write_ram_address[5]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 3.002      ;
; -2.071 ; blocks_read[3]                                                                                               ; write_ram_address[4]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 3.002      ;
; -2.071 ; blocks_read[3]                                                                                               ; write_ram_address[3]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 3.002      ;
; -2.071 ; blocks_read[3]                                                                                               ; write_ram_address[2]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 3.002      ;
; -2.071 ; blocks_read[3]                                                                                               ; write_ram_address[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 3.002      ;
; -2.067 ; ram_process_count[1]                                                                                         ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.069     ; 3.000      ;
; -2.064 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[5]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.076     ; 2.990      ;
; -2.064 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[4]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.076     ; 2.990      ;
; -2.064 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[0]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.076     ; 2.990      ;
; -2.038 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.069     ; 2.971      ;
; -2.038 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.069     ; 2.971      ;
; -1.989 ; ram_process_count[0]                                                                                         ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.069     ; 2.922      ;
; -1.981 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; LED_SDI[0]~reg0       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; clk_system  ; 0.500        ; 2.345      ; 5.068      ;
; -1.973 ; write_ram_address[0]                                                                                         ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.529     ; 2.446      ;
; -1.962 ; write_ram_address[0]                                                                                         ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.529     ; 2.435      ;
; -1.937 ; blocks_read[1]                                                                                               ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 2.868      ;
; -1.937 ; blocks_read[1]                                                                                               ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 2.868      ;
; -1.937 ; blocks_read[1]                                                                                               ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 2.868      ;
; -1.937 ; blocks_read[1]                                                                                               ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 2.868      ;
; -1.937 ; blocks_read[1]                                                                                               ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 2.868      ;
; -1.937 ; blocks_read[1]                                                                                               ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 2.868      ;
; -1.937 ; blocks_read[1]                                                                                               ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 2.868      ;
; -1.937 ; blocks_read[1]                                                                                               ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 2.868      ;
; -1.937 ; blocks_read[1]                                                                                               ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 2.868      ;
; -1.937 ; blocks_read[1]                                                                                               ; write_ram_address[5]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 2.868      ;
; -1.937 ; blocks_read[1]                                                                                               ; write_ram_address[4]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 2.868      ;
; -1.937 ; blocks_read[1]                                                                                               ; write_ram_address[3]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 2.868      ;
; -1.937 ; blocks_read[1]                                                                                               ; write_ram_address[2]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 2.868      ;
; -1.937 ; blocks_read[1]                                                                                               ; write_ram_address[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 2.868      ;
; -1.921 ; blocks_read[2]                                                                                               ; read_length[3]        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 2.852      ;
; -1.921 ; blocks_read[2]                                                                                               ; read_length[0]        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 2.852      ;
; -1.921 ; blocks_read[2]                                                                                               ; read_length[1]        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 2.852      ;
; -1.921 ; blocks_read[2]                                                                                               ; read_length[2]        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 2.852      ;
; -1.911 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.075     ; 2.838      ;
; -1.911 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[10] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.075     ; 2.838      ;
; -1.911 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[7]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.075     ; 2.838      ;
; -1.911 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[3]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.075     ; 2.838      ;
; -1.911 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[2]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.075     ; 2.838      ;
; -1.911 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.075     ; 2.838      ;
; -1.906 ; count_serial[4]                                                                                              ; LED_SDI[0]~reg0       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.066     ; 2.842      ;
; -1.906 ; blocks_read[3]                                                                                               ; read_length[3]        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 2.837      ;
; -1.906 ; blocks_read[3]                                                                                               ; read_length[0]        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 2.837      ;
; -1.906 ; blocks_read[3]                                                                                               ; read_length[1]        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 2.837      ;
; -1.906 ; blocks_read[3]                                                                                               ; read_length[2]        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 2.837      ;
; -1.899 ; blocks_read[2]                                                                                               ; dds_ram_wren          ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.070     ; 2.831      ;
; -1.895 ; blocks_read[2]                                                                                               ; ram_process_count[2]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.071     ; 2.826      ;
; -1.885 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[5]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.076     ; 2.811      ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_dds'                                                                                                                                                                                             ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -2.881 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 4.168      ;
; -2.879 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 4.168      ;
; -2.784 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.262      ; 4.075      ;
; -2.743 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 4.030      ;
; -2.730 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 4.019      ;
; -2.722 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.272      ; 4.023      ;
; -2.688 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.268      ; 3.985      ;
; -2.681 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.267      ; 3.977      ;
; -2.674 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.273      ; 3.976      ;
; -2.643 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 3.930      ;
; -2.636 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.255      ; 3.920      ;
; -2.636 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.263      ; 3.928      ;
; -2.627 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.263      ; 3.919      ;
; -2.615 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.255      ; 3.899      ;
; -2.608 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.254      ; 3.891      ;
; -2.601 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.257      ; 3.887      ;
; -2.599 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.273      ; 3.901      ;
; -2.573 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.272      ; 3.874      ;
; -2.572 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.273      ; 3.874      ;
; -2.565 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.074      ; 3.668      ;
; -2.562 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.266      ; 3.857      ;
; -2.553 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.255      ; 3.837      ;
; -2.553 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.261      ; 3.843      ;
; -2.548 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.261      ; 3.838      ;
; -2.546 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.252      ; 3.827      ;
; -2.542 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.263      ; 3.834      ;
; -2.539 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.268      ; 3.836      ;
; -2.532 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.267      ; 3.828      ;
; -2.526 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.257      ; 3.812      ;
; -2.523 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.255      ; 3.807      ;
; -2.522 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.248      ; 3.799      ;
; -2.517 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.262      ; 3.808      ;
; -2.515 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.251      ; 3.795      ;
; -2.509 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 3.796      ;
; -2.500 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.381      ; 3.910      ;
; -2.490 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.261      ; 3.780      ;
; -2.487 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.263      ; 3.779      ;
; -2.478 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.263      ; 3.770      ;
; -2.462 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.254      ; 3.745      ;
; -2.460 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.266      ; 3.755      ;
; -2.459 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.262      ; 3.750      ;
; -2.451 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.261      ; 3.741      ;
; -2.442 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.256      ; 3.727      ;
; -2.442 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.012     ; 3.422      ;
; -2.438 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.114      ; 3.581      ;
; -2.432 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.403      ; 3.864      ;
; -2.431 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.255      ; 3.715      ;
; -2.427 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.074      ; 3.530      ;
; -2.413 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.256      ; 3.698      ;
; -2.410 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.273      ; 3.712      ;
; -2.408 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 3.697      ;
; -2.408 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.252      ; 3.689      ;
; -2.407 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.255      ; 3.691      ;
; -2.397 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.254      ; 3.680      ;
; -2.393 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.265      ; 3.687      ;
; -2.390 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 3.677      ;
; -2.388 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.257      ; 3.674      ;
; -2.388 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.261      ; 3.678      ;
; -2.387 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.270      ; 3.686      ;
; -2.386 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 3.673      ;
; -2.386 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.266      ; 3.681      ;
; -2.385 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.251      ; 3.665      ;
; -2.384 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.248      ; 3.661      ;
; -2.382 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.254      ; 3.665      ;
; -2.371 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 3.658      ;
; -2.356 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.253      ; 3.638      ;
; -2.353 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 3.642      ;
; -2.351 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.381      ; 3.761      ;
; -2.345 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.253      ; 3.627      ;
; -2.340 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.261      ; 3.630      ;
; -2.335 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 3.622      ;
; -2.334 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.255      ; 3.618      ;
; -2.330 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.403      ; 3.762      ;
; -2.329 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.266      ; 3.624      ;
; -2.328 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.114      ; 3.471      ;
; -2.326 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.251      ; 3.606      ;
; -2.320 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.257      ; 3.606      ;
; -2.312 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.263      ; 3.604      ;
; -2.312 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.268      ; 3.609      ;
; -2.310 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.262      ; 3.601      ;
; -2.306 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.266      ; 3.601      ;
; -2.305 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.255      ; 3.589      ;
; -2.302 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 3.591      ;
; -2.295 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.251      ; 3.575      ;
; -2.284 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 3.571      ;
; -2.273 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.254      ; 3.556      ;
; -2.272 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 3.559      ;
; -2.270 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.252      ; 3.551      ;
; -2.264 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.256      ; 3.549      ;
; -2.264 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.256      ; 3.549      ;
; -2.255 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.255      ; 3.539      ;
; -2.253 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.256      ; 3.538      ;
; -2.251 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 3.540      ;
; -2.249 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.114      ; 3.392      ;
; -2.248 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.254      ; 3.531      ;
; -2.245 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.252      ; 3.526      ;
; -2.243 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.251      ; 3.523      ;
; -2.242 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.255      ; 3.526      ;
; -2.236 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.255      ; 3.520      ;
; -2.236 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.255      ; 3.520      ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'dds_ram_wrclock'                                                                                                                                                                           ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; -2.511 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.063      ; 4.113      ;
; -2.511 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.057      ; 4.107      ;
; -2.511 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.057      ; 4.107      ;
; -2.462 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.060      ; 4.061      ;
; -2.462 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.054      ; 4.055      ;
; -2.462 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.054      ; 4.055      ;
; -2.461 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.063      ; 4.063      ;
; -2.461 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.057      ; 4.057      ;
; -2.461 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.057      ; 4.057      ;
; -2.442 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.063      ; 4.044      ;
; -2.442 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.057      ; 4.038      ;
; -2.442 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.057      ; 4.038      ;
; -2.420 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.073      ; 4.032      ;
; -2.420 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.067      ; 4.026      ;
; -2.420 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.067      ; 4.026      ;
; -2.399 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.057      ; 3.995      ;
; -2.399 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.051      ; 3.989      ;
; -2.399 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.051      ; 3.989      ;
; -2.394 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.070      ; 4.003      ;
; -2.394 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.064      ; 3.997      ;
; -2.394 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.064      ; 3.997      ;
; -2.354 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.048      ; 3.941      ;
; -2.354 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.042      ; 3.935      ;
; -2.354 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.042      ; 3.935      ;
; -2.351 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.054      ; 3.944      ;
; -2.351 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.048      ; 3.938      ;
; -2.351 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.048      ; 3.938      ;
; -2.324 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.063      ; 3.926      ;
; -2.324 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.057      ; 3.920      ;
; -2.324 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.057      ; 3.920      ;
; -2.322 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.051      ; 3.912      ;
; -2.322 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.045      ; 3.906      ;
; -2.322 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.045      ; 3.906      ;
; -2.304 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.050      ; 3.893      ;
; -2.304 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.044      ; 3.887      ;
; -2.304 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.044      ; 3.887      ;
; -2.297 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.058      ; 3.894      ;
; -2.297 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.052      ; 3.888      ;
; -2.297 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.052      ; 3.888      ;
; -2.284 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.060      ; 3.883      ;
; -2.284 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.054      ; 3.877      ;
; -2.284 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.054      ; 3.877      ;
; -2.275 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.060      ; 3.874      ;
; -2.275 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.054      ; 3.868      ;
; -2.275 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.054      ; 3.868      ;
; -2.258 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.064      ; 3.861      ;
; -2.258 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.058      ; 3.855      ;
; -2.258 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.058      ; 3.855      ;
; -2.251 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.062      ; 3.852      ;
; -2.251 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.056      ; 3.846      ;
; -2.251 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.056      ; 3.846      ;
; -2.249 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.072      ; 3.860      ;
; -2.249 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.066      ; 3.854      ;
; -2.249 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.066      ; 3.854      ;
; -2.245 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.065      ; 3.849      ;
; -2.245 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.059      ; 3.843      ;
; -2.245 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.059      ; 3.843      ;
; -2.240 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.064      ; 3.843      ;
; -2.240 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.058      ; 3.837      ;
; -2.240 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.058      ; 3.837      ;
; -2.234 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.063      ; 3.836      ;
; -2.234 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.057      ; 3.830      ;
; -2.234 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.057      ; 3.830      ;
; -2.220 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.063      ; 3.822      ;
; -2.220 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.057      ; 3.816      ;
; -2.220 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.057      ; 3.816      ;
; -2.215 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.062      ; 3.816      ;
; -2.215 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.056      ; 3.810      ;
; -2.215 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.056      ; 3.810      ;
; -2.215 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.063      ; 3.817      ;
; -2.215 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.057      ; 3.811      ;
; -2.215 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.057      ; 3.811      ;
; -2.213 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.053      ; 3.805      ;
; -2.213 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.047      ; 3.799      ;
; -2.213 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.047      ; 3.799      ;
; -2.202 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.060      ; 3.801      ;
; -2.202 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.054      ; 3.795      ;
; -2.202 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.054      ; 3.795      ;
; -2.198 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.054      ; 3.791      ;
; -2.198 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.048      ; 3.785      ;
; -2.198 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.048      ; 3.785      ;
; -2.193 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.073      ; 3.805      ;
; -2.193 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.067      ; 3.799      ;
; -2.193 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.067      ; 3.799      ;
; -2.190 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.055      ; 3.784      ;
; -2.190 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.049      ; 3.778      ;
; -2.190 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.049      ; 3.778      ;
; -2.185 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.075      ; 3.799      ;
; -2.185 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.069      ; 3.793      ;
; -2.185 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.069      ; 3.793      ;
; -2.176 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.074      ; 3.789      ;
; -2.176 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.068      ; 3.783      ;
; -2.176 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.068      ; 3.783      ;
; -2.172 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.058      ; 3.769      ;
; -2.172 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.052      ; 3.763      ;
; -2.172 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.052      ; 3.763      ;
; -2.172 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.057      ; 3.768      ;
; -2.172 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.051      ; 3.762      ;
; -2.172 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.051      ; 3.762      ;
; -2.172 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.051      ; 3.762      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'dds_step_to_next_freq_sampled'                                                                                               ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -1.342 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 2.274      ;
; -1.263 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 2.195      ;
; -1.259 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 2.191      ;
; -1.259 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 2.191      ;
; -1.252 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 2.184      ;
; -1.216 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 2.148      ;
; -1.213 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 2.145      ;
; -1.177 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 2.109      ;
; -1.137 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 2.069      ;
; -1.134 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 2.066      ;
; -1.133 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 2.065      ;
; -1.133 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 2.065      ;
; -1.133 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 2.065      ;
; -1.126 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 2.058      ;
; -1.092 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 2.024      ;
; -1.090 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 2.022      ;
; -1.087 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 2.019      ;
; -1.051 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.983      ;
; -1.048 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.980      ;
; -1.035 ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.967      ;
; -1.024 ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.956      ;
; -1.011 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.943      ;
; -1.008 ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.940      ;
; -1.007 ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.939      ;
; -1.007 ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.939      ;
; -1.007 ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.939      ;
; -1.000 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.932      ;
; -0.966 ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.898      ;
; -0.966 ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.898      ;
; -0.964 ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.896      ;
; -0.961 ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.893      ;
; -0.927 ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.859      ;
; -0.925 ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.857      ;
; -0.922 ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.854      ;
; -0.909 ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.841      ;
; -0.898 ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.830      ;
; -0.886 ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.818      ;
; -0.885 ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.817      ;
; -0.882 ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.814      ;
; -0.881 ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.813      ;
; -0.881 ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.813      ;
; -0.881 ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.813      ;
; -0.879 ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.811      ;
; -0.875 ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.807      ;
; -0.874 ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.806      ;
; -0.840 ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.772      ;
; -0.840 ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.772      ;
; -0.838 ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.770      ;
; -0.835 ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.767      ;
; -0.801 ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.733      ;
; -0.801 ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.733      ;
; -0.799 ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.731      ;
; -0.796 ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.728      ;
; -0.783 ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.715      ;
; -0.772 ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.704      ;
; -0.760 ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.692      ;
; -0.759 ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.691      ;
; -0.757 ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.689      ;
; -0.756 ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.688      ;
; -0.756 ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.688      ;
; -0.755 ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.687      ;
; -0.755 ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.687      ;
; -0.755 ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.687      ;
; -0.749 ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.681      ;
; -0.748 ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.680      ;
; -0.256 ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.188      ;
; -0.252 ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.184      ;
; -0.237 ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.169      ;
; -0.236 ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.168      ;
; -0.235 ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.167      ;
; -0.229 ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.161      ;
; -0.228 ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.160      ;
; -0.217 ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.149      ;
; -0.217 ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.149      ;
; -0.215 ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.147      ;
; -0.214 ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.146      ;
; -0.137 ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 1.069      ;
; 0.162  ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.070     ; 0.770      ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                  ; Launch Clock                                                                                 ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.382 ; clk_system                                                                                   ; clk_system               ; clk_system                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.540      ; 0.693      ;
; 0.094  ; clk_system                                                                                   ; clk_system               ; clk_system                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.540      ; 0.669      ;
; 0.383  ; count[2]                                                                                     ; count[2]                 ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; \process_1:count[0]                                                                          ; \process_1:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.398  ; count[0]                                                                                     ; count[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.684      ;
; 0.398  ; \process_1:count[1]                                                                          ; \process_1:count[1]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.684      ;
; 0.401  ; \process_7:count[2]                                                                          ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.405  ; dac_wr_pin~reg0                                                                              ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405  ; \process_6:main_count[1]                                                                     ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405  ; dds_io_update~reg0                                                                           ; dds_io_update~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.406  ; dds_master_reset~reg0                                                                        ; dds_master_reset~reg0    ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.416  ; \process_7:count[0]                                                                          ; \process_7:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.420  ; \process_6:main_count[0]                                                                     ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.684      ;
; 0.482  ; \process_6:main_amplitude_var[1]                                                             ; dac_out[1]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.746      ;
; 0.482  ; \process_6:main_amplitude_var[3]                                                             ; dac_out[3]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.746      ;
; 0.482  ; \process_6:main_amplitude_var[13]                                                            ; dac_out[13]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.745      ;
; 0.490  ; old_freq[32]                                                                                 ; adder_input[32]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.758      ;
; 0.492  ; old_freq[33]                                                                                 ; adder_input[33]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.492  ; old_freq[38]                                                                                 ; adder_input[38]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 1.186      ;
; 0.493  ; old_freq[3]                                                                                  ; adder_input[3]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.498  ; \process_6:main_amplitude_var[7]                                                             ; dac_out[7]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.762      ;
; 0.499  ; \process_6:main_count[1]                                                                     ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.763      ;
; 0.500  ; old_freq[37]                                                                                 ; adder_input[37]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 1.194      ;
; 0.501  ; old_amp[0]                                                                                   ; amp_adder_input[0]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 1.240      ;
; 0.507  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[60]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.543      ; 1.585      ;
; 0.532  ; old_freq[34]                                                                                 ; adder_input[34]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 1.226      ;
; 0.543  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[55]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 1.622      ;
; 0.556  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[49]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 1.619      ;
; 0.559  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[29]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 1.638      ;
; 0.563  ; adder_input[29]                                                                              ; comparer_dataa2[29]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.577      ; 1.335      ;
; 0.567  ; old_freq[38]                                                                                 ; main_frequency_var[38]   ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.581      ; 1.343      ;
; 0.569  ; adder_input[36]                                                                              ; comparer_dataa2[36]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.577      ; 1.341      ;
; 0.570  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[2]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.958      ; 2.063      ;
; 0.570  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[28]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.518      ; 1.623      ;
; 0.575  ; old_freq[33]                                                                                 ; main_frequency_var[33]   ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.581      ; 1.351      ;
; 0.579  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; amp_comparer_datab1[1]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.507      ; 1.621      ;
; 0.580  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[30]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 1.659      ;
; 0.583  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[28]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 1.662      ;
; 0.586  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[17]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 1.649      ;
; 0.594  ; adder_input[27]                                                                              ; comparer_dataa2[27]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.577      ; 1.366      ;
; 0.601  ; main_amplitude_var[12]                                                                       ; main_amplitude[12]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.868      ;
; 0.606  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[57]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.507      ; 1.648      ;
; 0.620  ; main_frequency[43]                                                                           ; old_freq[43]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.888      ;
; 0.621  ; \process_6:main_amplitude_var[8]                                                             ; dac_out[8]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.884      ;
; 0.623  ; \process_6:main_amplitude_var[12]                                                            ; dac_out[12]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.886      ;
; 0.627  ; \process_6:main_amplitude_var[6]                                                             ; dac_out[6]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.891      ;
; 0.635  ; old_freq[43]                                                                                 ; adder_input[43]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.904      ;
; 0.635  ; \process_7:count[1]                                                                          ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.903      ;
; 0.647  ; \process_6:main_count[0]                                                                     ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.911      ;
; 0.648  ; \process_6:main_count[0]                                                                     ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.912      ;
; 0.649  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[38]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.695      ;
; 0.668  ; old_freq[2]                                                                                  ; adder_input[2]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.936      ;
; 0.668  ; old_amp[1]                                                                                   ; amp_adder_input[1]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 1.407      ;
; 0.669  ; old_freq[34]                                                                                 ; main_frequency_var[34]   ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.581      ; 1.445      ;
; 0.670  ; main_count[3]                                                                                ; main_count[3]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.950      ;
; 0.671  ; \process_6:main_amplitude_var[11]                                                            ; dac_out[11]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.934      ;
; 0.673  ; \process_6:main_amplitude_var[9]                                                             ; dac_out[9]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.936      ;
; 0.676  ; main_count[0]                                                                                ; main_count[0]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.956      ;
; 0.682  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[10]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.728      ;
; 0.688  ; sub_count[1]                                                                                 ; sub_count[1]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.974      ;
; 0.689  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[36]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.507      ; 1.731      ;
; 0.692  ; old_freq[32]                                                                                 ; main_frequency_var[32]   ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.422      ;
; 0.695  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[30]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.507      ; 1.737      ;
; 0.706  ; sub_count[3]                                                                                 ; sub_count[3]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706  ; sub_count[5]                                                                                 ; sub_count[5]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706  ; sub_count[13]                                                                                ; sub_count[13]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; amp_comparer_datab1[7]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.507      ; 1.748      ;
; 0.707  ; sub_count[11]                                                                                ; sub_count[11]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708  ; old_amp[12]                                                                                  ; amp_adder_input[12]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 1.447      ;
; 0.708  ; sub_count[15]                                                                                ; sub_count[15]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708  ; sub_count[6]                                                                                 ; sub_count[6]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708  ; count_delay[3]                                                                               ; count_delay[3]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.972      ;
; 0.708  ; count_delay[13]                                                                              ; count_delay[13]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.972      ;
; 0.709  ; sub_count[7]                                                                                 ; sub_count[7]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709  ; sub_count[9]                                                                                 ; sub_count[9]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709  ; count_delay[5]                                                                               ; count_delay[5]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.973      ;
; 0.709  ; count_delay[11]                                                                              ; count_delay[11]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.973      ;
; 0.710  ; count_delay[1]                                                                               ; count_delay[1]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.974      ;
; 0.711  ; sub_count[2]                                                                                 ; sub_count[2]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.712  ; sub_count[4]                                                                                 ; sub_count[4]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712  ; sub_count[10]                                                                                ; sub_count[10]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712  ; sub_count[12]                                                                                ; sub_count[12]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712  ; sub_count[14]                                                                                ; sub_count[14]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712  ; count_delay[7]                                                                               ; count_delay[7]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.976      ;
; 0.713  ; sub_count[8]                                                                                 ; sub_count[8]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713  ; count_delay[2]                                                                               ; count_delay[2]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.977      ;
; 0.714  ; count_delay[12]                                                                              ; count_delay[12]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.978      ;
; 0.715  ; sub_count[0]                                                                                 ; sub_count[0]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.001      ;
; 0.715  ; count_delay[10]                                                                              ; count_delay[10]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.979      ;
; 0.721  ; main_frequency_var[23]                                                                       ; main_frequency[23]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 1.415      ;
; 0.728  ; old_amp[8]                                                                                   ; amp_adder_input[8]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 1.467      ;
; 0.730  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; amp_comparer_datab1[6]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.924      ; 2.189      ;
; 0.733  ; old_freq[25]                                                                                 ; main_frequency_var[25]   ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.545      ; 1.473      ;
; 0.739  ; count[1]                                                                                     ; count[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.025      ;
; 0.745  ; \process_6:main_count[1]                                                                     ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.009      ;
; 0.748  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[39]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 1.827      ;
; 0.751  ; main_frequency_var[22]                                                                       ; main_frequency[22]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 1.445      ;
; 0.753  ; \process_7:count[0]                                                                          ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.021      ;
; 0.755  ; \process_1:count[0]                                                                          ; \process_1:count[1]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.041      ;
; 0.771  ; main_frequency_var[31]                                                                       ; main_frequency[31]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.038      ;
+--------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_system'                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node               ; Launch Clock                                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.403 ; LED_LE~reg0                                                                                  ; LED_LE~reg0           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; LED_SDI[0]~reg0                                                                              ; LED_SDI[0]~reg0       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; count_serial[1]                                                                              ; count_serial[1]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; count_serial[4]                                                                              ; count_serial[4]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; count_serial[3]                                                                              ; count_serial[3]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; count_serial[2]                                                                              ; count_serial[2]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; fifo_dds_rd_en                                                                               ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; dds_ram_wren                                                                                 ; dds_ram_wren          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; blocks_read[4]                                                                               ; blocks_read[4]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; blocks_read[3]                                                                               ; blocks_read[3]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; blocks_read[1]                                                                               ; blocks_read[1]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; blocks_read[2]                                                                               ; blocks_read[2]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; fifo_dds_rd_clk                                                                              ; fifo_dds_rd_clk       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; ram_process_count[2]                                                                         ; ram_process_count[2]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; ram_process_count[3]                                                                         ; ram_process_count[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 0.669      ;
; 0.418 ; count_serial[0]                                                                              ; count_serial[0]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; blocks_read[0]                                                                               ; blocks_read[0]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.684      ;
; 0.419 ; ram_process_count[0]                                                                         ; ram_process_count[0]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 0.684      ;
; 0.471 ; write_ram_address[14]                                                                        ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 0.736      ;
; 0.520 ; count_serial[1]                                                                              ; count_serial[2]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 0.786      ;
; 0.529 ; ram_process_count[3]                                                                         ; ram_process_count[0]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 0.794      ;
; 0.535 ; ram_process_count[0]                                                                         ; ram_process_count[2]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 0.800      ;
; 0.535 ; ram_process_count[0]                                                                         ; ram_process_count[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 0.800      ;
; 0.674 ; ram_process_count[2]                                                                         ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 0.939      ;
; 0.708 ; write_ram_address[5]                                                                         ; write_ram_address[5]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 0.973      ;
; 0.708 ; write_ram_address[3]                                                                         ; write_ram_address[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 0.973      ;
; 0.709 ; write_ram_address[13]                                                                        ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 0.974      ;
; 0.709 ; write_ram_address[11]                                                                        ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 0.974      ;
; 0.710 ; write_ram_address[1]                                                                         ; write_ram_address[1]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 0.975      ;
; 0.711 ; write_ram_address[6]                                                                         ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 0.976      ;
; 0.712 ; write_ram_address[9]                                                                         ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 0.977      ;
; 0.712 ; write_ram_address[7]                                                                         ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 0.977      ;
; 0.713 ; write_ram_address[2]                                                                         ; write_ram_address[2]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 0.978      ;
; 0.714 ; write_ram_address[12]                                                                        ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 0.979      ;
; 0.714 ; write_ram_address[4]                                                                         ; write_ram_address[4]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 0.979      ;
; 0.715 ; write_ram_address[10]                                                                        ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 0.980      ;
; 0.715 ; write_ram_address[8]                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 0.980      ;
; 0.717 ; write_ram_address[0]                                                                         ; write_ram_address[0]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.089      ; 1.001      ;
; 0.757 ; ram_process_count[1]                                                                         ; ram_process_count[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 1.022      ;
; 0.761 ; ram_process_count[2]                                                                         ; ram_process_count[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 1.026      ;
; 0.764 ; count_serial[0]                                                                              ; count_serial[2]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.030      ;
; 0.775 ; ram_process_count[0]                                                                         ; fifo_dds_rd_clk       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 1.040      ;
; 0.779 ; read_length[3]                                                                               ; blocks_read[0]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.045      ;
; 0.784 ; count_serial[0]                                                                              ; count_serial[1]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.050      ;
; 0.785 ; count_serial[0]                                                                              ; LED_CLK~reg0          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.051      ;
; 0.799 ; ram_process_count[0]                                                                         ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 1.064      ;
; 0.800 ; write_ram_address[8]                                                                         ; dds_ram_wraddress[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.066      ;
; 0.851 ; ram_process_count[3]                                                                         ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 1.116      ;
; 0.853 ; count_serial[1]                                                                              ; LED_LE~reg0           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.119      ;
; 0.853 ; ram_process_count[3]                                                                         ; fifo_dds_rd_clk       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 1.118      ;
; 0.873 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; LED_SDI[0]~reg0       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; clk_system  ; 0.000        ; 2.462      ; 3.790      ;
; 0.896 ; blocks_read[0]                                                                               ; blocks_read[4]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.162      ;
; 0.898 ; blocks_read[3]                                                                               ; blocks_read[4]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.164      ;
; 0.906 ; dds_ram_wrclock                                                                              ; dds_ram_wrclock       ; dds_ram_wrclock                                                                              ; clk_system  ; 0.000        ; 2.446      ; 3.807      ;
; 0.935 ; ram_process_count[1]                                                                         ; ram_process_count[2]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 1.200      ;
; 0.949 ; ram_process_count[1]                                                                         ; fifo_dds_rd_clk       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 1.214      ;
; 0.954 ; dds_ram_wrclock                                                                              ; dds_ram_wrclock       ; dds_ram_wrclock                                                                              ; clk_system  ; -0.500       ; 2.446      ; 3.355      ;
; 0.969 ; count_serial[4]                                                                              ; LED_LE~reg0           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.235      ;
; 0.973 ; blocks_read[0]                                                                               ; blocks_read[1]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.239      ;
; 1.010 ; read_length[0]                                                                               ; blocks_read[0]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.276      ;
; 1.015 ; blocks_read[2]                                                                               ; blocks_read[4]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.281      ;
; 1.024 ; read_length[2]                                                                               ; blocks_read[0]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.290      ;
; 1.030 ; write_ram_address[5]                                                                         ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 1.295      ;
; 1.030 ; write_ram_address[3]                                                                         ; write_ram_address[4]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 1.295      ;
; 1.030 ; write_ram_address[6]                                                                         ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 1.295      ;
; 1.031 ; write_ram_address[13]                                                                        ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 1.296      ;
; 1.031 ; write_ram_address[2]                                                                         ; write_ram_address[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 1.296      ;
; 1.031 ; write_ram_address[11]                                                                        ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 1.296      ;
; 1.032 ; write_ram_address[4]                                                                         ; write_ram_address[5]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 1.297      ;
; 1.032 ; write_ram_address[12]                                                                        ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 1.297      ;
; 1.033 ; write_ram_address[10]                                                                        ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 1.298      ;
; 1.033 ; write_ram_address[8]                                                                         ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 1.298      ;
; 1.034 ; write_ram_address[1]                                                                         ; write_ram_address[2]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 1.299      ;
; 1.036 ; write_ram_address[9]                                                                         ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 1.301      ;
; 1.036 ; write_ram_address[7]                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 1.301      ;
; 1.045 ; write_ram_address[6]                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 1.310      ;
; 1.047 ; write_ram_address[2]                                                                         ; write_ram_address[4]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 1.312      ;
; 1.048 ; write_ram_address[4]                                                                         ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 1.313      ;
; 1.048 ; write_ram_address[12]                                                                        ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 1.313      ;
; 1.049 ; write_ram_address[10]                                                                        ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 1.314      ;
; 1.049 ; write_ram_address[8]                                                                         ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 1.314      ;
; 1.056 ; blocks_read[4]                                                                               ; blocks_read[0]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.322      ;
; 1.091 ; count_serial[4]                                                                              ; count_serial[1]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.357      ;
; 1.101 ; count_serial[1]                                                                              ; LED_CLK~reg0          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.367      ;
; 1.105 ; write_ram_address[6]                                                                         ; dds_ram_wraddress[6]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.066      ; 1.366      ;
; 1.123 ; write_ram_address[3]                                                                         ; write_ram_address[5]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 1.388      ;
; 1.124 ; write_ram_address[11]                                                                        ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 1.389      ;
; 1.124 ; write_ram_address[5]                                                                         ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 1.389      ;
; 1.125 ; count_serial[0]                                                                              ; LED_LE~reg0           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.391      ;
; 1.126 ; write_ram_address[9]                                                                         ; dds_ram_wraddress[9]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.066      ; 1.387      ;
; 1.127 ; blocks_read[1]                                                                               ; blocks_read[4]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.393      ;
; 1.128 ; write_ram_address[1]                                                                         ; write_ram_address[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 1.393      ;
; 1.131 ; write_ram_address[9]                                                                         ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 1.396      ;
; 1.131 ; write_ram_address[7]                                                                         ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 1.396      ;
; 1.134 ; write_ram_address[11]                                                                        ; dds_ram_wraddress[11] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.066      ; 1.395      ;
; 1.145 ; write_ram_address[2]                                                                         ; dds_ram_wraddress[2]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.065      ; 1.405      ;
; 1.146 ; count_serial[2]                                                                              ; LED_CLK~reg0          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.071      ; 1.412      ;
; 1.152 ; write_ram_address[10]                                                                        ; dds_ram_wraddress[10] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.065      ; 1.412      ;
; 1.152 ; write_ram_address[5]                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 1.417      ;
; 1.152 ; write_ram_address[3]                                                                         ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.070      ; 1.417      ;
+-------+----------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'dds_step_to_next_freq_sampled'                                                                                               ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.419 ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 0.684      ;
; 0.709 ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 0.974      ;
; 0.710 ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 0.975      ;
; 0.710 ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 0.975      ;
; 0.711 ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 0.976      ;
; 0.711 ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 0.976      ;
; 0.712 ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 0.977      ;
; 0.712 ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 0.977      ;
; 0.715 ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 0.980      ;
; 0.732 ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 0.997      ;
; 0.733 ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 0.998      ;
; 0.737 ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.002      ;
; 0.740 ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.005      ;
; 1.029 ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.294      ;
; 1.029 ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.294      ;
; 1.030 ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.295      ;
; 1.031 ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.296      ;
; 1.031 ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.296      ;
; 1.033 ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.298      ;
; 1.035 ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.300      ;
; 1.036 ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.301      ;
; 1.036 ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.301      ;
; 1.044 ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.309      ;
; 1.044 ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.309      ;
; 1.045 ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.310      ;
; 1.047 ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.312      ;
; 1.049 ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.314      ;
; 1.055 ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.320      ;
; 1.064 ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.329      ;
; 1.071 ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.336      ;
; 1.124 ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.389      ;
; 1.130 ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.395      ;
; 1.131 ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.396      ;
; 1.131 ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.396      ;
; 1.151 ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.416      ;
; 1.151 ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.416      ;
; 1.153 ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.418      ;
; 1.153 ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.418      ;
; 1.155 ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.420      ;
; 1.157 ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.422      ;
; 1.158 ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.423      ;
; 1.158 ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.423      ;
; 1.166 ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.431      ;
; 1.166 ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.431      ;
; 1.169 ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.434      ;
; 1.171 ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.436      ;
; 1.177 ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.442      ;
; 1.193 ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.458      ;
; 1.246 ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.511      ;
; 1.252 ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.517      ;
; 1.253 ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.518      ;
; 1.273 ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.538      ;
; 1.273 ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.538      ;
; 1.275 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.540      ;
; 1.275 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.540      ;
; 1.279 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.544      ;
; 1.280 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.545      ;
; 1.288 ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.553      ;
; 1.288 ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.553      ;
; 1.291 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.556      ;
; 1.299 ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.564      ;
; 1.315 ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.580      ;
; 1.368 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.633      ;
; 1.374 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.639      ;
; 1.395 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.660      ;
; 1.395 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.660      ;
; 1.397 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.662      ;
; 1.397 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.662      ;
; 1.401 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.666      ;
; 1.410 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.675      ;
; 1.410 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.675      ;
; 1.413 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.678      ;
; 1.496 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.761      ;
; 1.517 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.782      ;
; 1.519 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.784      ;
; 1.523 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.788      ;
; 1.532 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.797      ;
; 1.535 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.070      ; 1.800      ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'dds_ram_wrclock'                                                                                                                                                                           ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.449 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.330      ; 1.529      ;
; 0.456 ; dds_ram_data_in[12]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.337      ; 1.543      ;
; 0.488 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.330      ; 1.568      ;
; 0.493 ; dds_ram_data_in[12]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.334      ; 1.577      ;
; 0.495 ; dds_ram_data_in[6]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.329      ; 1.574      ;
; 0.495 ; dds_ram_data_in[6]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.332      ; 1.577      ;
; 0.495 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.327      ; 1.572      ;
; 0.498 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.326      ; 1.574      ;
; 0.505 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.331      ; 1.586      ;
; 0.511 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.331      ; 1.592      ;
; 0.514 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.324      ; 1.588      ;
; 0.522 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.321      ; 1.593      ;
; 0.522 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.329      ; 1.601      ;
; 0.522 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.332      ; 1.604      ;
; 0.523 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.329      ; 1.602      ;
; 0.527 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.321      ; 1.598      ;
; 0.528 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.330      ; 1.608      ;
; 0.529 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.334      ; 1.613      ;
; 0.529 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.330      ; 1.609      ;
; 0.533 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.318      ; 1.601      ;
; 0.539 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.331      ; 1.620      ;
; 0.543 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.330      ; 1.623      ;
; 0.544 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.329      ; 1.623      ;
; 0.544 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.330      ; 1.624      ;
; 0.545 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.329      ; 1.624      ;
; 0.545 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.318      ; 1.613      ;
; 0.547 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.327      ; 1.624      ;
; 0.547 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.331      ; 1.628      ;
; 0.548 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.324      ; 1.622      ;
; 0.550 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.332      ; 1.632      ;
; 0.552 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.329      ; 1.631      ;
; 0.552 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.331      ; 1.633      ;
; 0.553 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.330      ; 1.633      ;
; 0.555 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.325      ; 1.630      ;
; 0.557 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.337      ; 1.644      ;
; 0.557 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.331      ; 1.638      ;
; 0.558 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.332      ; 1.640      ;
; 0.560 ; dds_ram_data_in[4]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.333      ; 1.643      ;
; 0.561 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.341      ; 1.652      ;
; 0.562 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.331      ; 1.643      ;
; 0.566 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.328      ; 1.644      ;
; 0.568 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.331      ; 1.649      ;
; 0.570 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.326      ; 1.646      ;
; 0.574 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.332      ; 1.656      ;
; 0.575 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.329      ; 1.654      ;
; 0.578 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.339      ; 1.667      ;
; 0.578 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.331      ; 1.659      ;
; 0.580 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.331      ; 1.661      ;
; 0.580 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.328      ; 1.658      ;
; 0.583 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.324      ; 1.657      ;
; 0.586 ; dds_ram_data_in[12]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.339      ; 1.675      ;
; 0.589 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.330      ; 1.669      ;
; 0.590 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.332      ; 1.672      ;
; 0.591 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.328      ; 1.669      ;
; 0.592 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.321      ; 1.663      ;
; 0.593 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.329      ; 1.672      ;
; 0.597 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.329      ; 1.676      ;
; 0.600 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.324      ; 1.674      ;
; 0.602 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.331      ; 1.683      ;
; 0.602 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.331      ; 1.683      ;
; 0.604 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.322      ; 1.676      ;
; 0.610 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.318      ; 1.678      ;
; 0.611 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.329      ; 1.690      ;
; 0.611 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.329      ; 1.690      ;
; 0.612 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.324      ; 1.686      ;
; 0.614 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.330      ; 1.694      ;
; 0.615 ; dds_ram_data_in[7]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.332      ; 1.697      ;
; 0.616 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.321      ; 1.687      ;
; 0.624 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.334      ; 1.708      ;
; 0.626 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.324      ; 1.700      ;
; 0.626 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.321      ; 1.697      ;
; 0.628 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.329      ; 1.707      ;
; 0.631 ; dds_ram_data_in[7]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.327      ; 1.708      ;
; 0.642 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.319      ; 1.711      ;
; 0.642 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.335      ; 1.727      ;
; 0.647 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.327      ; 1.724      ;
; 0.648 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.329      ; 1.727      ;
; 0.649 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.331      ; 1.730      ;
; 0.653 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.336      ; 1.739      ;
; 0.654 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.331      ; 1.735      ;
; 0.658 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.329      ; 1.737      ;
; 0.660 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.336      ; 1.746      ;
; 0.666 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.324      ; 1.740      ;
; 0.671 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.329      ; 1.750      ;
; 0.671 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.335      ; 1.756      ;
; 0.672 ; dds_ram_data_in[4]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.345      ; 1.767      ;
; 0.685 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.340      ; 1.775      ;
; 0.687 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.326      ; 1.763      ;
; 0.691 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.326      ; 1.767      ;
; 0.711 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.325      ; 1.786      ;
; 0.723 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.313      ; 1.786      ;
; 0.728 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.328      ; 1.806      ;
; 0.731 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.316      ; 1.797      ;
; 0.732 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.321      ; 1.803      ;
; 0.736 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.316      ; 1.802      ;
; 0.741 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.323      ; 1.814      ;
; 0.741 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.325      ; 1.816      ;
; 0.755 ; dds_ram_data_in[12]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.338      ; 1.843      ;
; 0.755 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.319      ; 1.824      ;
; 0.770 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.335      ; 1.855      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_dds'                                                                                                                                                                                            ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node         ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.675 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.465      ; 1.400      ;
; 0.702 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.465      ; 1.427      ;
; 0.720 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.465      ; 1.445      ;
; 0.722 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.465      ; 1.447      ;
; 0.723 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.452      ; 1.435      ;
; 0.737 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.452      ; 1.449      ;
; 0.740 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.451      ;
; 0.742 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.450      ;
; 0.742 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.455      ;
; 0.749 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.450      ; 1.459      ;
; 0.751 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.459      ;
; 0.774 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.450      ; 1.484      ;
; 0.783 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.450      ; 1.493      ;
; 0.786 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.494      ;
; 0.790 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.452      ; 1.502      ;
; 0.794 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.462      ; 1.516      ;
; 0.807 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.518      ;
; 0.877 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.452      ; 1.589      ;
; 0.880 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.465      ; 1.605      ;
; 0.892 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.459      ; 1.611      ;
; 0.899 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.608      ; 1.767      ;
; 0.910 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.612      ; 1.782      ;
; 0.911 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.622      ;
; 0.917 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.450      ; 1.627      ;
; 0.919 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.464      ; 1.643      ;
; 0.930 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.450      ; 1.640      ;
; 0.933 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.462      ; 1.655      ;
; 0.934 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.647      ;
; 0.936 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.452      ; 1.648      ;
; 0.940 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.653      ;
; 0.941 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.462      ; 1.663      ;
; 0.952 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.663      ;
; 0.953 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.666      ;
; 0.955 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.463      ; 1.678      ;
; 0.957 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.668      ;
; 0.958 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.671      ;
; 0.959 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.464      ; 1.683      ;
; 0.961 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.450      ; 1.671      ;
; 0.970 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.683      ;
; 0.973 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.462      ; 1.695      ;
; 0.979 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.462      ; 1.701      ;
; 0.983 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.462      ; 1.705      ;
; 0.983 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.462      ; 1.705      ;
; 0.983 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.462      ; 1.705      ;
; 0.984 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.452      ; 1.696      ;
; 0.993 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.462      ; 1.715      ;
; 0.999 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.464      ; 1.723      ;
; 1.003 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.462      ; 1.725      ;
; 1.005 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.462      ; 1.727      ;
; 1.010 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.462      ; 1.732      ;
; 1.013 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.463      ; 1.736      ;
; 1.015 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.452      ; 1.727      ;
; 1.016 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.446      ; 1.722      ;
; 1.018 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.450      ; 1.728      ;
; 1.022 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.735      ;
; 1.026 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.737      ;
; 1.032 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.740      ;
; 1.036 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.744      ;
; 1.037 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.465      ; 1.762      ;
; 1.040 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.462      ; 1.762      ;
; 1.046 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.462      ; 1.768      ;
; 1.050 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.452      ; 1.762      ;
; 1.064 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.775      ;
; 1.066 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.462      ; 1.788      ;
; 1.068 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.779      ;
; 1.074 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.452      ; 1.786      ;
; 1.084 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.797      ;
; 1.084 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.465      ; 1.809      ;
; 1.086 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.462      ; 1.808      ;
; 1.087 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.612      ; 1.959      ;
; 1.099 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.608      ; 1.967      ;
; 1.099 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.450      ; 1.809      ;
; 1.101 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.612      ; 1.973      ;
; 1.104 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.812      ;
; 1.104 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.446      ; 1.810      ;
; 1.107 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.452      ; 1.819      ;
; 1.109 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.462      ; 1.831      ;
; 1.113 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.826      ;
; 1.116 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.452      ; 1.828      ;
; 1.117 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.450      ; 1.827      ;
; 1.142 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.450      ; 1.852      ;
; 1.142 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.455      ; 1.857      ;
; 1.144 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.608      ; 2.012      ;
; 1.144 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.452      ; 1.856      ;
; 1.145 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.446      ; 1.851      ;
; 1.146 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.859      ;
; 1.147 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.612      ; 2.019      ;
; 1.149 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.461      ; 1.870      ;
; 1.151 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.460      ; 1.871      ;
; 1.155 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.462      ; 1.877      ;
; 1.155 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.612      ; 2.027      ;
; 1.159 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.446      ; 1.865      ;
; 1.173 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.450      ; 1.883      ;
; 1.183 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.467      ; 1.910      ;
; 1.190 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.465      ; 1.915      ;
; 1.194 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.452      ; 1.906      ;
; 1.196 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.462      ; 1.918      ;
; 1.198 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.464      ; 1.922      ;
; 1.199 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.464      ; 1.923      ;
; 1.205 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.450      ; 1.915      ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                    ; Launch Clock                                                                                 ; Latch Clock                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.252 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.000        ; 5.531      ; 7.023      ;
; 1.768 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 5.531      ; 7.059      ;
; 2.136 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.000        ; 5.532      ; 7.908      ;
; 2.753 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 5.532      ; 8.045      ;
; 5.067 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.752      ; 7.349      ;
; 5.453 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.753      ; 7.736      ;
; 7.912 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.737      ; 10.179     ;
; 8.374 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.950      ; 10.854     ;
; 8.375 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.685      ; 10.590     ;
; 8.428 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.681      ; 10.639     ;
; 8.432 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.971      ; 10.933     ;
; 8.744 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 3.011      ; 11.285     ;
; 8.750 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.704      ; 10.984     ;
; 9.086 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.737      ; 11.353     ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                    ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                        ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -4.841 ; -9.468        ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; -4.092 ; -2419.086     ;
; clk_system                                                                                   ; -2.986 ; -22.197       ;
; clk_dds                                                                                      ; -1.148 ; -51.846       ;
; dds_ram_wrclock                                                                              ; -0.909 ; -117.099      ;
; dds_step_to_next_freq_sampled                                                                ; -0.156 ; -0.380        ;
+----------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                    ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                        ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 0.007 ; 0.000         ;
; clk_system                                                                                   ; 0.121 ; 0.000         ;
; dds_step_to_next_freq_sampled                                                                ; 0.195 ; 0.000         ;
; dds_ram_wrclock                                                                              ; 0.318 ; 0.000         ;
; clk_dds                                                                                      ; 0.413 ; 0.000         ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.468 ; 0.000         ;
+----------------------------------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                      ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                        ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; dds_ram_wrclock                                                                              ; -1.000 ; -192.000      ;
; clk_system                                                                                   ; -1.000 ; -71.000       ;
; dds_step_to_next_freq_sampled                                                                ; -1.000 ; -12.000       ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.062 ; -0.300        ;
; clk_dds                                                                                      ; 3.209  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 15.743 ; 0.000         ;
+----------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                    ; Launch Clock                                                                                 ; Latch Clock                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.841 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.121      ; 6.104      ;
; -4.703 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.098      ; 5.943      ;
; -4.654 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.279      ; 6.075      ;
; -4.627 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.079      ; 5.755      ;
; -4.585 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.234      ; 5.868      ;
; -4.568 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.084      ; 5.701      ;
; -4.527 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.250      ; 5.919      ;
; -4.309 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.124      ; 5.482      ;
; -3.373 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.110      ; 4.532      ;
; -3.228 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.111      ; 4.481      ;
; -1.980 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.492      ; 4.729      ;
; -1.530 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 1.000        ; 2.492      ; 4.779      ;
; -1.451 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.491      ; 4.106      ;
; -0.942 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 1.000        ; 2.491      ; 4.097      ;
+--------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                           ; Launch Clock                                                                                 ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -4.092 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[5]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.022     ; 4.612      ;
; -3.891 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[20]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.003      ; 4.436      ;
; -3.891 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[22]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.003      ; 4.436      ;
; -3.891 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[16]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.003      ; 4.436      ;
; -3.891 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[18]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.003      ; 4.436      ;
; -3.859 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[17]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.234     ; 4.167      ;
; -3.817 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[0]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.031     ; 4.328      ;
; -3.817 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[3]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.031     ; 4.328      ;
; -3.817 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[2]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.031     ; 4.328      ;
; -3.817 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[1]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.031     ; 4.328      ;
; -3.803 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[21]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.044     ; 4.301      ;
; -3.792 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[5]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.025     ; 4.309      ;
; -3.783 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[3]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.013     ; 4.312      ;
; -3.783 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[7]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.013     ; 4.312      ;
; -3.754 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[30]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.020     ; 4.276      ;
; -3.754 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[26]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.020     ; 4.276      ;
; -3.754 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[27]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.020     ; 4.276      ;
; -3.754 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[24]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.020     ; 4.276      ;
; -3.754 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[28]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.020     ; 4.276      ;
; -3.754 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[23]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.020     ; 4.276      ;
; -3.754 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[19]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.020     ; 4.276      ;
; -3.686 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[31]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.025     ; 4.203      ;
; -3.680 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[25]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.216     ; 4.006      ;
; -3.680 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[8]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.216     ; 4.006      ;
; -3.680 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[9]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.216     ; 4.006      ;
; -3.680 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[14]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.216     ; 4.006      ;
; -3.680 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[15]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.216     ; 4.006      ;
; -3.680 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[11]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.216     ; 4.006      ;
; -3.680 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[10]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.216     ; 4.006      ;
; -3.680 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[13]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.216     ; 4.006      ;
; -3.680 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[12]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.216     ; 4.006      ;
; -3.680 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[1]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.216     ; 4.006      ;
; -3.676 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[29]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.016     ; 4.202      ;
; -3.662 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[26]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.238     ; 3.966      ;
; -3.662 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[27]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.238     ; 3.966      ;
; -3.662 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[10]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.238     ; 3.966      ;
; -3.662 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[11]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.238     ; 3.966      ;
; -3.630 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[16]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.948      ;
; -3.630 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[17]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.948      ;
; -3.630 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[1]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.948      ;
; -3.627 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[4]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.019     ; 4.150      ;
; -3.627 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[2]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.019     ; 4.150      ;
; -3.627 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[0]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.019     ; 4.150      ;
; -3.627 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[6]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.019     ; 4.150      ;
; -3.625 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_phase_var[5]                 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.239     ; 3.928      ;
; -3.625 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_phase_var[4]                 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.239     ; 3.928      ;
; -3.614 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[21]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.932      ;
; -3.614 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[6]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.932      ;
; -3.614 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[7]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.932      ;
; -3.614 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[4]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.932      ;
; -3.614 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[5]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.932      ;
; -3.614 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[0]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.932      ;
; -3.614 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[2]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.932      ;
; -3.614 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[3]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.932      ;
; -3.611 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 4.143      ;
; -3.611 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 4.143      ;
; -3.611 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 4.143      ;
; -3.611 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 4.143      ;
; -3.611 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 4.143      ;
; -3.611 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 4.143      ;
; -3.611 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 4.143      ;
; -3.611 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 4.143      ;
; -3.611 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 4.143      ;
; -3.611 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 4.143      ;
; -3.611 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 4.143      ;
; -3.611 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 4.143      ;
; -3.611 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 4.143      ;
; -3.611 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 4.143      ;
; -3.581 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[4]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.229     ; 3.894      ;
; -3.537 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[10]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.237     ; 3.842      ;
; -3.537 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[11]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.237     ; 3.842      ;
; -3.537 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[26]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.237     ; 3.842      ;
; -3.537 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[27]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.237     ; 3.842      ;
; -3.521 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_phase_var[6]                 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.238     ; 3.825      ;
; -3.521 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_phase_var[8]                 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.238     ; 3.825      ;
; -3.521 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_phase_var[9]                 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.238     ; 3.825      ;
; -3.521 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_phase_var[7]                 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.238     ; 3.825      ;
; -3.519 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[18]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.229     ; 3.832      ;
; -3.519 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[19]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.229     ; 3.832      ;
; -3.510 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[22]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.216     ; 3.836      ;
; -3.510 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[23]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.216     ; 3.836      ;
; -3.509 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[31]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.229     ; 3.822      ;
; -3.509 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[14]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.229     ; 3.822      ;
; -3.509 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[15]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.229     ; 3.822      ;
; -3.509 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[30]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.229     ; 3.822      ;
; -3.503 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[4]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.821      ;
; -3.503 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[5]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.821      ;
; -3.503 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[0]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.821      ;
; -3.503 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[1]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.821      ;
; -3.497 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[2]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.815      ;
; -3.497 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[16]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.815      ;
; -3.497 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[17]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.815      ;
; -3.497 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[20]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.815      ;
; -3.497 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[21]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.815      ;
; -3.496 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[20]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.215     ; 3.823      ;
; -3.496 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[9]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.215     ; 3.823      ;
; -3.496 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[24]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.215     ; 3.823      ;
; -3.496 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[25]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.215     ; 3.823      ;
; -3.481 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[8]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.216     ; 3.807      ;
; -3.481 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[13]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.216     ; 3.807      ;
+--------+----------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_system'                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node               ; Launch Clock                                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.986 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; -0.224     ; 3.739      ;
; -2.944 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; -0.069     ; 3.852      ;
; -2.927 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; -0.219     ; 3.685      ;
; -2.745 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; -0.179     ; 3.543      ;
; -2.368 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; LED_SDI[0]~reg0       ; clk_dds                                                                                      ; clk_system  ; 1.000        ; -0.193     ; 3.152      ;
; -0.773 ; blocks_read[2]                                                                                               ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.724      ;
; -0.767 ; blocks_read[3]                                                                                               ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.718      ;
; -0.696 ; blocks_read[1]                                                                                               ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.647      ;
; -0.672 ; blocks_read[2]                                                                                               ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.034     ; 1.625      ;
; -0.661 ; ram_process_count[2]                                                                                         ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.612      ;
; -0.660 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; LED_SDI[0]~reg0       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; clk_system  ; 0.500        ; 1.188      ; 2.440      ;
; -0.658 ; blocks_read[3]                                                                                               ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.034     ; 1.611      ;
; -0.655 ; ram_process_count[0]                                                                                         ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.606      ;
; -0.618 ; blocks_read[4]                                                                                               ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.569      ;
; -0.585 ; blocks_read[1]                                                                                               ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.034     ; 1.538      ;
; -0.564 ; ram_process_count[1]                                                                                         ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.515      ;
; -0.535 ; count_serial[1]                                                                                              ; LED_SDI[0]~reg0       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.030     ; 1.492      ;
; -0.526 ; blocks_read[0]                                                                                               ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.034     ; 1.479      ;
; -0.519 ; blocks_read[0]                                                                                               ; dds_ram_wrclock       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.470      ;
; -0.508 ; blocks_read[4]                                                                                               ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.034     ; 1.461      ;
; -0.484 ; ram_process_count[2]                                                                                         ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.034     ; 1.437      ;
; -0.481 ; ram_process_count[2]                                                                                         ; dds_ram_wren          ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.034     ; 1.434      ;
; -0.476 ; ram_process_count[3]                                                                                         ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.034     ; 1.429      ;
; -0.460 ; ram_process_count[1]                                                                                         ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.034     ; 1.413      ;
; -0.454 ; read_length[1]                                                                                               ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.034     ; 1.407      ;
; -0.441 ; write_ram_address[0]                                                                                         ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.233     ; 1.195      ;
; -0.436 ; count_serial[3]                                                                                              ; LED_SDI[0]~reg0       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.035     ; 1.388      ;
; -0.428 ; count_serial[4]                                                                                              ; LED_SDI[0]~reg0       ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.030     ; 1.385      ;
; -0.410 ; write_ram_address[0]                                                                                         ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.233     ; 1.164      ;
; -0.399 ; blocks_read[2]                                                                                               ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.350      ;
; -0.399 ; blocks_read[2]                                                                                               ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.350      ;
; -0.399 ; blocks_read[2]                                                                                               ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.350      ;
; -0.399 ; blocks_read[2]                                                                                               ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.350      ;
; -0.399 ; blocks_read[2]                                                                                               ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.350      ;
; -0.399 ; blocks_read[2]                                                                                               ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.350      ;
; -0.399 ; blocks_read[2]                                                                                               ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.350      ;
; -0.399 ; blocks_read[2]                                                                                               ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.350      ;
; -0.399 ; blocks_read[2]                                                                                               ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.350      ;
; -0.399 ; blocks_read[2]                                                                                               ; write_ram_address[5]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.350      ;
; -0.399 ; blocks_read[2]                                                                                               ; write_ram_address[4]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.350      ;
; -0.399 ; blocks_read[2]                                                                                               ; write_ram_address[3]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.350      ;
; -0.399 ; blocks_read[2]                                                                                               ; write_ram_address[2]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.350      ;
; -0.399 ; blocks_read[2]                                                                                               ; write_ram_address[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.350      ;
; -0.394 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.041     ; 1.340      ;
; -0.394 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[10] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.041     ; 1.340      ;
; -0.394 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[7]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.041     ; 1.340      ;
; -0.394 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[3]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.041     ; 1.340      ;
; -0.394 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[2]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.041     ; 1.340      ;
; -0.394 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.041     ; 1.340      ;
; -0.391 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.041     ; 1.337      ;
; -0.391 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[10] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.041     ; 1.337      ;
; -0.391 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[7]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.041     ; 1.337      ;
; -0.391 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[3]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.041     ; 1.337      ;
; -0.391 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[2]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.041     ; 1.337      ;
; -0.391 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.041     ; 1.337      ;
; -0.385 ; blocks_read[3]                                                                                               ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.336      ;
; -0.385 ; blocks_read[3]                                                                                               ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.336      ;
; -0.385 ; blocks_read[3]                                                                                               ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.336      ;
; -0.385 ; blocks_read[3]                                                                                               ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.336      ;
; -0.385 ; blocks_read[3]                                                                                               ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.336      ;
; -0.385 ; blocks_read[3]                                                                                               ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.336      ;
; -0.385 ; blocks_read[3]                                                                                               ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.336      ;
; -0.385 ; blocks_read[3]                                                                                               ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.336      ;
; -0.385 ; blocks_read[3]                                                                                               ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.336      ;
; -0.385 ; blocks_read[3]                                                                                               ; write_ram_address[5]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.336      ;
; -0.385 ; blocks_read[3]                                                                                               ; write_ram_address[4]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.336      ;
; -0.385 ; blocks_read[3]                                                                                               ; write_ram_address[3]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.336      ;
; -0.385 ; blocks_read[3]                                                                                               ; write_ram_address[2]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.336      ;
; -0.385 ; blocks_read[3]                                                                                               ; write_ram_address[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.336      ;
; -0.383 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[5]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.042     ; 1.328      ;
; -0.383 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[4]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.042     ; 1.328      ;
; -0.383 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[0]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.042     ; 1.328      ;
; -0.381 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[5]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.042     ; 1.326      ;
; -0.381 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[4]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.042     ; 1.326      ;
; -0.381 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[0]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.042     ; 1.326      ;
; -0.373 ; write_ram_address[0]                                                                                         ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.233     ; 1.127      ;
; -0.364 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.034     ; 1.317      ;
; -0.364 ; ram_process_count[1]                                                                                         ; dds_ram_wraddress[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.034     ; 1.317      ;
; -0.357 ; ram_process_count[0]                                                                                         ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.034     ; 1.310      ;
; -0.351 ; ram_process_count[0]                                                                                         ; dds_ram_wren          ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.034     ; 1.304      ;
; -0.350 ; blocks_read[2]                                                                                               ; read_length[3]        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.301      ;
; -0.350 ; blocks_read[2]                                                                                               ; read_length[0]        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.301      ;
; -0.350 ; blocks_read[2]                                                                                               ; read_length[1]        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.301      ;
; -0.350 ; blocks_read[2]                                                                                               ; read_length[2]        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.301      ;
; -0.348 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[14] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.034     ; 1.301      ;
; -0.348 ; ram_process_count[2]                                                                                         ; dds_ram_wraddress[13] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.034     ; 1.301      ;
; -0.342 ; write_ram_address[0]                                                                                         ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.233     ; 1.096      ;
; -0.336 ; blocks_read[3]                                                                                               ; read_length[3]        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.287      ;
; -0.336 ; blocks_read[3]                                                                                               ; read_length[0]        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.287      ;
; -0.336 ; blocks_read[3]                                                                                               ; read_length[1]        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.287      ;
; -0.336 ; blocks_read[3]                                                                                               ; read_length[2]        ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.036     ; 1.287      ;
; -0.334 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[12] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.041     ; 1.280      ;
; -0.334 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[10] ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.041     ; 1.280      ;
; -0.334 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[7]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.041     ; 1.280      ;
; -0.334 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[3]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.041     ; 1.280      ;
; -0.334 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[2]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.041     ; 1.280      ;
; -0.334 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[1]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.041     ; 1.280      ;
; -0.321 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[5]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.042     ; 1.266      ;
; -0.321 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[4]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.042     ; 1.266      ;
; -0.321 ; ram_process_count[0]                                                                                         ; dds_ram_wraddress[0]  ; clk_system                                                                                   ; clk_system  ; 1.000        ; -0.042     ; 1.266      ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_dds'                                                                                                                                                                                             ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -1.148 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.002      ; 2.149      ;
; -1.147 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.001     ; 2.145      ;
; -1.133 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.003     ; 2.129      ;
; -1.126 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.001     ; 2.124      ;
; -1.125 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.001      ; 2.125      ;
; -1.073 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.001     ; 2.071      ;
; -1.066 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.004      ; 2.069      ;
; -1.055 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 2.059      ;
; -1.045 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.006      ; 2.050      ;
; -1.015 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.006      ; 2.020      ;
; -0.985 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.004      ; 1.988      ;
; -0.972 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.004      ; 1.975      ;
; -0.968 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.003      ; 1.970      ;
; -0.966 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.003      ; 1.968      ;
; -0.962 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.004     ; 1.957      ;
; -0.958 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.003      ; 1.960      ;
; -0.949 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.001      ; 1.949      ;
; -0.948 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.005     ; 1.942      ;
; -0.945 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.009      ; 1.953      ;
; -0.937 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.001      ; 1.937      ;
; -0.936 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.007     ; 1.928      ;
; -0.935 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.006      ; 1.940      ;
; -0.932 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.009      ; 1.940      ;
; -0.924 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.012      ; 1.935      ;
; -0.903 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.002      ; 1.904      ;
; -0.903 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.002      ; 1.904      ;
; -0.900 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.003      ; 1.902      ;
; -0.898 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.001      ; 1.898      ;
; -0.895 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.001      ; 1.895      ;
; -0.889 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.005     ; 1.883      ;
; -0.887 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.011      ; 1.897      ;
; -0.887 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.000      ; 1.886      ;
; -0.870 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.007     ; 1.862      ;
; -0.867 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 1.871      ;
; -0.866 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.001     ; 1.864      ;
; -0.866 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.006      ; 1.871      ;
; -0.864 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.002     ; 1.861      ;
; -0.864 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.009      ; 1.872      ;
; -0.862 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.011      ; 1.872      ;
; -0.854 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.006      ; 1.859      ;
; -0.851 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.009      ; 1.859      ;
; -0.844 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.004     ; 1.839      ;
; -0.843 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.007      ; 1.849      ;
; -0.842 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 1.846      ;
; -0.836 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.003      ; 1.838      ;
; -0.834 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.001      ; 1.834      ;
; -0.834 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.001      ; 1.834      ;
; -0.830 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.004     ; 1.825      ;
; -0.826 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.001     ; 1.824      ;
; -0.826 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.135     ; 1.668      ;
; -0.825 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.004      ; 1.828      ;
; -0.822 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.001     ; 1.820      ;
; -0.822 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.012      ; 1.833      ;
; -0.822 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.002      ; 1.823      ;
; -0.821 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.004     ; 1.816      ;
; -0.820 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.004      ; 1.823      ;
; -0.819 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.048     ; 1.770      ;
; -0.819 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.008      ; 1.826      ;
; -0.819 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.004      ; 1.822      ;
; -0.816 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.001      ; 1.816      ;
; -0.815 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.007     ; 1.807      ;
; -0.814 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.001      ; 1.814      ;
; -0.810 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.003      ; 1.812      ;
; -0.809 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.005     ; 1.803      ;
; -0.806 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.001     ; 1.804      ;
; -0.805 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.002      ; 1.806      ;
; -0.803 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.003     ; 1.799      ;
; -0.803 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.001     ; 1.801      ;
; -0.802 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.001     ; 1.800      ;
; -0.801 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.002      ; 1.802      ;
; -0.801 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.012      ; 1.812      ;
; -0.798 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.002     ; 1.795      ;
; -0.797 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.004      ; 1.800      ;
; -0.797 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.001     ; 1.795      ;
; -0.796 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.001     ; 1.794      ;
; -0.796 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.009      ; 1.804      ;
; -0.795 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.001      ; 1.795      ;
; -0.795 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.004      ; 1.798      ;
; -0.794 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.003      ; 1.796      ;
; -0.794 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 1.798      ;
; -0.790 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.009      ; 1.798      ;
; -0.788 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.098      ; 1.885      ;
; -0.785 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.002      ; 1.786      ;
; -0.785 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.006      ; 1.790      ;
; -0.784 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.004     ; 1.779      ;
; -0.778 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.048     ; 1.729      ;
; -0.778 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.003     ; 1.774      ;
; -0.775 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.001     ; 1.773      ;
; -0.775 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.076     ; 1.698      ;
; -0.773 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.000      ; 1.772      ;
; -0.773 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.002     ; 1.770      ;
; -0.771 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.001      ; 1.771      ;
; -0.770 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.004      ; 1.773      ;
; -0.768 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.011      ; 1.778      ;
; -0.767 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.000      ; 1.766      ;
; -0.763 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.008      ; 1.770      ;
; -0.763 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.003      ; 1.765      ;
; -0.762 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.006      ; 1.767      ;
; -0.761 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.004     ; 1.756      ;
; -0.761 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.001     ; 1.759      ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'dds_ram_wrclock'                                                                                                                                                                           ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; -0.909 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.626      ; 2.044      ;
; -0.909 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.626      ; 2.044      ;
; -0.908 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.628      ; 2.045      ;
; -0.880 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.635      ; 2.024      ;
; -0.880 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.635      ; 2.024      ;
; -0.879 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.637      ; 2.025      ;
; -0.879 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.620      ; 2.008      ;
; -0.879 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.620      ; 2.008      ;
; -0.878 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.622      ; 2.009      ;
; -0.870 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.631      ; 2.010      ;
; -0.870 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.631      ; 2.010      ;
; -0.869 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.633      ; 2.011      ;
; -0.831 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.626      ; 1.966      ;
; -0.831 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.626      ; 1.966      ;
; -0.830 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.628      ; 1.967      ;
; -0.821 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.624      ; 1.954      ;
; -0.821 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.624      ; 1.954      ;
; -0.820 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.626      ; 1.955      ;
; -0.812 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.638      ; 1.959      ;
; -0.803 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.624      ; 1.936      ;
; -0.803 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.624      ; 1.936      ;
; -0.802 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.626      ; 1.937      ;
; -0.789 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.626      ; 1.924      ;
; -0.789 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.626      ; 1.924      ;
; -0.788 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.628      ; 1.925      ;
; -0.782 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.619      ; 1.910      ;
; -0.782 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.619      ; 1.910      ;
; -0.781 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.621      ; 1.911      ;
; -0.780 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.624      ; 1.913      ;
; -0.780 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.624      ; 1.913      ;
; -0.779 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.626      ; 1.914      ;
; -0.760 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.635      ; 1.904      ;
; -0.760 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.635      ; 1.904      ;
; -0.759 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.629      ; 1.897      ;
; -0.759 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.630      ; 1.898      ;
; -0.759 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.630      ; 1.898      ;
; -0.759 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.629      ; 1.897      ;
; -0.759 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.637      ; 1.905      ;
; -0.759 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.620      ; 1.888      ;
; -0.759 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.620      ; 1.888      ;
; -0.758 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.631      ; 1.898      ;
; -0.758 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.632      ; 1.899      ;
; -0.758 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.622      ; 1.889      ;
; -0.757 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.633      ; 1.899      ;
; -0.754 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.632      ; 1.895      ;
; -0.750 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.631      ; 1.890      ;
; -0.750 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.631      ; 1.890      ;
; -0.749 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.633      ; 1.891      ;
; -0.747 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.624      ; 1.880      ;
; -0.747 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.624      ; 1.880      ;
; -0.746 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.625      ; 1.880      ;
; -0.746 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.625      ; 1.880      ;
; -0.746 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.626      ; 1.881      ;
; -0.745 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.627      ; 1.881      ;
; -0.745 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.617      ; 1.871      ;
; -0.745 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.617      ; 1.871      ;
; -0.744 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.619      ; 1.872      ;
; -0.739 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.626      ; 1.874      ;
; -0.739 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.626      ; 1.874      ;
; -0.738 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.628      ; 1.875      ;
; -0.727 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.622      ; 1.858      ;
; -0.727 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.622      ; 1.858      ;
; -0.727 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.617      ; 1.853      ;
; -0.727 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.617      ; 1.853      ;
; -0.726 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.624      ; 1.859      ;
; -0.726 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.619      ; 1.854      ;
; -0.724 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.621      ; 1.854      ;
; -0.724 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.636      ; 1.869      ;
; -0.724 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.621      ; 1.854      ;
; -0.724 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.636      ; 1.869      ;
; -0.723 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.623      ; 1.855      ;
; -0.723 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.638      ; 1.870      ;
; -0.718 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.628      ; 1.855      ;
; -0.716 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.620      ; 1.845      ;
; -0.716 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.620      ; 1.845      ;
; -0.715 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.622      ; 1.846      ;
; -0.714 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.626      ; 1.849      ;
; -0.711 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.626      ; 1.846      ;
; -0.711 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.626      ; 1.846      ;
; -0.710 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.635      ; 1.854      ;
; -0.710 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.635      ; 1.854      ;
; -0.710 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.628      ; 1.847      ;
; -0.709 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.626      ; 1.844      ;
; -0.709 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.626      ; 1.844      ;
; -0.709 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.637      ; 1.855      ;
; -0.709 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.620      ; 1.838      ;
; -0.709 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.620      ; 1.838      ;
; -0.708 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.628      ; 1.845      ;
; -0.708 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.622      ; 1.839      ;
; -0.706 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.621      ; 1.836      ;
; -0.706 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.621      ; 1.836      ;
; -0.705 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.623      ; 1.837      ;
; -0.700 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.631      ; 1.840      ;
; -0.700 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.631      ; 1.840      ;
; -0.699 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.618      ; 1.826      ;
; -0.699 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.618      ; 1.826      ;
; -0.699 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.633      ; 1.841      ;
; -0.698 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.620      ; 1.827      ;
; -0.697 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.622      ; 1.828      ;
; -0.697 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.628      ; 1.834      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'dds_step_to_next_freq_sampled'                                                                                               ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.156 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.108      ;
; -0.108 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.060      ;
; -0.107 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.059      ;
; -0.092 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.044      ;
; -0.088 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.040      ;
; -0.084 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.036      ;
; -0.078 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.030      ;
; -0.078 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.030      ;
; -0.040 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.992      ;
; -0.039 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.991      ;
; -0.039 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.991      ;
; -0.024 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.976      ;
; -0.020 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.972      ;
; -0.020 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.972      ;
; -0.020 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.972      ;
; -0.016 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.968      ;
; -0.010 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.962      ;
; -0.010 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.962      ;
; -0.010 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.962      ;
; 0.016  ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.936      ;
; 0.028  ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.924      ;
; 0.029  ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.923      ;
; 0.029  ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.923      ;
; 0.044  ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.908      ;
; 0.044  ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.908      ;
; 0.046  ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.906      ;
; 0.048  ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.904      ;
; 0.048  ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.904      ;
; 0.048  ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.904      ;
; 0.048  ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.904      ;
; 0.052  ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.900      ;
; 0.058  ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.894      ;
; 0.058  ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.894      ;
; 0.058  ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.894      ;
; 0.084  ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.868      ;
; 0.093  ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.859      ;
; 0.096  ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.856      ;
; 0.096  ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.856      ;
; 0.097  ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.855      ;
; 0.097  ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.855      ;
; 0.112  ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.840      ;
; 0.112  ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.840      ;
; 0.112  ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.840      ;
; 0.114  ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.838      ;
; 0.116  ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.836      ;
; 0.116  ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.836      ;
; 0.116  ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.836      ;
; 0.116  ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.836      ;
; 0.120  ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.832      ;
; 0.126  ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.826      ;
; 0.126  ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.826      ;
; 0.126  ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.826      ;
; 0.126  ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.826      ;
; 0.152  ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.800      ;
; 0.164  ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.788      ;
; 0.164  ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.788      ;
; 0.165  ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.787      ;
; 0.165  ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.787      ;
; 0.165  ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.787      ;
; 0.182  ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.770      ;
; 0.194  ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.758      ;
; 0.194  ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.758      ;
; 0.194  ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.758      ;
; 0.194  ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.758      ;
; 0.194  ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.758      ;
; 0.386  ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.566      ;
; 0.388  ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.564      ;
; 0.400  ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.552      ;
; 0.400  ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.552      ;
; 0.400  ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.552      ;
; 0.400  ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.552      ;
; 0.400  ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.552      ;
; 0.409  ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.543      ;
; 0.409  ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.543      ;
; 0.409  ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.543      ;
; 0.412  ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.540      ;
; 0.445  ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.507      ;
; 0.593  ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.359      ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                  ; Launch Clock                                                                                 ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.007 ; clk_system                                                                                   ; clk_system               ; clk_system                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.011      ; 0.307      ;
; 0.178 ; \process_1:count[0]                                                                          ; \process_1:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; count[2]                                                                                     ; count[2]                 ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.185 ; \process_1:count[1]                                                                          ; \process_1:count[1]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; \process_7:count[2]                                                                          ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; dac_wr_pin~reg0                                                                              ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; \process_6:main_count[1]                                                                     ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; dds_io_update~reg0                                                                           ; dds_io_update~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; count[0]                                                                                     ; count[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; dds_master_reset~reg0                                                                        ; dds_master_reset~reg0    ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.192 ; \process_7:count[0]                                                                          ; \process_7:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; \process_6:main_count[0]                                                                     ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.195 ; \process_6:main_amplitude_var[1]                                                             ; dac_out[1]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.318      ;
; 0.196 ; \process_6:main_amplitude_var[3]                                                             ; dac_out[3]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.319      ;
; 0.196 ; \process_6:main_amplitude_var[13]                                                            ; dac_out[13]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.318      ;
; 0.203 ; old_freq[32]                                                                                 ; adder_input[32]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.205 ; old_freq[33]                                                                                 ; adder_input[33]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; \process_6:main_amplitude_var[7]                                                             ; dac_out[7]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.328      ;
; 0.206 ; old_freq[3]                                                                                  ; adder_input[3]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; \process_6:main_count[1]                                                                     ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.328      ;
; 0.233 ; old_freq[38]                                                                                 ; adder_input[38]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.541      ;
; 0.234 ; old_freq[37]                                                                                 ; adder_input[37]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.542      ;
; 0.237 ; old_amp[0]                                                                                   ; amp_adder_input[0]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.559      ;
; 0.246 ; old_freq[34]                                                                                 ; adder_input[34]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.554      ;
; 0.253 ; main_amplitude_var[12]                                                                       ; main_amplitude[12]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.260 ; \process_6:main_amplitude_var[12]                                                            ; dac_out[12]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.382      ;
; 0.260 ; \process_6:main_amplitude_var[8]                                                             ; dac_out[8]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.382      ;
; 0.262 ; \process_6:main_amplitude_var[6]                                                             ; dac_out[6]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.385      ;
; 0.263 ; adder_input[36]                                                                              ; comparer_dataa2[36]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 0.594      ;
; 0.264 ; main_frequency[43]                                                                           ; old_freq[43]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.385      ;
; 0.266 ; adder_input[29]                                                                              ; comparer_dataa2[29]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 0.597      ;
; 0.267 ; old_freq[38]                                                                                 ; main_frequency_var[38]   ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.601      ;
; 0.267 ; old_freq[33]                                                                                 ; main_frequency_var[33]   ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.601      ;
; 0.267 ; old_freq[43]                                                                                 ; adder_input[43]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.389      ;
; 0.271 ; \process_6:main_count[0]                                                                     ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.393      ;
; 0.272 ; \process_7:count[1]                                                                          ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.394      ;
; 0.272 ; \process_6:main_count[0]                                                                     ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.394      ;
; 0.276 ; \process_6:main_amplitude_var[11]                                                            ; dac_out[11]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.398      ;
; 0.277 ; adder_input[27]                                                                              ; comparer_dataa2[27]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 0.608      ;
; 0.277 ; main_count[3]                                                                                ; main_count[3]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.407      ;
; 0.277 ; \process_6:main_amplitude_var[9]                                                             ; dac_out[9]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.399      ;
; 0.278 ; old_freq[2]                                                                                  ; adder_input[2]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.280 ; main_count[0]                                                                                ; main_count[0]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.410      ;
; 0.297 ; sub_count[1]                                                                                 ; sub_count[1]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.301 ; count_delay[3]                                                                               ; count_delay[3]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.424      ;
; 0.301 ; count_delay[13]                                                                              ; count_delay[13]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.424      ;
; 0.302 ; count_delay[1]                                                                               ; count_delay[1]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; count_delay[5]                                                                               ; count_delay[5]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; count_delay[11]                                                                              ; count_delay[11]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.425      ;
; 0.303 ; sub_count[15]                                                                                ; sub_count[15]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; count_delay[2]                                                                               ; count_delay[2]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; count_delay[7]                                                                               ; count_delay[7]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.426      ;
; 0.304 ; sub_count[3]                                                                                 ; sub_count[3]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sub_count[5]                                                                                 ; sub_count[5]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sub_count[11]                                                                                ; sub_count[11]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sub_count[13]                                                                                ; sub_count[13]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; count_delay[12]                                                                              ; count_delay[12]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; count_delay[10]                                                                              ; count_delay[10]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.427      ;
; 0.305 ; sub_count[6]                                                                                 ; sub_count[6]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sub_count[7]                                                                                 ; sub_count[7]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sub_count[9]                                                                                 ; sub_count[9]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; sub_count[2]                                                                                 ; sub_count[2]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sub_count[4]                                                                                 ; sub_count[4]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sub_count[8]                                                                                 ; sub_count[8]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sub_count[14]                                                                                ; sub_count[14]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; sub_count[10]                                                                                ; sub_count[10]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; sub_count[12]                                                                                ; sub_count[12]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.309 ; sub_count[0]                                                                                 ; sub_count[0]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.437      ;
; 0.312 ; old_amp[12]                                                                                  ; amp_adder_input[12]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.634      ;
; 0.319 ; old_amp[8]                                                                                   ; amp_adder_input[8]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.641      ;
; 0.319 ; \process_6:main_count[1]                                                                     ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.441      ;
; 0.321 ; main_frequency_var[31]                                                                       ; main_frequency[31]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.441      ;
; 0.322 ; old_freq[32]                                                                                 ; main_frequency_var[32]   ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.642      ;
; 0.324 ; count[1]                                                                                     ; count[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.452      ;
; 0.324 ; old_freq[34]                                                                                 ; main_frequency_var[34]   ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.658      ;
; 0.325 ; main_frequency_var[23]                                                                       ; main_frequency[23]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.630      ;
; 0.327 ; \process_7:count[0]                                                                          ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.449      ;
; 0.327 ; old_amp[1]                                                                                   ; amp_adder_input[1]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.649      ;
; 0.331 ; \process_1:count[0]                                                                          ; \process_1:count[1]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.460      ;
; 0.331 ; \process_6:main_amplitude_var[4]                                                             ; dac_out[4]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.454      ;
; 0.333 ; \process_6:main_amplitude_var[10]                                                            ; dac_out[10]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.455      ;
; 0.338 ; main_amplitude[8]                                                                            ; old_amp[8]               ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.459      ;
; 0.339 ; main_amplitude[5]                                                                            ; old_amp[5]               ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.460      ;
; 0.342 ; adder_input[13]                                                                              ; comparer_dataa2[13]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.482      ;
; 0.343 ; adder_input[21]                                                                              ; comparer_dataa2[21]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.483      ;
; 0.344 ; adder_input[17]                                                                              ; comparer_dataa2[17]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.484      ;
; 0.344 ; main_count[2]                                                                                ; main_count[2]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.474      ;
; 0.345 ; adder_input[7]                                                                               ; comparer_dataa2[7]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.485      ;
; 0.347 ; main_frequency_var[22]                                                                       ; main_frequency[22]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.652      ;
; 0.347 ; old_amp[11]                                                                                  ; main_amplitude_var[11]   ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.675      ;
; 0.350 ; \process_7:count[4]                                                                          ; \process_7:count[4]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.472      ;
; 0.350 ; main_amplitude[7]                                                                            ; old_amp[7]               ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.471      ;
; 0.353 ; \process_7:count[4]                                                                          ; clk_system               ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.475      ;
; 0.353 ; main_amplitude[10]                                                                           ; old_amp[10]              ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.474      ;
; 0.357 ; adder_input[16]                                                                              ; comparer_dataa2[16]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.497      ;
; 0.357 ; adder_input[18]                                                                              ; comparer_dataa2[18]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.497      ;
; 0.359 ; adder_input[19]                                                                              ; comparer_dataa2[19]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.499      ;
; 0.359 ; adder_input[22]                                                                              ; comparer_dataa2[22]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.499      ;
; 0.360 ; old_freq[25]                                                                                 ; main_frequency_var[25]   ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.683      ;
; 0.362 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[60]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 0.663      ;
+-------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_system'                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node               ; Launch Clock                                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.121 ; dds_ram_wrclock                                                                              ; dds_ram_wrclock       ; dds_ram_wrclock                                                                              ; clk_system  ; 0.000        ; 1.242      ; 1.572      ;
; 0.187 ; fifo_dds_rd_clk                                                                              ; fifo_dds_rd_clk       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_dds_rd_en                                                                               ; fifo_dds_rd_en        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; dds_ram_wren                                                                                 ; dds_ram_wren          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; blocks_read[4]                                                                               ; blocks_read[4]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; blocks_read[3]                                                                               ; blocks_read[3]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; blocks_read[1]                                                                               ; blocks_read[1]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; blocks_read[2]                                                                               ; blocks_read[2]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram_process_count[2]                                                                         ; ram_process_count[2]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram_process_count[3]                                                                         ; ram_process_count[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; LED_SDI[0]~reg0                                                                              ; LED_SDI[0]~reg0       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; count_serial[3]                                                                              ; count_serial[3]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; LED_LE~reg0                                                                                  ; LED_LE~reg0           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; count_serial[1]                                                                              ; count_serial[1]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; count_serial[4]                                                                              ; count_serial[4]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; count_serial[2]                                                                              ; count_serial[2]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.034      ; 0.307      ;
; 0.194 ; ram_process_count[0]                                                                         ; ram_process_count[0]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; blocks_read[0]                                                                               ; blocks_read[0]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; count_serial[0]                                                                              ; count_serial[0]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.034      ; 0.314      ;
; 0.204 ; write_ram_address[14]                                                                        ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.324      ;
; 0.225 ; ram_process_count[3]                                                                         ; ram_process_count[0]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.345      ;
; 0.234 ; count_serial[1]                                                                              ; count_serial[2]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.034      ; 0.352      ;
; 0.239 ; ram_process_count[0]                                                                         ; ram_process_count[2]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.359      ;
; 0.239 ; ram_process_count[0]                                                                         ; ram_process_count[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.359      ;
; 0.273 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; LED_SDI[0]~reg0       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; clk_system  ; 0.000        ; 1.248      ; 1.730      ;
; 0.295 ; ram_process_count[2]                                                                         ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.415      ;
; 0.305 ; write_ram_address[13]                                                                        ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; write_ram_address[11]                                                                        ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; write_ram_address[5]                                                                         ; write_ram_address[5]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; write_ram_address[3]                                                                         ; write_ram_address[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; write_ram_address[1]                                                                         ; write_ram_address[1]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; write_ram_address[9]                                                                         ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; write_ram_address[7]                                                                         ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; write_ram_address[6]                                                                         ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; write_ram_address[8]                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; write_ram_address[4]                                                                         ; write_ram_address[4]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; write_ram_address[2]                                                                         ; write_ram_address[2]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; write_ram_address[12]                                                                        ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; write_ram_address[10]                                                                        ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; write_ram_address[0]                                                                         ; write_ram_address[0]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.044      ; 0.437      ;
; 0.333 ; ram_process_count[2]                                                                         ; ram_process_count[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.453      ;
; 0.335 ; ram_process_count[1]                                                                         ; ram_process_count[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.455      ;
; 0.336 ; write_ram_address[8]                                                                         ; dds_ram_wraddress[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.456      ;
; 0.340 ; count_serial[0]                                                                              ; count_serial[2]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.034      ; 0.458      ;
; 0.342 ; ram_process_count[0]                                                                         ; fifo_dds_rd_clk       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.462      ;
; 0.344 ; count_serial[0]                                                                              ; count_serial[1]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.034      ; 0.462      ;
; 0.346 ; read_length[3]                                                                               ; blocks_read[0]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.466      ;
; 0.348 ; count_serial[0]                                                                              ; LED_CLK~reg0          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.034      ; 0.466      ;
; 0.354 ; ram_process_count[0]                                                                         ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.474      ;
; 0.379 ; ram_process_count[3]                                                                         ; ram_process_count[1]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.499      ;
; 0.381 ; ram_process_count[3]                                                                         ; fifo_dds_rd_clk       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.501      ;
; 0.382 ; count_serial[1]                                                                              ; LED_LE~reg0           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.034      ; 0.500      ;
; 0.382 ; blocks_read[3]                                                                               ; blocks_read[4]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.502      ;
; 0.385 ; blocks_read[0]                                                                               ; blocks_read[4]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.505      ;
; 0.397 ; ram_process_count[1]                                                                         ; fifo_dds_rd_clk       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.517      ;
; 0.407 ; ram_process_count[1]                                                                         ; ram_process_count[2]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.527      ;
; 0.422 ; blocks_read[0]                                                                               ; blocks_read[1]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.542      ;
; 0.430 ; count_serial[4]                                                                              ; LED_LE~reg0           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.034      ; 0.548      ;
; 0.439 ; blocks_read[2]                                                                               ; blocks_read[4]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.559      ;
; 0.446 ; read_length[2]                                                                               ; blocks_read[0]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.566      ;
; 0.454 ; write_ram_address[13]                                                                        ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; write_ram_address[5]                                                                         ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; write_ram_address[3]                                                                         ; write_ram_address[4]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; write_ram_address[1]                                                                         ; write_ram_address[2]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; write_ram_address[11]                                                                        ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; write_ram_address[7]                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; write_ram_address[9]                                                                         ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; blocks_read[4]                                                                               ; blocks_read[0]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; read_length[0]                                                                               ; blocks_read[0]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.577      ;
; 0.464 ; write_ram_address[6]                                                                         ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; write_ram_address[4]                                                                         ; write_ram_address[5]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; write_ram_address[2]                                                                         ; write_ram_address[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; write_ram_address[8]                                                                         ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; write_ram_address[12]                                                                        ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; write_ram_address[10]                                                                        ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; write_ram_address[6]                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; write_ram_address[4]                                                                         ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; write_ram_address[2]                                                                         ; write_ram_address[4]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; write_ram_address[8]                                                                         ; write_ram_address[10] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; write_ram_address[12]                                                                        ; write_ram_address[14] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; write_ram_address[10]                                                                        ; write_ram_address[12] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.589      ;
; 0.484 ; count_serial[4]                                                                              ; count_serial[1]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.034      ; 0.602      ;
; 0.494 ; blocks_read[1]                                                                               ; blocks_read[4]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.614      ;
; 0.497 ; count_serial[0]                                                                              ; LED_LE~reg0           ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.034      ; 0.615      ;
; 0.500 ; write_ram_address[14]                                                                        ; dds_ram_wraddress[14] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.038      ; 0.622      ;
; 0.507 ; count_serial[2]                                                                              ; count_serial[4]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.034      ; 0.625      ;
; 0.512 ; count_serial[2]                                                                              ; count_serial[1]       ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.034      ; 0.630      ;
; 0.515 ; write_ram_address[13]                                                                        ; dds_ram_wraddress[13] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.038      ; 0.637      ;
; 0.517 ; write_ram_address[5]                                                                         ; write_ram_address[7]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; write_ram_address[3]                                                                         ; write_ram_address[5]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; write_ram_address[1]                                                                         ; write_ram_address[3]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; write_ram_address[11]                                                                        ; write_ram_address[13] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; count_serial[1]                                                                              ; LED_CLK~reg0          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.034      ; 0.636      ;
; 0.518 ; write_ram_address[7]                                                                         ; write_ram_address[9]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; write_ram_address[9]                                                                         ; write_ram_address[11] ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; count_serial[2]                                                                              ; LED_CLK~reg0          ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.034      ; 0.637      ;
; 0.520 ; read_length[3]                                                                               ; blocks_read[2]        ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; write_ram_address[5]                                                                         ; write_ram_address[8]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; write_ram_address[3]                                                                         ; write_ram_address[6]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; write_ram_address[1]                                                                         ; write_ram_address[4]  ; clk_system                                                                                   ; clk_system  ; 0.000        ; 0.036      ; 0.640      ;
+-------+----------------------------------------------------------------------------------------------+-----------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'dds_step_to_next_freq_sampled'                                                                                               ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.195 ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.314      ;
; 0.306 ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.427      ;
; 0.309 ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.428      ;
; 0.309 ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.428      ;
; 0.313 ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.432      ;
; 0.313 ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.432      ;
; 0.320 ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.439      ;
; 0.324 ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.443      ;
; 0.455 ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.575      ;
; 0.457 ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.576      ;
; 0.465 ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.584      ;
; 0.466 ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.585      ;
; 0.467 ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.586      ;
; 0.468 ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.587      ;
; 0.469 ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.588      ;
; 0.470 ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.589      ;
; 0.473 ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.592      ;
; 0.478 ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.597      ;
; 0.481 ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.600      ;
; 0.518 ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.637      ;
; 0.519 ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.638      ;
; 0.519 ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.638      ;
; 0.520 ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.639      ;
; 0.521 ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.640      ;
; 0.522 ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.641      ;
; 0.522 ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.641      ;
; 0.523 ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.642      ;
; 0.531 ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.650      ;
; 0.531 ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.650      ;
; 0.532 ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.651      ;
; 0.533 ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.652      ;
; 0.534 ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.653      ;
; 0.534 ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.653      ;
; 0.535 ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.654      ;
; 0.536 ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.655      ;
; 0.544 ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.663      ;
; 0.547 ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.666      ;
; 0.584 ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.703      ;
; 0.585 ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.704      ;
; 0.585 ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.704      ;
; 0.587 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.706      ;
; 0.588 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.707      ;
; 0.588 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.707      ;
; 0.597 ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.716      ;
; 0.597 ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.716      ;
; 0.598 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.717      ;
; 0.600 ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.719      ;
; 0.600 ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.719      ;
; 0.601 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.720      ;
; 0.610 ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.729      ;
; 0.613 ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.732      ;
; 0.650 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.769      ;
; 0.651 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.770      ;
; 0.653 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.772      ;
; 0.654 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.773      ;
; 0.663 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.782      ;
; 0.663 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.782      ;
; 0.664 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.783      ;
; 0.666 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.785      ;
; 0.666 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.785      ;
; 0.667 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.786      ;
; 0.717 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.836      ;
; 0.720 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.839      ;
; 0.729 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.848      ;
; 0.730 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.849      ;
; 0.732 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.851      ;
; 0.733 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.852      ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'dds_ram_wrclock'                                                                                                                                                                           ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.318 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.772      ; 0.714      ;
; 0.319 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.771      ; 0.714      ;
; 0.327 ; dds_ram_data_in[12]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.772      ; 0.723      ;
; 0.331 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.773      ; 0.728      ;
; 0.332 ; dds_ram_data_in[6]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.773      ; 0.729      ;
; 0.336 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.773      ; 0.733      ;
; 0.342 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.769      ; 0.735      ;
; 0.344 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.766      ; 0.734      ;
; 0.345 ; dds_ram_data_in[6]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.770      ; 0.739      ;
; 0.345 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.770      ; 0.739      ;
; 0.346 ; dds_ram_data_in[12]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.771      ; 0.741      ;
; 0.346 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.769      ; 0.739      ;
; 0.350 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.771      ; 0.745      ;
; 0.351 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.772      ; 0.747      ;
; 0.352 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.771      ; 0.747      ;
; 0.354 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.764      ; 0.742      ;
; 0.355 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.779      ; 0.758      ;
; 0.355 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.768      ; 0.747      ;
; 0.356 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.774      ; 0.754      ;
; 0.357 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.774      ; 0.755      ;
; 0.359 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.772      ; 0.755      ;
; 0.360 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.773      ; 0.757      ;
; 0.360 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.773      ; 0.757      ;
; 0.363 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.763      ; 0.750      ;
; 0.364 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.772      ; 0.760      ;
; 0.365 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.771      ; 0.760      ;
; 0.365 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.763      ; 0.752      ;
; 0.366 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.773      ; 0.763      ;
; 0.367 ; dds_ram_data_in[4]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.773      ; 0.764      ;
; 0.367 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.773      ; 0.764      ;
; 0.368 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.772      ; 0.764      ;
; 0.369 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.766      ; 0.759      ;
; 0.369 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.774      ; 0.767      ;
; 0.370 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.772      ; 0.766      ;
; 0.370 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.773      ; 0.767      ;
; 0.371 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.773      ; 0.768      ;
; 0.372 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.770      ; 0.766      ;
; 0.372 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.773      ; 0.769      ;
; 0.372 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.768      ; 0.764      ;
; 0.374 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.773      ; 0.771      ;
; 0.377 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.773      ; 0.774      ;
; 0.377 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.774      ; 0.775      ;
; 0.378 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.769      ; 0.771      ;
; 0.378 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.773      ; 0.775      ;
; 0.379 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.774      ; 0.777      ;
; 0.379 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.773      ; 0.776      ;
; 0.380 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.772      ; 0.776      ;
; 0.382 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.770      ; 0.776      ;
; 0.383 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.770      ; 0.777      ;
; 0.384 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.771      ; 0.779      ;
; 0.386 ; dds_ram_data_in[12]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.774      ; 0.784      ;
; 0.387 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.772      ; 0.783      ;
; 0.387 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.766      ; 0.777      ;
; 0.387 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.768      ; 0.779      ;
; 0.388 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.771      ; 0.783      ;
; 0.388 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.774      ; 0.786      ;
; 0.389 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.765      ; 0.778      ;
; 0.390 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.770      ; 0.784      ;
; 0.392 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.771      ; 0.787      ;
; 0.392 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.773      ; 0.789      ;
; 0.393 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.771      ; 0.788      ;
; 0.395 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.767      ; 0.786      ;
; 0.396 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.770      ; 0.790      ;
; 0.399 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.762      ; 0.785      ;
; 0.399 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.772      ; 0.795      ;
; 0.401 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.763      ; 0.788      ;
; 0.402 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.767      ; 0.793      ;
; 0.405 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.770      ; 0.799      ;
; 0.405 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.765      ; 0.794      ;
; 0.408 ; dds_ram_data_in[7]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.772      ; 0.804      ;
; 0.408 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.767      ; 0.799      ;
; 0.413 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.762      ; 0.799      ;
; 0.414 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.771      ; 0.809      ;
; 0.415 ; dds_ram_data_in[7]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.769      ; 0.808      ;
; 0.415 ; dds_ram_data_in[4]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.783      ; 0.822      ;
; 0.417 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.772      ; 0.813      ;
; 0.418 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.772      ; 0.814      ;
; 0.421 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.771      ; 0.816      ;
; 0.421 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.770      ; 0.815      ;
; 0.423 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.772      ; 0.819      ;
; 0.425 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.772      ; 0.821      ;
; 0.427 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.768      ; 0.819      ;
; 0.429 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.769      ; 0.822      ;
; 0.429 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.767      ; 0.820      ;
; 0.431 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.772      ; 0.827      ;
; 0.434 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.768      ; 0.826      ;
; 0.435 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.771      ; 0.830      ;
; 0.444 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.777      ; 0.845      ;
; 0.446 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.770      ; 0.840      ;
; 0.448 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.760      ; 0.832      ;
; 0.452 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.757      ; 0.833      ;
; 0.455 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.760      ; 0.839      ;
; 0.458 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.763      ; 0.845      ;
; 0.461 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.769      ; 0.854      ;
; 0.464 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.764      ; 0.852      ;
; 0.466 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.762      ; 0.852      ;
; 0.468 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.776      ; 0.868      ;
; 0.473 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.774      ; 0.871      ;
; 0.473 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.772      ; 0.869      ;
; 0.473 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.777      ; 0.874      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_dds'                                                                                                                                                                                            ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node         ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.413 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.659      ;
; 0.419 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.658      ;
; 0.420 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.659      ;
; 0.423 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.669      ;
; 0.429 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.675      ;
; 0.430 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.676      ;
; 0.433 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.672      ;
; 0.435 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.675      ;
; 0.436 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.101      ; 0.671      ;
; 0.442 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.679      ;
; 0.444 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.101      ; 0.679      ;
; 0.445 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.682      ;
; 0.450 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.689      ;
; 0.456 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.702      ;
; 0.460 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.697      ;
; 0.462 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.101      ; 0.697      ;
; 0.463 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.702      ;
; 0.473 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.229      ; 0.836      ;
; 0.478 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.224      ; 0.836      ;
; 0.499 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.738      ;
; 0.507 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.753      ;
; 0.519 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.758      ;
; 0.520 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.759      ;
; 0.521 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.107      ; 0.762      ;
; 0.528 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.107      ; 0.769      ;
; 0.528 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.107      ; 0.769      ;
; 0.528 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.107      ; 0.769      ;
; 0.530 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.767      ;
; 0.531 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.770      ;
; 0.532 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.111      ; 0.777      ;
; 0.534 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.780      ;
; 0.534 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.771      ;
; 0.541 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.107      ; 0.782      ;
; 0.542 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.107      ; 0.783      ;
; 0.544 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.790      ;
; 0.548 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.111      ; 0.793      ;
; 0.549 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.788      ;
; 0.549 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.788      ;
; 0.552 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.110      ; 0.796      ;
; 0.555 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.229      ; 0.918      ;
; 0.557 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.803      ;
; 0.560 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.806      ;
; 0.560 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.797      ;
; 0.561 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.807      ;
; 0.563 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.109      ; 0.806      ;
; 0.567 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.813      ;
; 0.567 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.813      ;
; 0.568 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.807      ;
; 0.568 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.814      ;
; 0.569 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.109      ; 0.812      ;
; 0.569 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.815      ;
; 0.570 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.809      ;
; 0.574 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.101      ; 0.809      ;
; 0.574 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.100      ; 0.808      ;
; 0.574 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.111      ; 0.819      ;
; 0.575 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.107      ; 0.816      ;
; 0.575 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.821      ;
; 0.576 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.229      ; 0.939      ;
; 0.577 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.814      ;
; 0.583 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.224      ; 0.941      ;
; 0.583 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.224      ; 0.941      ;
; 0.586 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.101      ; 0.821      ;
; 0.586 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.110      ; 0.830      ;
; 0.587 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.827      ;
; 0.588 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.834      ;
; 0.591 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.830      ;
; 0.595 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.229      ; 0.958      ;
; 0.598 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.107      ; 0.839      ;
; 0.600 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.839      ;
; 0.601 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.229      ; 0.964      ;
; 0.601 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.847      ;
; 0.602 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.841      ;
; 0.603 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.109      ; 0.846      ;
; 0.609 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.855      ;
; 0.613 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.859      ;
; 0.614 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.100      ; 0.848      ;
; 0.617 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.863      ;
; 0.617 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.857      ;
; 0.618 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.858      ;
; 0.622 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.859      ;
; 0.625 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.101      ; 0.860      ;
; 0.626 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.866      ;
; 0.628 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.865      ;
; 0.630 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.107      ; 0.871      ;
; 0.631 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.868      ;
; 0.636 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.100      ; 0.870      ;
; 0.637 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.111      ; 0.882      ;
; 0.638 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.229      ; 1.001      ;
; 0.639 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.110      ; 0.883      ;
; 0.640 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.100      ; 0.874      ;
; 0.640 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.102      ; 0.876      ;
; 0.643 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.108      ; 0.885      ;
; 0.644 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.111      ; 0.889      ;
; 0.644 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.106      ; 0.884      ;
; 0.646 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.892      ;
; 0.652 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.889      ;
; 0.655 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.108      ; 0.897      ;
; 0.656 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.109      ; 0.899      ;
; 0.656 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.110      ; 0.900      ;
; 0.664 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.109      ; 0.907      ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                    ; Launch Clock                                                                                 ; Latch Clock                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.468 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.000        ; 2.941      ; 3.514      ;
; 0.941 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.941      ; 3.507      ;
; 0.955 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.000        ; 2.942      ; 4.002      ;
; 1.330 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.942      ; 3.897      ;
; 2.482 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.620      ; 3.632      ;
; 2.689 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.621      ; 3.840      ;
; 3.606 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.626      ; 4.762      ;
; 3.820 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.731      ; 5.081      ;
; 3.841 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.747      ; 5.118      ;
; 3.847 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.587      ; 4.964      ;
; 3.875 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.583      ; 4.988      ;
; 3.967 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.775      ; 5.272      ;
; 4.044 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.601      ; 5.175      ;
; 4.161 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.623      ; 5.314      ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                           ;
+-----------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                                                         ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                              ; -12.276   ; -0.382 ; N/A      ; N/A     ; -3.201              ;
;  clk_dds                                                                                      ; -3.156    ; 0.413  ; N/A      ; N/A     ; 3.209               ;
;  clk_system                                                                                   ; -8.628    ; 0.121  ; N/A      ; N/A     ; -1.487              ;
;  dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -12.276   ; 0.468  ; N/A      ; N/A     ; -0.714              ;
;  dds_ram_wrclock                                                                              ; -2.681    ; 0.318  ; N/A      ; N/A     ; -3.201              ;
;  dds_step_to_next_freq_sampled                                                                ; -1.631    ; 0.195  ; N/A      ; N/A     ; -1.487              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                              ; -9.492    ; -0.382 ; N/A      ; N/A     ; 15.634              ;
; Design-wide TNS                                                                               ; -6285.192 ; -0.382 ; 0.0      ; 0.0     ; -742.846            ;
;  clk_dds                                                                                      ; -168.365  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  clk_system                                                                                   ; -143.598  ; 0.000  ; N/A      ; N/A     ; -105.577            ;
;  dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -23.849   ; 0.000  ; N/A      ; N/A     ; -4.833              ;
;  dds_ram_wrclock                                                                              ; -420.505  ; 0.000  ; N/A      ; N/A     ; -614.592            ;
;  dds_step_to_next_freq_sampled                                                                ; -13.188   ; 0.000  ; N/A      ; N/A     ; -17.844             ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                              ; -5515.687 ; -0.382 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SDI[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_LE           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_OE           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[16]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[17]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[18]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[19]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[20]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[21]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[22]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[23]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[24]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[25]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[26]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[27]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[28]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[29]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[30]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[31]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_master_reset ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_osk          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_io_update    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_drhold       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_drctl        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_pin[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_pin[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_pin[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_pin[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_enable[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_enable[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_wr_pin       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk_in0                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_drover              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; external_trigger        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; add_in[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; add_in[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; add_in[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; add_in[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk_dds                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED_SDI[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; LED_LE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED_OE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dds_port[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dds_port[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dds_port[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[22]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[23]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[24]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[25]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[26]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[27]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[28]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[29]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[30]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[31]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_master_reset ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_osk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dds_io_update    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_drhold       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_drctl        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; f_pin[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; f_pin[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; f_pin[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; f_pin[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ps[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ps[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ps[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_bus_out[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; tx_enable[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; tx_enable[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; dac_out[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dac_out[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dac_out[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; dac_out[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dac_out[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dac_wr_pin       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED_SDI[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; LED_LE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED_OE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dds_port[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dds_port[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dds_port[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[22]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[23]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[24]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[25]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[26]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[27]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[28]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[29]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[30]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[31]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_master_reset ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_osk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dds_io_update    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_drhold       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_drctl        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; f_pin[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; f_pin[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; f_pin[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; f_pin[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ps[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ps[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ps[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_bus_out[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; tx_enable[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; tx_enable[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; dac_out[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dac_out[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dac_out[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; dac_out[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dac_out[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dac_wr_pin       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED_SDI[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED_LE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED_OE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dds_port[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dds_port[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dds_port[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[22]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[23]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[24]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[25]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[26]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[27]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[28]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[29]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[30]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[31]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_master_reset ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_osk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dds_io_update    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_drhold       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_drctl        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; f_pin[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; f_pin[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; f_pin[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; f_pin[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ps[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ps[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ps[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_bus_out[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tx_enable[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tx_enable[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; dac_out[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dac_out[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dac_out[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; dac_out[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dac_out[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dac_wr_pin       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                   ; To Clock                                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; dds_step_to_next_freq_sampled                                                                ; clk_dds                                                                                      ; 770      ; 0        ; 0        ; 0        ;
; clk_dds                                                                                      ; clk_system                                                                                   ; 45       ; 0        ; 0        ; 0        ;
; clk_system                                                                                   ; clk_system                                                                                   ; 584      ; 0        ; 0        ; 0        ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; clk_system                                                                                   ; 11       ; 11       ; 0        ; 0        ;
; dds_ram_wrclock                                                                              ; clk_system                                                                                   ; 1        ; 1        ; 0        ; 0        ;
; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0        ; 0        ; 11       ; 0        ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0        ; 0        ; 3        ; 3        ;
; clk_system                                                                                   ; dds_ram_wrclock                                                                              ; 0        ; 0        ; 1664     ; 0        ;
; dds_step_to_next_freq_sampled                                                                ; dds_step_to_next_freq_sampled                                                                ; 78       ; 0        ; 0        ; 0        ;
; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 79927    ; 0        ; 49432    ; 0        ;
; clk_system                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 1        ; 1        ; 0        ; 0        ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 20915    ; 20915    ; 14562    ; 14562    ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 31135    ; 0        ; 7390     ; 19405    ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                   ; To Clock                                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; dds_step_to_next_freq_sampled                                                                ; clk_dds                                                                                      ; 770      ; 0        ; 0        ; 0        ;
; clk_dds                                                                                      ; clk_system                                                                                   ; 45       ; 0        ; 0        ; 0        ;
; clk_system                                                                                   ; clk_system                                                                                   ; 584      ; 0        ; 0        ; 0        ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; clk_system                                                                                   ; 11       ; 11       ; 0        ; 0        ;
; dds_ram_wrclock                                                                              ; clk_system                                                                                   ; 1        ; 1        ; 0        ; 0        ;
; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0        ; 0        ; 11       ; 0        ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0        ; 0        ; 3        ; 3        ;
; clk_system                                                                                   ; dds_ram_wrclock                                                                              ; 0        ; 0        ; 1664     ; 0        ;
; dds_step_to_next_freq_sampled                                                                ; dds_step_to_next_freq_sampled                                                                ; 78       ; 0        ; 0        ; 0        ;
; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 79927    ; 0        ; 49432    ; 0        ;
; clk_system                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 1        ; 1        ; 0        ; 0        ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 20915    ; 20915    ; 14562    ; 14562    ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 31135    ; 0        ; 7390     ; 19405    ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 28    ; 28   ;
; Unconstrained Input Port Paths  ; 448   ; 448  ;
; Unconstrained Output Ports      ; 47    ; 47   ;
; Unconstrained Output Port Paths ; 77    ; 77   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                                       ; Clock                                                                                        ; Type      ; Status      ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-----------+-------------+
; clk_dds                                                                                      ; clk_dds                                                                                      ; Base      ; Constrained ;
; clk_system                                                                                   ; clk_system                                                                                   ; Base      ; Constrained ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Base      ; Constrained ;
; dds_ram_wrclock                                                                              ; dds_ram_wrclock                                                                              ; Base      ; Constrained ;
; dds_step_to_next_freq_sampled                                                                ; dds_step_to_next_freq_sampled                                                                ; Base      ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; Generated ; Constrained ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-----------+-------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; add_in[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add_in[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add_in[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add_in[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; LED_CLK          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_LE           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_SDI[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_wr_pin       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_out[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_out[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_io_update    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_master_reset ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[16]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[17]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[18]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[19]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[20]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[21]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[22]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[23]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[24]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[25]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[26]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[27]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[28]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[29]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[30]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[31]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_enable[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_enable[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; add_in[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add_in[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add_in[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add_in[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; LED_CLK          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_LE           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_SDI[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_wr_pin       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_out[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_out[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_io_update    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_master_reset ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[16]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[17]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[18]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[19]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[20]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[21]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[22]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[23]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[24]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[25]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[26]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[27]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[28]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[29]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[30]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[31]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_enable[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_enable[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Thu Jun 23 21:56:38 2016
Info: Command: quartus_sta DDS_RIKEN -c DDS_RIKEN
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DDS_RIKEN.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 8.000 -waveform {0.000 4.000} -name clk_dds clk_dds
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 4 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]
    Info (332105): create_clock -period 1.000 -name dds_ram_wrclock dds_ram_wrclock
    Info (332105): create_clock -period 1.000 -name dds_step_to_next_freq_sampled dds_step_to_next_freq_sampled
    Info (332105): create_clock -period 1.000 -name clk_system clk_system
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Equal11~0  from: datac  to: combout
    Info (332098): Cell: Equal11~0  from: datad  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[16]~0  from: datac  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[16]~1  from: datad  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~46  from: datab  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~47  from: datab  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~47  from: datac  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -12.276
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.276             -23.849 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
    Info (332119):    -9.492           -5515.687 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -8.628            -143.598 clk_system 
    Info (332119):    -3.156            -168.365 clk_dds 
    Info (332119):    -2.681            -420.505 dds_ram_wrclock 
    Info (332119):    -1.631             -13.188 dds_step_to_next_freq_sampled 
Info (332146): Worst-case hold slack is -0.291
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.291              -0.291 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.413               0.000 dds_ram_wrclock 
    Info (332119):     0.454               0.000 clk_system 
    Info (332119):     0.466               0.000 dds_step_to_next_freq_sampled 
    Info (332119):     0.751               0.000 clk_dds 
    Info (332119):     1.373               0.000 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -614.592 dds_ram_wrclock 
    Info (332119):    -1.487            -105.577 clk_system 
    Info (332119):    -1.487             -17.844 dds_step_to_next_freq_sampled 
    Info (332119):    -0.496              -4.175 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
    Info (332119):     3.482               0.000 clk_dds 
    Info (332119):    15.660               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Equal11~0  from: datac  to: combout
    Info (332098): Cell: Equal11~0  from: datad  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[16]~0  from: datac  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[16]~1  from: datad  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~46  from: datab  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~47  from: datab  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~47  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -11.845
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.845             -22.978 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
    Info (332119):    -8.851           -4930.926 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -8.032            -128.162 clk_system 
    Info (332119):    -2.881            -152.977 clk_dds 
    Info (332119):    -2.511            -393.795 dds_ram_wrclock 
    Info (332119):    -1.342             -10.740 dds_step_to_next_freq_sampled 
Info (332146): Worst-case hold slack is -0.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.382              -0.382 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.403               0.000 clk_system 
    Info (332119):     0.419               0.000 dds_step_to_next_freq_sampled 
    Info (332119):     0.449               0.000 dds_ram_wrclock 
    Info (332119):     0.675               0.000 clk_dds 
    Info (332119):     1.252               0.000 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -614.592 dds_ram_wrclock 
    Info (332119):    -1.487            -105.577 clk_system 
    Info (332119):    -1.487             -17.844 dds_step_to_next_freq_sampled 
    Info (332119):    -0.714              -4.833 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
    Info (332119):     3.422               0.000 clk_dds 
    Info (332119):    15.634               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Equal11~0  from: datac  to: combout
    Info (332098): Cell: Equal11~0  from: datad  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[16]~0  from: datac  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[16]~1  from: datad  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~46  from: datab  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~47  from: datab  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~47  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.841
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.841              -9.468 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
    Info (332119):    -4.092           -2419.086 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.986             -22.197 clk_system 
    Info (332119):    -1.148             -51.846 clk_dds 
    Info (332119):    -0.909            -117.099 dds_ram_wrclock 
    Info (332119):    -0.156              -0.380 dds_step_to_next_freq_sampled 
Info (332146): Worst-case hold slack is 0.007
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.007               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.121               0.000 clk_system 
    Info (332119):     0.195               0.000 dds_step_to_next_freq_sampled 
    Info (332119):     0.318               0.000 dds_ram_wrclock 
    Info (332119):     0.413               0.000 clk_dds 
    Info (332119):     0.468               0.000 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000            -192.000 dds_ram_wrclock 
    Info (332119):    -1.000             -71.000 clk_system 
    Info (332119):    -1.000             -12.000 dds_step_to_next_freq_sampled 
    Info (332119):    -0.062              -0.300 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
    Info (332119):     3.209               0.000 clk_dds 
    Info (332119):    15.743               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 827 megabytes
    Info: Processing ended: Thu Jun 23 21:56:45 2016
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


