{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737645024905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737645024914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 23 22:10:24 2025 " "Processing started: Thu Jan 23 22:10:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737645024914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737645024914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DecodeDTMF -c DecodeDTMF " "Command: quartus_map --read_settings_files=on --write_settings_files=off DecodeDTMF -c DecodeDTMF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737645024914 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737645025827 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737645025828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/decodedtmf/hdl/top_dtmfencode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/decodedtmf/hdl/top_dtmfencode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_dtmfencode-Behavioral " "Found design unit 1: top_dtmfencode-Behavioral" {  } { { "../hdl/top_dtmfencode.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/top_dtmfencode.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737645038306 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_dtmfencode " "Found entity 1: top_dtmfencode" {  } { { "../hdl/top_dtmfencode.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/top_dtmfencode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737645038306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737645038306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/decodedtmf/hdl/shift_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/decodedtmf/hdl/shift_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_add-Behavioral " "Found design unit 1: shift_add-Behavioral" {  } { { "../hdl/shift_add.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/shift_add.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737645038312 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_add " "Found entity 1: shift_add" {  } { { "../hdl/shift_add.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/shift_add.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737645038312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737645038312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/decodedtmf/hdl/lowcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/decodedtmf/hdl/lowcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lowcomparator-Behavioral " "Found design unit 1: lowcomparator-Behavioral" {  } { { "../hdl/lowcomparator.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/lowcomparator.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737645038318 ""} { "Info" "ISGN_ENTITY_NAME" "1 lowcomparator " "Found entity 1: lowcomparator" {  } { { "../hdl/lowcomparator.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/lowcomparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737645038318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737645038318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/decodedtmf/hdl/i2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/decodedtmf/hdl/i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C-rtl " "Found design unit 1: I2C-rtl" {  } { { "../hdl/i2c.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/i2c.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737645038324 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "../hdl/i2c.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/i2c.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737645038324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737645038324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/decodedtmf/hdl/highcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/decodedtmf/hdl/highcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 highcomparator-Behavioral " "Found design unit 1: highcomparator-Behavioral" {  } { { "../hdl/highcomparator.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/highcomparator.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737645038330 ""} { "Info" "ISGN_ENTITY_NAME" "1 highcomparator " "Found entity 1: highcomparator" {  } { { "../hdl/highcomparator.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/highcomparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737645038330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737645038330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/decodedtmf/hdl/goertzel_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/decodedtmf/hdl/goertzel_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Goertzel_top-rtl " "Found design unit 1: Goertzel_top-rtl" {  } { { "../hdl/Goertzel_top.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/Goertzel_top.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737645038337 ""} { "Info" "ISGN_ENTITY_NAME" "1 Goertzel_top " "Found entity 1: Goertzel_top" {  } { { "../hdl/Goertzel_top.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/Goertzel_top.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737645038337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737645038337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/decodedtmf/hdl/goertzel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/decodedtmf/hdl/goertzel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Goertzel-rtl " "Found design unit 1: Goertzel-rtl" {  } { { "../hdl/Goertzel.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/Goertzel.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737645038343 ""} { "Info" "ISGN_ENTITY_NAME" "1 Goertzel " "Found entity 1: Goertzel" {  } { { "../hdl/Goertzel.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/Goertzel.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737645038343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737645038343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/decodedtmf/hdl/dtmf_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/decodedtmf/hdl/dtmf_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dtmf_system-rtl " "Found design unit 1: dtmf_system-rtl" {  } { { "../hdl/dtmf_system.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/dtmf_system.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737645038350 ""} { "Info" "ISGN_ENTITY_NAME" "1 dtmf_system " "Found entity 1: dtmf_system" {  } { { "../hdl/dtmf_system.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/dtmf_system.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737645038350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737645038350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/decodedtmf/hdl/decodedtmf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/decodedtmf/hdl/decodedtmf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecodeDTMF-rtl " "Found design unit 1: DecodeDTMF-rtl" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737645038355 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecodeDTMF " "Found entity 1: DecodeDTMF" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737645038355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737645038355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/decodedtmf/hdl/decision.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/decodedtmf/hdl/decision.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decision-Behavioral " "Found design unit 1: decision-Behavioral" {  } { { "../hdl/decision.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/decision.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737645038361 ""} { "Info" "ISGN_ENTITY_NAME" "1 decision " "Found entity 1: decision" {  } { { "../hdl/decision.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/decision.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737645038361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737645038361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/decodedtmf/hdl/audio_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/decodedtmf/hdl/audio_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Audio_interface-WM8731 " "Found design unit 1: Audio_interface-WM8731" {  } { { "../hdl/Audio_interface.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/Audio_interface.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737645038367 ""} { "Info" "ISGN_ENTITY_NAME" "1 Audio_interface " "Found entity 1: Audio_interface" {  } { { "../hdl/Audio_interface.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/Audio_interface.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737645038367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737645038367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /intelfpga_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_pkg (ieee_proposed) " "Found design unit 1: fixed_pkg (ieee_proposed)" {  } { { "../../../../intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd" "" { Text "C:/intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737645038388 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fixed_pkg-body " "Found design unit 2: fixed_pkg-body" {  } { { "../../../../intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd" "" { Text "C:/intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd" 1466 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737645038388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737645038388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_float_types_c.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /intelfpga_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_float_types_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_float_types (floatfixlib) " "Found design unit 1: fixed_float_types (floatfixlib)" {  } { { "../../../../intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_float_types_c.vhd" "" { Text "C:/intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_float_types_c.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737645038394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737645038394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiopll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audiopll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AudioPLL-rtl " "Found design unit 1: AudioPLL-rtl" {  } { { "AudioPLL.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/quartus/AudioPLL.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737645038399 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioPLL " "Found entity 1: AudioPLL" {  } { { "AudioPLL.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/quartus/AudioPLL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737645038399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737645038399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiopll/audiopll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file audiopll/audiopll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioPLL_0002 " "Found entity 1: AudioPLL_0002" {  } { { "AudioPLL/AudioPLL_0002.v" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/quartus/AudioPLL/AudioPLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737645038406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737645038406 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DecodeDTMF " "Elaborating entity \"DecodeDTMF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737645038512 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR DecodeDTMF.vhd(27) " "VHDL Signal Declaration warning at DecodeDTMF.vhd(27): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737645038514 "|DecodeDTMF"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 DecodeDTMF.vhd(31) " "VHDL Signal Declaration warning at DecodeDTMF.vhd(31): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737645038514 "|DecodeDTMF"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 DecodeDTMF.vhd(32) " "VHDL Signal Declaration warning at DecodeDTMF.vhd(32): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737645038514 "|DecodeDTMF"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 DecodeDTMF.vhd(33) " "VHDL Signal Declaration warning at DecodeDTMF.vhd(33): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737645038514 "|DecodeDTMF"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 DecodeDTMF.vhd(34) " "VHDL Signal Declaration warning at DecodeDTMF.vhd(34): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737645038514 "|DecodeDTMF"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 DecodeDTMF.vhd(35) " "VHDL Signal Declaration warning at DecodeDTMF.vhd(35): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737645038514 "|DecodeDTMF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rin DecodeDTMF.vhd(62) " "Verilog HDL or VHDL warning at DecodeDTMF.vhd(62): object \"Rin\" assigned a value but never read" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737645038514 "|DecodeDTMF"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Lout DecodeDTMF.vhd(62) " "VHDL Signal Declaration warning at DecodeDTMF.vhd(62): used implicit default value for signal \"Lout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737645038514 "|DecodeDTMF"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Rout DecodeDTMF.vhd(62) " "VHDL Signal Declaration warning at DecodeDTMF.vhd(62): used implicit default value for signal \"Rout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737645038514 "|DecodeDTMF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rdone DecodeDTMF.vhd(63) " "Verilog HDL or VHDL warning at DecodeDTMF.vhd(63): object \"Rdone\" assigned a value but never read" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737645038514 "|DecodeDTMF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready DecodeDTMF.vhd(66) " "Verilog HDL or VHDL warning at DecodeDTMF.vhd(66): object \"in_ready\" assigned a value but never read" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737645038514 "|DecodeDTMF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_valid DecodeDTMF.vhd(67) " "Verilog HDL or VHDL warning at DecodeDTMF.vhd(67): object \"out_valid\" assigned a value but never read" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737645038514 "|DecodeDTMF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "anode DecodeDTMF.vhd(68) " "Verilog HDL or VHDL warning at DecodeDTMF.vhd(68): object \"anode\" assigned a value but never read" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737645038514 "|DecodeDTMF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "encode_out DecodeDTMF.vhd(69) " "Verilog HDL or VHDL warning at DecodeDTMF.vhd(69): object \"encode_out\" assigned a value but never read" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737645038514 "|DecodeDTMF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_interface Audio_interface:Audio_interface " "Elaborating entity \"Audio_interface\" for hierarchy \"Audio_interface:Audio_interface\"" {  } { { "../hdl/DecodeDTMF.vhd" "Audio_interface" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737645038523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c Audio_interface:Audio_interface\|i2c:I2C_controller " "Elaborating entity \"i2c\" for hierarchy \"Audio_interface:Audio_interface\|i2c:I2C_controller\"" {  } { { "../hdl/Audio_interface.vhd" "I2C_controller" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/Audio_interface.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737645038529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioPLL Audio_interface:Audio_interface\|AudioPLL:Audio_PLL " "Elaborating entity \"AudioPLL\" for hierarchy \"Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\"" {  } { { "../hdl/Audio_interface.vhd" "Audio_PLL" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/Audio_interface.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737645038533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioPLL_0002 Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst " "Elaborating entity \"AudioPLL_0002\" for hierarchy \"Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\"" {  } { { "AudioPLL.vhd" "audiopll_inst" { Text "C:/Source Code TA/HDL/DecodeDTMF/quartus/AudioPLL.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737645038538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\|altera_pll:altera_pll_i\"" {  } { { "AudioPLL/AudioPLL_0002.v" "altera_pll_i" { Text "C:/Source Code TA/HDL/DecodeDTMF/quartus/AudioPLL/AudioPLL_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737645038598 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1737645038602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\|altera_pll:altera_pll_i\"" {  } { { "AudioPLL/AudioPLL_0002.v" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/quartus/AudioPLL/AudioPLL_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737645038602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 18.432203 MHz " "Parameter \"output_clock_frequency0\" = \"18.432203 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737645038602 ""}  } { { "AudioPLL/AudioPLL_0002.v" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/quartus/AudioPLL/AudioPLL_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737645038602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dtmf_system dtmf_system:DTMF_Display " "Elaborating entity \"dtmf_system\" for hierarchy \"dtmf_system:DTMF_Display\"" {  } { { "../hdl/DecodeDTMF.vhd" "DTMF_Display" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737645038612 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhd(1470) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhd(1470): subtype or type has null range" {  } { { "../../../../intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd" "" { Text "C:/intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd" 1470 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1737645038613 "|DecodeDTMF|dtmf_system:DTMF_Display"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhd(1471) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhd(1471): subtype or type has null range" {  } { { "../../../../intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd" "" { Text "C:/intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd" 1471 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1737645038614 "|DecodeDTMF|dtmf_system:DTMF_Display"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhd(1472) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhd(1472): subtype or type has null range" {  } { { "../../../../intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd" "" { Text "C:/intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd" 1472 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1737645038614 "|DecodeDTMF|dtmf_system:DTMF_Display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Goertzel_top dtmf_system:DTMF_Display\|Goertzel_top:goertzel_inst " "Elaborating entity \"Goertzel_top\" for hierarchy \"dtmf_system:DTMF_Display\|Goertzel_top:goertzel_inst\"" {  } { { "../hdl/dtmf_system.vhd" "goertzel_inst" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/dtmf_system.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737645038619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Goertzel dtmf_system:DTMF_Display\|Goertzel_top:goertzel_inst\|Goertzel:GOERTZEL_697 A:rtl " "Elaborating entity \"Goertzel\" using architecture \"A:rtl\" for hierarchy \"dtmf_system:DTMF_Display\|Goertzel_top:goertzel_inst\|Goertzel:GOERTZEL_697\"" {  } { { "../hdl/Goertzel_top.vhd" "GOERTZEL_697" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/Goertzel_top.vhd" 60 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737645038625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Goertzel dtmf_system:DTMF_Display\|Goertzel_top:goertzel_inst\|Goertzel:GOERTZEL_770 A:rtl " "Elaborating entity \"Goertzel\" using architecture \"A:rtl\" for hierarchy \"dtmf_system:DTMF_Display\|Goertzel_top:goertzel_inst\|Goertzel:GOERTZEL_770\"" {  } { { "../hdl/Goertzel_top.vhd" "GOERTZEL_770" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/Goertzel_top.vhd" 77 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737645038639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Goertzel dtmf_system:DTMF_Display\|Goertzel_top:goertzel_inst\|Goertzel:GOERTZEL_852 A:rtl " "Elaborating entity \"Goertzel\" using architecture \"A:rtl\" for hierarchy \"dtmf_system:DTMF_Display\|Goertzel_top:goertzel_inst\|Goertzel:GOERTZEL_852\"" {  } { { "../hdl/Goertzel_top.vhd" "GOERTZEL_852" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/Goertzel_top.vhd" 94 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737645038652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Goertzel dtmf_system:DTMF_Display\|Goertzel_top:goertzel_inst\|Goertzel:GOERTZEL_941 A:rtl " "Elaborating entity \"Goertzel\" using architecture \"A:rtl\" for hierarchy \"dtmf_system:DTMF_Display\|Goertzel_top:goertzel_inst\|Goertzel:GOERTZEL_941\"" {  } { { "../hdl/Goertzel_top.vhd" "GOERTZEL_941" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/Goertzel_top.vhd" 111 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737645038664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Goertzel dtmf_system:DTMF_Display\|Goertzel_top:goertzel_inst\|Goertzel:GOERTZEL_1209 A:rtl " "Elaborating entity \"Goertzel\" using architecture \"A:rtl\" for hierarchy \"dtmf_system:DTMF_Display\|Goertzel_top:goertzel_inst\|Goertzel:GOERTZEL_1209\"" {  } { { "../hdl/Goertzel_top.vhd" "GOERTZEL_1209" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/Goertzel_top.vhd" 128 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737645038677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Goertzel dtmf_system:DTMF_Display\|Goertzel_top:goertzel_inst\|Goertzel:GOERTZEL_1336 A:rtl " "Elaborating entity \"Goertzel\" using architecture \"A:rtl\" for hierarchy \"dtmf_system:DTMF_Display\|Goertzel_top:goertzel_inst\|Goertzel:GOERTZEL_1336\"" {  } { { "../hdl/Goertzel_top.vhd" "GOERTZEL_1336" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/Goertzel_top.vhd" 145 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737645038690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Goertzel dtmf_system:DTMF_Display\|Goertzel_top:goertzel_inst\|Goertzel:GOERTZEL_1477 A:rtl " "Elaborating entity \"Goertzel\" using architecture \"A:rtl\" for hierarchy \"dtmf_system:DTMF_Display\|Goertzel_top:goertzel_inst\|Goertzel:GOERTZEL_1477\"" {  } { { "../hdl/Goertzel_top.vhd" "GOERTZEL_1477" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/Goertzel_top.vhd" 162 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737645038703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_dtmfencode dtmf_system:DTMF_Display\|top_dtmfencode:encoder_inst " "Elaborating entity \"top_dtmfencode\" for hierarchy \"dtmf_system:DTMF_Display\|top_dtmfencode:encoder_inst\"" {  } { { "../hdl/dtmf_system.vhd" "encoder_inst" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/dtmf_system.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737645038721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lowcomparator dtmf_system:DTMF_Display\|top_dtmfencode:encoder_inst\|lowcomparator:comp_low " "Elaborating entity \"lowcomparator\" for hierarchy \"dtmf_system:DTMF_Display\|top_dtmfencode:encoder_inst\|lowcomparator:comp_low\"" {  } { { "../hdl/top_dtmfencode.vhd" "comp_low" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/top_dtmfencode.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737645038725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "highcomparator dtmf_system:DTMF_Display\|top_dtmfencode:encoder_inst\|highcomparator:comp_high " "Elaborating entity \"highcomparator\" for hierarchy \"dtmf_system:DTMF_Display\|top_dtmfencode:encoder_inst\|highcomparator:comp_high\"" {  } { { "../hdl/top_dtmfencode.vhd" "comp_high" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/top_dtmfencode.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737645038729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decision dtmf_system:DTMF_Display\|top_dtmfencode:encoder_inst\|decision:dec_DTMF " "Elaborating entity \"decision\" for hierarchy \"dtmf_system:DTMF_Display\|top_dtmfencode:encoder_inst\|decision:dec_DTMF\"" {  } { { "../hdl/top_dtmfencode.vhd" "dec_DTMF" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/top_dtmfencode.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737645038734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_add dtmf_system:DTMF_Display\|top_dtmfencode:encoder_inst\|shift_add:encoder " "Elaborating entity \"shift_add\" for hierarchy \"dtmf_system:DTMF_Display\|top_dtmfencode:encoder_inst\|shift_add:encoder\"" {  } { { "../hdl/top_dtmfencode.vhd" "encoder" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/top_dtmfencode.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737645038738 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_ADCLRCK " "Inserted always-enabled tri-state buffer between \"AUD_ADCLRCK\" and its non-tri-state driver." {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1737645042005 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1737645042005 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 42 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1737645042005 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1737645042005 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737645044821 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737645044821 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737645044821 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737645044821 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737645044821 "|DecodeDTMF|AUD_DACDAT"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1737645044821 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737645045116 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737645048382 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737645048382 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737645048871 "|DecodeDTMF|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737645048871 "|DecodeDTMF|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737645048871 "|DecodeDTMF|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737645048871 "|DecodeDTMF|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737645048871 "|DecodeDTMF|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737645048871 "|DecodeDTMF|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737645048871 "|DecodeDTMF|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737645048871 "|DecodeDTMF|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737645048871 "|DecodeDTMF|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737645048871 "|DecodeDTMF|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737645048871 "|DecodeDTMF|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737645048871 "|DecodeDTMF|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737645048871 "|DecodeDTMF|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737645048871 "|DecodeDTMF|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737645048871 "|DecodeDTMF|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../hdl/DecodeDTMF.vhd" "" { Text "C:/Source Code TA/HDL/DecodeDTMF/hdl/DecodeDTMF.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737645048871 "|DecodeDTMF|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1737645048871 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4407 " "Implemented 4407 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737645048887 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737645048887 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1737645048887 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4307 " "Implemented 4307 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737645048887 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1737645048887 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "21 " "Implemented 21 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1737645048887 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737645048887 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 90 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4914 " "Peak virtual memory: 4914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737645048934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 23 22:10:48 2025 " "Processing ended: Thu Jan 23 22:10:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737645048934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737645048934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737645048934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737645048934 ""}
