# AES-VHDL
VHDL Implementation of AES Algorithm

# Encryption

## Architecture

![AES-Encryption Architecture](https://github.com/hadipourh/AES-VHDL/blob/master/Images/aes_enc.svg)

## Synthesis Report (Spartan6-xc6slx75-3fgg676)
'''
Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.813ns (Maximum Frequency: 172.031MHz)
   Minimum input arrival time before clock: 4.823ns
   Maximum output required time after clock: 5.588ns
   Maximum combinational path delay: No path found
'''
### Throughput
ToDo

## Synthesis Report (Artix7-xc7a200t-3-ffg1156)
'''
Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.397ns (Maximum Frequency: 294.366MHz)
   Minimum input arrival time before clock: 1.649ns
   Maximum output required time after clock: 1.669ns
   Maximum combinational path delay: No path found
'''
### Throughput
ToDo

## Synthesis Report (Zynq-xc7z100-2-ffg1156)

'''
Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.369ns (Maximum Frequency: 296.789MHz)
   Minimum input arrival time before clock: 1.653ns
   Maximum output required time after clock: 1.540ns
   Maximum combinational path delay: No path found
'''
### Throughput
ToDo

## Simulation


![AES-Encryption Simulation](https://github.com/hadipourh/AES-VHDL/blob/master/Images/capture_simulation_aes_enc.png)

# Decryption

## Architecture

![AES-Decryption Architecture](https://github.com/hadipourh/AES-VHDL/blob/master/Images/aes_dec.svg)
## Synthesis Report (Spartan6-xc6slx75-3fgg676)
'''
Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.740ns (Maximum Frequency: 148.361MHz)
   Minimum input arrival time before clock: 4.726ns
   Maximum output required time after clock: 5.102ns
   Maximum combinational path delay: No path found
'''
### Throughput
ToDo

## Synthesis Report (Artix7-xc7a200t-3-ffg1156)
'''
Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.940ns (Maximum Frequency: 253.790MHz)
   Minimum input arrival time before clock: 1.177ns
   Maximum output required time after clock: 1.356ns
   Maximum combinational path delay: No path found
'''
### Throughput
ToDo

## Synthesis Report (Zynq-xc7z100-2-ffg1156)
'''
Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.324ns (Maximum Frequency: 300.806MHz)
   Minimum input arrival time before clock: 1.185ns
   Maximum output required time after clock: 1.243ns
   Maximum combinational path delay: No path found
'''
### Throughput
ToDo
## Simulation

![AES-Decryption Simulation](https://github.com/hadipourh/AES-VHDL/blob/master/Images/capture_simulation_aes_dec.png)

# ToDo ...
