Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Apr 30 23:24:35 2023
| Host         : DESKTOP-OPG1RP9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file counter_timing_summary_routed.rpt -pb counter_timing_summary_routed.pb -rpx counter_timing_summary_routed.rpx -warn_on_violation
| Design       : counter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: Clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.192ns  (logic 4.112ns (66.415%)  route 2.080ns (33.585%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE                         0.000     0.000 r  Q_reg[3]/C
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Q_reg[3]/Q
                         net (fo=2, routed)           2.080     2.499    Q_OBUF[3]
    L1                   OBUF (Prop_obuf_I_O)         3.693     6.192 r  Q_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.192    Q[3]
    L1                                                                r  Q[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.091ns  (logic 3.971ns (65.199%)  route 2.120ns (34.801%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE                         0.000     0.000 r  Q_reg[2]/C
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Q_reg[2]/Q
                         net (fo=3, routed)           2.120     2.576    Q_OBUF[2]
    P1                   OBUF (Prop_obuf_I_O)         3.515     6.091 r  Q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.091    Q[2]
    P1                                                                r  Q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.789ns  (logic 4.101ns (70.843%)  route 1.688ns (29.157%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE                         0.000     0.000 r  Q_reg[1]/C
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Q_reg[1]/Q
                         net (fo=4, routed)           1.688     2.107    Q_OBUF[1]
    N3                   OBUF (Prop_obuf_I_O)         3.682     5.789 r  Q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.789    Q[1]
    N3                                                                r  Q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.662ns  (logic 3.974ns (70.194%)  route 1.688ns (29.806%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE                         0.000     0.000 r  Q_reg[0]/C
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Q_reg[0]/Q
                         net (fo=5, routed)           1.688     2.144    Q_OBUF[0]
    P3                   OBUF (Prop_obuf_I_O)         3.518     5.662 r  Q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.662    Q[0]
    P3                                                                r  Q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.622ns  (logic 0.746ns (45.997%)  route 0.876ns (54.003%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE                         0.000     0.000 r  Q_reg[1]/C
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Q_reg[1]/Q
                         net (fo=4, routed)           0.876     1.295    Q_OBUF[1]
    SLICE_X65Y75         LUT2 (Prop_lut2_I1_O)        0.327     1.622 r  Q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.622    p_0_in[1]
    SLICE_X65Y75         FDRE                                         r  Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.432ns  (logic 0.743ns (51.873%)  route 0.689ns (48.127%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE                         0.000     0.000 r  Q_reg[3]/C
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Q_reg[3]/Q
                         net (fo=2, routed)           0.689     1.108    Q_OBUF[3]
    SLICE_X65Y75         LUT4 (Prop_lut4_I3_O)        0.324     1.432 r  Q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.432    p_0_in[3]
    SLICE_X65Y75         FDRE                                         r  Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.247ns  (logic 0.580ns (46.500%)  route 0.667ns (53.500%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE                         0.000     0.000 r  Q_reg[2]/C
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Q_reg[2]/Q
                         net (fo=3, routed)           0.667     1.123    Q_OBUF[2]
    SLICE_X65Y75         LUT3 (Prop_lut3_I2_O)        0.124     1.247 r  Q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.247    p_0_in[2]
    SLICE_X65Y75         FDRE                                         r  Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.096ns  (logic 0.580ns (52.900%)  route 0.516ns (47.100%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE                         0.000     0.000 r  Q_reg[0]/C
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Q_reg[0]/Q
                         net (fo=5, routed)           0.516     0.972    Q_OBUF[0]
    SLICE_X65Y75         LUT1 (Prop_lut1_I0_O)        0.124     1.096 r  Q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.096    p_0_in[0]
    SLICE_X65Y75         FDRE                                         r  Q_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE                         0.000     0.000 r  Q_reg[0]/C
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Q_reg[0]/Q
                         net (fo=5, routed)           0.179     0.320    Q_OBUF[0]
    SLICE_X65Y75         LUT2 (Prop_lut2_I0_O)        0.042     0.362 r  Q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.362    p_0_in[1]
    SLICE_X65Y75         FDRE                                         r  Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE                         0.000     0.000 r  Q_reg[0]/C
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Q_reg[0]/Q
                         net (fo=5, routed)           0.179     0.320    Q_OBUF[0]
    SLICE_X65Y75         LUT1 (Prop_lut1_I0_O)        0.045     0.365 r  Q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    p_0_in[0]
    SLICE_X65Y75         FDRE                                         r  Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE                         0.000     0.000 r  Q_reg[0]/C
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Q_reg[0]/Q
                         net (fo=5, routed)           0.181     0.322    Q_OBUF[0]
    SLICE_X65Y75         LUT4 (Prop_lut4_I1_O)        0.043     0.365 r  Q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.365    p_0_in[3]
    SLICE_X65Y75         FDRE                                         r  Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.625%)  route 0.181ns (49.375%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE                         0.000     0.000 r  Q_reg[0]/C
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Q_reg[0]/Q
                         net (fo=5, routed)           0.181     0.322    Q_OBUF[0]
    SLICE_X65Y75         LUT3 (Prop_lut3_I0_O)        0.045     0.367 r  Q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.367    p_0_in[2]
    SLICE_X65Y75         FDRE                                         r  Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.360ns (79.325%)  route 0.355ns (20.675%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE                         0.000     0.000 r  Q_reg[0]/C
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Q_reg[0]/Q
                         net (fo=5, routed)           0.355     0.496    Q_OBUF[0]
    P3                   OBUF (Prop_obuf_I_O)         1.219     1.715 r  Q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.715    Q[0]
    P3                                                                r  Q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.732ns  (logic 1.390ns (80.260%)  route 0.342ns (19.740%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE                         0.000     0.000 r  Q_reg[1]/C
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Q_reg[1]/Q
                         net (fo=4, routed)           0.342     0.470    Q_OBUF[1]
    N3                   OBUF (Prop_obuf_I_O)         1.262     1.732 r  Q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.732    Q[1]
    N3                                                                r  Q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.910ns  (logic 1.357ns (71.060%)  route 0.553ns (28.940%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE                         0.000     0.000 r  Q_reg[2]/C
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Q_reg[2]/Q
                         net (fo=3, routed)           0.553     0.694    Q_OBUF[2]
    P1                   OBUF (Prop_obuf_I_O)         1.216     1.910 r  Q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.910    Q[2]
    P1                                                                r  Q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.918ns  (logic 1.403ns (73.170%)  route 0.515ns (26.830%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE                         0.000     0.000 r  Q_reg[3]/C
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Q_reg[3]/Q
                         net (fo=2, routed)           0.515     0.643    Q_OBUF[3]
    L1                   OBUF (Prop_obuf_I_O)         1.275     1.918 r  Q_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.918    Q[3]
    L1                                                                r  Q[3] (OUT)
  -------------------------------------------------------------------    -------------------





