
MPU6050.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008f8c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009e8  080090a0  080090a0  000190a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009a88  08009a88  000201e8  2**0
                  CONTENTS
  4 .ARM          00000000  08009a88  08009a88  000201e8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009a88  08009a88  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009a88  08009a88  00019a88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009a8c  08009a8c  00019a8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  08009a90  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b14  200001e8  08009c78  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000cfc  08009c78  00020cfc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020211  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010267  00000000  00000000  00020254  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000025fa  00000000  00000000  000304bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001008  00000000  00000000  00032ab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cc2  00000000  00000000  00033ac0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019375  00000000  00000000  00034782  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014038  00000000  00000000  0004daf7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008f2cb  00000000  00000000  00061b2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000058b0  00000000  00000000  000f0dfc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  000f66ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	08009084 	.word	0x08009084

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	08009084 	.word	0x08009084

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__aeabi_f2iz>:
 8000fe4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fe8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000fec:	d30f      	bcc.n	800100e <__aeabi_f2iz+0x2a>
 8000fee:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000ff2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000ff6:	d90d      	bls.n	8001014 <__aeabi_f2iz+0x30>
 8000ff8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000ffc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001000:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001004:	fa23 f002 	lsr.w	r0, r3, r2
 8001008:	bf18      	it	ne
 800100a:	4240      	negne	r0, r0
 800100c:	4770      	bx	lr
 800100e:	f04f 0000 	mov.w	r0, #0
 8001012:	4770      	bx	lr
 8001014:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001018:	d101      	bne.n	800101e <__aeabi_f2iz+0x3a>
 800101a:	0242      	lsls	r2, r0, #9
 800101c:	d105      	bne.n	800102a <__aeabi_f2iz+0x46>
 800101e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8001022:	bf08      	it	eq
 8001024:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001028:	4770      	bx	lr
 800102a:	f04f 0000 	mov.w	r0, #0
 800102e:	4770      	bx	lr

08001030 <ESP_Init>:


/*****************************************************************************************************************************************/

void ESP_Init (char *SSID, char *PASSWD)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b098      	sub	sp, #96	; 0x60
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
 8001038:	6039      	str	r1, [r7, #0]
	char data[80];

	Ringbuf_init();
 800103a:	f000 f8fb 	bl	8001234 <Ringbuf_init>

	Uart_sendstring("AT+RST\r\n", wifi_uart);
 800103e:	4966      	ldr	r1, [pc, #408]	; (80011d8 <ESP_Init+0x1a8>)
 8001040:	4866      	ldr	r0, [pc, #408]	; (80011dc <ESP_Init+0x1ac>)
 8001042:	f000 fae1 	bl	8001608 <Uart_sendstring>
	Uart_sendstring("RESETTING.", pc_uart);
 8001046:	4966      	ldr	r1, [pc, #408]	; (80011e0 <ESP_Init+0x1b0>)
 8001048:	4866      	ldr	r0, [pc, #408]	; (80011e4 <ESP_Init+0x1b4>)
 800104a:	f000 fadd 	bl	8001608 <Uart_sendstring>
	for (int i=0; i<5; i++)
 800104e:	2300      	movs	r3, #0
 8001050:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001052:	e00a      	b.n	800106a <ESP_Init+0x3a>
	{
		Uart_sendstring(".", pc_uart);
 8001054:	4962      	ldr	r1, [pc, #392]	; (80011e0 <ESP_Init+0x1b0>)
 8001056:	4864      	ldr	r0, [pc, #400]	; (80011e8 <ESP_Init+0x1b8>)
 8001058:	f000 fad6 	bl	8001608 <Uart_sendstring>
		HAL_Delay(1000);
 800105c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001060:	f001 fc74 	bl	800294c <HAL_Delay>
	for (int i=0; i<5; i++)
 8001064:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001066:	3301      	adds	r3, #1
 8001068:	65fb      	str	r3, [r7, #92]	; 0x5c
 800106a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800106c:	2b04      	cmp	r3, #4
 800106e:	ddf1      	ble.n	8001054 <ESP_Init+0x24>
	}

	/********* AT **********/
	Uart_flush(wifi_uart);
 8001070:	4859      	ldr	r0, [pc, #356]	; (80011d8 <ESP_Init+0x1a8>)
 8001072:	f000 f947 	bl	8001304 <Uart_flush>
	Uart_sendstring("AT\r\n", wifi_uart);
 8001076:	4958      	ldr	r1, [pc, #352]	; (80011d8 <ESP_Init+0x1a8>)
 8001078:	485c      	ldr	r0, [pc, #368]	; (80011ec <ESP_Init+0x1bc>)
 800107a:	f000 fac5 	bl	8001608 <Uart_sendstring>
	while(!(Wait_for("OK\r\n", wifi_uart)));
 800107e:	bf00      	nop
 8001080:	4955      	ldr	r1, [pc, #340]	; (80011d8 <ESP_Init+0x1a8>)
 8001082:	485b      	ldr	r0, [pc, #364]	; (80011f0 <ESP_Init+0x1c0>)
 8001084:	f000 fb56 	bl	8001734 <Wait_for>
 8001088:	4603      	mov	r3, r0
 800108a:	2b00      	cmp	r3, #0
 800108c:	d0f8      	beq.n	8001080 <ESP_Init+0x50>
	Uart_sendstring("AT---->OK\n\n", pc_uart);
 800108e:	4954      	ldr	r1, [pc, #336]	; (80011e0 <ESP_Init+0x1b0>)
 8001090:	4858      	ldr	r0, [pc, #352]	; (80011f4 <ESP_Init+0x1c4>)
 8001092:	f000 fab9 	bl	8001608 <Uart_sendstring>


	/********* AT+CWMODE=1 **********/
	Uart_flush(wifi_uart);
 8001096:	4850      	ldr	r0, [pc, #320]	; (80011d8 <ESP_Init+0x1a8>)
 8001098:	f000 f934 	bl	8001304 <Uart_flush>
	Uart_sendstring("AT+CWMODE=1\r\n", wifi_uart);
 800109c:	494e      	ldr	r1, [pc, #312]	; (80011d8 <ESP_Init+0x1a8>)
 800109e:	4856      	ldr	r0, [pc, #344]	; (80011f8 <ESP_Init+0x1c8>)
 80010a0:	f000 fab2 	bl	8001608 <Uart_sendstring>
	while (!(Wait_for("OK\r\n", wifi_uart)));
 80010a4:	bf00      	nop
 80010a6:	494c      	ldr	r1, [pc, #304]	; (80011d8 <ESP_Init+0x1a8>)
 80010a8:	4851      	ldr	r0, [pc, #324]	; (80011f0 <ESP_Init+0x1c0>)
 80010aa:	f000 fb43 	bl	8001734 <Wait_for>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d0f8      	beq.n	80010a6 <ESP_Init+0x76>
	Uart_sendstring("CW MODE---->1\n\n", pc_uart);
 80010b4:	494a      	ldr	r1, [pc, #296]	; (80011e0 <ESP_Init+0x1b0>)
 80010b6:	4851      	ldr	r0, [pc, #324]	; (80011fc <ESP_Init+0x1cc>)
 80010b8:	f000 faa6 	bl	8001608 <Uart_sendstring>


	/********* AT+CWJAP="SSID","PASSWD" **********/
	Uart_flush(wifi_uart);
 80010bc:	4846      	ldr	r0, [pc, #280]	; (80011d8 <ESP_Init+0x1a8>)
 80010be:	f000 f921 	bl	8001304 <Uart_flush>
	Uart_sendstring("connecting... to the provided AP\n", pc_uart);
 80010c2:	4947      	ldr	r1, [pc, #284]	; (80011e0 <ESP_Init+0x1b0>)
 80010c4:	484e      	ldr	r0, [pc, #312]	; (8001200 <ESP_Init+0x1d0>)
 80010c6:	f000 fa9f 	bl	8001608 <Uart_sendstring>
	sprintf (data, "AT+CWJAP=\"%s\",\"%s\"\r\n", SSID, PASSWD);
 80010ca:	f107 0008 	add.w	r0, r7, #8
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	687a      	ldr	r2, [r7, #4]
 80010d2:	494c      	ldr	r1, [pc, #304]	; (8001204 <ESP_Init+0x1d4>)
 80010d4:	f004 fdd0 	bl	8005c78 <siprintf>
	Uart_sendstring(data, wifi_uart);
 80010d8:	f107 0308 	add.w	r3, r7, #8
 80010dc:	493e      	ldr	r1, [pc, #248]	; (80011d8 <ESP_Init+0x1a8>)
 80010de:	4618      	mov	r0, r3
 80010e0:	f000 fa92 	bl	8001608 <Uart_sendstring>
	while (!(Wait_for("OK\r\n", wifi_uart)));
 80010e4:	bf00      	nop
 80010e6:	493c      	ldr	r1, [pc, #240]	; (80011d8 <ESP_Init+0x1a8>)
 80010e8:	4841      	ldr	r0, [pc, #260]	; (80011f0 <ESP_Init+0x1c0>)
 80010ea:	f000 fb23 	bl	8001734 <Wait_for>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d0f8      	beq.n	80010e6 <ESP_Init+0xb6>
	sprintf (data, "Connected to,\"%s\"\n\n", SSID);
 80010f4:	f107 0308 	add.w	r3, r7, #8
 80010f8:	687a      	ldr	r2, [r7, #4]
 80010fa:	4943      	ldr	r1, [pc, #268]	; (8001208 <ESP_Init+0x1d8>)
 80010fc:	4618      	mov	r0, r3
 80010fe:	f004 fdbb 	bl	8005c78 <siprintf>
	Uart_sendstring(data,pc_uart);
 8001102:	f107 0308 	add.w	r3, r7, #8
 8001106:	4936      	ldr	r1, [pc, #216]	; (80011e0 <ESP_Init+0x1b0>)
 8001108:	4618      	mov	r0, r3
 800110a:	f000 fa7d 	bl	8001608 <Uart_sendstring>


	/********* AT+CIFSR **********/
	Uart_flush(wifi_uart);
 800110e:	4832      	ldr	r0, [pc, #200]	; (80011d8 <ESP_Init+0x1a8>)
 8001110:	f000 f8f8 	bl	8001304 <Uart_flush>
	Uart_sendstring("AT+CIFSR\r\n", wifi_uart);
 8001114:	4930      	ldr	r1, [pc, #192]	; (80011d8 <ESP_Init+0x1a8>)
 8001116:	483d      	ldr	r0, [pc, #244]	; (800120c <ESP_Init+0x1dc>)
 8001118:	f000 fa76 	bl	8001608 <Uart_sendstring>
	while (!(Wait_for("CIFSR:STAIP,\"", wifi_uart)));
 800111c:	bf00      	nop
 800111e:	492e      	ldr	r1, [pc, #184]	; (80011d8 <ESP_Init+0x1a8>)
 8001120:	483b      	ldr	r0, [pc, #236]	; (8001210 <ESP_Init+0x1e0>)
 8001122:	f000 fb07 	bl	8001734 <Wait_for>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d0f8      	beq.n	800111e <ESP_Init+0xee>
	while (!(Copy_upto("\"",buffer, wifi_uart)));
 800112c:	bf00      	nop
 800112e:	4a2a      	ldr	r2, [pc, #168]	; (80011d8 <ESP_Init+0x1a8>)
 8001130:	4938      	ldr	r1, [pc, #224]	; (8001214 <ESP_Init+0x1e4>)
 8001132:	4839      	ldr	r0, [pc, #228]	; (8001218 <ESP_Init+0x1e8>)
 8001134:	f000 fa80 	bl	8001638 <Copy_upto>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d0f7      	beq.n	800112e <ESP_Init+0xfe>
	while (!(Wait_for("OK\r\n", wifi_uart)));
 800113e:	bf00      	nop
 8001140:	4925      	ldr	r1, [pc, #148]	; (80011d8 <ESP_Init+0x1a8>)
 8001142:	482b      	ldr	r0, [pc, #172]	; (80011f0 <ESP_Init+0x1c0>)
 8001144:	f000 faf6 	bl	8001734 <Wait_for>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d0f8      	beq.n	8001140 <ESP_Init+0x110>
	int len = strlen (buffer);
 800114e:	4831      	ldr	r0, [pc, #196]	; (8001214 <ESP_Init+0x1e4>)
 8001150:	f7fe fffe 	bl	8000150 <strlen>
 8001154:	4603      	mov	r3, r0
 8001156:	65bb      	str	r3, [r7, #88]	; 0x58
	buffer[len-1] = '\0';
 8001158:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800115a:	3b01      	subs	r3, #1
 800115c:	4a2d      	ldr	r2, [pc, #180]	; (8001214 <ESP_Init+0x1e4>)
 800115e:	2100      	movs	r1, #0
 8001160:	54d1      	strb	r1, [r2, r3]
	sprintf (data, "IP ADDR: %s\n\n", buffer);
 8001162:	f107 0308 	add.w	r3, r7, #8
 8001166:	4a2b      	ldr	r2, [pc, #172]	; (8001214 <ESP_Init+0x1e4>)
 8001168:	492c      	ldr	r1, [pc, #176]	; (800121c <ESP_Init+0x1ec>)
 800116a:	4618      	mov	r0, r3
 800116c:	f004 fd84 	bl	8005c78 <siprintf>
	Uart_sendstring(data, pc_uart);
 8001170:	f107 0308 	add.w	r3, r7, #8
 8001174:	491a      	ldr	r1, [pc, #104]	; (80011e0 <ESP_Init+0x1b0>)
 8001176:	4618      	mov	r0, r3
 8001178:	f000 fa46 	bl	8001608 <Uart_sendstring>

	/********* AT+CIPMUX **********/
	Uart_flush(wifi_uart);
 800117c:	4816      	ldr	r0, [pc, #88]	; (80011d8 <ESP_Init+0x1a8>)
 800117e:	f000 f8c1 	bl	8001304 <Uart_flush>
	Uart_sendstring("AT+CIPMUX=1\r\n", wifi_uart);
 8001182:	4915      	ldr	r1, [pc, #84]	; (80011d8 <ESP_Init+0x1a8>)
 8001184:	4826      	ldr	r0, [pc, #152]	; (8001220 <ESP_Init+0x1f0>)
 8001186:	f000 fa3f 	bl	8001608 <Uart_sendstring>
	while (!(Wait_for("OK\r\n", wifi_uart)));
 800118a:	bf00      	nop
 800118c:	4912      	ldr	r1, [pc, #72]	; (80011d8 <ESP_Init+0x1a8>)
 800118e:	4818      	ldr	r0, [pc, #96]	; (80011f0 <ESP_Init+0x1c0>)
 8001190:	f000 fad0 	bl	8001734 <Wait_for>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d0f8      	beq.n	800118c <ESP_Init+0x15c>
	Uart_sendstring("CIPMUX---->OK\n\n", pc_uart);
 800119a:	4911      	ldr	r1, [pc, #68]	; (80011e0 <ESP_Init+0x1b0>)
 800119c:	4821      	ldr	r0, [pc, #132]	; (8001224 <ESP_Init+0x1f4>)
 800119e:	f000 fa33 	bl	8001608 <Uart_sendstring>

	/********* AT+CIPSERVER **********/
	Uart_flush(wifi_uart);
 80011a2:	480d      	ldr	r0, [pc, #52]	; (80011d8 <ESP_Init+0x1a8>)
 80011a4:	f000 f8ae 	bl	8001304 <Uart_flush>
	Uart_sendstring("AT+CIPSERVER=1,80\r\n", wifi_uart);
 80011a8:	490b      	ldr	r1, [pc, #44]	; (80011d8 <ESP_Init+0x1a8>)
 80011aa:	481f      	ldr	r0, [pc, #124]	; (8001228 <ESP_Init+0x1f8>)
 80011ac:	f000 fa2c 	bl	8001608 <Uart_sendstring>
	while (!(Wait_for("OK\r\n", wifi_uart)));
 80011b0:	bf00      	nop
 80011b2:	4909      	ldr	r1, [pc, #36]	; (80011d8 <ESP_Init+0x1a8>)
 80011b4:	480e      	ldr	r0, [pc, #56]	; (80011f0 <ESP_Init+0x1c0>)
 80011b6:	f000 fabd 	bl	8001734 <Wait_for>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d0f8      	beq.n	80011b2 <ESP_Init+0x182>
	Uart_sendstring("CIPSERVER---->OK\n\n", pc_uart);
 80011c0:	4907      	ldr	r1, [pc, #28]	; (80011e0 <ESP_Init+0x1b0>)
 80011c2:	481a      	ldr	r0, [pc, #104]	; (800122c <ESP_Init+0x1fc>)
 80011c4:	f000 fa20 	bl	8001608 <Uart_sendstring>

	Uart_sendstring("Now Connect to the IP ADRESS\n\n", pc_uart);
 80011c8:	4905      	ldr	r1, [pc, #20]	; (80011e0 <ESP_Init+0x1b0>)
 80011ca:	4819      	ldr	r0, [pc, #100]	; (8001230 <ESP_Init+0x200>)
 80011cc:	f000 fa1c 	bl	8001608 <Uart_sendstring>

}
 80011d0:	bf00      	nop
 80011d2:	3760      	adds	r7, #96	; 0x60
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	20000ae4 	.word	0x20000ae4
 80011dc:	080094a4 	.word	0x080094a4
 80011e0:	20000b2c 	.word	0x20000b2c
 80011e4:	080094b0 	.word	0x080094b0
 80011e8:	080094bc 	.word	0x080094bc
 80011ec:	080094c0 	.word	0x080094c0
 80011f0:	080094c8 	.word	0x080094c8
 80011f4:	080094d0 	.word	0x080094d0
 80011f8:	080094dc 	.word	0x080094dc
 80011fc:	080094ec 	.word	0x080094ec
 8001200:	080094fc 	.word	0x080094fc
 8001204:	08009520 	.word	0x08009520
 8001208:	08009538 	.word	0x08009538
 800120c:	0800954c 	.word	0x0800954c
 8001210:	08009558 	.word	0x08009558
 8001214:	20000204 	.word	0x20000204
 8001218:	08009568 	.word	0x08009568
 800121c:	0800956c 	.word	0x0800956c
 8001220:	0800957c 	.word	0x0800957c
 8001224:	0800958c 	.word	0x0800958c
 8001228:	0800959c 	.word	0x0800959c
 800122c:	080095b0 	.word	0x080095b0
 8001230:	080095c4 	.word	0x080095c4

08001234 <Ringbuf_init>:

void store_char (unsigned char c, ring_buffer *buffer);


void Ringbuf_init(void)
{
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0
  _rx_buffer1 = &rx_buffer1;
 8001238:	4b17      	ldr	r3, [pc, #92]	; (8001298 <Ringbuf_init+0x64>)
 800123a:	4a18      	ldr	r2, [pc, #96]	; (800129c <Ringbuf_init+0x68>)
 800123c:	601a      	str	r2, [r3, #0]
  _tx_buffer1 = &tx_buffer1;
 800123e:	4b18      	ldr	r3, [pc, #96]	; (80012a0 <Ringbuf_init+0x6c>)
 8001240:	4a18      	ldr	r2, [pc, #96]	; (80012a4 <Ringbuf_init+0x70>)
 8001242:	601a      	str	r2, [r3, #0]
  _rx_buffer2 = &rx_buffer2;
 8001244:	4b18      	ldr	r3, [pc, #96]	; (80012a8 <Ringbuf_init+0x74>)
 8001246:	4a19      	ldr	r2, [pc, #100]	; (80012ac <Ringbuf_init+0x78>)
 8001248:	601a      	str	r2, [r3, #0]
  _tx_buffer2 = &tx_buffer2;
 800124a:	4b19      	ldr	r3, [pc, #100]	; (80012b0 <Ringbuf_init+0x7c>)
 800124c:	4a19      	ldr	r2, [pc, #100]	; (80012b4 <Ringbuf_init+0x80>)
 800124e:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(device_uart, UART_IT_ERR);
 8001250:	4b19      	ldr	r3, [pc, #100]	; (80012b8 <Ringbuf_init+0x84>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	695a      	ldr	r2, [r3, #20]
 8001256:	4b18      	ldr	r3, [pc, #96]	; (80012b8 <Ringbuf_init+0x84>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f042 0201 	orr.w	r2, r2, #1
 800125e:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE_IT(pc_uart, UART_IT_ERR);
 8001260:	4b16      	ldr	r3, [pc, #88]	; (80012bc <Ringbuf_init+0x88>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	695a      	ldr	r2, [r3, #20]
 8001266:	4b15      	ldr	r3, [pc, #84]	; (80012bc <Ringbuf_init+0x88>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f042 0201 	orr.w	r2, r2, #1
 800126e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(device_uart, UART_IT_RXNE);
 8001270:	4b11      	ldr	r3, [pc, #68]	; (80012b8 <Ringbuf_init+0x84>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	68da      	ldr	r2, [r3, #12]
 8001276:	4b10      	ldr	r3, [pc, #64]	; (80012b8 <Ringbuf_init+0x84>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f042 0220 	orr.w	r2, r2, #32
 800127e:	60da      	str	r2, [r3, #12]
  __HAL_UART_ENABLE_IT(pc_uart, UART_IT_RXNE);
 8001280:	4b0e      	ldr	r3, [pc, #56]	; (80012bc <Ringbuf_init+0x88>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	68da      	ldr	r2, [r3, #12]
 8001286:	4b0d      	ldr	r3, [pc, #52]	; (80012bc <Ringbuf_init+0x88>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f042 0220 	orr.w	r2, r2, #32
 800128e:	60da      	str	r2, [r3, #12]
}
 8001290:	bf00      	nop
 8001292:	46bd      	mov	sp, r7
 8001294:	bc80      	pop	{r7}
 8001296:	4770      	bx	lr
 8001298:	20000a38 	.word	0x20000a38
 800129c:	20000218 	.word	0x20000218
 80012a0:	20000a3c 	.word	0x20000a3c
 80012a4:	20000420 	.word	0x20000420
 80012a8:	20000a40 	.word	0x20000a40
 80012ac:	20000628 	.word	0x20000628
 80012b0:	20000a44 	.word	0x20000a44
 80012b4:	20000830 	.word	0x20000830
 80012b8:	20000ae4 	.word	0x20000ae4
 80012bc:	20000b2c 	.word	0x20000b2c

080012c0 <store_char>:

void store_char(unsigned char c, ring_buffer *buffer)
{
 80012c0:	b480      	push	{r7}
 80012c2:	b085      	sub	sp, #20
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	4603      	mov	r3, r0
 80012c8:	6039      	str	r1, [r7, #0]
 80012ca:	71fb      	strb	r3, [r7, #7]
  int i = (unsigned int)(buffer->head + 1) % UART_BUFFER_SIZE;
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80012d2:	3301      	adds	r3, #1
 80012d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80012d8:	60fb      	str	r3, [r7, #12]

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if(i != buffer->tail) {
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	429a      	cmp	r2, r3
 80012e4:	d009      	beq.n	80012fa <store_char+0x3a>
    buffer->buffer[buffer->head] = c;
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80012ec:	683a      	ldr	r2, [r7, #0]
 80012ee:	79f9      	ldrb	r1, [r7, #7]
 80012f0:	54d1      	strb	r1, [r2, r3]
    buffer->head = i;
 80012f2:	68fa      	ldr	r2, [r7, #12]
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
  }
}
 80012fa:	bf00      	nop
 80012fc:	3714      	adds	r7, #20
 80012fe:	46bd      	mov	sp, r7
 8001300:	bc80      	pop	{r7}
 8001302:	4770      	bx	lr

08001304 <Uart_flush>:
	}
}


void Uart_flush (UART_HandleTypeDef *uart)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
	if (uart == device_uart)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	4a12      	ldr	r2, [pc, #72]	; (8001358 <Uart_flush+0x54>)
 8001310:	4293      	cmp	r3, r2
 8001312:	d10c      	bne.n	800132e <Uart_flush+0x2a>
	{
		memset(_rx_buffer1->buffer,'\0', UART_BUFFER_SIZE);
 8001314:	4b11      	ldr	r3, [pc, #68]	; (800135c <Uart_flush+0x58>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	f44f 7200 	mov.w	r2, #512	; 0x200
 800131c:	2100      	movs	r1, #0
 800131e:	4618      	mov	r0, r3
 8001320:	f004 fd0d 	bl	8005d3e <memset>
		_rx_buffer1->head = 0;
 8001324:	4b0d      	ldr	r3, [pc, #52]	; (800135c <Uart_flush+0x58>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	2200      	movs	r2, #0
 800132a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
	}
	if (uart == pc_uart)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	4a0b      	ldr	r2, [pc, #44]	; (8001360 <Uart_flush+0x5c>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d10c      	bne.n	8001350 <Uart_flush+0x4c>
	{
		memset(_rx_buffer2->buffer,'\0', UART_BUFFER_SIZE);
 8001336:	4b0b      	ldr	r3, [pc, #44]	; (8001364 <Uart_flush+0x60>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800133e:	2100      	movs	r1, #0
 8001340:	4618      	mov	r0, r3
 8001342:	f004 fcfc 	bl	8005d3e <memset>
		_rx_buffer2->head = 0;
 8001346:	4b07      	ldr	r3, [pc, #28]	; (8001364 <Uart_flush+0x60>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	2200      	movs	r2, #0
 800134c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
	}
}
 8001350:	bf00      	nop
 8001352:	3708      	adds	r7, #8
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	20000ae4 	.word	0x20000ae4
 800135c:	20000a38 	.word	0x20000a38
 8001360:	20000b2c 	.word	0x20000b2c
 8001364:	20000a40 	.word	0x20000a40

08001368 <Uart_peek>:


int Uart_peek(UART_HandleTypeDef *uart)
{
 8001368:	b480      	push	{r7}
 800136a:	b083      	sub	sp, #12
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
	if (uart == device_uart)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	4a1c      	ldr	r2, [pc, #112]	; (80013e4 <Uart_peek+0x7c>)
 8001374:	4293      	cmp	r3, r2
 8001376:	d114      	bne.n	80013a2 <Uart_peek+0x3a>
	{
		  if(_rx_buffer1->head == _rx_buffer1->tail)
 8001378:	4b1b      	ldr	r3, [pc, #108]	; (80013e8 <Uart_peek+0x80>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001380:	4b19      	ldr	r3, [pc, #100]	; (80013e8 <Uart_peek+0x80>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001388:	429a      	cmp	r2, r3
 800138a:	d102      	bne.n	8001392 <Uart_peek+0x2a>
		  {
		    return -1;
 800138c:	f04f 33ff 	mov.w	r3, #4294967295
 8001390:	e022      	b.n	80013d8 <Uart_peek+0x70>
		  }
		  else
		  {
		    return _rx_buffer1->buffer[_rx_buffer1->tail];
 8001392:	4b15      	ldr	r3, [pc, #84]	; (80013e8 <Uart_peek+0x80>)
 8001394:	681a      	ldr	r2, [r3, #0]
 8001396:	4b14      	ldr	r3, [pc, #80]	; (80013e8 <Uart_peek+0x80>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800139e:	5cd3      	ldrb	r3, [r2, r3]
 80013a0:	e01a      	b.n	80013d8 <Uart_peek+0x70>
		  }
	}

	else if (uart == pc_uart)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	4a11      	ldr	r2, [pc, #68]	; (80013ec <Uart_peek+0x84>)
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d114      	bne.n	80013d4 <Uart_peek+0x6c>
	{
		  if(_rx_buffer2->head == _rx_buffer2->tail)
 80013aa:	4b11      	ldr	r3, [pc, #68]	; (80013f0 <Uart_peek+0x88>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80013b2:	4b0f      	ldr	r3, [pc, #60]	; (80013f0 <Uart_peek+0x88>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80013ba:	429a      	cmp	r2, r3
 80013bc:	d102      	bne.n	80013c4 <Uart_peek+0x5c>
		  {
		    return -1;
 80013be:	f04f 33ff 	mov.w	r3, #4294967295
 80013c2:	e009      	b.n	80013d8 <Uart_peek+0x70>
		  }
		  else
		  {
		    return _rx_buffer2->buffer[_rx_buffer2->tail];
 80013c4:	4b0a      	ldr	r3, [pc, #40]	; (80013f0 <Uart_peek+0x88>)
 80013c6:	681a      	ldr	r2, [r3, #0]
 80013c8:	4b09      	ldr	r3, [pc, #36]	; (80013f0 <Uart_peek+0x88>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80013d0:	5cd3      	ldrb	r3, [r2, r3]
 80013d2:	e001      	b.n	80013d8 <Uart_peek+0x70>
		  }
	}

	return -1;
 80013d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013d8:	4618      	mov	r0, r3
 80013da:	370c      	adds	r7, #12
 80013dc:	46bd      	mov	sp, r7
 80013de:	bc80      	pop	{r7}
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	20000ae4 	.word	0x20000ae4
 80013e8:	20000a38 	.word	0x20000a38
 80013ec:	20000b2c 	.word	0x20000b2c
 80013f0:	20000a40 	.word	0x20000a40

080013f4 <Uart_read>:

int Uart_read(UART_HandleTypeDef *uart)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b085      	sub	sp, #20
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
	if (uart == device_uart)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	4a29      	ldr	r2, [pc, #164]	; (80014a4 <Uart_read+0xb0>)
 8001400:	4293      	cmp	r3, r2
 8001402:	d121      	bne.n	8001448 <Uart_read+0x54>
	{
		  // if the head isn't ahead of the tail, we don't have any characters
		  if(_rx_buffer1->head == _rx_buffer1->tail)
 8001404:	4b28      	ldr	r3, [pc, #160]	; (80014a8 <Uart_read+0xb4>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800140c:	4b26      	ldr	r3, [pc, #152]	; (80014a8 <Uart_read+0xb4>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001414:	429a      	cmp	r2, r3
 8001416:	d102      	bne.n	800141e <Uart_read+0x2a>
		  {
		    return -1;
 8001418:	f04f 33ff 	mov.w	r3, #4294967295
 800141c:	e03c      	b.n	8001498 <Uart_read+0xa4>
		  }
		  else
		  {
		    unsigned char c = _rx_buffer1->buffer[_rx_buffer1->tail];
 800141e:	4b22      	ldr	r3, [pc, #136]	; (80014a8 <Uart_read+0xb4>)
 8001420:	681a      	ldr	r2, [r3, #0]
 8001422:	4b21      	ldr	r3, [pc, #132]	; (80014a8 <Uart_read+0xb4>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800142a:	5cd3      	ldrb	r3, [r2, r3]
 800142c:	73bb      	strb	r3, [r7, #14]
		    _rx_buffer1->tail = (unsigned int)(_rx_buffer1->tail + 1) % UART_BUFFER_SIZE;
 800142e:	4b1e      	ldr	r3, [pc, #120]	; (80014a8 <Uart_read+0xb4>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001436:	1c5a      	adds	r2, r3, #1
 8001438:	4b1b      	ldr	r3, [pc, #108]	; (80014a8 <Uart_read+0xb4>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001440:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
		    return c;
 8001444:	7bbb      	ldrb	r3, [r7, #14]
 8001446:	e027      	b.n	8001498 <Uart_read+0xa4>
		  }
	}

	else if (uart == pc_uart)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	4a18      	ldr	r2, [pc, #96]	; (80014ac <Uart_read+0xb8>)
 800144c:	4293      	cmp	r3, r2
 800144e:	d121      	bne.n	8001494 <Uart_read+0xa0>
	{
		  // if the head isn't ahead of the tail, we don't have any characters
		  if(_rx_buffer2->head == _rx_buffer2->tail)
 8001450:	4b17      	ldr	r3, [pc, #92]	; (80014b0 <Uart_read+0xbc>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001458:	4b15      	ldr	r3, [pc, #84]	; (80014b0 <Uart_read+0xbc>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001460:	429a      	cmp	r2, r3
 8001462:	d102      	bne.n	800146a <Uart_read+0x76>
		  {
		    return -1;
 8001464:	f04f 33ff 	mov.w	r3, #4294967295
 8001468:	e016      	b.n	8001498 <Uart_read+0xa4>
		  }
		  else
		  {
		    unsigned char c = _rx_buffer2->buffer[_rx_buffer2->tail];
 800146a:	4b11      	ldr	r3, [pc, #68]	; (80014b0 <Uart_read+0xbc>)
 800146c:	681a      	ldr	r2, [r3, #0]
 800146e:	4b10      	ldr	r3, [pc, #64]	; (80014b0 <Uart_read+0xbc>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001476:	5cd3      	ldrb	r3, [r2, r3]
 8001478:	73fb      	strb	r3, [r7, #15]
		    _rx_buffer2->tail = (unsigned int)(_rx_buffer2->tail + 1) % UART_BUFFER_SIZE;
 800147a:	4b0d      	ldr	r3, [pc, #52]	; (80014b0 <Uart_read+0xbc>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001482:	1c5a      	adds	r2, r3, #1
 8001484:	4b0a      	ldr	r3, [pc, #40]	; (80014b0 <Uart_read+0xbc>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800148c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
		    return c;
 8001490:	7bfb      	ldrb	r3, [r7, #15]
 8001492:	e001      	b.n	8001498 <Uart_read+0xa4>
		  }
	}

	else return -1;
 8001494:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001498:	4618      	mov	r0, r3
 800149a:	3714      	adds	r7, #20
 800149c:	46bd      	mov	sp, r7
 800149e:	bc80      	pop	{r7}
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	20000ae4 	.word	0x20000ae4
 80014a8:	20000a38 	.word	0x20000a38
 80014ac:	20000b2c 	.word	0x20000b2c
 80014b0:	20000a40 	.word	0x20000a40

080014b4 <Uart_write>:

void Uart_write(int c, UART_HandleTypeDef *uart)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b085      	sub	sp, #20
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
 80014bc:	6039      	str	r1, [r7, #0]
	if (c>=0)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	db54      	blt.n	800156e <Uart_write+0xba>
	{
		if (uart == device_uart){
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	4a2c      	ldr	r2, [pc, #176]	; (8001578 <Uart_write+0xc4>)
 80014c8:	4293      	cmp	r3, r2
 80014ca:	d126      	bne.n	800151a <Uart_write+0x66>
		int i = (_tx_buffer1->head + 1) % UART_BUFFER_SIZE;
 80014cc:	4b2b      	ldr	r3, [pc, #172]	; (800157c <Uart_write+0xc8>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80014d4:	3301      	adds	r3, #1
 80014d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80014da:	60bb      	str	r3, [r7, #8]

		// If the output buffer is full, there's nothing for it other than to
		// wait for the interrupt handler to empty it a bit
		// ???: return 0 here instead?
		while (i == _tx_buffer1->tail);
 80014dc:	bf00      	nop
 80014de:	4b27      	ldr	r3, [pc, #156]	; (800157c <Uart_write+0xc8>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80014e6:	68bb      	ldr	r3, [r7, #8]
 80014e8:	429a      	cmp	r2, r3
 80014ea:	d0f8      	beq.n	80014de <Uart_write+0x2a>

		_tx_buffer1->buffer[_tx_buffer1->head] = (uint8_t)c;
 80014ec:	4b23      	ldr	r3, [pc, #140]	; (800157c <Uart_write+0xc8>)
 80014ee:	681a      	ldr	r2, [r3, #0]
 80014f0:	4b22      	ldr	r3, [pc, #136]	; (800157c <Uart_write+0xc8>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80014f8:	6879      	ldr	r1, [r7, #4]
 80014fa:	b2c9      	uxtb	r1, r1
 80014fc:	54d1      	strb	r1, [r2, r3]
		_tx_buffer1->head = i;
 80014fe:	4b1f      	ldr	r3, [pc, #124]	; (800157c <Uart_write+0xc8>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	68ba      	ldr	r2, [r7, #8]
 8001504:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

		__HAL_UART_ENABLE_IT(device_uart, UART_IT_TXE); // Enable UART transmission interrupt
 8001508:	4b1b      	ldr	r3, [pc, #108]	; (8001578 <Uart_write+0xc4>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	68da      	ldr	r2, [r3, #12]
 800150e:	4b1a      	ldr	r3, [pc, #104]	; (8001578 <Uart_write+0xc4>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001516:	60da      	str	r2, [r3, #12]
			_tx_buffer2->head = i;

			__HAL_UART_ENABLE_IT(pc_uart, UART_IT_TXE); // Enable UART transmission interrupt
			}
	}
}
 8001518:	e029      	b.n	800156e <Uart_write+0xba>
		else if (uart == pc_uart){
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	4a18      	ldr	r2, [pc, #96]	; (8001580 <Uart_write+0xcc>)
 800151e:	4293      	cmp	r3, r2
 8001520:	d125      	bne.n	800156e <Uart_write+0xba>
			int i = (_tx_buffer2->head + 1) % UART_BUFFER_SIZE;
 8001522:	4b18      	ldr	r3, [pc, #96]	; (8001584 <Uart_write+0xd0>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800152a:	3301      	adds	r3, #1
 800152c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001530:	60fb      	str	r3, [r7, #12]
			while (i == _tx_buffer2->tail);
 8001532:	bf00      	nop
 8001534:	4b13      	ldr	r3, [pc, #76]	; (8001584 <Uart_write+0xd0>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	429a      	cmp	r2, r3
 8001540:	d0f8      	beq.n	8001534 <Uart_write+0x80>
			_tx_buffer2->buffer[_tx_buffer2->head] = (uint8_t)c;
 8001542:	4b10      	ldr	r3, [pc, #64]	; (8001584 <Uart_write+0xd0>)
 8001544:	681a      	ldr	r2, [r3, #0]
 8001546:	4b0f      	ldr	r3, [pc, #60]	; (8001584 <Uart_write+0xd0>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800154e:	6879      	ldr	r1, [r7, #4]
 8001550:	b2c9      	uxtb	r1, r1
 8001552:	54d1      	strb	r1, [r2, r3]
			_tx_buffer2->head = i;
 8001554:	4b0b      	ldr	r3, [pc, #44]	; (8001584 <Uart_write+0xd0>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	68fa      	ldr	r2, [r7, #12]
 800155a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
			__HAL_UART_ENABLE_IT(pc_uart, UART_IT_TXE); // Enable UART transmission interrupt
 800155e:	4b08      	ldr	r3, [pc, #32]	; (8001580 <Uart_write+0xcc>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	68da      	ldr	r2, [r3, #12]
 8001564:	4b06      	ldr	r3, [pc, #24]	; (8001580 <Uart_write+0xcc>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800156c:	60da      	str	r2, [r3, #12]
}
 800156e:	bf00      	nop
 8001570:	3714      	adds	r7, #20
 8001572:	46bd      	mov	sp, r7
 8001574:	bc80      	pop	{r7}
 8001576:	4770      	bx	lr
 8001578:	20000ae4 	.word	0x20000ae4
 800157c:	20000a3c 	.word	0x20000a3c
 8001580:	20000b2c 	.word	0x20000b2c
 8001584:	20000a44 	.word	0x20000a44

08001588 <IsDataAvailable>:

int IsDataAvailable(UART_HandleTypeDef *uart)
{
 8001588:	b480      	push	{r7}
 800158a:	b083      	sub	sp, #12
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
	if (uart == device_uart) return (uint16_t)(UART_BUFFER_SIZE + _rx_buffer1->head - _rx_buffer1->tail) % UART_BUFFER_SIZE;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	4a19      	ldr	r2, [pc, #100]	; (80015f8 <IsDataAvailable+0x70>)
 8001594:	4293      	cmp	r3, r2
 8001596:	d111      	bne.n	80015bc <IsDataAvailable+0x34>
 8001598:	4b18      	ldr	r3, [pc, #96]	; (80015fc <IsDataAvailable+0x74>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80015a0:	b29a      	uxth	r2, r3
 80015a2:	4b16      	ldr	r3, [pc, #88]	; (80015fc <IsDataAvailable+0x74>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80015aa:	b29b      	uxth	r3, r3
 80015ac:	1ad3      	subs	r3, r2, r3
 80015ae:	b29b      	uxth	r3, r3
 80015b0:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80015b4:	b29b      	uxth	r3, r3
 80015b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015ba:	e017      	b.n	80015ec <IsDataAvailable+0x64>
	else if (uart == pc_uart) return (uint16_t)(UART_BUFFER_SIZE + _rx_buffer2->head - _rx_buffer2->tail) % UART_BUFFER_SIZE;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	4a10      	ldr	r2, [pc, #64]	; (8001600 <IsDataAvailable+0x78>)
 80015c0:	4293      	cmp	r3, r2
 80015c2:	d111      	bne.n	80015e8 <IsDataAvailable+0x60>
 80015c4:	4b0f      	ldr	r3, [pc, #60]	; (8001604 <IsDataAvailable+0x7c>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80015cc:	b29a      	uxth	r2, r3
 80015ce:	4b0d      	ldr	r3, [pc, #52]	; (8001604 <IsDataAvailable+0x7c>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80015d6:	b29b      	uxth	r3, r3
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	b29b      	uxth	r3, r3
 80015dc:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80015e0:	b29b      	uxth	r3, r3
 80015e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015e6:	e001      	b.n	80015ec <IsDataAvailable+0x64>
	return -1;
 80015e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	370c      	adds	r7, #12
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bc80      	pop	{r7}
 80015f4:	4770      	bx	lr
 80015f6:	bf00      	nop
 80015f8:	20000ae4 	.word	0x20000ae4
 80015fc:	20000a38 	.word	0x20000a38
 8001600:	20000b2c 	.word	0x20000b2c
 8001604:	20000a40 	.word	0x20000a40

08001608 <Uart_sendstring>:
	}
	return 1;
}

void Uart_sendstring (const char *s, UART_HandleTypeDef *uart)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b082      	sub	sp, #8
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
 8001610:	6039      	str	r1, [r7, #0]
	while(*s!='\0') Uart_write(*s++, uart);
 8001612:	e007      	b.n	8001624 <Uart_sendstring+0x1c>
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	1c5a      	adds	r2, r3, #1
 8001618:	607a      	str	r2, [r7, #4]
 800161a:	781b      	ldrb	r3, [r3, #0]
 800161c:	6839      	ldr	r1, [r7, #0]
 800161e:	4618      	mov	r0, r3
 8001620:	f7ff ff48 	bl	80014b4 <Uart_write>
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	2b00      	cmp	r3, #0
 800162a:	d1f3      	bne.n	8001614 <Uart_sendstring+0xc>
}
 800162c:	bf00      	nop
 800162e:	bf00      	nop
 8001630:	3708      	adds	r7, #8
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
	...

08001638 <Copy_upto>:
  while(*s) Uart_write(*s++, uart);
}


int Copy_upto (char *string, char *buffertocopyinto, UART_HandleTypeDef *uart)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b088      	sub	sp, #32
 800163c:	af00      	add	r7, sp, #0
 800163e:	60f8      	str	r0, [r7, #12]
 8001640:	60b9      	str	r1, [r7, #8]
 8001642:	607a      	str	r2, [r7, #4]
	int so_far =0;
 8001644:	2300      	movs	r3, #0
 8001646:	61fb      	str	r3, [r7, #28]
	int len = strlen (string);
 8001648:	68f8      	ldr	r0, [r7, #12]
 800164a:	f7fe fd81 	bl	8000150 <strlen>
 800164e:	4603      	mov	r3, r0
 8001650:	617b      	str	r3, [r7, #20]
	int indx = 0;
 8001652:	2300      	movs	r3, #0
 8001654:	61bb      	str	r3, [r7, #24]

again:
	while (!IsDataAvailable(uart));
 8001656:	bf00      	nop
 8001658:	6878      	ldr	r0, [r7, #4]
 800165a:	f7ff ff95 	bl	8001588 <IsDataAvailable>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d0f9      	beq.n	8001658 <Copy_upto+0x20>
	while (Uart_peek(uart) != string[so_far])
 8001664:	e01f      	b.n	80016a6 <Copy_upto+0x6e>
		{
			buffertocopyinto[indx] = _rx_buffer1->buffer[_rx_buffer1->tail];
 8001666:	4b32      	ldr	r3, [pc, #200]	; (8001730 <Copy_upto+0xf8>)
 8001668:	6819      	ldr	r1, [r3, #0]
 800166a:	4b31      	ldr	r3, [pc, #196]	; (8001730 <Copy_upto+0xf8>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001672:	69bb      	ldr	r3, [r7, #24]
 8001674:	68b8      	ldr	r0, [r7, #8]
 8001676:	4403      	add	r3, r0
 8001678:	5c8a      	ldrb	r2, [r1, r2]
 800167a:	701a      	strb	r2, [r3, #0]
			_rx_buffer1->tail = (unsigned int)(_rx_buffer1->tail + 1) % UART_BUFFER_SIZE;
 800167c:	4b2c      	ldr	r3, [pc, #176]	; (8001730 <Copy_upto+0xf8>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001684:	1c5a      	adds	r2, r3, #1
 8001686:	4b2a      	ldr	r3, [pc, #168]	; (8001730 <Copy_upto+0xf8>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800168e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
			indx++;
 8001692:	69bb      	ldr	r3, [r7, #24]
 8001694:	3301      	adds	r3, #1
 8001696:	61bb      	str	r3, [r7, #24]
			while (!IsDataAvailable(uart));
 8001698:	bf00      	nop
 800169a:	6878      	ldr	r0, [r7, #4]
 800169c:	f7ff ff74 	bl	8001588 <IsDataAvailable>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d0f9      	beq.n	800169a <Copy_upto+0x62>
	while (Uart_peek(uart) != string[so_far])
 80016a6:	6878      	ldr	r0, [r7, #4]
 80016a8:	f7ff fe5e 	bl	8001368 <Uart_peek>
 80016ac:	4601      	mov	r1, r0
 80016ae:	69fb      	ldr	r3, [r7, #28]
 80016b0:	68fa      	ldr	r2, [r7, #12]
 80016b2:	4413      	add	r3, r2
 80016b4:	781b      	ldrb	r3, [r3, #0]
 80016b6:	4299      	cmp	r1, r3
 80016b8:	d1d5      	bne.n	8001666 <Copy_upto+0x2e>

		}
	while (Uart_peek(uart) == string [so_far])
 80016ba:	e01b      	b.n	80016f4 <Copy_upto+0xbc>
	{
		so_far++;
 80016bc:	69fb      	ldr	r3, [r7, #28]
 80016be:	3301      	adds	r3, #1
 80016c0:	61fb      	str	r3, [r7, #28]
		buffertocopyinto[indx++] = Uart_read(uart);
 80016c2:	6878      	ldr	r0, [r7, #4]
 80016c4:	f7ff fe96 	bl	80013f4 <Uart_read>
 80016c8:	4601      	mov	r1, r0
 80016ca:	69bb      	ldr	r3, [r7, #24]
 80016cc:	1c5a      	adds	r2, r3, #1
 80016ce:	61ba      	str	r2, [r7, #24]
 80016d0:	461a      	mov	r2, r3
 80016d2:	68bb      	ldr	r3, [r7, #8]
 80016d4:	4413      	add	r3, r2
 80016d6:	b2ca      	uxtb	r2, r1
 80016d8:	701a      	strb	r2, [r3, #0]
		if (so_far == len) return 1;
 80016da:	69fa      	ldr	r2, [r7, #28]
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	429a      	cmp	r2, r3
 80016e0:	d101      	bne.n	80016e6 <Copy_upto+0xae>
 80016e2:	2301      	movs	r3, #1
 80016e4:	e01f      	b.n	8001726 <Copy_upto+0xee>
		while (!IsDataAvailable(uart));
 80016e6:	bf00      	nop
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f7ff ff4d 	bl	8001588 <IsDataAvailable>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d0f9      	beq.n	80016e8 <Copy_upto+0xb0>
	while (Uart_peek(uart) == string [so_far])
 80016f4:	6878      	ldr	r0, [r7, #4]
 80016f6:	f7ff fe37 	bl	8001368 <Uart_peek>
 80016fa:	4601      	mov	r1, r0
 80016fc:	69fb      	ldr	r3, [r7, #28]
 80016fe:	68fa      	ldr	r2, [r7, #12]
 8001700:	4413      	add	r3, r2
 8001702:	781b      	ldrb	r3, [r3, #0]
 8001704:	4299      	cmp	r1, r3
 8001706:	d0d9      	beq.n	80016bc <Copy_upto+0x84>
	}

	if (so_far != len)
 8001708:	69fa      	ldr	r2, [r7, #28]
 800170a:	697b      	ldr	r3, [r7, #20]
 800170c:	429a      	cmp	r2, r3
 800170e:	d002      	beq.n	8001716 <Copy_upto+0xde>
	{
		so_far = 0;
 8001710:	2300      	movs	r3, #0
 8001712:	61fb      	str	r3, [r7, #28]
		goto again;
 8001714:	e79f      	b.n	8001656 <Copy_upto+0x1e>
	}

	if (so_far == len) return 1;
 8001716:	69fa      	ldr	r2, [r7, #28]
 8001718:	697b      	ldr	r3, [r7, #20]
 800171a:	429a      	cmp	r2, r3
 800171c:	d101      	bne.n	8001722 <Copy_upto+0xea>
 800171e:	2301      	movs	r3, #1
 8001720:	e001      	b.n	8001726 <Copy_upto+0xee>
	else return -1;
 8001722:	f04f 33ff 	mov.w	r3, #4294967295

}
 8001726:	4618      	mov	r0, r3
 8001728:	3720      	adds	r7, #32
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	20000a38 	.word	0x20000a38

08001734 <Wait_for>:


int Wait_for (char *string,UART_HandleTypeDef *uart)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b084      	sub	sp, #16
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
 800173c:	6039      	str	r1, [r7, #0]
	int so_far =0;
 800173e:	2300      	movs	r3, #0
 8001740:	60fb      	str	r3, [r7, #12]
	int len = strlen (string);
 8001742:	6878      	ldr	r0, [r7, #4]
 8001744:	f7fe fd04 	bl	8000150 <strlen>
 8001748:	4603      	mov	r3, r0
 800174a:	60bb      	str	r3, [r7, #8]

again_device:
	while (!IsDataAvailable(uart));
 800174c:	bf00      	nop
 800174e:	6838      	ldr	r0, [r7, #0]
 8001750:	f7ff ff1a 	bl	8001588 <IsDataAvailable>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d0f9      	beq.n	800174e <Wait_for+0x1a>
	if (Uart_peek(uart) != string[so_far])
 800175a:	6838      	ldr	r0, [r7, #0]
 800175c:	f7ff fe04 	bl	8001368 <Uart_peek>
 8001760:	4601      	mov	r1, r0
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	687a      	ldr	r2, [r7, #4]
 8001766:	4413      	add	r3, r2
 8001768:	781b      	ldrb	r3, [r3, #0]
 800176a:	4299      	cmp	r1, r3
 800176c:	d01e      	beq.n	80017ac <Wait_for+0x78>
	{
		 _rx_buffer1->tail = (unsigned int)(_rx_buffer1->tail + 1) % UART_BUFFER_SIZE ;
 800176e:	4b1e      	ldr	r3, [pc, #120]	; (80017e8 <Wait_for+0xb4>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001776:	1c5a      	adds	r2, r3, #1
 8001778:	4b1b      	ldr	r3, [pc, #108]	; (80017e8 <Wait_for+0xb4>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001780:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
		goto again_device;
 8001784:	e7e2      	b.n	800174c <Wait_for+0x18>

	}
	while (Uart_peek(uart) == string [so_far])
	{
		so_far++;
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	3301      	adds	r3, #1
 800178a:	60fb      	str	r3, [r7, #12]
		Uart_read(uart);
 800178c:	6838      	ldr	r0, [r7, #0]
 800178e:	f7ff fe31 	bl	80013f4 <Uart_read>
		if (so_far == len) return 1;
 8001792:	68fa      	ldr	r2, [r7, #12]
 8001794:	68bb      	ldr	r3, [r7, #8]
 8001796:	429a      	cmp	r2, r3
 8001798:	d101      	bne.n	800179e <Wait_for+0x6a>
 800179a:	2301      	movs	r3, #1
 800179c:	e01f      	b.n	80017de <Wait_for+0xaa>
		while (!IsDataAvailable(uart));
 800179e:	bf00      	nop
 80017a0:	6838      	ldr	r0, [r7, #0]
 80017a2:	f7ff fef1 	bl	8001588 <IsDataAvailable>
 80017a6:	4603      	mov	r3, r0
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d0f9      	beq.n	80017a0 <Wait_for+0x6c>
	while (Uart_peek(uart) == string [so_far])
 80017ac:	6838      	ldr	r0, [r7, #0]
 80017ae:	f7ff fddb 	bl	8001368 <Uart_peek>
 80017b2:	4601      	mov	r1, r0
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	687a      	ldr	r2, [r7, #4]
 80017b8:	4413      	add	r3, r2
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	4299      	cmp	r1, r3
 80017be:	d0e2      	beq.n	8001786 <Wait_for+0x52>
	}

	if (so_far != len)
 80017c0:	68fa      	ldr	r2, [r7, #12]
 80017c2:	68bb      	ldr	r3, [r7, #8]
 80017c4:	429a      	cmp	r2, r3
 80017c6:	d002      	beq.n	80017ce <Wait_for+0x9a>
	{
		so_far = 0;
 80017c8:	2300      	movs	r3, #0
 80017ca:	60fb      	str	r3, [r7, #12]
		goto again_device;
 80017cc:	e7be      	b.n	800174c <Wait_for+0x18>
	}

	if (so_far == len) return 1;
 80017ce:	68fa      	ldr	r2, [r7, #12]
 80017d0:	68bb      	ldr	r3, [r7, #8]
 80017d2:	429a      	cmp	r2, r3
 80017d4:	d101      	bne.n	80017da <Wait_for+0xa6>
 80017d6:	2301      	movs	r3, #1
 80017d8:	e001      	b.n	80017de <Wait_for+0xaa>
	else return -1;
 80017da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017de:	4618      	mov	r0, r3
 80017e0:	3710      	adds	r7, #16
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	20000a38 	.word	0x20000a38

080017ec <Uart_isr>:

void Uart_isr (UART_HandleTypeDef *huart)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b086      	sub	sp, #24
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
	  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	617b      	str	r3, [r7, #20]
	  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	68db      	ldr	r3, [r3, #12]
 8001802:	613b      	str	r3, [r7, #16]

    /* if DR is not empty and the Rx Int is enabled */
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001804:	697b      	ldr	r3, [r7, #20]
 8001806:	f003 0320 	and.w	r3, r3, #32
 800180a:	2b00      	cmp	r3, #0
 800180c:	d023      	beq.n	8001856 <Uart_isr+0x6a>
 800180e:	693b      	ldr	r3, [r7, #16]
 8001810:	f003 0320 	and.w	r3, r3, #32
 8001814:	2b00      	cmp	r3, #0
 8001816:	d01e      	beq.n	8001856 <Uart_isr+0x6a>
    	    	      * @note   TC flag can be also cleared by software sequence: a read operation to
    	    	      *          USART_SR register followed by a write operation to USART_DR register.
    	    	      * @note   TXE flag is cleared only by a write to the USART_DR register.

    	 *********************/
		huart->Instance->SR;                       /* Read status register */
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	681b      	ldr	r3, [r3, #0]
        unsigned char c = huart->Instance->DR;     /* Read data register */
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	685b      	ldr	r3, [r3, #4]
 8001824:	73fb      	strb	r3, [r7, #15]
        if (huart == device_uart)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	4a3f      	ldr	r2, [pc, #252]	; (8001928 <Uart_isr+0x13c>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d107      	bne.n	800183e <Uart_isr+0x52>
        {
        	store_char (c, _rx_buffer1);  // store data in buffer
 800182e:	4b3f      	ldr	r3, [pc, #252]	; (800192c <Uart_isr+0x140>)
 8001830:	681a      	ldr	r2, [r3, #0]
 8001832:	7bfb      	ldrb	r3, [r7, #15]
 8001834:	4611      	mov	r1, r2
 8001836:	4618      	mov	r0, r3
 8001838:	f7ff fd42 	bl	80012c0 <store_char>
        else if (huart == pc_uart)
        {
           	store_char (c, _rx_buffer2);  // store data in buffer
        }

        return;
 800183c:	e06d      	b.n	800191a <Uart_isr+0x12e>
        else if (huart == pc_uart)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	4a3b      	ldr	r2, [pc, #236]	; (8001930 <Uart_isr+0x144>)
 8001842:	4293      	cmp	r3, r2
 8001844:	d169      	bne.n	800191a <Uart_isr+0x12e>
           	store_char (c, _rx_buffer2);  // store data in buffer
 8001846:	4b3b      	ldr	r3, [pc, #236]	; (8001934 <Uart_isr+0x148>)
 8001848:	681a      	ldr	r2, [r3, #0]
 800184a:	7bfb      	ldrb	r3, [r7, #15]
 800184c:	4611      	mov	r1, r2
 800184e:	4618      	mov	r0, r3
 8001850:	f7ff fd36 	bl	80012c0 <store_char>
        return;
 8001854:	e061      	b.n	800191a <Uart_isr+0x12e>
    }

    /*If interrupt is caused due to Transmit Data Register Empty */
    if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001856:	697b      	ldr	r3, [r7, #20]
 8001858:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800185c:	2b00      	cmp	r3, #0
 800185e:	d05f      	beq.n	8001920 <Uart_isr+0x134>
 8001860:	693b      	ldr	r3, [r7, #16]
 8001862:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001866:	2b00      	cmp	r3, #0
 8001868:	d05a      	beq.n	8001920 <Uart_isr+0x134>
    {
    	if (huart == device_uart){
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	4a2e      	ldr	r2, [pc, #184]	; (8001928 <Uart_isr+0x13c>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d127      	bne.n	80018c2 <Uart_isr+0xd6>
    	if(tx_buffer1.head == tx_buffer1.tail)
 8001872:	4b31      	ldr	r3, [pc, #196]	; (8001938 <Uart_isr+0x14c>)
 8001874:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001878:	4b2f      	ldr	r3, [pc, #188]	; (8001938 <Uart_isr+0x14c>)
 800187a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800187e:	429a      	cmp	r2, r3
 8001880:	d108      	bne.n	8001894 <Uart_isr+0xa8>
    	    {
    	      // Buffer empty, so disable interrupts
    	      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	68da      	ldr	r2, [r3, #12]
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001890:	60da      	str	r2, [r3, #12]
        	      huart->Instance->SR;
        	      huart->Instance->DR = c;

        	    }
        	}
    	return;
 8001892:	e044      	b.n	800191e <Uart_isr+0x132>
    	      unsigned char c = tx_buffer1.buffer[tx_buffer1.tail];
 8001894:	4b28      	ldr	r3, [pc, #160]	; (8001938 <Uart_isr+0x14c>)
 8001896:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800189a:	4a27      	ldr	r2, [pc, #156]	; (8001938 <Uart_isr+0x14c>)
 800189c:	5cd3      	ldrb	r3, [r2, r3]
 800189e:	737b      	strb	r3, [r7, #13]
    	      tx_buffer1.tail = (tx_buffer1.tail + 1) % UART_BUFFER_SIZE;
 80018a0:	4b25      	ldr	r3, [pc, #148]	; (8001938 <Uart_isr+0x14c>)
 80018a2:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80018a6:	3301      	adds	r3, #1
 80018a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80018ac:	4a22      	ldr	r2, [pc, #136]	; (8001938 <Uart_isr+0x14c>)
 80018ae:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
    	      huart->Instance->SR;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	681b      	ldr	r3, [r3, #0]
    	      huart->Instance->DR = c;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	7b7a      	ldrb	r2, [r7, #13]
 80018be:	605a      	str	r2, [r3, #4]
    	return;
 80018c0:	e02d      	b.n	800191e <Uart_isr+0x132>
    	else if (huart == pc_uart){
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	4a1a      	ldr	r2, [pc, #104]	; (8001930 <Uart_isr+0x144>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d129      	bne.n	800191e <Uart_isr+0x132>
        	if(tx_buffer2.head == tx_buffer2.tail)
 80018ca:	4b1c      	ldr	r3, [pc, #112]	; (800193c <Uart_isr+0x150>)
 80018cc:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80018d0:	4b1a      	ldr	r3, [pc, #104]	; (800193c <Uart_isr+0x150>)
 80018d2:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80018d6:	429a      	cmp	r2, r3
 80018d8:	d108      	bne.n	80018ec <Uart_isr+0x100>
        	      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	68da      	ldr	r2, [r3, #12]
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80018e8:	60da      	str	r2, [r3, #12]
    	return;
 80018ea:	e018      	b.n	800191e <Uart_isr+0x132>
        	      unsigned char c = tx_buffer2.buffer[tx_buffer2.tail];
 80018ec:	4b13      	ldr	r3, [pc, #76]	; (800193c <Uart_isr+0x150>)
 80018ee:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80018f2:	4a12      	ldr	r2, [pc, #72]	; (800193c <Uart_isr+0x150>)
 80018f4:	5cd3      	ldrb	r3, [r2, r3]
 80018f6:	73bb      	strb	r3, [r7, #14]
        	      tx_buffer2.tail = (tx_buffer2.tail + 1) % UART_BUFFER_SIZE;
 80018f8:	4b10      	ldr	r3, [pc, #64]	; (800193c <Uart_isr+0x150>)
 80018fa:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80018fe:	3301      	adds	r3, #1
 8001900:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001904:	4a0d      	ldr	r2, [pc, #52]	; (800193c <Uart_isr+0x150>)
 8001906:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
        	      huart->Instance->SR;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	681b      	ldr	r3, [r3, #0]
        	      huart->Instance->DR = c;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	7bba      	ldrb	r2, [r7, #14]
 8001916:	605a      	str	r2, [r3, #4]
    	return;
 8001918:	e001      	b.n	800191e <Uart_isr+0x132>
        return;
 800191a:	bf00      	nop
 800191c:	e000      	b.n	8001920 <Uart_isr+0x134>
    	return;
 800191e:	bf00      	nop
    }
}
 8001920:	3718      	adds	r7, #24
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	20000ae4 	.word	0x20000ae4
 800192c:	20000a38 	.word	0x20000a38
 8001930:	20000b2c 	.word	0x20000b2c
 8001934:	20000a40 	.word	0x20000a40
 8001938:	20000420 	.word	0x20000420
 800193c:	20000830 	.word	0x20000830

08001940 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b086      	sub	sp, #24
 8001944:	af02      	add	r7, sp, #8
 8001946:	4603      	mov	r3, r0
 8001948:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 800194a:	79fb      	ldrb	r3, [r7, #7]
 800194c:	f023 030f 	bic.w	r3, r3, #15
 8001950:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8001952:	79fb      	ldrb	r3, [r7, #7]
 8001954:	011b      	lsls	r3, r3, #4
 8001956:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0 -> bxxxx1100
 8001958:	7bfb      	ldrb	r3, [r7, #15]
 800195a:	f043 030c 	orr.w	r3, r3, #12
 800195e:	b2db      	uxtb	r3, r3
 8001960:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0 -> bxxxx1000
 8001962:	7bfb      	ldrb	r3, [r7, #15]
 8001964:	f043 0308 	orr.w	r3, r3, #8
 8001968:	b2db      	uxtb	r3, r3
 800196a:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0 -> bxxxx1100
 800196c:	7bbb      	ldrb	r3, [r7, #14]
 800196e:	f043 030c 	orr.w	r3, r3, #12
 8001972:	b2db      	uxtb	r3, r3
 8001974:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0 -> bxxxx1000
 8001976:	7bbb      	ldrb	r3, [r7, #14]
 8001978:	f043 0308 	orr.w	r3, r3, #8
 800197c:	b2db      	uxtb	r3, r3
 800197e:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001980:	f107 0208 	add.w	r2, r7, #8
 8001984:	2364      	movs	r3, #100	; 0x64
 8001986:	9300      	str	r3, [sp, #0]
 8001988:	2304      	movs	r3, #4
 800198a:	214e      	movs	r1, #78	; 0x4e
 800198c:	4803      	ldr	r0, [pc, #12]	; (800199c <lcd_send_cmd+0x5c>)
 800198e:	f001 fc09 	bl	80031a4 <HAL_I2C_Master_Transmit>
}
 8001992:	bf00      	nop
 8001994:	3710      	adds	r7, #16
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	20000a48 	.word	0x20000a48

080019a0 <lcd_send_data>:

void lcd_send_data (char data)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b086      	sub	sp, #24
 80019a4:	af02      	add	r7, sp, #8
 80019a6:	4603      	mov	r3, r0
 80019a8:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 80019aa:	79fb      	ldrb	r3, [r7, #7]
 80019ac:	f023 030f 	bic.w	r3, r3, #15
 80019b0:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 80019b2:	79fb      	ldrb	r3, [r7, #7]
 80019b4:	011b      	lsls	r3, r3, #4
 80019b6:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0 -> bxxxx1101
 80019b8:	7bfb      	ldrb	r3, [r7, #15]
 80019ba:	f043 030d 	orr.w	r3, r3, #13
 80019be:	b2db      	uxtb	r3, r3
 80019c0:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0 -> bxxxx1001
 80019c2:	7bfb      	ldrb	r3, [r7, #15]
 80019c4:	f043 0309 	orr.w	r3, r3, #9
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0 -> bxxxx1101
 80019cc:	7bbb      	ldrb	r3, [r7, #14]
 80019ce:	f043 030d 	orr.w	r3, r3, #13
 80019d2:	b2db      	uxtb	r3, r3
 80019d4:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0 -> bxxxx1001
 80019d6:	7bbb      	ldrb	r3, [r7, #14]
 80019d8:	f043 0309 	orr.w	r3, r3, #9
 80019dc:	b2db      	uxtb	r3, r3
 80019de:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80019e0:	f107 0208 	add.w	r2, r7, #8
 80019e4:	2364      	movs	r3, #100	; 0x64
 80019e6:	9300      	str	r3, [sp, #0]
 80019e8:	2304      	movs	r3, #4
 80019ea:	214e      	movs	r1, #78	; 0x4e
 80019ec:	4803      	ldr	r0, [pc, #12]	; (80019fc <lcd_send_data+0x5c>)
 80019ee:	f001 fbd9 	bl	80031a4 <HAL_I2C_Master_Transmit>
}
 80019f2:	bf00      	nop
 80019f4:	3710      	adds	r7, #16
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	20000a48 	.word	0x20000a48

08001a00 <lcd_clear>:

void lcd_clear (void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b082      	sub	sp, #8
 8001a04:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x80);
 8001a06:	2080      	movs	r0, #128	; 0x80
 8001a08:	f7ff ff9a 	bl	8001940 <lcd_send_cmd>
	for (int i=0; i<70; i++)
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	607b      	str	r3, [r7, #4]
 8001a10:	e005      	b.n	8001a1e <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 8001a12:	2020      	movs	r0, #32
 8001a14:	f7ff ffc4 	bl	80019a0 <lcd_send_data>
	for (int i=0; i<70; i++)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	3301      	adds	r3, #1
 8001a1c:	607b      	str	r3, [r7, #4]
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2b45      	cmp	r3, #69	; 0x45
 8001a22:	ddf6      	ble.n	8001a12 <lcd_clear+0x12>
	}
}
 8001a24:	bf00      	nop
 8001a26:	bf00      	nop
 8001a28:	3708      	adds	r7, #8
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}

08001a2e <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 8001a2e:	b580      	push	{r7, lr}
 8001a30:	b082      	sub	sp, #8
 8001a32:	af00      	add	r7, sp, #0
 8001a34:	6078      	str	r0, [r7, #4]
 8001a36:	6039      	str	r1, [r7, #0]
    switch (row)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d003      	beq.n	8001a46 <lcd_put_cur+0x18>
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2b01      	cmp	r3, #1
 8001a42:	d005      	beq.n	8001a50 <lcd_put_cur+0x22>
 8001a44:	e009      	b.n	8001a5a <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a4c:	603b      	str	r3, [r7, #0]
            break;
 8001a4e:	e004      	b.n	8001a5a <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001a56:	603b      	str	r3, [r7, #0]
            break;
 8001a58:	bf00      	nop
    }

    lcd_send_cmd (col);
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	b2db      	uxtb	r3, r3
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f7ff ff6e 	bl	8001940 <lcd_send_cmd>
}
 8001a64:	bf00      	nop
 8001a66:	3708      	adds	r7, #8
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}

08001a6c <lcd_init>:


void lcd_init (void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8001a70:	2032      	movs	r0, #50	; 0x32
 8001a72:	f000 ff6b 	bl	800294c <HAL_Delay>
	lcd_send_cmd (0x30);
 8001a76:	2030      	movs	r0, #48	; 0x30
 8001a78:	f7ff ff62 	bl	8001940 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8001a7c:	2005      	movs	r0, #5
 8001a7e:	f000 ff65 	bl	800294c <HAL_Delay>
	lcd_send_cmd (0x30);
 8001a82:	2030      	movs	r0, #48	; 0x30
 8001a84:	f7ff ff5c 	bl	8001940 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8001a88:	2001      	movs	r0, #1
 8001a8a:	f000 ff5f 	bl	800294c <HAL_Delay>
	lcd_send_cmd (0x30);
 8001a8e:	2030      	movs	r0, #48	; 0x30
 8001a90:	f7ff ff56 	bl	8001940 <lcd_send_cmd>
	HAL_Delay(10);
 8001a94:	200a      	movs	r0, #10
 8001a96:	f000 ff59 	bl	800294c <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8001a9a:	2020      	movs	r0, #32
 8001a9c:	f7ff ff50 	bl	8001940 <lcd_send_cmd>
	HAL_Delay(10);
 8001aa0:	200a      	movs	r0, #10
 8001aa2:	f000 ff53 	bl	800294c <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8001aa6:	2028      	movs	r0, #40	; 0x28
 8001aa8:	f7ff ff4a 	bl	8001940 <lcd_send_cmd>
	HAL_Delay(1);
 8001aac:	2001      	movs	r0, #1
 8001aae:	f000 ff4d 	bl	800294c <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8001ab2:	2008      	movs	r0, #8
 8001ab4:	f7ff ff44 	bl	8001940 <lcd_send_cmd>
	HAL_Delay(1);
 8001ab8:	2001      	movs	r0, #1
 8001aba:	f000 ff47 	bl	800294c <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8001abe:	2001      	movs	r0, #1
 8001ac0:	f7ff ff3e 	bl	8001940 <lcd_send_cmd>
	HAL_Delay(1);
 8001ac4:	2001      	movs	r0, #1
 8001ac6:	f000 ff41 	bl	800294c <HAL_Delay>
	HAL_Delay(1);
 8001aca:	2001      	movs	r0, #1
 8001acc:	f000 ff3e 	bl	800294c <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8001ad0:	2006      	movs	r0, #6
 8001ad2:	f7ff ff35 	bl	8001940 <lcd_send_cmd>
	HAL_Delay(1);
 8001ad6:	2001      	movs	r0, #1
 8001ad8:	f000 ff38 	bl	800294c <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8001adc:	200c      	movs	r0, #12
 8001ade:	f7ff ff2f 	bl	8001940 <lcd_send_cmd>
}
 8001ae2:	bf00      	nop
 8001ae4:	bd80      	pop	{r7, pc}

08001ae6 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8001ae6:	b580      	push	{r7, lr}
 8001ae8:	b082      	sub	sp, #8
 8001aea:	af00      	add	r7, sp, #0
 8001aec:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8001aee:	e006      	b.n	8001afe <lcd_send_string+0x18>
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	1c5a      	adds	r2, r3, #1
 8001af4:	607a      	str	r2, [r7, #4]
 8001af6:	781b      	ldrb	r3, [r3, #0]
 8001af8:	4618      	mov	r0, r3
 8001afa:	f7ff ff51 	bl	80019a0 <lcd_send_data>
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	781b      	ldrb	r3, [r3, #0]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d1f4      	bne.n	8001af0 <lcd_send_string+0xa>
}
 8001b06:	bf00      	nop
 8001b08:	bf00      	nop
 8001b0a:	3708      	adds	r7, #8
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}

08001b10 <MPU6050_Init>:
int16_t Accel_X_RAW, Accel_Y_RAW, Accel_Z_RAW, Gyro_X_RAW, Gyro_Y_RAW, Gyro_Z_RAW;
float Ax, Ay, Az, Gx, Gy, Gz, pitch, roll, Pre_roll;
int dem =0;

void MPU6050_Init (void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b086      	sub	sp, #24
 8001b14:	af04      	add	r7, sp, #16
  uint8_t check;
  uint8_t Data;

  HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, 1000);  // read WHO_AM_I
 8001b16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b1a:	9302      	str	r3, [sp, #8]
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	9301      	str	r3, [sp, #4]
 8001b20:	1dfb      	adds	r3, r7, #7
 8001b22:	9300      	str	r3, [sp, #0]
 8001b24:	2301      	movs	r3, #1
 8001b26:	2275      	movs	r2, #117	; 0x75
 8001b28:	21d0      	movs	r1, #208	; 0xd0
 8001b2a:	4823      	ldr	r0, [pc, #140]	; (8001bb8 <MPU6050_Init+0xa8>)
 8001b2c:	f001 fd32 	bl	8003594 <HAL_I2C_Mem_Read>
  if (check == 104)  // 0x68 OR 104 will be returned by the sensor if everything goes well
 8001b30:	79fb      	ldrb	r3, [r7, #7]
 8001b32:	2b68      	cmp	r3, #104	; 0x68
 8001b34:	d13b      	bne.n	8001bae <MPU6050_Init+0x9e>
  {
	  // power management register 0X6B we should write all 0's to wake the sensor up
	  	Data = 0;
 8001b36:	2300      	movs	r3, #0
 8001b38:	71bb      	strb	r3, [r7, #6]
	  	HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, 1000);
 8001b3a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b3e:	9302      	str	r3, [sp, #8]
 8001b40:	2301      	movs	r3, #1
 8001b42:	9301      	str	r3, [sp, #4]
 8001b44:	1dbb      	adds	r3, r7, #6
 8001b46:	9300      	str	r3, [sp, #0]
 8001b48:	2301      	movs	r3, #1
 8001b4a:	226b      	movs	r2, #107	; 0x6b
 8001b4c:	21d0      	movs	r1, #208	; 0xd0
 8001b4e:	481a      	ldr	r0, [pc, #104]	; (8001bb8 <MPU6050_Init+0xa8>)
 8001b50:	f001 fc26 	bl	80033a0 <HAL_I2C_Mem_Write>
	  	// Set DATA RATE of 1KHz by writing SMPLRT_DIV register
		Data = 0x07;
 8001b54:	2307      	movs	r3, #7
 8001b56:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, 1000);
 8001b58:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b5c:	9302      	str	r3, [sp, #8]
 8001b5e:	2301      	movs	r3, #1
 8001b60:	9301      	str	r3, [sp, #4]
 8001b62:	1dbb      	adds	r3, r7, #6
 8001b64:	9300      	str	r3, [sp, #0]
 8001b66:	2301      	movs	r3, #1
 8001b68:	2219      	movs	r2, #25
 8001b6a:	21d0      	movs	r1, #208	; 0xd0
 8001b6c:	4812      	ldr	r0, [pc, #72]	; (8001bb8 <MPU6050_Init+0xa8>)
 8001b6e:	f001 fc17 	bl	80033a0 <HAL_I2C_Mem_Write>
		// Set accelerometer configuration in ACCEL_CONFIG Register
		Data = 0x00;  // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
 8001b72:	2300      	movs	r3, #0
 8001b74:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, 1000);
 8001b76:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b7a:	9302      	str	r3, [sp, #8]
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	9301      	str	r3, [sp, #4]
 8001b80:	1dbb      	adds	r3, r7, #6
 8001b82:	9300      	str	r3, [sp, #0]
 8001b84:	2301      	movs	r3, #1
 8001b86:	221c      	movs	r2, #28
 8001b88:	21d0      	movs	r1, #208	; 0xd0
 8001b8a:	480b      	ldr	r0, [pc, #44]	; (8001bb8 <MPU6050_Init+0xa8>)
 8001b8c:	f001 fc08 	bl	80033a0 <HAL_I2C_Mem_Write>

		// Set Gyroscopic configuration in GYRO_CONFIG Register
		Data = 0x00;  // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 ?/s
 8001b90:	2300      	movs	r3, #0
 8001b92:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, 1000);
 8001b94:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b98:	9302      	str	r3, [sp, #8]
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	9301      	str	r3, [sp, #4]
 8001b9e:	1dbb      	adds	r3, r7, #6
 8001ba0:	9300      	str	r3, [sp, #0]
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	221b      	movs	r2, #27
 8001ba6:	21d0      	movs	r1, #208	; 0xd0
 8001ba8:	4803      	ldr	r0, [pc, #12]	; (8001bb8 <MPU6050_Init+0xa8>)
 8001baa:	f001 fbf9 	bl	80033a0 <HAL_I2C_Mem_Write>

  }

}
 8001bae:	bf00      	nop
 8001bb0:	3708      	adds	r7, #8
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	20000a48 	.word	0x20000a48
 8001bbc:	00000000 	.word	0x00000000

08001bc0 <MPU6050_Read_Accel>:

void MPU6050_Read_Accel (void)
{
 8001bc0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001bc4:	b086      	sub	sp, #24
 8001bc6:	af04      	add	r7, sp, #16
	uint8_t Rec_Data[6];

	// Read 6 BYTES of data starting from ACCEL_XOUT_H (0x3B) register
	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 8001bc8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bcc:	9302      	str	r3, [sp, #8]
 8001bce:	2306      	movs	r3, #6
 8001bd0:	9301      	str	r3, [sp, #4]
 8001bd2:	463b      	mov	r3, r7
 8001bd4:	9300      	str	r3, [sp, #0]
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	223b      	movs	r2, #59	; 0x3b
 8001bda:	21d0      	movs	r1, #208	; 0xd0
 8001bdc:	4880      	ldr	r0, [pc, #512]	; (8001de0 <MPU6050_Read_Accel+0x220>)
 8001bde:	f001 fcd9 	bl	8003594 <HAL_I2C_Mem_Read>
	Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 8001be2:	783b      	ldrb	r3, [r7, #0]
 8001be4:	021b      	lsls	r3, r3, #8
 8001be6:	b21a      	sxth	r2, r3
 8001be8:	787b      	ldrb	r3, [r7, #1]
 8001bea:	b21b      	sxth	r3, r3
 8001bec:	4313      	orrs	r3, r2
 8001bee:	b21a      	sxth	r2, r3
 8001bf0:	4b7c      	ldr	r3, [pc, #496]	; (8001de4 <MPU6050_Read_Accel+0x224>)
 8001bf2:	801a      	strh	r2, [r3, #0]
	Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 8001bf4:	78bb      	ldrb	r3, [r7, #2]
 8001bf6:	021b      	lsls	r3, r3, #8
 8001bf8:	b21a      	sxth	r2, r3
 8001bfa:	78fb      	ldrb	r3, [r7, #3]
 8001bfc:	b21b      	sxth	r3, r3
 8001bfe:	4313      	orrs	r3, r2
 8001c00:	b21a      	sxth	r2, r3
 8001c02:	4b79      	ldr	r3, [pc, #484]	; (8001de8 <MPU6050_Read_Accel+0x228>)
 8001c04:	801a      	strh	r2, [r3, #0]
	Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 8001c06:	793b      	ldrb	r3, [r7, #4]
 8001c08:	021b      	lsls	r3, r3, #8
 8001c0a:	b21a      	sxth	r2, r3
 8001c0c:	797b      	ldrb	r3, [r7, #5]
 8001c0e:	b21b      	sxth	r3, r3
 8001c10:	4313      	orrs	r3, r2
 8001c12:	b21a      	sxth	r2, r3
 8001c14:	4b75      	ldr	r3, [pc, #468]	; (8001dec <MPU6050_Read_Accel+0x22c>)
 8001c16:	801a      	strh	r2, [r3, #0]
	Ax = (float)Accel_X_RAW/16384.0;
 8001c18:	4b72      	ldr	r3, [pc, #456]	; (8001de4 <MPU6050_Read_Accel+0x224>)
 8001c1a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f7ff f83c 	bl	8000c9c <__aeabi_i2f>
 8001c24:	4603      	mov	r3, r0
 8001c26:	f04f 418d 	mov.w	r1, #1182793728	; 0x46800000
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f7ff f93e 	bl	8000eac <__aeabi_fdiv>
 8001c30:	4603      	mov	r3, r0
 8001c32:	461a      	mov	r2, r3
 8001c34:	4b6e      	ldr	r3, [pc, #440]	; (8001df0 <MPU6050_Read_Accel+0x230>)
 8001c36:	601a      	str	r2, [r3, #0]
	Ay = (float)Accel_Y_RAW/16384.0;
 8001c38:	4b6b      	ldr	r3, [pc, #428]	; (8001de8 <MPU6050_Read_Accel+0x228>)
 8001c3a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f7ff f82c 	bl	8000c9c <__aeabi_i2f>
 8001c44:	4603      	mov	r3, r0
 8001c46:	f04f 418d 	mov.w	r1, #1182793728	; 0x46800000
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f7ff f92e 	bl	8000eac <__aeabi_fdiv>
 8001c50:	4603      	mov	r3, r0
 8001c52:	461a      	mov	r2, r3
 8001c54:	4b67      	ldr	r3, [pc, #412]	; (8001df4 <MPU6050_Read_Accel+0x234>)
 8001c56:	601a      	str	r2, [r3, #0]
	Az = (float)Accel_Z_RAW/16384.0;
 8001c58:	4b64      	ldr	r3, [pc, #400]	; (8001dec <MPU6050_Read_Accel+0x22c>)
 8001c5a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f7ff f81c 	bl	8000c9c <__aeabi_i2f>
 8001c64:	4603      	mov	r3, r0
 8001c66:	f04f 418d 	mov.w	r1, #1182793728	; 0x46800000
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f7ff f91e 	bl	8000eac <__aeabi_fdiv>
 8001c70:	4603      	mov	r3, r0
 8001c72:	461a      	mov	r2, r3
 8001c74:	4b60      	ldr	r3, [pc, #384]	; (8001df8 <MPU6050_Read_Accel+0x238>)
 8001c76:	601a      	str	r2, [r3, #0]

	pitch = (float)atan(-Ax/sqrt(pow(Ay,2)+pow(Az,2)))*180/3.142;
 8001c78:	4b5d      	ldr	r3, [pc, #372]	; (8001df0 <MPU6050_Read_Accel+0x230>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001c80:	4618      	mov	r0, r3
 8001c82:	f7fe fbd1 	bl	8000428 <__aeabi_f2d>
 8001c86:	4604      	mov	r4, r0
 8001c88:	460d      	mov	r5, r1
 8001c8a:	4b5a      	ldr	r3, [pc, #360]	; (8001df4 <MPU6050_Read_Accel+0x234>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f7fe fbca 	bl	8000428 <__aeabi_f2d>
 8001c94:	f04f 0200 	mov.w	r2, #0
 8001c98:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001c9c:	f006 f93a 	bl	8007f14 <pow>
 8001ca0:	4680      	mov	r8, r0
 8001ca2:	4689      	mov	r9, r1
 8001ca4:	4b54      	ldr	r3, [pc, #336]	; (8001df8 <MPU6050_Read_Accel+0x238>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f7fe fbbd 	bl	8000428 <__aeabi_f2d>
 8001cae:	f04f 0200 	mov.w	r2, #0
 8001cb2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001cb6:	f006 f92d 	bl	8007f14 <pow>
 8001cba:	4602      	mov	r2, r0
 8001cbc:	460b      	mov	r3, r1
 8001cbe:	4640      	mov	r0, r8
 8001cc0:	4649      	mov	r1, r9
 8001cc2:	f7fe fa53 	bl	800016c <__adddf3>
 8001cc6:	4602      	mov	r2, r0
 8001cc8:	460b      	mov	r3, r1
 8001cca:	4610      	mov	r0, r2
 8001ccc:	4619      	mov	r1, r3
 8001cce:	f006 f989 	bl	8007fe4 <sqrt>
 8001cd2:	4602      	mov	r2, r0
 8001cd4:	460b      	mov	r3, r1
 8001cd6:	4620      	mov	r0, r4
 8001cd8:	4629      	mov	r1, r5
 8001cda:	f7fe fd27 	bl	800072c <__aeabi_ddiv>
 8001cde:	4602      	mov	r2, r0
 8001ce0:	460b      	mov	r3, r1
 8001ce2:	4610      	mov	r0, r2
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	f006 f9a3 	bl	8008030 <atan>
 8001cea:	4602      	mov	r2, r0
 8001cec:	460b      	mov	r3, r1
 8001cee:	4610      	mov	r0, r2
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	f7fe fec9 	bl	8000a88 <__aeabi_d2f>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	4940      	ldr	r1, [pc, #256]	; (8001dfc <MPU6050_Read_Accel+0x23c>)
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f7ff f822 	bl	8000d44 <__aeabi_fmul>
 8001d00:	4603      	mov	r3, r0
 8001d02:	4618      	mov	r0, r3
 8001d04:	f7fe fb90 	bl	8000428 <__aeabi_f2d>
 8001d08:	a333      	add	r3, pc, #204	; (adr r3, 8001dd8 <MPU6050_Read_Accel+0x218>)
 8001d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d0e:	f7fe fd0d 	bl	800072c <__aeabi_ddiv>
 8001d12:	4602      	mov	r2, r0
 8001d14:	460b      	mov	r3, r1
 8001d16:	4610      	mov	r0, r2
 8001d18:	4619      	mov	r1, r3
 8001d1a:	f7fe feb5 	bl	8000a88 <__aeabi_d2f>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	4a37      	ldr	r2, [pc, #220]	; (8001e00 <MPU6050_Read_Accel+0x240>)
 8001d22:	6013      	str	r3, [r2, #0]
	roll = (float)atan(Ay/sqrt(pow(Ax,2)+pow(Az,2)))*180/3.142;
 8001d24:	4b33      	ldr	r3, [pc, #204]	; (8001df4 <MPU6050_Read_Accel+0x234>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f7fe fb7d 	bl	8000428 <__aeabi_f2d>
 8001d2e:	4604      	mov	r4, r0
 8001d30:	460d      	mov	r5, r1
 8001d32:	4b2f      	ldr	r3, [pc, #188]	; (8001df0 <MPU6050_Read_Accel+0x230>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4618      	mov	r0, r3
 8001d38:	f7fe fb76 	bl	8000428 <__aeabi_f2d>
 8001d3c:	f04f 0200 	mov.w	r2, #0
 8001d40:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001d44:	f006 f8e6 	bl	8007f14 <pow>
 8001d48:	4680      	mov	r8, r0
 8001d4a:	4689      	mov	r9, r1
 8001d4c:	4b2a      	ldr	r3, [pc, #168]	; (8001df8 <MPU6050_Read_Accel+0x238>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4618      	mov	r0, r3
 8001d52:	f7fe fb69 	bl	8000428 <__aeabi_f2d>
 8001d56:	f04f 0200 	mov.w	r2, #0
 8001d5a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001d5e:	f006 f8d9 	bl	8007f14 <pow>
 8001d62:	4602      	mov	r2, r0
 8001d64:	460b      	mov	r3, r1
 8001d66:	4640      	mov	r0, r8
 8001d68:	4649      	mov	r1, r9
 8001d6a:	f7fe f9ff 	bl	800016c <__adddf3>
 8001d6e:	4602      	mov	r2, r0
 8001d70:	460b      	mov	r3, r1
 8001d72:	4610      	mov	r0, r2
 8001d74:	4619      	mov	r1, r3
 8001d76:	f006 f935 	bl	8007fe4 <sqrt>
 8001d7a:	4602      	mov	r2, r0
 8001d7c:	460b      	mov	r3, r1
 8001d7e:	4620      	mov	r0, r4
 8001d80:	4629      	mov	r1, r5
 8001d82:	f7fe fcd3 	bl	800072c <__aeabi_ddiv>
 8001d86:	4602      	mov	r2, r0
 8001d88:	460b      	mov	r3, r1
 8001d8a:	4610      	mov	r0, r2
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	f006 f94f 	bl	8008030 <atan>
 8001d92:	4602      	mov	r2, r0
 8001d94:	460b      	mov	r3, r1
 8001d96:	4610      	mov	r0, r2
 8001d98:	4619      	mov	r1, r3
 8001d9a:	f7fe fe75 	bl	8000a88 <__aeabi_d2f>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	4916      	ldr	r1, [pc, #88]	; (8001dfc <MPU6050_Read_Accel+0x23c>)
 8001da2:	4618      	mov	r0, r3
 8001da4:	f7fe ffce 	bl	8000d44 <__aeabi_fmul>
 8001da8:	4603      	mov	r3, r0
 8001daa:	4618      	mov	r0, r3
 8001dac:	f7fe fb3c 	bl	8000428 <__aeabi_f2d>
 8001db0:	a309      	add	r3, pc, #36	; (adr r3, 8001dd8 <MPU6050_Read_Accel+0x218>)
 8001db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001db6:	f7fe fcb9 	bl	800072c <__aeabi_ddiv>
 8001dba:	4602      	mov	r2, r0
 8001dbc:	460b      	mov	r3, r1
 8001dbe:	4610      	mov	r0, r2
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	f7fe fe61 	bl	8000a88 <__aeabi_d2f>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	4a0e      	ldr	r2, [pc, #56]	; (8001e04 <MPU6050_Read_Accel+0x244>)
 8001dca:	6013      	str	r3, [r2, #0]
}
 8001dcc:	bf00      	nop
 8001dce:	3708      	adds	r7, #8
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001dd6:	bf00      	nop
 8001dd8:	e5604189 	.word	0xe5604189
 8001ddc:	400922d0 	.word	0x400922d0
 8001de0:	20000a48 	.word	0x20000a48
 8001de4:	20000b74 	.word	0x20000b74
 8001de8:	20000b76 	.word	0x20000b76
 8001dec:	20000b78 	.word	0x20000b78
 8001df0:	20000b80 	.word	0x20000b80
 8001df4:	20000b84 	.word	0x20000b84
 8001df8:	20000b88 	.word	0x20000b88
 8001dfc:	43340000 	.word	0x43340000
 8001e00:	20000b98 	.word	0x20000b98
 8001e04:	20000b9c 	.word	0x20000b9c

08001e08 <MPU6050_Read_Gyro>:

void MPU6050_Read_Gyro (void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b086      	sub	sp, #24
 8001e0c:	af04      	add	r7, sp, #16
	uint8_t Rec_Data[6];

	// Read 6 BYTES of data starting from GYRO_XOUT_H register
	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, GYGRO_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 8001e0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e12:	9302      	str	r3, [sp, #8]
 8001e14:	2306      	movs	r3, #6
 8001e16:	9301      	str	r3, [sp, #4]
 8001e18:	463b      	mov	r3, r7
 8001e1a:	9300      	str	r3, [sp, #0]
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	2243      	movs	r2, #67	; 0x43
 8001e20:	21d0      	movs	r1, #208	; 0xd0
 8001e22:	4827      	ldr	r0, [pc, #156]	; (8001ec0 <MPU6050_Read_Gyro+0xb8>)
 8001e24:	f001 fbb6 	bl	8003594 <HAL_I2C_Mem_Read>

	Gyro_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 8001e28:	783b      	ldrb	r3, [r7, #0]
 8001e2a:	021b      	lsls	r3, r3, #8
 8001e2c:	b21a      	sxth	r2, r3
 8001e2e:	787b      	ldrb	r3, [r7, #1]
 8001e30:	b21b      	sxth	r3, r3
 8001e32:	4313      	orrs	r3, r2
 8001e34:	b21a      	sxth	r2, r3
 8001e36:	4b23      	ldr	r3, [pc, #140]	; (8001ec4 <MPU6050_Read_Gyro+0xbc>)
 8001e38:	801a      	strh	r2, [r3, #0]
	Gyro_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 8001e3a:	78bb      	ldrb	r3, [r7, #2]
 8001e3c:	021b      	lsls	r3, r3, #8
 8001e3e:	b21a      	sxth	r2, r3
 8001e40:	78fb      	ldrb	r3, [r7, #3]
 8001e42:	b21b      	sxth	r3, r3
 8001e44:	4313      	orrs	r3, r2
 8001e46:	b21a      	sxth	r2, r3
 8001e48:	4b1f      	ldr	r3, [pc, #124]	; (8001ec8 <MPU6050_Read_Gyro+0xc0>)
 8001e4a:	801a      	strh	r2, [r3, #0]
	Gyro_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 8001e4c:	793b      	ldrb	r3, [r7, #4]
 8001e4e:	021b      	lsls	r3, r3, #8
 8001e50:	b21a      	sxth	r2, r3
 8001e52:	797b      	ldrb	r3, [r7, #5]
 8001e54:	b21b      	sxth	r3, r3
 8001e56:	4313      	orrs	r3, r2
 8001e58:	b21a      	sxth	r2, r3
 8001e5a:	4b1c      	ldr	r3, [pc, #112]	; (8001ecc <MPU6050_Read_Gyro+0xc4>)
 8001e5c:	801a      	strh	r2, [r3, #0]

	Gx = (float)Gyro_X_RAW/131.0;
 8001e5e:	4b19      	ldr	r3, [pc, #100]	; (8001ec4 <MPU6050_Read_Gyro+0xbc>)
 8001e60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e64:	4618      	mov	r0, r3
 8001e66:	f7fe ff19 	bl	8000c9c <__aeabi_i2f>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	4918      	ldr	r1, [pc, #96]	; (8001ed0 <MPU6050_Read_Gyro+0xc8>)
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f7ff f81c 	bl	8000eac <__aeabi_fdiv>
 8001e74:	4603      	mov	r3, r0
 8001e76:	461a      	mov	r2, r3
 8001e78:	4b16      	ldr	r3, [pc, #88]	; (8001ed4 <MPU6050_Read_Gyro+0xcc>)
 8001e7a:	601a      	str	r2, [r3, #0]
	Gy = (float)Gyro_Y_RAW/131.0;
 8001e7c:	4b12      	ldr	r3, [pc, #72]	; (8001ec8 <MPU6050_Read_Gyro+0xc0>)
 8001e7e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e82:	4618      	mov	r0, r3
 8001e84:	f7fe ff0a 	bl	8000c9c <__aeabi_i2f>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	4911      	ldr	r1, [pc, #68]	; (8001ed0 <MPU6050_Read_Gyro+0xc8>)
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f7ff f80d 	bl	8000eac <__aeabi_fdiv>
 8001e92:	4603      	mov	r3, r0
 8001e94:	461a      	mov	r2, r3
 8001e96:	4b10      	ldr	r3, [pc, #64]	; (8001ed8 <MPU6050_Read_Gyro+0xd0>)
 8001e98:	601a      	str	r2, [r3, #0]
	Gz = (float)Gyro_Z_RAW/131.0;
 8001e9a:	4b0c      	ldr	r3, [pc, #48]	; (8001ecc <MPU6050_Read_Gyro+0xc4>)
 8001e9c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f7fe fefb 	bl	8000c9c <__aeabi_i2f>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	4909      	ldr	r1, [pc, #36]	; (8001ed0 <MPU6050_Read_Gyro+0xc8>)
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f7fe fffe 	bl	8000eac <__aeabi_fdiv>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	461a      	mov	r2, r3
 8001eb4:	4b09      	ldr	r3, [pc, #36]	; (8001edc <MPU6050_Read_Gyro+0xd4>)
 8001eb6:	601a      	str	r2, [r3, #0]
}
 8001eb8:	bf00      	nop
 8001eba:	3708      	adds	r7, #8
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}
 8001ec0:	20000a48 	.word	0x20000a48
 8001ec4:	20000b7a 	.word	0x20000b7a
 8001ec8:	20000b7c 	.word	0x20000b7c
 8001ecc:	20000b7e 	.word	0x20000b7e
 8001ed0:	43030000 	.word	0x43030000
 8001ed4:	20000b8c 	.word	0x20000b8c
 8001ed8:	20000b90 	.word	0x20000b90
 8001edc:	20000b94 	.word	0x20000b94

08001ee0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b088      	sub	sp, #32
 8001ee4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ee6:	f000 fccf 	bl	8002888 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001eea:	f000 f8f3 	bl	80020d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001eee:	f000 f9fb 	bl	80022e8 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001ef2:	f000 f92b 	bl	800214c <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001ef6:	f000 f9a3 	bl	8002240 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8001efa:	f000 f955 	bl	80021a8 <MX_TIM2_Init>
  MX_USART3_UART_Init();
 8001efe:	f000 f9c9 	bl	8002294 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 8001f02:	f7ff fdb3 	bl	8001a6c <lcd_init>
  MPU6050_Init();
 8001f06:	f7ff fe03 	bl	8001b10 <MPU6050_Init>
  lcd_put_cur(0, 0);
 8001f0a:	2100      	movs	r1, #0
 8001f0c:	2000      	movs	r0, #0
 8001f0e:	f7ff fd8e 	bl	8001a2e <lcd_put_cur>
  lcd_send_string ("Initialized");
 8001f12:	4862      	ldr	r0, [pc, #392]	; (800209c <main+0x1bc>)
 8001f14:	f7ff fde7 	bl	8001ae6 <lcd_send_string>

  HAL_Delay(1000);
 8001f18:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001f1c:	f000 fd16 	bl	800294c <HAL_Delay>
  lcd_clear();
 8001f20:	f7ff fd6e 	bl	8001a00 <lcd_clear>
  lcd_put_cur(0, 0);
 8001f24:	2100      	movs	r1, #0
 8001f26:	2000      	movs	r0, #0
 8001f28:	f7ff fd81 	bl	8001a2e <lcd_put_cur>
  lcd_send_string ("MPU6050");
 8001f2c:	485c      	ldr	r0, [pc, #368]	; (80020a0 <main+0x1c0>)
 8001f2e:	f7ff fdda 	bl	8001ae6 <lcd_send_string>

  char buf[20];
  HAL_TIM_Base_Start_IT(&htim2);
 8001f32:	485c      	ldr	r0, [pc, #368]	; (80020a4 <main+0x1c4>)
 8001f34:	f002 fe38 	bl	8004ba8 <HAL_TIM_Base_Start_IT>
  uint32_t previousMillis = 0;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	61fb      	str	r3, [r7, #28]
  uint32_t interval = 1000; // Khong th?i gian 1 giy (1000 ms)
 8001f3c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f40:	61bb      	str	r3, [r7, #24]

  //webserver
  ESP_Init("Tuong","123456789");
 8001f42:	4959      	ldr	r1, [pc, #356]	; (80020a8 <main+0x1c8>)
 8001f44:	4859      	ldr	r0, [pc, #356]	; (80020ac <main+0x1cc>)
 8001f46:	f7ff f873 	bl	8001030 <ESP_Init>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */


	  MPU6050_Read_Accel ();
 8001f4a:	f7ff fe39 	bl	8001bc0 <MPU6050_Read_Accel>
	  MPU6050_Read_Gyro ();
 8001f4e:	f7ff ff5b 	bl	8001e08 <MPU6050_Read_Gyro>



	  lcd_clear();
 8001f52:	f7ff fd55 	bl	8001a00 <lcd_clear>

	  sprintf(buf, "%.2f", Ax);
 8001f56:	4b56      	ldr	r3, [pc, #344]	; (80020b0 <main+0x1d0>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f7fe fa64 	bl	8000428 <__aeabi_f2d>
 8001f60:	4602      	mov	r2, r0
 8001f62:	460b      	mov	r3, r1
 8001f64:	4638      	mov	r0, r7
 8001f66:	4953      	ldr	r1, [pc, #332]	; (80020b4 <main+0x1d4>)
 8001f68:	f003 fe86 	bl	8005c78 <siprintf>
	  lcd_put_cur(0, 0);
 8001f6c:	2100      	movs	r1, #0
 8001f6e:	2000      	movs	r0, #0
 8001f70:	f7ff fd5d 	bl	8001a2e <lcd_put_cur>
	  lcd_send_string (buf);
 8001f74:	463b      	mov	r3, r7
 8001f76:	4618      	mov	r0, r3
 8001f78:	f7ff fdb5 	bl	8001ae6 <lcd_send_string>

      sprintf(buf, "%.2f", Ay);
 8001f7c:	4b4e      	ldr	r3, [pc, #312]	; (80020b8 <main+0x1d8>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4618      	mov	r0, r3
 8001f82:	f7fe fa51 	bl	8000428 <__aeabi_f2d>
 8001f86:	4602      	mov	r2, r0
 8001f88:	460b      	mov	r3, r1
 8001f8a:	4638      	mov	r0, r7
 8001f8c:	4949      	ldr	r1, [pc, #292]	; (80020b4 <main+0x1d4>)
 8001f8e:	f003 fe73 	bl	8005c78 <siprintf>
      lcd_put_cur(0, 6);
 8001f92:	2106      	movs	r1, #6
 8001f94:	2000      	movs	r0, #0
 8001f96:	f7ff fd4a 	bl	8001a2e <lcd_put_cur>
      lcd_send_string (buf);
 8001f9a:	463b      	mov	r3, r7
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	f7ff fda2 	bl	8001ae6 <lcd_send_string>

      sprintf(buf, "%.2f", Az);
 8001fa2:	4b46      	ldr	r3, [pc, #280]	; (80020bc <main+0x1dc>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f7fe fa3e 	bl	8000428 <__aeabi_f2d>
 8001fac:	4602      	mov	r2, r0
 8001fae:	460b      	mov	r3, r1
 8001fb0:	4638      	mov	r0, r7
 8001fb2:	4940      	ldr	r1, [pc, #256]	; (80020b4 <main+0x1d4>)
 8001fb4:	f003 fe60 	bl	8005c78 <siprintf>
      lcd_put_cur(0, 11);
 8001fb8:	210b      	movs	r1, #11
 8001fba:	2000      	movs	r0, #0
 8001fbc:	f7ff fd37 	bl	8001a2e <lcd_put_cur>
      lcd_send_string (buf);
 8001fc0:	463b      	mov	r3, r7
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f7ff fd8f 	bl	8001ae6 <lcd_send_string>

      sprintf(buf, "%.2f", roll);
 8001fc8:	4b3d      	ldr	r3, [pc, #244]	; (80020c0 <main+0x1e0>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f7fe fa2b 	bl	8000428 <__aeabi_f2d>
 8001fd2:	4602      	mov	r2, r0
 8001fd4:	460b      	mov	r3, r1
 8001fd6:	4638      	mov	r0, r7
 8001fd8:	4936      	ldr	r1, [pc, #216]	; (80020b4 <main+0x1d4>)
 8001fda:	f003 fe4d 	bl	8005c78 <siprintf>
      lcd_put_cur(1, 0);
 8001fde:	2100      	movs	r1, #0
 8001fe0:	2001      	movs	r0, #1
 8001fe2:	f7ff fd24 	bl	8001a2e <lcd_put_cur>
      lcd_send_string (buf);
 8001fe6:	463b      	mov	r3, r7
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f7ff fd7c 	bl	8001ae6 <lcd_send_string>
      HAL_Delay(250);
 8001fee:	20fa      	movs	r0, #250	; 0xfa
 8001ff0:	f000 fcac 	bl	800294c <HAL_Delay>

      uint32_t currentMillis = HAL_GetTick();
 8001ff4:	f000 fca0 	bl	8002938 <HAL_GetTick>
 8001ff8:	6178      	str	r0, [r7, #20]
	  if(dem==0)
 8001ffa:	4b32      	ldr	r3, [pc, #200]	; (80020c4 <main+0x1e4>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d106      	bne.n	8002010 <main+0x130>
	  {
		  Pre_roll = roll;
 8002002:	4b2f      	ldr	r3, [pc, #188]	; (80020c0 <main+0x1e0>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a30      	ldr	r2, [pc, #192]	; (80020c8 <main+0x1e8>)
 8002008:	6013      	str	r3, [r2, #0]
		  dem =1;
 800200a:	4b2e      	ldr	r3, [pc, #184]	; (80020c4 <main+0x1e4>)
 800200c:	2201      	movs	r2, #1
 800200e:	601a      	str	r2, [r3, #0]
	  }
	  // Kim tra nu  tri qua 1 giy
	  if (currentMillis - previousMillis >= 5*interval) {
 8002010:	697a      	ldr	r2, [r7, #20]
 8002012:	69fb      	ldr	r3, [r7, #28]
 8002014:	1ad1      	subs	r1, r2, r3
 8002016:	69ba      	ldr	r2, [r7, #24]
 8002018:	4613      	mov	r3, r2
 800201a:	009b      	lsls	r3, r3, #2
 800201c:	4413      	add	r3, r2
 800201e:	4299      	cmp	r1, r3
 8002020:	d393      	bcc.n	8001f4a <main+0x6a>
		  previousMillis = currentMillis; // Cp nht thoi im mi
 8002022:	697b      	ldr	r3, [r7, #20]
 8002024:	61fb      	str	r3, [r7, #28]
		  // Thc hin mt s thao tc sau mi 1 giy
		  if((abs(roll)<=70.0) && (abs(Pre_roll)<=70))
 8002026:	4b26      	ldr	r3, [pc, #152]	; (80020c0 <main+0x1e0>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4618      	mov	r0, r3
 800202c:	f7fe ffda 	bl	8000fe4 <__aeabi_f2iz>
 8002030:	4603      	mov	r3, r0
 8002032:	f113 0f46 	cmn.w	r3, #70	; 0x46
 8002036:	db88      	blt.n	8001f4a <main+0x6a>
 8002038:	4b21      	ldr	r3, [pc, #132]	; (80020c0 <main+0x1e0>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4618      	mov	r0, r3
 800203e:	f7fe ffd1 	bl	8000fe4 <__aeabi_f2iz>
 8002042:	4603      	mov	r3, r0
 8002044:	2b46      	cmp	r3, #70	; 0x46
 8002046:	dc80      	bgt.n	8001f4a <main+0x6a>
 8002048:	4b1f      	ldr	r3, [pc, #124]	; (80020c8 <main+0x1e8>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4618      	mov	r0, r3
 800204e:	f7fe ffc9 	bl	8000fe4 <__aeabi_f2iz>
 8002052:	4603      	mov	r3, r0
 8002054:	f113 0f46 	cmn.w	r3, #70	; 0x46
 8002058:	f6ff af77 	blt.w	8001f4a <main+0x6a>
 800205c:	4b1a      	ldr	r3, [pc, #104]	; (80020c8 <main+0x1e8>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4618      	mov	r0, r3
 8002062:	f7fe ffbf 	bl	8000fe4 <__aeabi_f2iz>
 8002066:	4603      	mov	r3, r0
 8002068:	2b46      	cmp	r3, #70	; 0x46
 800206a:	f73f af6e 	bgt.w	8001f4a <main+0x6a>
		  {
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 1); // V d: i trng thi LED
 800206e:	2201      	movs	r2, #1
 8002070:	2102      	movs	r1, #2
 8002072:	4816      	ldr	r0, [pc, #88]	; (80020cc <main+0x1ec>)
 8002074:	f000 ff20 	bl	8002eb8 <HAL_GPIO_WritePin>
		  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8002078:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800207c:	4814      	ldr	r0, [pc, #80]	; (80020d0 <main+0x1f0>)
 800207e:	f000 ff33 	bl	8002ee8 <HAL_GPIO_TogglePin>
		  dem=0;
 8002082:	4b10      	ldr	r3, [pc, #64]	; (80020c4 <main+0x1e4>)
 8002084:	2200      	movs	r2, #0
 8002086:	601a      	str	r2, [r3, #0]
		  HAL_Delay(1000);
 8002088:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800208c:	f000 fc5e 	bl	800294c <HAL_Delay>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 0);
 8002090:	2200      	movs	r2, #0
 8002092:	2102      	movs	r1, #2
 8002094:	480d      	ldr	r0, [pc, #52]	; (80020cc <main+0x1ec>)
 8002096:	f000 ff0f 	bl	8002eb8 <HAL_GPIO_WritePin>
  {
 800209a:	e756      	b.n	8001f4a <main+0x6a>
 800209c:	0800964c 	.word	0x0800964c
 80020a0:	08009658 	.word	0x08009658
 80020a4:	20000a9c 	.word	0x20000a9c
 80020a8:	08009660 	.word	0x08009660
 80020ac:	0800966c 	.word	0x0800966c
 80020b0:	20000b80 	.word	0x20000b80
 80020b4:	08009674 	.word	0x08009674
 80020b8:	20000b84 	.word	0x20000b84
 80020bc:	20000b88 	.word	0x20000b88
 80020c0:	20000b9c 	.word	0x20000b9c
 80020c4:	20000ba4 	.word	0x20000ba4
 80020c8:	20000ba0 	.word	0x20000ba0
 80020cc:	40010800 	.word	0x40010800
 80020d0:	40011000 	.word	0x40011000

080020d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b090      	sub	sp, #64	; 0x40
 80020d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80020da:	f107 0318 	add.w	r3, r7, #24
 80020de:	2228      	movs	r2, #40	; 0x28
 80020e0:	2100      	movs	r1, #0
 80020e2:	4618      	mov	r0, r3
 80020e4:	f003 fe2b 	bl	8005d3e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80020e8:	1d3b      	adds	r3, r7, #4
 80020ea:	2200      	movs	r2, #0
 80020ec:	601a      	str	r2, [r3, #0]
 80020ee:	605a      	str	r2, [r3, #4]
 80020f0:	609a      	str	r2, [r3, #8]
 80020f2:	60da      	str	r2, [r3, #12]
 80020f4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80020f6:	2302      	movs	r3, #2
 80020f8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80020fa:	2301      	movs	r3, #1
 80020fc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80020fe:	2310      	movs	r3, #16
 8002100:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002102:	2300      	movs	r3, #0
 8002104:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002106:	f107 0318 	add.w	r3, r7, #24
 800210a:	4618      	mov	r0, r3
 800210c:	f002 f8ec 	bl	80042e8 <HAL_RCC_OscConfig>
 8002110:	4603      	mov	r3, r0
 8002112:	2b00      	cmp	r3, #0
 8002114:	d001      	beq.n	800211a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8002116:	f000 f953 	bl	80023c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800211a:	230f      	movs	r3, #15
 800211c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800211e:	2300      	movs	r3, #0
 8002120:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002122:	2300      	movs	r3, #0
 8002124:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002126:	2300      	movs	r3, #0
 8002128:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800212a:	2300      	movs	r3, #0
 800212c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800212e:	1d3b      	adds	r3, r7, #4
 8002130:	2100      	movs	r1, #0
 8002132:	4618      	mov	r0, r3
 8002134:	f002 fb5a 	bl	80047ec <HAL_RCC_ClockConfig>
 8002138:	4603      	mov	r3, r0
 800213a:	2b00      	cmp	r3, #0
 800213c:	d001      	beq.n	8002142 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800213e:	f000 f93f 	bl	80023c0 <Error_Handler>
  }
}
 8002142:	bf00      	nop
 8002144:	3740      	adds	r7, #64	; 0x40
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
	...

0800214c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002150:	4b12      	ldr	r3, [pc, #72]	; (800219c <MX_I2C1_Init+0x50>)
 8002152:	4a13      	ldr	r2, [pc, #76]	; (80021a0 <MX_I2C1_Init+0x54>)
 8002154:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002156:	4b11      	ldr	r3, [pc, #68]	; (800219c <MX_I2C1_Init+0x50>)
 8002158:	4a12      	ldr	r2, [pc, #72]	; (80021a4 <MX_I2C1_Init+0x58>)
 800215a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800215c:	4b0f      	ldr	r3, [pc, #60]	; (800219c <MX_I2C1_Init+0x50>)
 800215e:	2200      	movs	r2, #0
 8002160:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002162:	4b0e      	ldr	r3, [pc, #56]	; (800219c <MX_I2C1_Init+0x50>)
 8002164:	2200      	movs	r2, #0
 8002166:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002168:	4b0c      	ldr	r3, [pc, #48]	; (800219c <MX_I2C1_Init+0x50>)
 800216a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800216e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002170:	4b0a      	ldr	r3, [pc, #40]	; (800219c <MX_I2C1_Init+0x50>)
 8002172:	2200      	movs	r2, #0
 8002174:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002176:	4b09      	ldr	r3, [pc, #36]	; (800219c <MX_I2C1_Init+0x50>)
 8002178:	2200      	movs	r2, #0
 800217a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800217c:	4b07      	ldr	r3, [pc, #28]	; (800219c <MX_I2C1_Init+0x50>)
 800217e:	2200      	movs	r2, #0
 8002180:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002182:	4b06      	ldr	r3, [pc, #24]	; (800219c <MX_I2C1_Init+0x50>)
 8002184:	2200      	movs	r2, #0
 8002186:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002188:	4804      	ldr	r0, [pc, #16]	; (800219c <MX_I2C1_Init+0x50>)
 800218a:	f000 fec7 	bl	8002f1c <HAL_I2C_Init>
 800218e:	4603      	mov	r3, r0
 8002190:	2b00      	cmp	r3, #0
 8002192:	d001      	beq.n	8002198 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002194:	f000 f914 	bl	80023c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002198:	bf00      	nop
 800219a:	bd80      	pop	{r7, pc}
 800219c:	20000a48 	.word	0x20000a48
 80021a0:	40005400 	.word	0x40005400
 80021a4:	000186a0 	.word	0x000186a0

080021a8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b086      	sub	sp, #24
 80021ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021ae:	f107 0308 	add.w	r3, r7, #8
 80021b2:	2200      	movs	r2, #0
 80021b4:	601a      	str	r2, [r3, #0]
 80021b6:	605a      	str	r2, [r3, #4]
 80021b8:	609a      	str	r2, [r3, #8]
 80021ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021bc:	463b      	mov	r3, r7
 80021be:	2200      	movs	r2, #0
 80021c0:	601a      	str	r2, [r3, #0]
 80021c2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80021c4:	4b1d      	ldr	r3, [pc, #116]	; (800223c <MX_TIM2_Init+0x94>)
 80021c6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80021ca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80021cc:	4b1b      	ldr	r3, [pc, #108]	; (800223c <MX_TIM2_Init+0x94>)
 80021ce:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80021d2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021d4:	4b19      	ldr	r3, [pc, #100]	; (800223c <MX_TIM2_Init+0x94>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 80021da:	4b18      	ldr	r3, [pc, #96]	; (800223c <MX_TIM2_Init+0x94>)
 80021dc:	2263      	movs	r2, #99	; 0x63
 80021de:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021e0:	4b16      	ldr	r3, [pc, #88]	; (800223c <MX_TIM2_Init+0x94>)
 80021e2:	2200      	movs	r2, #0
 80021e4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80021e6:	4b15      	ldr	r3, [pc, #84]	; (800223c <MX_TIM2_Init+0x94>)
 80021e8:	2280      	movs	r2, #128	; 0x80
 80021ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80021ec:	4813      	ldr	r0, [pc, #76]	; (800223c <MX_TIM2_Init+0x94>)
 80021ee:	f002 fc8b 	bl	8004b08 <HAL_TIM_Base_Init>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d001      	beq.n	80021fc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80021f8:	f000 f8e2 	bl	80023c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002200:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002202:	f107 0308 	add.w	r3, r7, #8
 8002206:	4619      	mov	r1, r3
 8002208:	480c      	ldr	r0, [pc, #48]	; (800223c <MX_TIM2_Init+0x94>)
 800220a:	f002 fd1f 	bl	8004c4c <HAL_TIM_ConfigClockSource>
 800220e:	4603      	mov	r3, r0
 8002210:	2b00      	cmp	r3, #0
 8002212:	d001      	beq.n	8002218 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002214:	f000 f8d4 	bl	80023c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002218:	2300      	movs	r3, #0
 800221a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800221c:	2300      	movs	r3, #0
 800221e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002220:	463b      	mov	r3, r7
 8002222:	4619      	mov	r1, r3
 8002224:	4805      	ldr	r0, [pc, #20]	; (800223c <MX_TIM2_Init+0x94>)
 8002226:	f002 fedd 	bl	8004fe4 <HAL_TIMEx_MasterConfigSynchronization>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d001      	beq.n	8002234 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002230:	f000 f8c6 	bl	80023c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002234:	bf00      	nop
 8002236:	3718      	adds	r7, #24
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}
 800223c:	20000a9c 	.word	0x20000a9c

08002240 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002244:	4b11      	ldr	r3, [pc, #68]	; (800228c <MX_USART1_UART_Init+0x4c>)
 8002246:	4a12      	ldr	r2, [pc, #72]	; (8002290 <MX_USART1_UART_Init+0x50>)
 8002248:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800224a:	4b10      	ldr	r3, [pc, #64]	; (800228c <MX_USART1_UART_Init+0x4c>)
 800224c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002250:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002252:	4b0e      	ldr	r3, [pc, #56]	; (800228c <MX_USART1_UART_Init+0x4c>)
 8002254:	2200      	movs	r2, #0
 8002256:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002258:	4b0c      	ldr	r3, [pc, #48]	; (800228c <MX_USART1_UART_Init+0x4c>)
 800225a:	2200      	movs	r2, #0
 800225c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800225e:	4b0b      	ldr	r3, [pc, #44]	; (800228c <MX_USART1_UART_Init+0x4c>)
 8002260:	2200      	movs	r2, #0
 8002262:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002264:	4b09      	ldr	r3, [pc, #36]	; (800228c <MX_USART1_UART_Init+0x4c>)
 8002266:	220c      	movs	r2, #12
 8002268:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800226a:	4b08      	ldr	r3, [pc, #32]	; (800228c <MX_USART1_UART_Init+0x4c>)
 800226c:	2200      	movs	r2, #0
 800226e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002270:	4b06      	ldr	r3, [pc, #24]	; (800228c <MX_USART1_UART_Init+0x4c>)
 8002272:	2200      	movs	r2, #0
 8002274:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002276:	4805      	ldr	r0, [pc, #20]	; (800228c <MX_USART1_UART_Init+0x4c>)
 8002278:	f002 ff12 	bl	80050a0 <HAL_UART_Init>
 800227c:	4603      	mov	r3, r0
 800227e:	2b00      	cmp	r3, #0
 8002280:	d001      	beq.n	8002286 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002282:	f000 f89d 	bl	80023c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002286:	bf00      	nop
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	20000ae4 	.word	0x20000ae4
 8002290:	40013800 	.word	0x40013800

08002294 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002298:	4b11      	ldr	r3, [pc, #68]	; (80022e0 <MX_USART3_UART_Init+0x4c>)
 800229a:	4a12      	ldr	r2, [pc, #72]	; (80022e4 <MX_USART3_UART_Init+0x50>)
 800229c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800229e:	4b10      	ldr	r3, [pc, #64]	; (80022e0 <MX_USART3_UART_Init+0x4c>)
 80022a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80022a4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80022a6:	4b0e      	ldr	r3, [pc, #56]	; (80022e0 <MX_USART3_UART_Init+0x4c>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80022ac:	4b0c      	ldr	r3, [pc, #48]	; (80022e0 <MX_USART3_UART_Init+0x4c>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80022b2:	4b0b      	ldr	r3, [pc, #44]	; (80022e0 <MX_USART3_UART_Init+0x4c>)
 80022b4:	2200      	movs	r2, #0
 80022b6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80022b8:	4b09      	ldr	r3, [pc, #36]	; (80022e0 <MX_USART3_UART_Init+0x4c>)
 80022ba:	220c      	movs	r2, #12
 80022bc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022be:	4b08      	ldr	r3, [pc, #32]	; (80022e0 <MX_USART3_UART_Init+0x4c>)
 80022c0:	2200      	movs	r2, #0
 80022c2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80022c4:	4b06      	ldr	r3, [pc, #24]	; (80022e0 <MX_USART3_UART_Init+0x4c>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80022ca:	4805      	ldr	r0, [pc, #20]	; (80022e0 <MX_USART3_UART_Init+0x4c>)
 80022cc:	f002 fee8 	bl	80050a0 <HAL_UART_Init>
 80022d0:	4603      	mov	r3, r0
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d001      	beq.n	80022da <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80022d6:	f000 f873 	bl	80023c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80022da:	bf00      	nop
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	20000b2c 	.word	0x20000b2c
 80022e4:	40004800 	.word	0x40004800

080022e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b088      	sub	sp, #32
 80022ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022ee:	f107 0310 	add.w	r3, r7, #16
 80022f2:	2200      	movs	r2, #0
 80022f4:	601a      	str	r2, [r3, #0]
 80022f6:	605a      	str	r2, [r3, #4]
 80022f8:	609a      	str	r2, [r3, #8]
 80022fa:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80022fc:	4b2d      	ldr	r3, [pc, #180]	; (80023b4 <MX_GPIO_Init+0xcc>)
 80022fe:	699b      	ldr	r3, [r3, #24]
 8002300:	4a2c      	ldr	r2, [pc, #176]	; (80023b4 <MX_GPIO_Init+0xcc>)
 8002302:	f043 0310 	orr.w	r3, r3, #16
 8002306:	6193      	str	r3, [r2, #24]
 8002308:	4b2a      	ldr	r3, [pc, #168]	; (80023b4 <MX_GPIO_Init+0xcc>)
 800230a:	699b      	ldr	r3, [r3, #24]
 800230c:	f003 0310 	and.w	r3, r3, #16
 8002310:	60fb      	str	r3, [r7, #12]
 8002312:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002314:	4b27      	ldr	r3, [pc, #156]	; (80023b4 <MX_GPIO_Init+0xcc>)
 8002316:	699b      	ldr	r3, [r3, #24]
 8002318:	4a26      	ldr	r2, [pc, #152]	; (80023b4 <MX_GPIO_Init+0xcc>)
 800231a:	f043 0320 	orr.w	r3, r3, #32
 800231e:	6193      	str	r3, [r2, #24]
 8002320:	4b24      	ldr	r3, [pc, #144]	; (80023b4 <MX_GPIO_Init+0xcc>)
 8002322:	699b      	ldr	r3, [r3, #24]
 8002324:	f003 0320 	and.w	r3, r3, #32
 8002328:	60bb      	str	r3, [r7, #8]
 800232a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800232c:	4b21      	ldr	r3, [pc, #132]	; (80023b4 <MX_GPIO_Init+0xcc>)
 800232e:	699b      	ldr	r3, [r3, #24]
 8002330:	4a20      	ldr	r2, [pc, #128]	; (80023b4 <MX_GPIO_Init+0xcc>)
 8002332:	f043 0304 	orr.w	r3, r3, #4
 8002336:	6193      	str	r3, [r2, #24]
 8002338:	4b1e      	ldr	r3, [pc, #120]	; (80023b4 <MX_GPIO_Init+0xcc>)
 800233a:	699b      	ldr	r3, [r3, #24]
 800233c:	f003 0304 	and.w	r3, r3, #4
 8002340:	607b      	str	r3, [r7, #4]
 8002342:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002344:	4b1b      	ldr	r3, [pc, #108]	; (80023b4 <MX_GPIO_Init+0xcc>)
 8002346:	699b      	ldr	r3, [r3, #24]
 8002348:	4a1a      	ldr	r2, [pc, #104]	; (80023b4 <MX_GPIO_Init+0xcc>)
 800234a:	f043 0308 	orr.w	r3, r3, #8
 800234e:	6193      	str	r3, [r2, #24]
 8002350:	4b18      	ldr	r3, [pc, #96]	; (80023b4 <MX_GPIO_Init+0xcc>)
 8002352:	699b      	ldr	r3, [r3, #24]
 8002354:	f003 0308 	and.w	r3, r3, #8
 8002358:	603b      	str	r3, [r7, #0]
 800235a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800235c:	2200      	movs	r2, #0
 800235e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002362:	4815      	ldr	r0, [pc, #84]	; (80023b8 <MX_GPIO_Init+0xd0>)
 8002364:	f000 fda8 	bl	8002eb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_6, GPIO_PIN_RESET);
 8002368:	2200      	movs	r2, #0
 800236a:	2142      	movs	r1, #66	; 0x42
 800236c:	4813      	ldr	r0, [pc, #76]	; (80023bc <MX_GPIO_Init+0xd4>)
 800236e:	f000 fda3 	bl	8002eb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8002372:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002376:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002378:	2301      	movs	r3, #1
 800237a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800237c:	2300      	movs	r3, #0
 800237e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002380:	2302      	movs	r3, #2
 8002382:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002384:	f107 0310 	add.w	r3, r7, #16
 8002388:	4619      	mov	r1, r3
 800238a:	480b      	ldr	r0, [pc, #44]	; (80023b8 <MX_GPIO_Init+0xd0>)
 800238c:	f000 fc10 	bl	8002bb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6;
 8002390:	2342      	movs	r3, #66	; 0x42
 8002392:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002394:	2301      	movs	r3, #1
 8002396:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002398:	2300      	movs	r3, #0
 800239a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800239c:	2302      	movs	r3, #2
 800239e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023a0:	f107 0310 	add.w	r3, r7, #16
 80023a4:	4619      	mov	r1, r3
 80023a6:	4805      	ldr	r0, [pc, #20]	; (80023bc <MX_GPIO_Init+0xd4>)
 80023a8:	f000 fc02 	bl	8002bb0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80023ac:	bf00      	nop
 80023ae:	3720      	adds	r7, #32
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	40021000 	.word	0x40021000
 80023b8:	40011000 	.word	0x40011000
 80023bc:	40010800 	.word	0x40010800

080023c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80023c4:	b672      	cpsid	i
}
 80023c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80023c8:	e7fe      	b.n	80023c8 <Error_Handler+0x8>
	...

080023cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023cc:	b480      	push	{r7}
 80023ce:	b085      	sub	sp, #20
 80023d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80023d2:	4b15      	ldr	r3, [pc, #84]	; (8002428 <HAL_MspInit+0x5c>)
 80023d4:	699b      	ldr	r3, [r3, #24]
 80023d6:	4a14      	ldr	r2, [pc, #80]	; (8002428 <HAL_MspInit+0x5c>)
 80023d8:	f043 0301 	orr.w	r3, r3, #1
 80023dc:	6193      	str	r3, [r2, #24]
 80023de:	4b12      	ldr	r3, [pc, #72]	; (8002428 <HAL_MspInit+0x5c>)
 80023e0:	699b      	ldr	r3, [r3, #24]
 80023e2:	f003 0301 	and.w	r3, r3, #1
 80023e6:	60bb      	str	r3, [r7, #8]
 80023e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80023ea:	4b0f      	ldr	r3, [pc, #60]	; (8002428 <HAL_MspInit+0x5c>)
 80023ec:	69db      	ldr	r3, [r3, #28]
 80023ee:	4a0e      	ldr	r2, [pc, #56]	; (8002428 <HAL_MspInit+0x5c>)
 80023f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023f4:	61d3      	str	r3, [r2, #28]
 80023f6:	4b0c      	ldr	r3, [pc, #48]	; (8002428 <HAL_MspInit+0x5c>)
 80023f8:	69db      	ldr	r3, [r3, #28]
 80023fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023fe:	607b      	str	r3, [r7, #4]
 8002400:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002402:	4b0a      	ldr	r3, [pc, #40]	; (800242c <HAL_MspInit+0x60>)
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	60fb      	str	r3, [r7, #12]
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800240e:	60fb      	str	r3, [r7, #12]
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002416:	60fb      	str	r3, [r7, #12]
 8002418:	4a04      	ldr	r2, [pc, #16]	; (800242c <HAL_MspInit+0x60>)
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800241e:	bf00      	nop
 8002420:	3714      	adds	r7, #20
 8002422:	46bd      	mov	sp, r7
 8002424:	bc80      	pop	{r7}
 8002426:	4770      	bx	lr
 8002428:	40021000 	.word	0x40021000
 800242c:	40010000 	.word	0x40010000

08002430 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b08a      	sub	sp, #40	; 0x28
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002438:	f107 0314 	add.w	r3, r7, #20
 800243c:	2200      	movs	r2, #0
 800243e:	601a      	str	r2, [r3, #0]
 8002440:	605a      	str	r2, [r3, #4]
 8002442:	609a      	str	r2, [r3, #8]
 8002444:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a1d      	ldr	r2, [pc, #116]	; (80024c0 <HAL_I2C_MspInit+0x90>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d132      	bne.n	80024b6 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002450:	4b1c      	ldr	r3, [pc, #112]	; (80024c4 <HAL_I2C_MspInit+0x94>)
 8002452:	699b      	ldr	r3, [r3, #24]
 8002454:	4a1b      	ldr	r2, [pc, #108]	; (80024c4 <HAL_I2C_MspInit+0x94>)
 8002456:	f043 0308 	orr.w	r3, r3, #8
 800245a:	6193      	str	r3, [r2, #24]
 800245c:	4b19      	ldr	r3, [pc, #100]	; (80024c4 <HAL_I2C_MspInit+0x94>)
 800245e:	699b      	ldr	r3, [r3, #24]
 8002460:	f003 0308 	and.w	r3, r3, #8
 8002464:	613b      	str	r3, [r7, #16]
 8002466:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002468:	f44f 7340 	mov.w	r3, #768	; 0x300
 800246c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800246e:	2312      	movs	r3, #18
 8002470:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002472:	2303      	movs	r3, #3
 8002474:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002476:	f107 0314 	add.w	r3, r7, #20
 800247a:	4619      	mov	r1, r3
 800247c:	4812      	ldr	r0, [pc, #72]	; (80024c8 <HAL_I2C_MspInit+0x98>)
 800247e:	f000 fb97 	bl	8002bb0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8002482:	4b12      	ldr	r3, [pc, #72]	; (80024cc <HAL_I2C_MspInit+0x9c>)
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	627b      	str	r3, [r7, #36]	; 0x24
 8002488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800248a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800248e:	627b      	str	r3, [r7, #36]	; 0x24
 8002490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002492:	f043 0302 	orr.w	r3, r3, #2
 8002496:	627b      	str	r3, [r7, #36]	; 0x24
 8002498:	4a0c      	ldr	r2, [pc, #48]	; (80024cc <HAL_I2C_MspInit+0x9c>)
 800249a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800249c:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800249e:	4b09      	ldr	r3, [pc, #36]	; (80024c4 <HAL_I2C_MspInit+0x94>)
 80024a0:	69db      	ldr	r3, [r3, #28]
 80024a2:	4a08      	ldr	r2, [pc, #32]	; (80024c4 <HAL_I2C_MspInit+0x94>)
 80024a4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80024a8:	61d3      	str	r3, [r2, #28]
 80024aa:	4b06      	ldr	r3, [pc, #24]	; (80024c4 <HAL_I2C_MspInit+0x94>)
 80024ac:	69db      	ldr	r3, [r3, #28]
 80024ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024b2:	60fb      	str	r3, [r7, #12]
 80024b4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80024b6:	bf00      	nop
 80024b8:	3728      	adds	r7, #40	; 0x28
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	40005400 	.word	0x40005400
 80024c4:	40021000 	.word	0x40021000
 80024c8:	40010c00 	.word	0x40010c00
 80024cc:	40010000 	.word	0x40010000

080024d0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b085      	sub	sp, #20
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024e0:	d10b      	bne.n	80024fa <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80024e2:	4b08      	ldr	r3, [pc, #32]	; (8002504 <HAL_TIM_Base_MspInit+0x34>)
 80024e4:	69db      	ldr	r3, [r3, #28]
 80024e6:	4a07      	ldr	r2, [pc, #28]	; (8002504 <HAL_TIM_Base_MspInit+0x34>)
 80024e8:	f043 0301 	orr.w	r3, r3, #1
 80024ec:	61d3      	str	r3, [r2, #28]
 80024ee:	4b05      	ldr	r3, [pc, #20]	; (8002504 <HAL_TIM_Base_MspInit+0x34>)
 80024f0:	69db      	ldr	r3, [r3, #28]
 80024f2:	f003 0301 	and.w	r3, r3, #1
 80024f6:	60fb      	str	r3, [r7, #12]
 80024f8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80024fa:	bf00      	nop
 80024fc:	3714      	adds	r7, #20
 80024fe:	46bd      	mov	sp, r7
 8002500:	bc80      	pop	{r7}
 8002502:	4770      	bx	lr
 8002504:	40021000 	.word	0x40021000

08002508 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b08a      	sub	sp, #40	; 0x28
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002510:	f107 0318 	add.w	r3, r7, #24
 8002514:	2200      	movs	r2, #0
 8002516:	601a      	str	r2, [r3, #0]
 8002518:	605a      	str	r2, [r3, #4]
 800251a:	609a      	str	r2, [r3, #8]
 800251c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4a40      	ldr	r2, [pc, #256]	; (8002624 <HAL_UART_MspInit+0x11c>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d13a      	bne.n	800259e <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002528:	4b3f      	ldr	r3, [pc, #252]	; (8002628 <HAL_UART_MspInit+0x120>)
 800252a:	699b      	ldr	r3, [r3, #24]
 800252c:	4a3e      	ldr	r2, [pc, #248]	; (8002628 <HAL_UART_MspInit+0x120>)
 800252e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002532:	6193      	str	r3, [r2, #24]
 8002534:	4b3c      	ldr	r3, [pc, #240]	; (8002628 <HAL_UART_MspInit+0x120>)
 8002536:	699b      	ldr	r3, [r3, #24]
 8002538:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800253c:	617b      	str	r3, [r7, #20]
 800253e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002540:	4b39      	ldr	r3, [pc, #228]	; (8002628 <HAL_UART_MspInit+0x120>)
 8002542:	699b      	ldr	r3, [r3, #24]
 8002544:	4a38      	ldr	r2, [pc, #224]	; (8002628 <HAL_UART_MspInit+0x120>)
 8002546:	f043 0304 	orr.w	r3, r3, #4
 800254a:	6193      	str	r3, [r2, #24]
 800254c:	4b36      	ldr	r3, [pc, #216]	; (8002628 <HAL_UART_MspInit+0x120>)
 800254e:	699b      	ldr	r3, [r3, #24]
 8002550:	f003 0304 	and.w	r3, r3, #4
 8002554:	613b      	str	r3, [r7, #16]
 8002556:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002558:	f44f 7300 	mov.w	r3, #512	; 0x200
 800255c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800255e:	2302      	movs	r3, #2
 8002560:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002562:	2303      	movs	r3, #3
 8002564:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002566:	f107 0318 	add.w	r3, r7, #24
 800256a:	4619      	mov	r1, r3
 800256c:	482f      	ldr	r0, [pc, #188]	; (800262c <HAL_UART_MspInit+0x124>)
 800256e:	f000 fb1f 	bl	8002bb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002572:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002576:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002578:	2300      	movs	r3, #0
 800257a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800257c:	2300      	movs	r3, #0
 800257e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002580:	f107 0318 	add.w	r3, r7, #24
 8002584:	4619      	mov	r1, r3
 8002586:	4829      	ldr	r0, [pc, #164]	; (800262c <HAL_UART_MspInit+0x124>)
 8002588:	f000 fb12 	bl	8002bb0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800258c:	2200      	movs	r2, #0
 800258e:	2100      	movs	r1, #0
 8002590:	2025      	movs	r0, #37	; 0x25
 8002592:	f000 fad6 	bl	8002b42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002596:	2025      	movs	r0, #37	; 0x25
 8002598:	f000 faef 	bl	8002b7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800259c:	e03e      	b.n	800261c <HAL_UART_MspInit+0x114>
  else if(huart->Instance==USART3)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a23      	ldr	r2, [pc, #140]	; (8002630 <HAL_UART_MspInit+0x128>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d139      	bne.n	800261c <HAL_UART_MspInit+0x114>
    __HAL_RCC_USART3_CLK_ENABLE();
 80025a8:	4b1f      	ldr	r3, [pc, #124]	; (8002628 <HAL_UART_MspInit+0x120>)
 80025aa:	69db      	ldr	r3, [r3, #28]
 80025ac:	4a1e      	ldr	r2, [pc, #120]	; (8002628 <HAL_UART_MspInit+0x120>)
 80025ae:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025b2:	61d3      	str	r3, [r2, #28]
 80025b4:	4b1c      	ldr	r3, [pc, #112]	; (8002628 <HAL_UART_MspInit+0x120>)
 80025b6:	69db      	ldr	r3, [r3, #28]
 80025b8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80025bc:	60fb      	str	r3, [r7, #12]
 80025be:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025c0:	4b19      	ldr	r3, [pc, #100]	; (8002628 <HAL_UART_MspInit+0x120>)
 80025c2:	699b      	ldr	r3, [r3, #24]
 80025c4:	4a18      	ldr	r2, [pc, #96]	; (8002628 <HAL_UART_MspInit+0x120>)
 80025c6:	f043 0308 	orr.w	r3, r3, #8
 80025ca:	6193      	str	r3, [r2, #24]
 80025cc:	4b16      	ldr	r3, [pc, #88]	; (8002628 <HAL_UART_MspInit+0x120>)
 80025ce:	699b      	ldr	r3, [r3, #24]
 80025d0:	f003 0308 	and.w	r3, r3, #8
 80025d4:	60bb      	str	r3, [r7, #8]
 80025d6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80025d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80025dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025de:	2302      	movs	r3, #2
 80025e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80025e2:	2303      	movs	r3, #3
 80025e4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025e6:	f107 0318 	add.w	r3, r7, #24
 80025ea:	4619      	mov	r1, r3
 80025ec:	4811      	ldr	r0, [pc, #68]	; (8002634 <HAL_UART_MspInit+0x12c>)
 80025ee:	f000 fadf 	bl	8002bb0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80025f2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80025f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025f8:	2300      	movs	r3, #0
 80025fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025fc:	2300      	movs	r3, #0
 80025fe:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002600:	f107 0318 	add.w	r3, r7, #24
 8002604:	4619      	mov	r1, r3
 8002606:	480b      	ldr	r0, [pc, #44]	; (8002634 <HAL_UART_MspInit+0x12c>)
 8002608:	f000 fad2 	bl	8002bb0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800260c:	2200      	movs	r2, #0
 800260e:	2100      	movs	r1, #0
 8002610:	2027      	movs	r0, #39	; 0x27
 8002612:	f000 fa96 	bl	8002b42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002616:	2027      	movs	r0, #39	; 0x27
 8002618:	f000 faaf 	bl	8002b7a <HAL_NVIC_EnableIRQ>
}
 800261c:	bf00      	nop
 800261e:	3728      	adds	r7, #40	; 0x28
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}
 8002624:	40013800 	.word	0x40013800
 8002628:	40021000 	.word	0x40021000
 800262c:	40010800 	.word	0x40010800
 8002630:	40004800 	.word	0x40004800
 8002634:	40010c00 	.word	0x40010c00

08002638 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002638:	b480      	push	{r7}
 800263a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800263c:	e7fe      	b.n	800263c <NMI_Handler+0x4>

0800263e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800263e:	b480      	push	{r7}
 8002640:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002642:	e7fe      	b.n	8002642 <HardFault_Handler+0x4>

08002644 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002644:	b480      	push	{r7}
 8002646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002648:	e7fe      	b.n	8002648 <MemManage_Handler+0x4>

0800264a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800264a:	b480      	push	{r7}
 800264c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800264e:	e7fe      	b.n	800264e <BusFault_Handler+0x4>

08002650 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002650:	b480      	push	{r7}
 8002652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002654:	e7fe      	b.n	8002654 <UsageFault_Handler+0x4>

08002656 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002656:	b480      	push	{r7}
 8002658:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800265a:	bf00      	nop
 800265c:	46bd      	mov	sp, r7
 800265e:	bc80      	pop	{r7}
 8002660:	4770      	bx	lr

08002662 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002662:	b480      	push	{r7}
 8002664:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002666:	bf00      	nop
 8002668:	46bd      	mov	sp, r7
 800266a:	bc80      	pop	{r7}
 800266c:	4770      	bx	lr

0800266e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800266e:	b480      	push	{r7}
 8002670:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002672:	bf00      	nop
 8002674:	46bd      	mov	sp, r7
 8002676:	bc80      	pop	{r7}
 8002678:	4770      	bx	lr

0800267a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800267a:	b580      	push	{r7, lr}
 800267c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800267e:	f000 f949 	bl	8002914 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002682:	bf00      	nop
 8002684:	bd80      	pop	{r7, pc}
	...

08002688 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	Uart_isr(&huart1);
 800268c:	4802      	ldr	r0, [pc, #8]	; (8002698 <USART1_IRQHandler+0x10>)
 800268e:	f7ff f8ad 	bl	80017ec <Uart_isr>
  /* USER CODE END USART1_IRQn 0 */
  //HAL_UART_IRQHandler(&huart1);
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002692:	bf00      	nop
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	20000ae4 	.word	0x20000ae4

0800269c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
	Uart_isr(&huart3);
 80026a0:	4802      	ldr	r0, [pc, #8]	; (80026ac <USART3_IRQHandler+0x10>)
 80026a2:	f7ff f8a3 	bl	80017ec <Uart_isr>
  /* USER CODE END USART3_IRQn 0 */
  //HAL_UART_IRQHandler(&huart3);
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80026a6:	bf00      	nop
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	20000b2c 	.word	0x20000b2c

080026b0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80026b0:	b480      	push	{r7}
 80026b2:	af00      	add	r7, sp, #0
  return 1;
 80026b4:	2301      	movs	r3, #1
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bc80      	pop	{r7}
 80026bc:	4770      	bx	lr

080026be <_kill>:

int _kill(int pid, int sig)
{
 80026be:	b580      	push	{r7, lr}
 80026c0:	b082      	sub	sp, #8
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	6078      	str	r0, [r7, #4]
 80026c6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80026c8:	f003 fb8c 	bl	8005de4 <__errno>
 80026cc:	4603      	mov	r3, r0
 80026ce:	2216      	movs	r2, #22
 80026d0:	601a      	str	r2, [r3, #0]
  return -1;
 80026d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	3708      	adds	r7, #8
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}

080026de <_exit>:

void _exit (int status)
{
 80026de:	b580      	push	{r7, lr}
 80026e0:	b082      	sub	sp, #8
 80026e2:	af00      	add	r7, sp, #0
 80026e4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80026e6:	f04f 31ff 	mov.w	r1, #4294967295
 80026ea:	6878      	ldr	r0, [r7, #4]
 80026ec:	f7ff ffe7 	bl	80026be <_kill>
  while (1) {}    /* Make sure we hang here */
 80026f0:	e7fe      	b.n	80026f0 <_exit+0x12>

080026f2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80026f2:	b580      	push	{r7, lr}
 80026f4:	b086      	sub	sp, #24
 80026f6:	af00      	add	r7, sp, #0
 80026f8:	60f8      	str	r0, [r7, #12]
 80026fa:	60b9      	str	r1, [r7, #8]
 80026fc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026fe:	2300      	movs	r3, #0
 8002700:	617b      	str	r3, [r7, #20]
 8002702:	e00a      	b.n	800271a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002704:	f3af 8000 	nop.w
 8002708:	4601      	mov	r1, r0
 800270a:	68bb      	ldr	r3, [r7, #8]
 800270c:	1c5a      	adds	r2, r3, #1
 800270e:	60ba      	str	r2, [r7, #8]
 8002710:	b2ca      	uxtb	r2, r1
 8002712:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002714:	697b      	ldr	r3, [r7, #20]
 8002716:	3301      	adds	r3, #1
 8002718:	617b      	str	r3, [r7, #20]
 800271a:	697a      	ldr	r2, [r7, #20]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	429a      	cmp	r2, r3
 8002720:	dbf0      	blt.n	8002704 <_read+0x12>
  }

  return len;
 8002722:	687b      	ldr	r3, [r7, #4]
}
 8002724:	4618      	mov	r0, r3
 8002726:	3718      	adds	r7, #24
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}

0800272c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b086      	sub	sp, #24
 8002730:	af00      	add	r7, sp, #0
 8002732:	60f8      	str	r0, [r7, #12]
 8002734:	60b9      	str	r1, [r7, #8]
 8002736:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002738:	2300      	movs	r3, #0
 800273a:	617b      	str	r3, [r7, #20]
 800273c:	e009      	b.n	8002752 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	1c5a      	adds	r2, r3, #1
 8002742:	60ba      	str	r2, [r7, #8]
 8002744:	781b      	ldrb	r3, [r3, #0]
 8002746:	4618      	mov	r0, r3
 8002748:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	3301      	adds	r3, #1
 8002750:	617b      	str	r3, [r7, #20]
 8002752:	697a      	ldr	r2, [r7, #20]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	429a      	cmp	r2, r3
 8002758:	dbf1      	blt.n	800273e <_write+0x12>
  }
  return len;
 800275a:	687b      	ldr	r3, [r7, #4]
}
 800275c:	4618      	mov	r0, r3
 800275e:	3718      	adds	r7, #24
 8002760:	46bd      	mov	sp, r7
 8002762:	bd80      	pop	{r7, pc}

08002764 <_close>:

int _close(int file)
{
 8002764:	b480      	push	{r7}
 8002766:	b083      	sub	sp, #12
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800276c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002770:	4618      	mov	r0, r3
 8002772:	370c      	adds	r7, #12
 8002774:	46bd      	mov	sp, r7
 8002776:	bc80      	pop	{r7}
 8002778:	4770      	bx	lr

0800277a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800277a:	b480      	push	{r7}
 800277c:	b083      	sub	sp, #12
 800277e:	af00      	add	r7, sp, #0
 8002780:	6078      	str	r0, [r7, #4]
 8002782:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800278a:	605a      	str	r2, [r3, #4]
  return 0;
 800278c:	2300      	movs	r3, #0
}
 800278e:	4618      	mov	r0, r3
 8002790:	370c      	adds	r7, #12
 8002792:	46bd      	mov	sp, r7
 8002794:	bc80      	pop	{r7}
 8002796:	4770      	bx	lr

08002798 <_isatty>:

int _isatty(int file)
{
 8002798:	b480      	push	{r7}
 800279a:	b083      	sub	sp, #12
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80027a0:	2301      	movs	r3, #1
}
 80027a2:	4618      	mov	r0, r3
 80027a4:	370c      	adds	r7, #12
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bc80      	pop	{r7}
 80027aa:	4770      	bx	lr

080027ac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b085      	sub	sp, #20
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	60f8      	str	r0, [r7, #12]
 80027b4:	60b9      	str	r1, [r7, #8]
 80027b6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80027b8:	2300      	movs	r3, #0
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	3714      	adds	r7, #20
 80027be:	46bd      	mov	sp, r7
 80027c0:	bc80      	pop	{r7}
 80027c2:	4770      	bx	lr

080027c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b086      	sub	sp, #24
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80027cc:	4a14      	ldr	r2, [pc, #80]	; (8002820 <_sbrk+0x5c>)
 80027ce:	4b15      	ldr	r3, [pc, #84]	; (8002824 <_sbrk+0x60>)
 80027d0:	1ad3      	subs	r3, r2, r3
 80027d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80027d8:	4b13      	ldr	r3, [pc, #76]	; (8002828 <_sbrk+0x64>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d102      	bne.n	80027e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80027e0:	4b11      	ldr	r3, [pc, #68]	; (8002828 <_sbrk+0x64>)
 80027e2:	4a12      	ldr	r2, [pc, #72]	; (800282c <_sbrk+0x68>)
 80027e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80027e6:	4b10      	ldr	r3, [pc, #64]	; (8002828 <_sbrk+0x64>)
 80027e8:	681a      	ldr	r2, [r3, #0]
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	4413      	add	r3, r2
 80027ee:	693a      	ldr	r2, [r7, #16]
 80027f0:	429a      	cmp	r2, r3
 80027f2:	d207      	bcs.n	8002804 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80027f4:	f003 faf6 	bl	8005de4 <__errno>
 80027f8:	4603      	mov	r3, r0
 80027fa:	220c      	movs	r2, #12
 80027fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80027fe:	f04f 33ff 	mov.w	r3, #4294967295
 8002802:	e009      	b.n	8002818 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002804:	4b08      	ldr	r3, [pc, #32]	; (8002828 <_sbrk+0x64>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800280a:	4b07      	ldr	r3, [pc, #28]	; (8002828 <_sbrk+0x64>)
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	4413      	add	r3, r2
 8002812:	4a05      	ldr	r2, [pc, #20]	; (8002828 <_sbrk+0x64>)
 8002814:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002816:	68fb      	ldr	r3, [r7, #12]
}
 8002818:	4618      	mov	r0, r3
 800281a:	3718      	adds	r7, #24
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}
 8002820:	20005000 	.word	0x20005000
 8002824:	00000400 	.word	0x00000400
 8002828:	20000ba8 	.word	0x20000ba8
 800282c:	20000d00 	.word	0x20000d00

08002830 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002830:	b480      	push	{r7}
 8002832:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002834:	bf00      	nop
 8002836:	46bd      	mov	sp, r7
 8002838:	bc80      	pop	{r7}
 800283a:	4770      	bx	lr

0800283c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800283c:	f7ff fff8 	bl	8002830 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002840:	480b      	ldr	r0, [pc, #44]	; (8002870 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002842:	490c      	ldr	r1, [pc, #48]	; (8002874 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002844:	4a0c      	ldr	r2, [pc, #48]	; (8002878 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002846:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002848:	e002      	b.n	8002850 <LoopCopyDataInit>

0800284a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800284a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800284c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800284e:	3304      	adds	r3, #4

08002850 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002850:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002852:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002854:	d3f9      	bcc.n	800284a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002856:	4a09      	ldr	r2, [pc, #36]	; (800287c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002858:	4c09      	ldr	r4, [pc, #36]	; (8002880 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800285a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800285c:	e001      	b.n	8002862 <LoopFillZerobss>

0800285e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800285e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002860:	3204      	adds	r2, #4

08002862 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002862:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002864:	d3fb      	bcc.n	800285e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002866:	f003 fac3 	bl	8005df0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800286a:	f7ff fb39 	bl	8001ee0 <main>
  bx lr
 800286e:	4770      	bx	lr
  ldr r0, =_sdata
 8002870:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002874:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8002878:	08009a90 	.word	0x08009a90
  ldr r2, =_sbss
 800287c:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8002880:	20000cfc 	.word	0x20000cfc

08002884 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002884:	e7fe      	b.n	8002884 <ADC1_2_IRQHandler>
	...

08002888 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800288c:	4b08      	ldr	r3, [pc, #32]	; (80028b0 <HAL_Init+0x28>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a07      	ldr	r2, [pc, #28]	; (80028b0 <HAL_Init+0x28>)
 8002892:	f043 0310 	orr.w	r3, r3, #16
 8002896:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002898:	2003      	movs	r0, #3
 800289a:	f000 f947 	bl	8002b2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800289e:	200f      	movs	r0, #15
 80028a0:	f000 f808 	bl	80028b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028a4:	f7ff fd92 	bl	80023cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028a8:	2300      	movs	r3, #0
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	bf00      	nop
 80028b0:	40022000 	.word	0x40022000

080028b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b082      	sub	sp, #8
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80028bc:	4b12      	ldr	r3, [pc, #72]	; (8002908 <HAL_InitTick+0x54>)
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	4b12      	ldr	r3, [pc, #72]	; (800290c <HAL_InitTick+0x58>)
 80028c2:	781b      	ldrb	r3, [r3, #0]
 80028c4:	4619      	mov	r1, r3
 80028c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80028ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80028ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80028d2:	4618      	mov	r0, r3
 80028d4:	f000 f95f 	bl	8002b96 <HAL_SYSTICK_Config>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d001      	beq.n	80028e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e00e      	b.n	8002900 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2b0f      	cmp	r3, #15
 80028e6:	d80a      	bhi.n	80028fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028e8:	2200      	movs	r2, #0
 80028ea:	6879      	ldr	r1, [r7, #4]
 80028ec:	f04f 30ff 	mov.w	r0, #4294967295
 80028f0:	f000 f927 	bl	8002b42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80028f4:	4a06      	ldr	r2, [pc, #24]	; (8002910 <HAL_InitTick+0x5c>)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80028fa:	2300      	movs	r3, #0
 80028fc:	e000      	b.n	8002900 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
}
 8002900:	4618      	mov	r0, r3
 8002902:	3708      	adds	r7, #8
 8002904:	46bd      	mov	sp, r7
 8002906:	bd80      	pop	{r7, pc}
 8002908:	20000000 	.word	0x20000000
 800290c:	20000008 	.word	0x20000008
 8002910:	20000004 	.word	0x20000004

08002914 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002914:	b480      	push	{r7}
 8002916:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002918:	4b05      	ldr	r3, [pc, #20]	; (8002930 <HAL_IncTick+0x1c>)
 800291a:	781b      	ldrb	r3, [r3, #0]
 800291c:	461a      	mov	r2, r3
 800291e:	4b05      	ldr	r3, [pc, #20]	; (8002934 <HAL_IncTick+0x20>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4413      	add	r3, r2
 8002924:	4a03      	ldr	r2, [pc, #12]	; (8002934 <HAL_IncTick+0x20>)
 8002926:	6013      	str	r3, [r2, #0]
}
 8002928:	bf00      	nop
 800292a:	46bd      	mov	sp, r7
 800292c:	bc80      	pop	{r7}
 800292e:	4770      	bx	lr
 8002930:	20000008 	.word	0x20000008
 8002934:	20000bac 	.word	0x20000bac

08002938 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002938:	b480      	push	{r7}
 800293a:	af00      	add	r7, sp, #0
  return uwTick;
 800293c:	4b02      	ldr	r3, [pc, #8]	; (8002948 <HAL_GetTick+0x10>)
 800293e:	681b      	ldr	r3, [r3, #0]
}
 8002940:	4618      	mov	r0, r3
 8002942:	46bd      	mov	sp, r7
 8002944:	bc80      	pop	{r7}
 8002946:	4770      	bx	lr
 8002948:	20000bac 	.word	0x20000bac

0800294c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b084      	sub	sp, #16
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002954:	f7ff fff0 	bl	8002938 <HAL_GetTick>
 8002958:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002964:	d005      	beq.n	8002972 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002966:	4b0a      	ldr	r3, [pc, #40]	; (8002990 <HAL_Delay+0x44>)
 8002968:	781b      	ldrb	r3, [r3, #0]
 800296a:	461a      	mov	r2, r3
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	4413      	add	r3, r2
 8002970:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002972:	bf00      	nop
 8002974:	f7ff ffe0 	bl	8002938 <HAL_GetTick>
 8002978:	4602      	mov	r2, r0
 800297a:	68bb      	ldr	r3, [r7, #8]
 800297c:	1ad3      	subs	r3, r2, r3
 800297e:	68fa      	ldr	r2, [r7, #12]
 8002980:	429a      	cmp	r2, r3
 8002982:	d8f7      	bhi.n	8002974 <HAL_Delay+0x28>
  {
  }
}
 8002984:	bf00      	nop
 8002986:	bf00      	nop
 8002988:	3710      	adds	r7, #16
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}
 800298e:	bf00      	nop
 8002990:	20000008 	.word	0x20000008

08002994 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002994:	b480      	push	{r7}
 8002996:	b085      	sub	sp, #20
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	f003 0307 	and.w	r3, r3, #7
 80029a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029a4:	4b0c      	ldr	r3, [pc, #48]	; (80029d8 <__NVIC_SetPriorityGrouping+0x44>)
 80029a6:	68db      	ldr	r3, [r3, #12]
 80029a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029aa:	68ba      	ldr	r2, [r7, #8]
 80029ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80029b0:	4013      	ands	r3, r2
 80029b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80029c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029c6:	4a04      	ldr	r2, [pc, #16]	; (80029d8 <__NVIC_SetPriorityGrouping+0x44>)
 80029c8:	68bb      	ldr	r3, [r7, #8]
 80029ca:	60d3      	str	r3, [r2, #12]
}
 80029cc:	bf00      	nop
 80029ce:	3714      	adds	r7, #20
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bc80      	pop	{r7}
 80029d4:	4770      	bx	lr
 80029d6:	bf00      	nop
 80029d8:	e000ed00 	.word	0xe000ed00

080029dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80029dc:	b480      	push	{r7}
 80029de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80029e0:	4b04      	ldr	r3, [pc, #16]	; (80029f4 <__NVIC_GetPriorityGrouping+0x18>)
 80029e2:	68db      	ldr	r3, [r3, #12]
 80029e4:	0a1b      	lsrs	r3, r3, #8
 80029e6:	f003 0307 	and.w	r3, r3, #7
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bc80      	pop	{r7}
 80029f0:	4770      	bx	lr
 80029f2:	bf00      	nop
 80029f4:	e000ed00 	.word	0xe000ed00

080029f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b083      	sub	sp, #12
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	4603      	mov	r3, r0
 8002a00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	db0b      	blt.n	8002a22 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a0a:	79fb      	ldrb	r3, [r7, #7]
 8002a0c:	f003 021f 	and.w	r2, r3, #31
 8002a10:	4906      	ldr	r1, [pc, #24]	; (8002a2c <__NVIC_EnableIRQ+0x34>)
 8002a12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a16:	095b      	lsrs	r3, r3, #5
 8002a18:	2001      	movs	r0, #1
 8002a1a:	fa00 f202 	lsl.w	r2, r0, r2
 8002a1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002a22:	bf00      	nop
 8002a24:	370c      	adds	r7, #12
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bc80      	pop	{r7}
 8002a2a:	4770      	bx	lr
 8002a2c:	e000e100 	.word	0xe000e100

08002a30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b083      	sub	sp, #12
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	4603      	mov	r3, r0
 8002a38:	6039      	str	r1, [r7, #0]
 8002a3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	db0a      	blt.n	8002a5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	b2da      	uxtb	r2, r3
 8002a48:	490c      	ldr	r1, [pc, #48]	; (8002a7c <__NVIC_SetPriority+0x4c>)
 8002a4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a4e:	0112      	lsls	r2, r2, #4
 8002a50:	b2d2      	uxtb	r2, r2
 8002a52:	440b      	add	r3, r1
 8002a54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a58:	e00a      	b.n	8002a70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	b2da      	uxtb	r2, r3
 8002a5e:	4908      	ldr	r1, [pc, #32]	; (8002a80 <__NVIC_SetPriority+0x50>)
 8002a60:	79fb      	ldrb	r3, [r7, #7]
 8002a62:	f003 030f 	and.w	r3, r3, #15
 8002a66:	3b04      	subs	r3, #4
 8002a68:	0112      	lsls	r2, r2, #4
 8002a6a:	b2d2      	uxtb	r2, r2
 8002a6c:	440b      	add	r3, r1
 8002a6e:	761a      	strb	r2, [r3, #24]
}
 8002a70:	bf00      	nop
 8002a72:	370c      	adds	r7, #12
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bc80      	pop	{r7}
 8002a78:	4770      	bx	lr
 8002a7a:	bf00      	nop
 8002a7c:	e000e100 	.word	0xe000e100
 8002a80:	e000ed00 	.word	0xe000ed00

08002a84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a84:	b480      	push	{r7}
 8002a86:	b089      	sub	sp, #36	; 0x24
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	60f8      	str	r0, [r7, #12]
 8002a8c:	60b9      	str	r1, [r7, #8]
 8002a8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	f003 0307 	and.w	r3, r3, #7
 8002a96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a98:	69fb      	ldr	r3, [r7, #28]
 8002a9a:	f1c3 0307 	rsb	r3, r3, #7
 8002a9e:	2b04      	cmp	r3, #4
 8002aa0:	bf28      	it	cs
 8002aa2:	2304      	movcs	r3, #4
 8002aa4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002aa6:	69fb      	ldr	r3, [r7, #28]
 8002aa8:	3304      	adds	r3, #4
 8002aaa:	2b06      	cmp	r3, #6
 8002aac:	d902      	bls.n	8002ab4 <NVIC_EncodePriority+0x30>
 8002aae:	69fb      	ldr	r3, [r7, #28]
 8002ab0:	3b03      	subs	r3, #3
 8002ab2:	e000      	b.n	8002ab6 <NVIC_EncodePriority+0x32>
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ab8:	f04f 32ff 	mov.w	r2, #4294967295
 8002abc:	69bb      	ldr	r3, [r7, #24]
 8002abe:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac2:	43da      	mvns	r2, r3
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	401a      	ands	r2, r3
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002acc:	f04f 31ff 	mov.w	r1, #4294967295
 8002ad0:	697b      	ldr	r3, [r7, #20]
 8002ad2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ad6:	43d9      	mvns	r1, r3
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002adc:	4313      	orrs	r3, r2
         );
}
 8002ade:	4618      	mov	r0, r3
 8002ae0:	3724      	adds	r7, #36	; 0x24
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bc80      	pop	{r7}
 8002ae6:	4770      	bx	lr

08002ae8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b082      	sub	sp, #8
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	3b01      	subs	r3, #1
 8002af4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002af8:	d301      	bcc.n	8002afe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002afa:	2301      	movs	r3, #1
 8002afc:	e00f      	b.n	8002b1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002afe:	4a0a      	ldr	r2, [pc, #40]	; (8002b28 <SysTick_Config+0x40>)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	3b01      	subs	r3, #1
 8002b04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b06:	210f      	movs	r1, #15
 8002b08:	f04f 30ff 	mov.w	r0, #4294967295
 8002b0c:	f7ff ff90 	bl	8002a30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b10:	4b05      	ldr	r3, [pc, #20]	; (8002b28 <SysTick_Config+0x40>)
 8002b12:	2200      	movs	r2, #0
 8002b14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b16:	4b04      	ldr	r3, [pc, #16]	; (8002b28 <SysTick_Config+0x40>)
 8002b18:	2207      	movs	r2, #7
 8002b1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b1c:	2300      	movs	r3, #0
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	3708      	adds	r7, #8
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}
 8002b26:	bf00      	nop
 8002b28:	e000e010 	.word	0xe000e010

08002b2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b082      	sub	sp, #8
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b34:	6878      	ldr	r0, [r7, #4]
 8002b36:	f7ff ff2d 	bl	8002994 <__NVIC_SetPriorityGrouping>
}
 8002b3a:	bf00      	nop
 8002b3c:	3708      	adds	r7, #8
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bd80      	pop	{r7, pc}

08002b42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b42:	b580      	push	{r7, lr}
 8002b44:	b086      	sub	sp, #24
 8002b46:	af00      	add	r7, sp, #0
 8002b48:	4603      	mov	r3, r0
 8002b4a:	60b9      	str	r1, [r7, #8]
 8002b4c:	607a      	str	r2, [r7, #4]
 8002b4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b50:	2300      	movs	r3, #0
 8002b52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b54:	f7ff ff42 	bl	80029dc <__NVIC_GetPriorityGrouping>
 8002b58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b5a:	687a      	ldr	r2, [r7, #4]
 8002b5c:	68b9      	ldr	r1, [r7, #8]
 8002b5e:	6978      	ldr	r0, [r7, #20]
 8002b60:	f7ff ff90 	bl	8002a84 <NVIC_EncodePriority>
 8002b64:	4602      	mov	r2, r0
 8002b66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b6a:	4611      	mov	r1, r2
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f7ff ff5f 	bl	8002a30 <__NVIC_SetPriority>
}
 8002b72:	bf00      	nop
 8002b74:	3718      	adds	r7, #24
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}

08002b7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b7a:	b580      	push	{r7, lr}
 8002b7c:	b082      	sub	sp, #8
 8002b7e:	af00      	add	r7, sp, #0
 8002b80:	4603      	mov	r3, r0
 8002b82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f7ff ff35 	bl	80029f8 <__NVIC_EnableIRQ>
}
 8002b8e:	bf00      	nop
 8002b90:	3708      	adds	r7, #8
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}

08002b96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b96:	b580      	push	{r7, lr}
 8002b98:	b082      	sub	sp, #8
 8002b9a:	af00      	add	r7, sp, #0
 8002b9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b9e:	6878      	ldr	r0, [r7, #4]
 8002ba0:	f7ff ffa2 	bl	8002ae8 <SysTick_Config>
 8002ba4:	4603      	mov	r3, r0
}
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	3708      	adds	r7, #8
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}
	...

08002bb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b08b      	sub	sp, #44	; 0x2c
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
 8002bb8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002bc2:	e169      	b.n	8002e98 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002bc4:	2201      	movs	r2, #1
 8002bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bcc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	69fa      	ldr	r2, [r7, #28]
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002bd8:	69ba      	ldr	r2, [r7, #24]
 8002bda:	69fb      	ldr	r3, [r7, #28]
 8002bdc:	429a      	cmp	r2, r3
 8002bde:	f040 8158 	bne.w	8002e92 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	4a9a      	ldr	r2, [pc, #616]	; (8002e50 <HAL_GPIO_Init+0x2a0>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d05e      	beq.n	8002caa <HAL_GPIO_Init+0xfa>
 8002bec:	4a98      	ldr	r2, [pc, #608]	; (8002e50 <HAL_GPIO_Init+0x2a0>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d875      	bhi.n	8002cde <HAL_GPIO_Init+0x12e>
 8002bf2:	4a98      	ldr	r2, [pc, #608]	; (8002e54 <HAL_GPIO_Init+0x2a4>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d058      	beq.n	8002caa <HAL_GPIO_Init+0xfa>
 8002bf8:	4a96      	ldr	r2, [pc, #600]	; (8002e54 <HAL_GPIO_Init+0x2a4>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d86f      	bhi.n	8002cde <HAL_GPIO_Init+0x12e>
 8002bfe:	4a96      	ldr	r2, [pc, #600]	; (8002e58 <HAL_GPIO_Init+0x2a8>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d052      	beq.n	8002caa <HAL_GPIO_Init+0xfa>
 8002c04:	4a94      	ldr	r2, [pc, #592]	; (8002e58 <HAL_GPIO_Init+0x2a8>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d869      	bhi.n	8002cde <HAL_GPIO_Init+0x12e>
 8002c0a:	4a94      	ldr	r2, [pc, #592]	; (8002e5c <HAL_GPIO_Init+0x2ac>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d04c      	beq.n	8002caa <HAL_GPIO_Init+0xfa>
 8002c10:	4a92      	ldr	r2, [pc, #584]	; (8002e5c <HAL_GPIO_Init+0x2ac>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d863      	bhi.n	8002cde <HAL_GPIO_Init+0x12e>
 8002c16:	4a92      	ldr	r2, [pc, #584]	; (8002e60 <HAL_GPIO_Init+0x2b0>)
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d046      	beq.n	8002caa <HAL_GPIO_Init+0xfa>
 8002c1c:	4a90      	ldr	r2, [pc, #576]	; (8002e60 <HAL_GPIO_Init+0x2b0>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d85d      	bhi.n	8002cde <HAL_GPIO_Init+0x12e>
 8002c22:	2b12      	cmp	r3, #18
 8002c24:	d82a      	bhi.n	8002c7c <HAL_GPIO_Init+0xcc>
 8002c26:	2b12      	cmp	r3, #18
 8002c28:	d859      	bhi.n	8002cde <HAL_GPIO_Init+0x12e>
 8002c2a:	a201      	add	r2, pc, #4	; (adr r2, 8002c30 <HAL_GPIO_Init+0x80>)
 8002c2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c30:	08002cab 	.word	0x08002cab
 8002c34:	08002c85 	.word	0x08002c85
 8002c38:	08002c97 	.word	0x08002c97
 8002c3c:	08002cd9 	.word	0x08002cd9
 8002c40:	08002cdf 	.word	0x08002cdf
 8002c44:	08002cdf 	.word	0x08002cdf
 8002c48:	08002cdf 	.word	0x08002cdf
 8002c4c:	08002cdf 	.word	0x08002cdf
 8002c50:	08002cdf 	.word	0x08002cdf
 8002c54:	08002cdf 	.word	0x08002cdf
 8002c58:	08002cdf 	.word	0x08002cdf
 8002c5c:	08002cdf 	.word	0x08002cdf
 8002c60:	08002cdf 	.word	0x08002cdf
 8002c64:	08002cdf 	.word	0x08002cdf
 8002c68:	08002cdf 	.word	0x08002cdf
 8002c6c:	08002cdf 	.word	0x08002cdf
 8002c70:	08002cdf 	.word	0x08002cdf
 8002c74:	08002c8d 	.word	0x08002c8d
 8002c78:	08002ca1 	.word	0x08002ca1
 8002c7c:	4a79      	ldr	r2, [pc, #484]	; (8002e64 <HAL_GPIO_Init+0x2b4>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d013      	beq.n	8002caa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002c82:	e02c      	b.n	8002cde <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	68db      	ldr	r3, [r3, #12]
 8002c88:	623b      	str	r3, [r7, #32]
          break;
 8002c8a:	e029      	b.n	8002ce0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	68db      	ldr	r3, [r3, #12]
 8002c90:	3304      	adds	r3, #4
 8002c92:	623b      	str	r3, [r7, #32]
          break;
 8002c94:	e024      	b.n	8002ce0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	68db      	ldr	r3, [r3, #12]
 8002c9a:	3308      	adds	r3, #8
 8002c9c:	623b      	str	r3, [r7, #32]
          break;
 8002c9e:	e01f      	b.n	8002ce0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	68db      	ldr	r3, [r3, #12]
 8002ca4:	330c      	adds	r3, #12
 8002ca6:	623b      	str	r3, [r7, #32]
          break;
 8002ca8:	e01a      	b.n	8002ce0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	689b      	ldr	r3, [r3, #8]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d102      	bne.n	8002cb8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002cb2:	2304      	movs	r3, #4
 8002cb4:	623b      	str	r3, [r7, #32]
          break;
 8002cb6:	e013      	b.n	8002ce0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	689b      	ldr	r3, [r3, #8]
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d105      	bne.n	8002ccc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002cc0:	2308      	movs	r3, #8
 8002cc2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	69fa      	ldr	r2, [r7, #28]
 8002cc8:	611a      	str	r2, [r3, #16]
          break;
 8002cca:	e009      	b.n	8002ce0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002ccc:	2308      	movs	r3, #8
 8002cce:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	69fa      	ldr	r2, [r7, #28]
 8002cd4:	615a      	str	r2, [r3, #20]
          break;
 8002cd6:	e003      	b.n	8002ce0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	623b      	str	r3, [r7, #32]
          break;
 8002cdc:	e000      	b.n	8002ce0 <HAL_GPIO_Init+0x130>
          break;
 8002cde:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002ce0:	69bb      	ldr	r3, [r7, #24]
 8002ce2:	2bff      	cmp	r3, #255	; 0xff
 8002ce4:	d801      	bhi.n	8002cea <HAL_GPIO_Init+0x13a>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	e001      	b.n	8002cee <HAL_GPIO_Init+0x13e>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	3304      	adds	r3, #4
 8002cee:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002cf0:	69bb      	ldr	r3, [r7, #24]
 8002cf2:	2bff      	cmp	r3, #255	; 0xff
 8002cf4:	d802      	bhi.n	8002cfc <HAL_GPIO_Init+0x14c>
 8002cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cf8:	009b      	lsls	r3, r3, #2
 8002cfa:	e002      	b.n	8002d02 <HAL_GPIO_Init+0x152>
 8002cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cfe:	3b08      	subs	r3, #8
 8002d00:	009b      	lsls	r3, r3, #2
 8002d02:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	681a      	ldr	r2, [r3, #0]
 8002d08:	210f      	movs	r1, #15
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	fa01 f303 	lsl.w	r3, r1, r3
 8002d10:	43db      	mvns	r3, r3
 8002d12:	401a      	ands	r2, r3
 8002d14:	6a39      	ldr	r1, [r7, #32]
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	fa01 f303 	lsl.w	r3, r1, r3
 8002d1c:	431a      	orrs	r2, r3
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	f000 80b1 	beq.w	8002e92 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002d30:	4b4d      	ldr	r3, [pc, #308]	; (8002e68 <HAL_GPIO_Init+0x2b8>)
 8002d32:	699b      	ldr	r3, [r3, #24]
 8002d34:	4a4c      	ldr	r2, [pc, #304]	; (8002e68 <HAL_GPIO_Init+0x2b8>)
 8002d36:	f043 0301 	orr.w	r3, r3, #1
 8002d3a:	6193      	str	r3, [r2, #24]
 8002d3c:	4b4a      	ldr	r3, [pc, #296]	; (8002e68 <HAL_GPIO_Init+0x2b8>)
 8002d3e:	699b      	ldr	r3, [r3, #24]
 8002d40:	f003 0301 	and.w	r3, r3, #1
 8002d44:	60bb      	str	r3, [r7, #8]
 8002d46:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002d48:	4a48      	ldr	r2, [pc, #288]	; (8002e6c <HAL_GPIO_Init+0x2bc>)
 8002d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d4c:	089b      	lsrs	r3, r3, #2
 8002d4e:	3302      	adds	r3, #2
 8002d50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d54:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d58:	f003 0303 	and.w	r3, r3, #3
 8002d5c:	009b      	lsls	r3, r3, #2
 8002d5e:	220f      	movs	r2, #15
 8002d60:	fa02 f303 	lsl.w	r3, r2, r3
 8002d64:	43db      	mvns	r3, r3
 8002d66:	68fa      	ldr	r2, [r7, #12]
 8002d68:	4013      	ands	r3, r2
 8002d6a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	4a40      	ldr	r2, [pc, #256]	; (8002e70 <HAL_GPIO_Init+0x2c0>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d013      	beq.n	8002d9c <HAL_GPIO_Init+0x1ec>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	4a3f      	ldr	r2, [pc, #252]	; (8002e74 <HAL_GPIO_Init+0x2c4>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d00d      	beq.n	8002d98 <HAL_GPIO_Init+0x1e8>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	4a3e      	ldr	r2, [pc, #248]	; (8002e78 <HAL_GPIO_Init+0x2c8>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d007      	beq.n	8002d94 <HAL_GPIO_Init+0x1e4>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	4a3d      	ldr	r2, [pc, #244]	; (8002e7c <HAL_GPIO_Init+0x2cc>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d101      	bne.n	8002d90 <HAL_GPIO_Init+0x1e0>
 8002d8c:	2303      	movs	r3, #3
 8002d8e:	e006      	b.n	8002d9e <HAL_GPIO_Init+0x1ee>
 8002d90:	2304      	movs	r3, #4
 8002d92:	e004      	b.n	8002d9e <HAL_GPIO_Init+0x1ee>
 8002d94:	2302      	movs	r3, #2
 8002d96:	e002      	b.n	8002d9e <HAL_GPIO_Init+0x1ee>
 8002d98:	2301      	movs	r3, #1
 8002d9a:	e000      	b.n	8002d9e <HAL_GPIO_Init+0x1ee>
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002da0:	f002 0203 	and.w	r2, r2, #3
 8002da4:	0092      	lsls	r2, r2, #2
 8002da6:	4093      	lsls	r3, r2
 8002da8:	68fa      	ldr	r2, [r7, #12]
 8002daa:	4313      	orrs	r3, r2
 8002dac:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002dae:	492f      	ldr	r1, [pc, #188]	; (8002e6c <HAL_GPIO_Init+0x2bc>)
 8002db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002db2:	089b      	lsrs	r3, r3, #2
 8002db4:	3302      	adds	r3, #2
 8002db6:	68fa      	ldr	r2, [r7, #12]
 8002db8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d006      	beq.n	8002dd6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002dc8:	4b2d      	ldr	r3, [pc, #180]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002dca:	689a      	ldr	r2, [r3, #8]
 8002dcc:	492c      	ldr	r1, [pc, #176]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002dce:	69bb      	ldr	r3, [r7, #24]
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	608b      	str	r3, [r1, #8]
 8002dd4:	e006      	b.n	8002de4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002dd6:	4b2a      	ldr	r3, [pc, #168]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002dd8:	689a      	ldr	r2, [r3, #8]
 8002dda:	69bb      	ldr	r3, [r7, #24]
 8002ddc:	43db      	mvns	r3, r3
 8002dde:	4928      	ldr	r1, [pc, #160]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002de0:	4013      	ands	r3, r2
 8002de2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d006      	beq.n	8002dfe <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002df0:	4b23      	ldr	r3, [pc, #140]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002df2:	68da      	ldr	r2, [r3, #12]
 8002df4:	4922      	ldr	r1, [pc, #136]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002df6:	69bb      	ldr	r3, [r7, #24]
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	60cb      	str	r3, [r1, #12]
 8002dfc:	e006      	b.n	8002e0c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002dfe:	4b20      	ldr	r3, [pc, #128]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002e00:	68da      	ldr	r2, [r3, #12]
 8002e02:	69bb      	ldr	r3, [r7, #24]
 8002e04:	43db      	mvns	r3, r3
 8002e06:	491e      	ldr	r1, [pc, #120]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002e08:	4013      	ands	r3, r2
 8002e0a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d006      	beq.n	8002e26 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002e18:	4b19      	ldr	r3, [pc, #100]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002e1a:	685a      	ldr	r2, [r3, #4]
 8002e1c:	4918      	ldr	r1, [pc, #96]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002e1e:	69bb      	ldr	r3, [r7, #24]
 8002e20:	4313      	orrs	r3, r2
 8002e22:	604b      	str	r3, [r1, #4]
 8002e24:	e006      	b.n	8002e34 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002e26:	4b16      	ldr	r3, [pc, #88]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002e28:	685a      	ldr	r2, [r3, #4]
 8002e2a:	69bb      	ldr	r3, [r7, #24]
 8002e2c:	43db      	mvns	r3, r3
 8002e2e:	4914      	ldr	r1, [pc, #80]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002e30:	4013      	ands	r3, r2
 8002e32:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d021      	beq.n	8002e84 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002e40:	4b0f      	ldr	r3, [pc, #60]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002e42:	681a      	ldr	r2, [r3, #0]
 8002e44:	490e      	ldr	r1, [pc, #56]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002e46:	69bb      	ldr	r3, [r7, #24]
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	600b      	str	r3, [r1, #0]
 8002e4c:	e021      	b.n	8002e92 <HAL_GPIO_Init+0x2e2>
 8002e4e:	bf00      	nop
 8002e50:	10320000 	.word	0x10320000
 8002e54:	10310000 	.word	0x10310000
 8002e58:	10220000 	.word	0x10220000
 8002e5c:	10210000 	.word	0x10210000
 8002e60:	10120000 	.word	0x10120000
 8002e64:	10110000 	.word	0x10110000
 8002e68:	40021000 	.word	0x40021000
 8002e6c:	40010000 	.word	0x40010000
 8002e70:	40010800 	.word	0x40010800
 8002e74:	40010c00 	.word	0x40010c00
 8002e78:	40011000 	.word	0x40011000
 8002e7c:	40011400 	.word	0x40011400
 8002e80:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002e84:	4b0b      	ldr	r3, [pc, #44]	; (8002eb4 <HAL_GPIO_Init+0x304>)
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	69bb      	ldr	r3, [r7, #24]
 8002e8a:	43db      	mvns	r3, r3
 8002e8c:	4909      	ldr	r1, [pc, #36]	; (8002eb4 <HAL_GPIO_Init+0x304>)
 8002e8e:	4013      	ands	r3, r2
 8002e90:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e94:	3301      	adds	r3, #1
 8002e96:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	681a      	ldr	r2, [r3, #0]
 8002e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e9e:	fa22 f303 	lsr.w	r3, r2, r3
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	f47f ae8e 	bne.w	8002bc4 <HAL_GPIO_Init+0x14>
  }
}
 8002ea8:	bf00      	nop
 8002eaa:	bf00      	nop
 8002eac:	372c      	adds	r7, #44	; 0x2c
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bc80      	pop	{r7}
 8002eb2:	4770      	bx	lr
 8002eb4:	40010400 	.word	0x40010400

08002eb8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b083      	sub	sp, #12
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
 8002ec0:	460b      	mov	r3, r1
 8002ec2:	807b      	strh	r3, [r7, #2]
 8002ec4:	4613      	mov	r3, r2
 8002ec6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ec8:	787b      	ldrb	r3, [r7, #1]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d003      	beq.n	8002ed6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ece:	887a      	ldrh	r2, [r7, #2]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002ed4:	e003      	b.n	8002ede <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002ed6:	887b      	ldrh	r3, [r7, #2]
 8002ed8:	041a      	lsls	r2, r3, #16
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	611a      	str	r2, [r3, #16]
}
 8002ede:	bf00      	nop
 8002ee0:	370c      	adds	r7, #12
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bc80      	pop	{r7}
 8002ee6:	4770      	bx	lr

08002ee8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	b085      	sub	sp, #20
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
 8002ef0:	460b      	mov	r3, r1
 8002ef2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	68db      	ldr	r3, [r3, #12]
 8002ef8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002efa:	887a      	ldrh	r2, [r7, #2]
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	4013      	ands	r3, r2
 8002f00:	041a      	lsls	r2, r3, #16
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	43d9      	mvns	r1, r3
 8002f06:	887b      	ldrh	r3, [r7, #2]
 8002f08:	400b      	ands	r3, r1
 8002f0a:	431a      	orrs	r2, r3
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	611a      	str	r2, [r3, #16]
}
 8002f10:	bf00      	nop
 8002f12:	3714      	adds	r7, #20
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bc80      	pop	{r7}
 8002f18:	4770      	bx	lr
	...

08002f1c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b084      	sub	sp, #16
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d101      	bne.n	8002f2e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	e12b      	b.n	8003186 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f34:	b2db      	uxtb	r3, r3
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d106      	bne.n	8002f48 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002f42:	6878      	ldr	r0, [r7, #4]
 8002f44:	f7ff fa74 	bl	8002430 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2224      	movs	r2, #36	; 0x24
 8002f4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f022 0201 	bic.w	r2, r2, #1
 8002f5e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002f6e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	681a      	ldr	r2, [r3, #0]
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002f7e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002f80:	f001 fd7c 	bl	8004a7c <HAL_RCC_GetPCLK1Freq>
 8002f84:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	4a81      	ldr	r2, [pc, #516]	; (8003190 <HAL_I2C_Init+0x274>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d807      	bhi.n	8002fa0 <HAL_I2C_Init+0x84>
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	4a80      	ldr	r2, [pc, #512]	; (8003194 <HAL_I2C_Init+0x278>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	bf94      	ite	ls
 8002f98:	2301      	movls	r3, #1
 8002f9a:	2300      	movhi	r3, #0
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	e006      	b.n	8002fae <HAL_I2C_Init+0x92>
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	4a7d      	ldr	r2, [pc, #500]	; (8003198 <HAL_I2C_Init+0x27c>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	bf94      	ite	ls
 8002fa8:	2301      	movls	r3, #1
 8002faa:	2300      	movhi	r3, #0
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d001      	beq.n	8002fb6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e0e7      	b.n	8003186 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	4a78      	ldr	r2, [pc, #480]	; (800319c <HAL_I2C_Init+0x280>)
 8002fba:	fba2 2303 	umull	r2, r3, r2, r3
 8002fbe:	0c9b      	lsrs	r3, r3, #18
 8002fc0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	68ba      	ldr	r2, [r7, #8]
 8002fd2:	430a      	orrs	r2, r1
 8002fd4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	6a1b      	ldr	r3, [r3, #32]
 8002fdc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	4a6a      	ldr	r2, [pc, #424]	; (8003190 <HAL_I2C_Init+0x274>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d802      	bhi.n	8002ff0 <HAL_I2C_Init+0xd4>
 8002fea:	68bb      	ldr	r3, [r7, #8]
 8002fec:	3301      	adds	r3, #1
 8002fee:	e009      	b.n	8003004 <HAL_I2C_Init+0xe8>
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002ff6:	fb02 f303 	mul.w	r3, r2, r3
 8002ffa:	4a69      	ldr	r2, [pc, #420]	; (80031a0 <HAL_I2C_Init+0x284>)
 8002ffc:	fba2 2303 	umull	r2, r3, r2, r3
 8003000:	099b      	lsrs	r3, r3, #6
 8003002:	3301      	adds	r3, #1
 8003004:	687a      	ldr	r2, [r7, #4]
 8003006:	6812      	ldr	r2, [r2, #0]
 8003008:	430b      	orrs	r3, r1
 800300a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	69db      	ldr	r3, [r3, #28]
 8003012:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003016:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	495c      	ldr	r1, [pc, #368]	; (8003190 <HAL_I2C_Init+0x274>)
 8003020:	428b      	cmp	r3, r1
 8003022:	d819      	bhi.n	8003058 <HAL_I2C_Init+0x13c>
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	1e59      	subs	r1, r3, #1
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	005b      	lsls	r3, r3, #1
 800302e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003032:	1c59      	adds	r1, r3, #1
 8003034:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003038:	400b      	ands	r3, r1
 800303a:	2b00      	cmp	r3, #0
 800303c:	d00a      	beq.n	8003054 <HAL_I2C_Init+0x138>
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	1e59      	subs	r1, r3, #1
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	005b      	lsls	r3, r3, #1
 8003048:	fbb1 f3f3 	udiv	r3, r1, r3
 800304c:	3301      	adds	r3, #1
 800304e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003052:	e051      	b.n	80030f8 <HAL_I2C_Init+0x1dc>
 8003054:	2304      	movs	r3, #4
 8003056:	e04f      	b.n	80030f8 <HAL_I2C_Init+0x1dc>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	689b      	ldr	r3, [r3, #8]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d111      	bne.n	8003084 <HAL_I2C_Init+0x168>
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	1e58      	subs	r0, r3, #1
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6859      	ldr	r1, [r3, #4]
 8003068:	460b      	mov	r3, r1
 800306a:	005b      	lsls	r3, r3, #1
 800306c:	440b      	add	r3, r1
 800306e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003072:	3301      	adds	r3, #1
 8003074:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003078:	2b00      	cmp	r3, #0
 800307a:	bf0c      	ite	eq
 800307c:	2301      	moveq	r3, #1
 800307e:	2300      	movne	r3, #0
 8003080:	b2db      	uxtb	r3, r3
 8003082:	e012      	b.n	80030aa <HAL_I2C_Init+0x18e>
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	1e58      	subs	r0, r3, #1
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6859      	ldr	r1, [r3, #4]
 800308c:	460b      	mov	r3, r1
 800308e:	009b      	lsls	r3, r3, #2
 8003090:	440b      	add	r3, r1
 8003092:	0099      	lsls	r1, r3, #2
 8003094:	440b      	add	r3, r1
 8003096:	fbb0 f3f3 	udiv	r3, r0, r3
 800309a:	3301      	adds	r3, #1
 800309c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	bf0c      	ite	eq
 80030a4:	2301      	moveq	r3, #1
 80030a6:	2300      	movne	r3, #0
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d001      	beq.n	80030b2 <HAL_I2C_Init+0x196>
 80030ae:	2301      	movs	r3, #1
 80030b0:	e022      	b.n	80030f8 <HAL_I2C_Init+0x1dc>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d10e      	bne.n	80030d8 <HAL_I2C_Init+0x1bc>
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	1e58      	subs	r0, r3, #1
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6859      	ldr	r1, [r3, #4]
 80030c2:	460b      	mov	r3, r1
 80030c4:	005b      	lsls	r3, r3, #1
 80030c6:	440b      	add	r3, r1
 80030c8:	fbb0 f3f3 	udiv	r3, r0, r3
 80030cc:	3301      	adds	r3, #1
 80030ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80030d6:	e00f      	b.n	80030f8 <HAL_I2C_Init+0x1dc>
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	1e58      	subs	r0, r3, #1
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6859      	ldr	r1, [r3, #4]
 80030e0:	460b      	mov	r3, r1
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	440b      	add	r3, r1
 80030e6:	0099      	lsls	r1, r3, #2
 80030e8:	440b      	add	r3, r1
 80030ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80030ee:	3301      	adds	r3, #1
 80030f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030f4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80030f8:	6879      	ldr	r1, [r7, #4]
 80030fa:	6809      	ldr	r1, [r1, #0]
 80030fc:	4313      	orrs	r3, r2
 80030fe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	69da      	ldr	r2, [r3, #28]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6a1b      	ldr	r3, [r3, #32]
 8003112:	431a      	orrs	r2, r3
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	430a      	orrs	r2, r1
 800311a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003126:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800312a:	687a      	ldr	r2, [r7, #4]
 800312c:	6911      	ldr	r1, [r2, #16]
 800312e:	687a      	ldr	r2, [r7, #4]
 8003130:	68d2      	ldr	r2, [r2, #12]
 8003132:	4311      	orrs	r1, r2
 8003134:	687a      	ldr	r2, [r7, #4]
 8003136:	6812      	ldr	r2, [r2, #0]
 8003138:	430b      	orrs	r3, r1
 800313a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	68db      	ldr	r3, [r3, #12]
 8003142:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	695a      	ldr	r2, [r3, #20]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	699b      	ldr	r3, [r3, #24]
 800314e:	431a      	orrs	r2, r3
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	430a      	orrs	r2, r1
 8003156:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f042 0201 	orr.w	r2, r2, #1
 8003166:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2200      	movs	r2, #0
 800316c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2220      	movs	r2, #32
 8003172:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2200      	movs	r2, #0
 800317a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2200      	movs	r2, #0
 8003180:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003184:	2300      	movs	r3, #0
}
 8003186:	4618      	mov	r0, r3
 8003188:	3710      	adds	r7, #16
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}
 800318e:	bf00      	nop
 8003190:	000186a0 	.word	0x000186a0
 8003194:	001e847f 	.word	0x001e847f
 8003198:	003d08ff 	.word	0x003d08ff
 800319c:	431bde83 	.word	0x431bde83
 80031a0:	10624dd3 	.word	0x10624dd3

080031a4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b088      	sub	sp, #32
 80031a8:	af02      	add	r7, sp, #8
 80031aa:	60f8      	str	r0, [r7, #12]
 80031ac:	607a      	str	r2, [r7, #4]
 80031ae:	461a      	mov	r2, r3
 80031b0:	460b      	mov	r3, r1
 80031b2:	817b      	strh	r3, [r7, #10]
 80031b4:	4613      	mov	r3, r2
 80031b6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80031b8:	f7ff fbbe 	bl	8002938 <HAL_GetTick>
 80031bc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031c4:	b2db      	uxtb	r3, r3
 80031c6:	2b20      	cmp	r3, #32
 80031c8:	f040 80e0 	bne.w	800338c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80031cc:	697b      	ldr	r3, [r7, #20]
 80031ce:	9300      	str	r3, [sp, #0]
 80031d0:	2319      	movs	r3, #25
 80031d2:	2201      	movs	r2, #1
 80031d4:	4970      	ldr	r1, [pc, #448]	; (8003398 <HAL_I2C_Master_Transmit+0x1f4>)
 80031d6:	68f8      	ldr	r0, [r7, #12]
 80031d8:	f000 fe50 	bl	8003e7c <I2C_WaitOnFlagUntilTimeout>
 80031dc:	4603      	mov	r3, r0
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d001      	beq.n	80031e6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80031e2:	2302      	movs	r3, #2
 80031e4:	e0d3      	b.n	800338e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031ec:	2b01      	cmp	r3, #1
 80031ee:	d101      	bne.n	80031f4 <HAL_I2C_Master_Transmit+0x50>
 80031f0:	2302      	movs	r3, #2
 80031f2:	e0cc      	b.n	800338e <HAL_I2C_Master_Transmit+0x1ea>
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	2201      	movs	r2, #1
 80031f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f003 0301 	and.w	r3, r3, #1
 8003206:	2b01      	cmp	r3, #1
 8003208:	d007      	beq.n	800321a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f042 0201 	orr.w	r2, r2, #1
 8003218:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003228:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	2221      	movs	r2, #33	; 0x21
 800322e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2210      	movs	r2, #16
 8003236:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	2200      	movs	r2, #0
 800323e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	687a      	ldr	r2, [r7, #4]
 8003244:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	893a      	ldrh	r2, [r7, #8]
 800324a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003250:	b29a      	uxth	r2, r3
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	4a50      	ldr	r2, [pc, #320]	; (800339c <HAL_I2C_Master_Transmit+0x1f8>)
 800325a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800325c:	8979      	ldrh	r1, [r7, #10]
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	6a3a      	ldr	r2, [r7, #32]
 8003262:	68f8      	ldr	r0, [r7, #12]
 8003264:	f000 fc0a 	bl	8003a7c <I2C_MasterRequestWrite>
 8003268:	4603      	mov	r3, r0
 800326a:	2b00      	cmp	r3, #0
 800326c:	d001      	beq.n	8003272 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	e08d      	b.n	800338e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003272:	2300      	movs	r3, #0
 8003274:	613b      	str	r3, [r7, #16]
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	695b      	ldr	r3, [r3, #20]
 800327c:	613b      	str	r3, [r7, #16]
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	699b      	ldr	r3, [r3, #24]
 8003284:	613b      	str	r3, [r7, #16]
 8003286:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003288:	e066      	b.n	8003358 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800328a:	697a      	ldr	r2, [r7, #20]
 800328c:	6a39      	ldr	r1, [r7, #32]
 800328e:	68f8      	ldr	r0, [r7, #12]
 8003290:	f000 ff0e 	bl	80040b0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003294:	4603      	mov	r3, r0
 8003296:	2b00      	cmp	r3, #0
 8003298:	d00d      	beq.n	80032b6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800329e:	2b04      	cmp	r3, #4
 80032a0:	d107      	bne.n	80032b2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032b0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e06b      	b.n	800338e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ba:	781a      	ldrb	r2, [r3, #0]
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032c6:	1c5a      	adds	r2, r3, #1
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032d0:	b29b      	uxth	r3, r3
 80032d2:	3b01      	subs	r3, #1
 80032d4:	b29a      	uxth	r2, r3
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032de:	3b01      	subs	r3, #1
 80032e0:	b29a      	uxth	r2, r3
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	695b      	ldr	r3, [r3, #20]
 80032ec:	f003 0304 	and.w	r3, r3, #4
 80032f0:	2b04      	cmp	r3, #4
 80032f2:	d11b      	bne.n	800332c <HAL_I2C_Master_Transmit+0x188>
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d017      	beq.n	800332c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003300:	781a      	ldrb	r2, [r3, #0]
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800330c:	1c5a      	adds	r2, r3, #1
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003316:	b29b      	uxth	r3, r3
 8003318:	3b01      	subs	r3, #1
 800331a:	b29a      	uxth	r2, r3
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003324:	3b01      	subs	r3, #1
 8003326:	b29a      	uxth	r2, r3
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800332c:	697a      	ldr	r2, [r7, #20]
 800332e:	6a39      	ldr	r1, [r7, #32]
 8003330:	68f8      	ldr	r0, [r7, #12]
 8003332:	f000 ff05 	bl	8004140 <I2C_WaitOnBTFFlagUntilTimeout>
 8003336:	4603      	mov	r3, r0
 8003338:	2b00      	cmp	r3, #0
 800333a:	d00d      	beq.n	8003358 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003340:	2b04      	cmp	r3, #4
 8003342:	d107      	bne.n	8003354 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	681a      	ldr	r2, [r3, #0]
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003352:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003354:	2301      	movs	r3, #1
 8003356:	e01a      	b.n	800338e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800335c:	2b00      	cmp	r3, #0
 800335e:	d194      	bne.n	800328a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800336e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2220      	movs	r2, #32
 8003374:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	2200      	movs	r2, #0
 800337c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	2200      	movs	r2, #0
 8003384:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003388:	2300      	movs	r3, #0
 800338a:	e000      	b.n	800338e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800338c:	2302      	movs	r3, #2
  }
}
 800338e:	4618      	mov	r0, r3
 8003390:	3718      	adds	r7, #24
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}
 8003396:	bf00      	nop
 8003398:	00100002 	.word	0x00100002
 800339c:	ffff0000 	.word	0xffff0000

080033a0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b088      	sub	sp, #32
 80033a4:	af02      	add	r7, sp, #8
 80033a6:	60f8      	str	r0, [r7, #12]
 80033a8:	4608      	mov	r0, r1
 80033aa:	4611      	mov	r1, r2
 80033ac:	461a      	mov	r2, r3
 80033ae:	4603      	mov	r3, r0
 80033b0:	817b      	strh	r3, [r7, #10]
 80033b2:	460b      	mov	r3, r1
 80033b4:	813b      	strh	r3, [r7, #8]
 80033b6:	4613      	mov	r3, r2
 80033b8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80033ba:	f7ff fabd 	bl	8002938 <HAL_GetTick>
 80033be:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033c6:	b2db      	uxtb	r3, r3
 80033c8:	2b20      	cmp	r3, #32
 80033ca:	f040 80d9 	bne.w	8003580 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	9300      	str	r3, [sp, #0]
 80033d2:	2319      	movs	r3, #25
 80033d4:	2201      	movs	r2, #1
 80033d6:	496d      	ldr	r1, [pc, #436]	; (800358c <HAL_I2C_Mem_Write+0x1ec>)
 80033d8:	68f8      	ldr	r0, [r7, #12]
 80033da:	f000 fd4f 	bl	8003e7c <I2C_WaitOnFlagUntilTimeout>
 80033de:	4603      	mov	r3, r0
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d001      	beq.n	80033e8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80033e4:	2302      	movs	r3, #2
 80033e6:	e0cc      	b.n	8003582 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033ee:	2b01      	cmp	r3, #1
 80033f0:	d101      	bne.n	80033f6 <HAL_I2C_Mem_Write+0x56>
 80033f2:	2302      	movs	r3, #2
 80033f4:	e0c5      	b.n	8003582 <HAL_I2C_Mem_Write+0x1e2>
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2201      	movs	r2, #1
 80033fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f003 0301 	and.w	r3, r3, #1
 8003408:	2b01      	cmp	r3, #1
 800340a:	d007      	beq.n	800341c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f042 0201 	orr.w	r2, r2, #1
 800341a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	681a      	ldr	r2, [r3, #0]
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800342a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	2221      	movs	r2, #33	; 0x21
 8003430:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	2240      	movs	r2, #64	; 0x40
 8003438:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2200      	movs	r2, #0
 8003440:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	6a3a      	ldr	r2, [r7, #32]
 8003446:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800344c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003452:	b29a      	uxth	r2, r3
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	4a4d      	ldr	r2, [pc, #308]	; (8003590 <HAL_I2C_Mem_Write+0x1f0>)
 800345c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800345e:	88f8      	ldrh	r0, [r7, #6]
 8003460:	893a      	ldrh	r2, [r7, #8]
 8003462:	8979      	ldrh	r1, [r7, #10]
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	9301      	str	r3, [sp, #4]
 8003468:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800346a:	9300      	str	r3, [sp, #0]
 800346c:	4603      	mov	r3, r0
 800346e:	68f8      	ldr	r0, [r7, #12]
 8003470:	f000 fb86 	bl	8003b80 <I2C_RequestMemoryWrite>
 8003474:	4603      	mov	r3, r0
 8003476:	2b00      	cmp	r3, #0
 8003478:	d052      	beq.n	8003520 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800347a:	2301      	movs	r3, #1
 800347c:	e081      	b.n	8003582 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800347e:	697a      	ldr	r2, [r7, #20]
 8003480:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003482:	68f8      	ldr	r0, [r7, #12]
 8003484:	f000 fe14 	bl	80040b0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003488:	4603      	mov	r3, r0
 800348a:	2b00      	cmp	r3, #0
 800348c:	d00d      	beq.n	80034aa <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003492:	2b04      	cmp	r3, #4
 8003494:	d107      	bne.n	80034a6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	681a      	ldr	r2, [r3, #0]
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034a4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
 80034a8:	e06b      	b.n	8003582 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ae:	781a      	ldrb	r2, [r3, #0]
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ba:	1c5a      	adds	r2, r3, #1
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034c4:	3b01      	subs	r3, #1
 80034c6:	b29a      	uxth	r2, r3
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034d0:	b29b      	uxth	r3, r3
 80034d2:	3b01      	subs	r3, #1
 80034d4:	b29a      	uxth	r2, r3
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	695b      	ldr	r3, [r3, #20]
 80034e0:	f003 0304 	and.w	r3, r3, #4
 80034e4:	2b04      	cmp	r3, #4
 80034e6:	d11b      	bne.n	8003520 <HAL_I2C_Mem_Write+0x180>
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d017      	beq.n	8003520 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034f4:	781a      	ldrb	r2, [r3, #0]
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003500:	1c5a      	adds	r2, r3, #1
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800350a:	3b01      	subs	r3, #1
 800350c:	b29a      	uxth	r2, r3
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003516:	b29b      	uxth	r3, r3
 8003518:	3b01      	subs	r3, #1
 800351a:	b29a      	uxth	r2, r3
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003524:	2b00      	cmp	r3, #0
 8003526:	d1aa      	bne.n	800347e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003528:	697a      	ldr	r2, [r7, #20]
 800352a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800352c:	68f8      	ldr	r0, [r7, #12]
 800352e:	f000 fe07 	bl	8004140 <I2C_WaitOnBTFFlagUntilTimeout>
 8003532:	4603      	mov	r3, r0
 8003534:	2b00      	cmp	r3, #0
 8003536:	d00d      	beq.n	8003554 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800353c:	2b04      	cmp	r3, #4
 800353e:	d107      	bne.n	8003550 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	681a      	ldr	r2, [r3, #0]
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800354e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003550:	2301      	movs	r3, #1
 8003552:	e016      	b.n	8003582 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	681a      	ldr	r2, [r3, #0]
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003562:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2220      	movs	r2, #32
 8003568:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	2200      	movs	r2, #0
 8003570:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2200      	movs	r2, #0
 8003578:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800357c:	2300      	movs	r3, #0
 800357e:	e000      	b.n	8003582 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003580:	2302      	movs	r3, #2
  }
}
 8003582:	4618      	mov	r0, r3
 8003584:	3718      	adds	r7, #24
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}
 800358a:	bf00      	nop
 800358c:	00100002 	.word	0x00100002
 8003590:	ffff0000 	.word	0xffff0000

08003594 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b08c      	sub	sp, #48	; 0x30
 8003598:	af02      	add	r7, sp, #8
 800359a:	60f8      	str	r0, [r7, #12]
 800359c:	4608      	mov	r0, r1
 800359e:	4611      	mov	r1, r2
 80035a0:	461a      	mov	r2, r3
 80035a2:	4603      	mov	r3, r0
 80035a4:	817b      	strh	r3, [r7, #10]
 80035a6:	460b      	mov	r3, r1
 80035a8:	813b      	strh	r3, [r7, #8]
 80035aa:	4613      	mov	r3, r2
 80035ac:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80035ae:	2300      	movs	r3, #0
 80035b0:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80035b2:	f7ff f9c1 	bl	8002938 <HAL_GetTick>
 80035b6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035be:	b2db      	uxtb	r3, r3
 80035c0:	2b20      	cmp	r3, #32
 80035c2:	f040 8250 	bne.w	8003a66 <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80035c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035c8:	9300      	str	r3, [sp, #0]
 80035ca:	2319      	movs	r3, #25
 80035cc:	2201      	movs	r2, #1
 80035ce:	4982      	ldr	r1, [pc, #520]	; (80037d8 <HAL_I2C_Mem_Read+0x244>)
 80035d0:	68f8      	ldr	r0, [r7, #12]
 80035d2:	f000 fc53 	bl	8003e7c <I2C_WaitOnFlagUntilTimeout>
 80035d6:	4603      	mov	r3, r0
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d001      	beq.n	80035e0 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80035dc:	2302      	movs	r3, #2
 80035de:	e243      	b.n	8003a68 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035e6:	2b01      	cmp	r3, #1
 80035e8:	d101      	bne.n	80035ee <HAL_I2C_Mem_Read+0x5a>
 80035ea:	2302      	movs	r3, #2
 80035ec:	e23c      	b.n	8003a68 <HAL_I2C_Mem_Read+0x4d4>
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	2201      	movs	r2, #1
 80035f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f003 0301 	and.w	r3, r3, #1
 8003600:	2b01      	cmp	r3, #1
 8003602:	d007      	beq.n	8003614 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	681a      	ldr	r2, [r3, #0]
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f042 0201 	orr.w	r2, r2, #1
 8003612:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	681a      	ldr	r2, [r3, #0]
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003622:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	2222      	movs	r2, #34	; 0x22
 8003628:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	2240      	movs	r2, #64	; 0x40
 8003630:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	2200      	movs	r2, #0
 8003638:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800363e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003644:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800364a:	b29a      	uxth	r2, r3
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	4a62      	ldr	r2, [pc, #392]	; (80037dc <HAL_I2C_Mem_Read+0x248>)
 8003654:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003656:	88f8      	ldrh	r0, [r7, #6]
 8003658:	893a      	ldrh	r2, [r7, #8]
 800365a:	8979      	ldrh	r1, [r7, #10]
 800365c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800365e:	9301      	str	r3, [sp, #4]
 8003660:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003662:	9300      	str	r3, [sp, #0]
 8003664:	4603      	mov	r3, r0
 8003666:	68f8      	ldr	r0, [r7, #12]
 8003668:	f000 fb20 	bl	8003cac <I2C_RequestMemoryRead>
 800366c:	4603      	mov	r3, r0
 800366e:	2b00      	cmp	r3, #0
 8003670:	d001      	beq.n	8003676 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8003672:	2301      	movs	r3, #1
 8003674:	e1f8      	b.n	8003a68 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800367a:	2b00      	cmp	r3, #0
 800367c:	d113      	bne.n	80036a6 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800367e:	2300      	movs	r3, #0
 8003680:	61fb      	str	r3, [r7, #28]
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	695b      	ldr	r3, [r3, #20]
 8003688:	61fb      	str	r3, [r7, #28]
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	699b      	ldr	r3, [r3, #24]
 8003690:	61fb      	str	r3, [r7, #28]
 8003692:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	681a      	ldr	r2, [r3, #0]
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036a2:	601a      	str	r2, [r3, #0]
 80036a4:	e1cc      	b.n	8003a40 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036aa:	2b01      	cmp	r3, #1
 80036ac:	d11e      	bne.n	80036ec <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	681a      	ldr	r2, [r3, #0]
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036bc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80036be:	b672      	cpsid	i
}
 80036c0:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036c2:	2300      	movs	r3, #0
 80036c4:	61bb      	str	r3, [r7, #24]
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	695b      	ldr	r3, [r3, #20]
 80036cc:	61bb      	str	r3, [r7, #24]
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	699b      	ldr	r3, [r3, #24]
 80036d4:	61bb      	str	r3, [r7, #24]
 80036d6:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036e6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80036e8:	b662      	cpsie	i
}
 80036ea:	e035      	b.n	8003758 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036f0:	2b02      	cmp	r3, #2
 80036f2:	d11e      	bne.n	8003732 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	681a      	ldr	r2, [r3, #0]
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003702:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003704:	b672      	cpsid	i
}
 8003706:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003708:	2300      	movs	r3, #0
 800370a:	617b      	str	r3, [r7, #20]
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	695b      	ldr	r3, [r3, #20]
 8003712:	617b      	str	r3, [r7, #20]
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	699b      	ldr	r3, [r3, #24]
 800371a:	617b      	str	r3, [r7, #20]
 800371c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	681a      	ldr	r2, [r3, #0]
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800372c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800372e:	b662      	cpsie	i
}
 8003730:	e012      	b.n	8003758 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	681a      	ldr	r2, [r3, #0]
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003740:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003742:	2300      	movs	r3, #0
 8003744:	613b      	str	r3, [r7, #16]
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	695b      	ldr	r3, [r3, #20]
 800374c:	613b      	str	r3, [r7, #16]
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	699b      	ldr	r3, [r3, #24]
 8003754:	613b      	str	r3, [r7, #16]
 8003756:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003758:	e172      	b.n	8003a40 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800375e:	2b03      	cmp	r3, #3
 8003760:	f200 811f 	bhi.w	80039a2 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003768:	2b01      	cmp	r3, #1
 800376a:	d123      	bne.n	80037b4 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800376c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800376e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003770:	68f8      	ldr	r0, [r7, #12]
 8003772:	f000 fd2d 	bl	80041d0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003776:	4603      	mov	r3, r0
 8003778:	2b00      	cmp	r3, #0
 800377a:	d001      	beq.n	8003780 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 800377c:	2301      	movs	r3, #1
 800377e:	e173      	b.n	8003a68 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	691a      	ldr	r2, [r3, #16]
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800378a:	b2d2      	uxtb	r2, r2
 800378c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003792:	1c5a      	adds	r2, r3, #1
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800379c:	3b01      	subs	r3, #1
 800379e:	b29a      	uxth	r2, r3
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037a8:	b29b      	uxth	r3, r3
 80037aa:	3b01      	subs	r3, #1
 80037ac:	b29a      	uxth	r2, r3
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80037b2:	e145      	b.n	8003a40 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037b8:	2b02      	cmp	r3, #2
 80037ba:	d152      	bne.n	8003862 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80037bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037be:	9300      	str	r3, [sp, #0]
 80037c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037c2:	2200      	movs	r2, #0
 80037c4:	4906      	ldr	r1, [pc, #24]	; (80037e0 <HAL_I2C_Mem_Read+0x24c>)
 80037c6:	68f8      	ldr	r0, [r7, #12]
 80037c8:	f000 fb58 	bl	8003e7c <I2C_WaitOnFlagUntilTimeout>
 80037cc:	4603      	mov	r3, r0
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d008      	beq.n	80037e4 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e148      	b.n	8003a68 <HAL_I2C_Mem_Read+0x4d4>
 80037d6:	bf00      	nop
 80037d8:	00100002 	.word	0x00100002
 80037dc:	ffff0000 	.word	0xffff0000
 80037e0:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80037e4:	b672      	cpsid	i
}
 80037e6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	681a      	ldr	r2, [r3, #0]
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037f6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	691a      	ldr	r2, [r3, #16]
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003802:	b2d2      	uxtb	r2, r2
 8003804:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800380a:	1c5a      	adds	r2, r3, #1
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003814:	3b01      	subs	r3, #1
 8003816:	b29a      	uxth	r2, r3
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003820:	b29b      	uxth	r3, r3
 8003822:	3b01      	subs	r3, #1
 8003824:	b29a      	uxth	r2, r3
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800382a:	b662      	cpsie	i
}
 800382c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	691a      	ldr	r2, [r3, #16]
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003838:	b2d2      	uxtb	r2, r2
 800383a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003840:	1c5a      	adds	r2, r3, #1
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800384a:	3b01      	subs	r3, #1
 800384c:	b29a      	uxth	r2, r3
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003856:	b29b      	uxth	r3, r3
 8003858:	3b01      	subs	r3, #1
 800385a:	b29a      	uxth	r2, r3
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003860:	e0ee      	b.n	8003a40 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003864:	9300      	str	r3, [sp, #0]
 8003866:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003868:	2200      	movs	r2, #0
 800386a:	4981      	ldr	r1, [pc, #516]	; (8003a70 <HAL_I2C_Mem_Read+0x4dc>)
 800386c:	68f8      	ldr	r0, [r7, #12]
 800386e:	f000 fb05 	bl	8003e7c <I2C_WaitOnFlagUntilTimeout>
 8003872:	4603      	mov	r3, r0
 8003874:	2b00      	cmp	r3, #0
 8003876:	d001      	beq.n	800387c <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8003878:	2301      	movs	r3, #1
 800387a:	e0f5      	b.n	8003a68 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800388a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800388c:	b672      	cpsid	i
}
 800388e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	691a      	ldr	r2, [r3, #16]
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800389a:	b2d2      	uxtb	r2, r2
 800389c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a2:	1c5a      	adds	r2, r3, #1
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038ac:	3b01      	subs	r3, #1
 80038ae:	b29a      	uxth	r2, r3
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038b8:	b29b      	uxth	r3, r3
 80038ba:	3b01      	subs	r3, #1
 80038bc:	b29a      	uxth	r2, r3
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80038c2:	4b6c      	ldr	r3, [pc, #432]	; (8003a74 <HAL_I2C_Mem_Read+0x4e0>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	08db      	lsrs	r3, r3, #3
 80038c8:	4a6b      	ldr	r2, [pc, #428]	; (8003a78 <HAL_I2C_Mem_Read+0x4e4>)
 80038ca:	fba2 2303 	umull	r2, r3, r2, r3
 80038ce:	0a1a      	lsrs	r2, r3, #8
 80038d0:	4613      	mov	r3, r2
 80038d2:	009b      	lsls	r3, r3, #2
 80038d4:	4413      	add	r3, r2
 80038d6:	00da      	lsls	r2, r3, #3
 80038d8:	1ad3      	subs	r3, r2, r3
 80038da:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80038dc:	6a3b      	ldr	r3, [r7, #32]
 80038de:	3b01      	subs	r3, #1
 80038e0:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80038e2:	6a3b      	ldr	r3, [r7, #32]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d118      	bne.n	800391a <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2200      	movs	r2, #0
 80038ec:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	2220      	movs	r2, #32
 80038f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	2200      	movs	r2, #0
 80038fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003902:	f043 0220 	orr.w	r2, r3, #32
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800390a:	b662      	cpsie	i
}
 800390c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	2200      	movs	r2, #0
 8003912:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8003916:	2301      	movs	r3, #1
 8003918:	e0a6      	b.n	8003a68 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	695b      	ldr	r3, [r3, #20]
 8003920:	f003 0304 	and.w	r3, r3, #4
 8003924:	2b04      	cmp	r3, #4
 8003926:	d1d9      	bne.n	80038dc <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003936:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	691a      	ldr	r2, [r3, #16]
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003942:	b2d2      	uxtb	r2, r2
 8003944:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800394a:	1c5a      	adds	r2, r3, #1
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003954:	3b01      	subs	r3, #1
 8003956:	b29a      	uxth	r2, r3
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003960:	b29b      	uxth	r3, r3
 8003962:	3b01      	subs	r3, #1
 8003964:	b29a      	uxth	r2, r3
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800396a:	b662      	cpsie	i
}
 800396c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	691a      	ldr	r2, [r3, #16]
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003978:	b2d2      	uxtb	r2, r2
 800397a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003980:	1c5a      	adds	r2, r3, #1
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800398a:	3b01      	subs	r3, #1
 800398c:	b29a      	uxth	r2, r3
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003996:	b29b      	uxth	r3, r3
 8003998:	3b01      	subs	r3, #1
 800399a:	b29a      	uxth	r2, r3
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	855a      	strh	r2, [r3, #42]	; 0x2a
 80039a0:	e04e      	b.n	8003a40 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039a4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80039a6:	68f8      	ldr	r0, [r7, #12]
 80039a8:	f000 fc12 	bl	80041d0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80039ac:	4603      	mov	r3, r0
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d001      	beq.n	80039b6 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	e058      	b.n	8003a68 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	691a      	ldr	r2, [r3, #16]
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039c0:	b2d2      	uxtb	r2, r2
 80039c2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039c8:	1c5a      	adds	r2, r3, #1
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039d2:	3b01      	subs	r3, #1
 80039d4:	b29a      	uxth	r2, r3
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039de:	b29b      	uxth	r3, r3
 80039e0:	3b01      	subs	r3, #1
 80039e2:	b29a      	uxth	r2, r3
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	695b      	ldr	r3, [r3, #20]
 80039ee:	f003 0304 	and.w	r3, r3, #4
 80039f2:	2b04      	cmp	r3, #4
 80039f4:	d124      	bne.n	8003a40 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039fa:	2b03      	cmp	r3, #3
 80039fc:	d107      	bne.n	8003a0e <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a0c:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	691a      	ldr	r2, [r3, #16]
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a18:	b2d2      	uxtb	r2, r2
 8003a1a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a20:	1c5a      	adds	r2, r3, #1
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a2a:	3b01      	subs	r3, #1
 8003a2c:	b29a      	uxth	r2, r3
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a36:	b29b      	uxth	r3, r3
 8003a38:	3b01      	subs	r3, #1
 8003a3a:	b29a      	uxth	r2, r3
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	f47f ae88 	bne.w	800375a <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2220      	movs	r2, #32
 8003a4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2200      	movs	r2, #0
 8003a56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003a62:	2300      	movs	r3, #0
 8003a64:	e000      	b.n	8003a68 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8003a66:	2302      	movs	r3, #2
  }
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	3728      	adds	r7, #40	; 0x28
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bd80      	pop	{r7, pc}
 8003a70:	00010004 	.word	0x00010004
 8003a74:	20000000 	.word	0x20000000
 8003a78:	14f8b589 	.word	0x14f8b589

08003a7c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b088      	sub	sp, #32
 8003a80:	af02      	add	r7, sp, #8
 8003a82:	60f8      	str	r0, [r7, #12]
 8003a84:	607a      	str	r2, [r7, #4]
 8003a86:	603b      	str	r3, [r7, #0]
 8003a88:	460b      	mov	r3, r1
 8003a8a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a90:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	2b08      	cmp	r3, #8
 8003a96:	d006      	beq.n	8003aa6 <I2C_MasterRequestWrite+0x2a>
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	2b01      	cmp	r3, #1
 8003a9c:	d003      	beq.n	8003aa6 <I2C_MasterRequestWrite+0x2a>
 8003a9e:	697b      	ldr	r3, [r7, #20]
 8003aa0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003aa4:	d108      	bne.n	8003ab8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	681a      	ldr	r2, [r3, #0]
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ab4:	601a      	str	r2, [r3, #0]
 8003ab6:	e00b      	b.n	8003ad0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003abc:	2b12      	cmp	r3, #18
 8003abe:	d107      	bne.n	8003ad0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	681a      	ldr	r2, [r3, #0]
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ace:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	9300      	str	r3, [sp, #0]
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003adc:	68f8      	ldr	r0, [r7, #12]
 8003ade:	f000 f9cd 	bl	8003e7c <I2C_WaitOnFlagUntilTimeout>
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d00d      	beq.n	8003b04 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003af2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003af6:	d103      	bne.n	8003b00 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003afe:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003b00:	2303      	movs	r3, #3
 8003b02:	e035      	b.n	8003b70 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	691b      	ldr	r3, [r3, #16]
 8003b08:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003b0c:	d108      	bne.n	8003b20 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003b0e:	897b      	ldrh	r3, [r7, #10]
 8003b10:	b2db      	uxtb	r3, r3
 8003b12:	461a      	mov	r2, r3
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003b1c:	611a      	str	r2, [r3, #16]
 8003b1e:	e01b      	b.n	8003b58 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003b20:	897b      	ldrh	r3, [r7, #10]
 8003b22:	11db      	asrs	r3, r3, #7
 8003b24:	b2db      	uxtb	r3, r3
 8003b26:	f003 0306 	and.w	r3, r3, #6
 8003b2a:	b2db      	uxtb	r3, r3
 8003b2c:	f063 030f 	orn	r3, r3, #15
 8003b30:	b2da      	uxtb	r2, r3
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	687a      	ldr	r2, [r7, #4]
 8003b3c:	490e      	ldr	r1, [pc, #56]	; (8003b78 <I2C_MasterRequestWrite+0xfc>)
 8003b3e:	68f8      	ldr	r0, [r7, #12]
 8003b40:	f000 fa16 	bl	8003f70 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b44:	4603      	mov	r3, r0
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d001      	beq.n	8003b4e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	e010      	b.n	8003b70 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003b4e:	897b      	ldrh	r3, [r7, #10]
 8003b50:	b2da      	uxtb	r2, r3
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	687a      	ldr	r2, [r7, #4]
 8003b5c:	4907      	ldr	r1, [pc, #28]	; (8003b7c <I2C_MasterRequestWrite+0x100>)
 8003b5e:	68f8      	ldr	r0, [r7, #12]
 8003b60:	f000 fa06 	bl	8003f70 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b64:	4603      	mov	r3, r0
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d001      	beq.n	8003b6e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e000      	b.n	8003b70 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003b6e:	2300      	movs	r3, #0
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	3718      	adds	r7, #24
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bd80      	pop	{r7, pc}
 8003b78:	00010008 	.word	0x00010008
 8003b7c:	00010002 	.word	0x00010002

08003b80 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b088      	sub	sp, #32
 8003b84:	af02      	add	r7, sp, #8
 8003b86:	60f8      	str	r0, [r7, #12]
 8003b88:	4608      	mov	r0, r1
 8003b8a:	4611      	mov	r1, r2
 8003b8c:	461a      	mov	r2, r3
 8003b8e:	4603      	mov	r3, r0
 8003b90:	817b      	strh	r3, [r7, #10]
 8003b92:	460b      	mov	r3, r1
 8003b94:	813b      	strh	r3, [r7, #8]
 8003b96:	4613      	mov	r3, r2
 8003b98:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	681a      	ldr	r2, [r3, #0]
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ba8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bac:	9300      	str	r3, [sp, #0]
 8003bae:	6a3b      	ldr	r3, [r7, #32]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003bb6:	68f8      	ldr	r0, [r7, #12]
 8003bb8:	f000 f960 	bl	8003e7c <I2C_WaitOnFlagUntilTimeout>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d00d      	beq.n	8003bde <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bcc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003bd0:	d103      	bne.n	8003bda <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003bd8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003bda:	2303      	movs	r3, #3
 8003bdc:	e05f      	b.n	8003c9e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003bde:	897b      	ldrh	r3, [r7, #10]
 8003be0:	b2db      	uxtb	r3, r3
 8003be2:	461a      	mov	r2, r3
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003bec:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bf0:	6a3a      	ldr	r2, [r7, #32]
 8003bf2:	492d      	ldr	r1, [pc, #180]	; (8003ca8 <I2C_RequestMemoryWrite+0x128>)
 8003bf4:	68f8      	ldr	r0, [r7, #12]
 8003bf6:	f000 f9bb 	bl	8003f70 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d001      	beq.n	8003c04 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	e04c      	b.n	8003c9e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c04:	2300      	movs	r3, #0
 8003c06:	617b      	str	r3, [r7, #20]
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	695b      	ldr	r3, [r3, #20]
 8003c0e:	617b      	str	r3, [r7, #20]
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	699b      	ldr	r3, [r3, #24]
 8003c16:	617b      	str	r3, [r7, #20]
 8003c18:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c1c:	6a39      	ldr	r1, [r7, #32]
 8003c1e:	68f8      	ldr	r0, [r7, #12]
 8003c20:	f000 fa46 	bl	80040b0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003c24:	4603      	mov	r3, r0
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d00d      	beq.n	8003c46 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c2e:	2b04      	cmp	r3, #4
 8003c30:	d107      	bne.n	8003c42 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	681a      	ldr	r2, [r3, #0]
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c40:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	e02b      	b.n	8003c9e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003c46:	88fb      	ldrh	r3, [r7, #6]
 8003c48:	2b01      	cmp	r3, #1
 8003c4a:	d105      	bne.n	8003c58 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003c4c:	893b      	ldrh	r3, [r7, #8]
 8003c4e:	b2da      	uxtb	r2, r3
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	611a      	str	r2, [r3, #16]
 8003c56:	e021      	b.n	8003c9c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003c58:	893b      	ldrh	r3, [r7, #8]
 8003c5a:	0a1b      	lsrs	r3, r3, #8
 8003c5c:	b29b      	uxth	r3, r3
 8003c5e:	b2da      	uxtb	r2, r3
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c68:	6a39      	ldr	r1, [r7, #32]
 8003c6a:	68f8      	ldr	r0, [r7, #12]
 8003c6c:	f000 fa20 	bl	80040b0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003c70:	4603      	mov	r3, r0
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d00d      	beq.n	8003c92 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c7a:	2b04      	cmp	r3, #4
 8003c7c:	d107      	bne.n	8003c8e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	681a      	ldr	r2, [r3, #0]
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c8c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e005      	b.n	8003c9e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003c92:	893b      	ldrh	r3, [r7, #8]
 8003c94:	b2da      	uxtb	r2, r3
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003c9c:	2300      	movs	r3, #0
}
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	3718      	adds	r7, #24
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bd80      	pop	{r7, pc}
 8003ca6:	bf00      	nop
 8003ca8:	00010002 	.word	0x00010002

08003cac <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b088      	sub	sp, #32
 8003cb0:	af02      	add	r7, sp, #8
 8003cb2:	60f8      	str	r0, [r7, #12]
 8003cb4:	4608      	mov	r0, r1
 8003cb6:	4611      	mov	r1, r2
 8003cb8:	461a      	mov	r2, r3
 8003cba:	4603      	mov	r3, r0
 8003cbc:	817b      	strh	r3, [r7, #10]
 8003cbe:	460b      	mov	r3, r1
 8003cc0:	813b      	strh	r3, [r7, #8]
 8003cc2:	4613      	mov	r3, r2
 8003cc4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	681a      	ldr	r2, [r3, #0]
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003cd4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	681a      	ldr	r2, [r3, #0]
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ce4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ce8:	9300      	str	r3, [sp, #0]
 8003cea:	6a3b      	ldr	r3, [r7, #32]
 8003cec:	2200      	movs	r2, #0
 8003cee:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003cf2:	68f8      	ldr	r0, [r7, #12]
 8003cf4:	f000 f8c2 	bl	8003e7c <I2C_WaitOnFlagUntilTimeout>
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d00d      	beq.n	8003d1a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d0c:	d103      	bne.n	8003d16 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d14:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003d16:	2303      	movs	r3, #3
 8003d18:	e0aa      	b.n	8003e70 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003d1a:	897b      	ldrh	r3, [r7, #10]
 8003d1c:	b2db      	uxtb	r3, r3
 8003d1e:	461a      	mov	r2, r3
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003d28:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d2c:	6a3a      	ldr	r2, [r7, #32]
 8003d2e:	4952      	ldr	r1, [pc, #328]	; (8003e78 <I2C_RequestMemoryRead+0x1cc>)
 8003d30:	68f8      	ldr	r0, [r7, #12]
 8003d32:	f000 f91d 	bl	8003f70 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d36:	4603      	mov	r3, r0
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d001      	beq.n	8003d40 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	e097      	b.n	8003e70 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d40:	2300      	movs	r3, #0
 8003d42:	617b      	str	r3, [r7, #20]
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	695b      	ldr	r3, [r3, #20]
 8003d4a:	617b      	str	r3, [r7, #20]
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	699b      	ldr	r3, [r3, #24]
 8003d52:	617b      	str	r3, [r7, #20]
 8003d54:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d58:	6a39      	ldr	r1, [r7, #32]
 8003d5a:	68f8      	ldr	r0, [r7, #12]
 8003d5c:	f000 f9a8 	bl	80040b0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d60:	4603      	mov	r3, r0
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d00d      	beq.n	8003d82 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d6a:	2b04      	cmp	r3, #4
 8003d6c:	d107      	bne.n	8003d7e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	681a      	ldr	r2, [r3, #0]
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d7c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	e076      	b.n	8003e70 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003d82:	88fb      	ldrh	r3, [r7, #6]
 8003d84:	2b01      	cmp	r3, #1
 8003d86:	d105      	bne.n	8003d94 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d88:	893b      	ldrh	r3, [r7, #8]
 8003d8a:	b2da      	uxtb	r2, r3
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	611a      	str	r2, [r3, #16]
 8003d92:	e021      	b.n	8003dd8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003d94:	893b      	ldrh	r3, [r7, #8]
 8003d96:	0a1b      	lsrs	r3, r3, #8
 8003d98:	b29b      	uxth	r3, r3
 8003d9a:	b2da      	uxtb	r2, r3
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003da2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003da4:	6a39      	ldr	r1, [r7, #32]
 8003da6:	68f8      	ldr	r0, [r7, #12]
 8003da8:	f000 f982 	bl	80040b0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003dac:	4603      	mov	r3, r0
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d00d      	beq.n	8003dce <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003db6:	2b04      	cmp	r3, #4
 8003db8:	d107      	bne.n	8003dca <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003dc8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	e050      	b.n	8003e70 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003dce:	893b      	ldrh	r3, [r7, #8]
 8003dd0:	b2da      	uxtb	r2, r3
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003dd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dda:	6a39      	ldr	r1, [r7, #32]
 8003ddc:	68f8      	ldr	r0, [r7, #12]
 8003dde:	f000 f967 	bl	80040b0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003de2:	4603      	mov	r3, r0
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d00d      	beq.n	8003e04 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dec:	2b04      	cmp	r3, #4
 8003dee:	d107      	bne.n	8003e00 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	681a      	ldr	r2, [r3, #0]
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003dfe:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003e00:	2301      	movs	r3, #1
 8003e02:	e035      	b.n	8003e70 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	681a      	ldr	r2, [r3, #0]
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003e12:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e16:	9300      	str	r3, [sp, #0]
 8003e18:	6a3b      	ldr	r3, [r7, #32]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003e20:	68f8      	ldr	r0, [r7, #12]
 8003e22:	f000 f82b 	bl	8003e7c <I2C_WaitOnFlagUntilTimeout>
 8003e26:	4603      	mov	r3, r0
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d00d      	beq.n	8003e48 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e36:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e3a:	d103      	bne.n	8003e44 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003e42:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003e44:	2303      	movs	r3, #3
 8003e46:	e013      	b.n	8003e70 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003e48:	897b      	ldrh	r3, [r7, #10]
 8003e4a:	b2db      	uxtb	r3, r3
 8003e4c:	f043 0301 	orr.w	r3, r3, #1
 8003e50:	b2da      	uxtb	r2, r3
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e5a:	6a3a      	ldr	r2, [r7, #32]
 8003e5c:	4906      	ldr	r1, [pc, #24]	; (8003e78 <I2C_RequestMemoryRead+0x1cc>)
 8003e5e:	68f8      	ldr	r0, [r7, #12]
 8003e60:	f000 f886 	bl	8003f70 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e64:	4603      	mov	r3, r0
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d001      	beq.n	8003e6e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e000      	b.n	8003e70 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003e6e:	2300      	movs	r3, #0
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	3718      	adds	r7, #24
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}
 8003e78:	00010002 	.word	0x00010002

08003e7c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b084      	sub	sp, #16
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	60f8      	str	r0, [r7, #12]
 8003e84:	60b9      	str	r1, [r7, #8]
 8003e86:	603b      	str	r3, [r7, #0]
 8003e88:	4613      	mov	r3, r2
 8003e8a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e8c:	e048      	b.n	8003f20 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e94:	d044      	beq.n	8003f20 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e96:	f7fe fd4f 	bl	8002938 <HAL_GetTick>
 8003e9a:	4602      	mov	r2, r0
 8003e9c:	69bb      	ldr	r3, [r7, #24]
 8003e9e:	1ad3      	subs	r3, r2, r3
 8003ea0:	683a      	ldr	r2, [r7, #0]
 8003ea2:	429a      	cmp	r2, r3
 8003ea4:	d302      	bcc.n	8003eac <I2C_WaitOnFlagUntilTimeout+0x30>
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d139      	bne.n	8003f20 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	0c1b      	lsrs	r3, r3, #16
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	2b01      	cmp	r3, #1
 8003eb4:	d10d      	bne.n	8003ed2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	695b      	ldr	r3, [r3, #20]
 8003ebc:	43da      	mvns	r2, r3
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	4013      	ands	r3, r2
 8003ec2:	b29b      	uxth	r3, r3
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	bf0c      	ite	eq
 8003ec8:	2301      	moveq	r3, #1
 8003eca:	2300      	movne	r3, #0
 8003ecc:	b2db      	uxtb	r3, r3
 8003ece:	461a      	mov	r2, r3
 8003ed0:	e00c      	b.n	8003eec <I2C_WaitOnFlagUntilTimeout+0x70>
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	699b      	ldr	r3, [r3, #24]
 8003ed8:	43da      	mvns	r2, r3
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	4013      	ands	r3, r2
 8003ede:	b29b      	uxth	r3, r3
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	bf0c      	ite	eq
 8003ee4:	2301      	moveq	r3, #1
 8003ee6:	2300      	movne	r3, #0
 8003ee8:	b2db      	uxtb	r3, r3
 8003eea:	461a      	mov	r2, r3
 8003eec:	79fb      	ldrb	r3, [r7, #7]
 8003eee:	429a      	cmp	r2, r3
 8003ef0:	d116      	bne.n	8003f20 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	2220      	movs	r2, #32
 8003efc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	2200      	movs	r2, #0
 8003f04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f0c:	f043 0220 	orr.w	r2, r3, #32
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	2200      	movs	r2, #0
 8003f18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	e023      	b.n	8003f68 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	0c1b      	lsrs	r3, r3, #16
 8003f24:	b2db      	uxtb	r3, r3
 8003f26:	2b01      	cmp	r3, #1
 8003f28:	d10d      	bne.n	8003f46 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	695b      	ldr	r3, [r3, #20]
 8003f30:	43da      	mvns	r2, r3
 8003f32:	68bb      	ldr	r3, [r7, #8]
 8003f34:	4013      	ands	r3, r2
 8003f36:	b29b      	uxth	r3, r3
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	bf0c      	ite	eq
 8003f3c:	2301      	moveq	r3, #1
 8003f3e:	2300      	movne	r3, #0
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	461a      	mov	r2, r3
 8003f44:	e00c      	b.n	8003f60 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	699b      	ldr	r3, [r3, #24]
 8003f4c:	43da      	mvns	r2, r3
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	4013      	ands	r3, r2
 8003f52:	b29b      	uxth	r3, r3
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	bf0c      	ite	eq
 8003f58:	2301      	moveq	r3, #1
 8003f5a:	2300      	movne	r3, #0
 8003f5c:	b2db      	uxtb	r3, r3
 8003f5e:	461a      	mov	r2, r3
 8003f60:	79fb      	ldrb	r3, [r7, #7]
 8003f62:	429a      	cmp	r2, r3
 8003f64:	d093      	beq.n	8003e8e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f66:	2300      	movs	r3, #0
}
 8003f68:	4618      	mov	r0, r3
 8003f6a:	3710      	adds	r7, #16
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bd80      	pop	{r7, pc}

08003f70 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b084      	sub	sp, #16
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	60f8      	str	r0, [r7, #12]
 8003f78:	60b9      	str	r1, [r7, #8]
 8003f7a:	607a      	str	r2, [r7, #4]
 8003f7c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003f7e:	e071      	b.n	8004064 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	695b      	ldr	r3, [r3, #20]
 8003f86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f8e:	d123      	bne.n	8003fd8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	681a      	ldr	r2, [r3, #0]
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f9e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003fa8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	2200      	movs	r2, #0
 8003fae:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2220      	movs	r2, #32
 8003fb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	2200      	movs	r2, #0
 8003fbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fc4:	f043 0204 	orr.w	r2, r3, #4
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	e067      	b.n	80040a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fde:	d041      	beq.n	8004064 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fe0:	f7fe fcaa 	bl	8002938 <HAL_GetTick>
 8003fe4:	4602      	mov	r2, r0
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	1ad3      	subs	r3, r2, r3
 8003fea:	687a      	ldr	r2, [r7, #4]
 8003fec:	429a      	cmp	r2, r3
 8003fee:	d302      	bcc.n	8003ff6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d136      	bne.n	8004064 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	0c1b      	lsrs	r3, r3, #16
 8003ffa:	b2db      	uxtb	r3, r3
 8003ffc:	2b01      	cmp	r3, #1
 8003ffe:	d10c      	bne.n	800401a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	695b      	ldr	r3, [r3, #20]
 8004006:	43da      	mvns	r2, r3
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	4013      	ands	r3, r2
 800400c:	b29b      	uxth	r3, r3
 800400e:	2b00      	cmp	r3, #0
 8004010:	bf14      	ite	ne
 8004012:	2301      	movne	r3, #1
 8004014:	2300      	moveq	r3, #0
 8004016:	b2db      	uxtb	r3, r3
 8004018:	e00b      	b.n	8004032 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	699b      	ldr	r3, [r3, #24]
 8004020:	43da      	mvns	r2, r3
 8004022:	68bb      	ldr	r3, [r7, #8]
 8004024:	4013      	ands	r3, r2
 8004026:	b29b      	uxth	r3, r3
 8004028:	2b00      	cmp	r3, #0
 800402a:	bf14      	ite	ne
 800402c:	2301      	movne	r3, #1
 800402e:	2300      	moveq	r3, #0
 8004030:	b2db      	uxtb	r3, r3
 8004032:	2b00      	cmp	r3, #0
 8004034:	d016      	beq.n	8004064 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2200      	movs	r2, #0
 800403a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2220      	movs	r2, #32
 8004040:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	2200      	movs	r2, #0
 8004048:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004050:	f043 0220 	orr.w	r2, r3, #32
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2200      	movs	r2, #0
 800405c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004060:	2301      	movs	r3, #1
 8004062:	e021      	b.n	80040a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	0c1b      	lsrs	r3, r3, #16
 8004068:	b2db      	uxtb	r3, r3
 800406a:	2b01      	cmp	r3, #1
 800406c:	d10c      	bne.n	8004088 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	695b      	ldr	r3, [r3, #20]
 8004074:	43da      	mvns	r2, r3
 8004076:	68bb      	ldr	r3, [r7, #8]
 8004078:	4013      	ands	r3, r2
 800407a:	b29b      	uxth	r3, r3
 800407c:	2b00      	cmp	r3, #0
 800407e:	bf14      	ite	ne
 8004080:	2301      	movne	r3, #1
 8004082:	2300      	moveq	r3, #0
 8004084:	b2db      	uxtb	r3, r3
 8004086:	e00b      	b.n	80040a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	699b      	ldr	r3, [r3, #24]
 800408e:	43da      	mvns	r2, r3
 8004090:	68bb      	ldr	r3, [r7, #8]
 8004092:	4013      	ands	r3, r2
 8004094:	b29b      	uxth	r3, r3
 8004096:	2b00      	cmp	r3, #0
 8004098:	bf14      	ite	ne
 800409a:	2301      	movne	r3, #1
 800409c:	2300      	moveq	r3, #0
 800409e:	b2db      	uxtb	r3, r3
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	f47f af6d 	bne.w	8003f80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80040a6:	2300      	movs	r3, #0
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	3710      	adds	r7, #16
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bd80      	pop	{r7, pc}

080040b0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b084      	sub	sp, #16
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	60f8      	str	r0, [r7, #12]
 80040b8:	60b9      	str	r1, [r7, #8]
 80040ba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80040bc:	e034      	b.n	8004128 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80040be:	68f8      	ldr	r0, [r7, #12]
 80040c0:	f000 f8e3 	bl	800428a <I2C_IsAcknowledgeFailed>
 80040c4:	4603      	mov	r3, r0
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d001      	beq.n	80040ce <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80040ca:	2301      	movs	r3, #1
 80040cc:	e034      	b.n	8004138 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040ce:	68bb      	ldr	r3, [r7, #8]
 80040d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040d4:	d028      	beq.n	8004128 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040d6:	f7fe fc2f 	bl	8002938 <HAL_GetTick>
 80040da:	4602      	mov	r2, r0
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	1ad3      	subs	r3, r2, r3
 80040e0:	68ba      	ldr	r2, [r7, #8]
 80040e2:	429a      	cmp	r2, r3
 80040e4:	d302      	bcc.n	80040ec <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80040e6:	68bb      	ldr	r3, [r7, #8]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d11d      	bne.n	8004128 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	695b      	ldr	r3, [r3, #20]
 80040f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040f6:	2b80      	cmp	r3, #128	; 0x80
 80040f8:	d016      	beq.n	8004128 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	2200      	movs	r2, #0
 80040fe:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	2220      	movs	r2, #32
 8004104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	2200      	movs	r2, #0
 800410c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004114:	f043 0220 	orr.w	r2, r3, #32
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2200      	movs	r2, #0
 8004120:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004124:	2301      	movs	r3, #1
 8004126:	e007      	b.n	8004138 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	695b      	ldr	r3, [r3, #20]
 800412e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004132:	2b80      	cmp	r3, #128	; 0x80
 8004134:	d1c3      	bne.n	80040be <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004136:	2300      	movs	r3, #0
}
 8004138:	4618      	mov	r0, r3
 800413a:	3710      	adds	r7, #16
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}

08004140 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b084      	sub	sp, #16
 8004144:	af00      	add	r7, sp, #0
 8004146:	60f8      	str	r0, [r7, #12]
 8004148:	60b9      	str	r1, [r7, #8]
 800414a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800414c:	e034      	b.n	80041b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800414e:	68f8      	ldr	r0, [r7, #12]
 8004150:	f000 f89b 	bl	800428a <I2C_IsAcknowledgeFailed>
 8004154:	4603      	mov	r3, r0
 8004156:	2b00      	cmp	r3, #0
 8004158:	d001      	beq.n	800415e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800415a:	2301      	movs	r3, #1
 800415c:	e034      	b.n	80041c8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800415e:	68bb      	ldr	r3, [r7, #8]
 8004160:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004164:	d028      	beq.n	80041b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004166:	f7fe fbe7 	bl	8002938 <HAL_GetTick>
 800416a:	4602      	mov	r2, r0
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	1ad3      	subs	r3, r2, r3
 8004170:	68ba      	ldr	r2, [r7, #8]
 8004172:	429a      	cmp	r2, r3
 8004174:	d302      	bcc.n	800417c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004176:	68bb      	ldr	r3, [r7, #8]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d11d      	bne.n	80041b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	695b      	ldr	r3, [r3, #20]
 8004182:	f003 0304 	and.w	r3, r3, #4
 8004186:	2b04      	cmp	r3, #4
 8004188:	d016      	beq.n	80041b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	2200      	movs	r2, #0
 800418e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	2220      	movs	r2, #32
 8004194:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	2200      	movs	r2, #0
 800419c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041a4:	f043 0220 	orr.w	r2, r3, #32
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	2200      	movs	r2, #0
 80041b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80041b4:	2301      	movs	r3, #1
 80041b6:	e007      	b.n	80041c8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	695b      	ldr	r3, [r3, #20]
 80041be:	f003 0304 	and.w	r3, r3, #4
 80041c2:	2b04      	cmp	r3, #4
 80041c4:	d1c3      	bne.n	800414e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80041c6:	2300      	movs	r3, #0
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	3710      	adds	r7, #16
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}

080041d0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b084      	sub	sp, #16
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	60f8      	str	r0, [r7, #12]
 80041d8:	60b9      	str	r1, [r7, #8]
 80041da:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80041dc:	e049      	b.n	8004272 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	695b      	ldr	r3, [r3, #20]
 80041e4:	f003 0310 	and.w	r3, r3, #16
 80041e8:	2b10      	cmp	r3, #16
 80041ea:	d119      	bne.n	8004220 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f06f 0210 	mvn.w	r2, #16
 80041f4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	2200      	movs	r2, #0
 80041fa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	2220      	movs	r2, #32
 8004200:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	2200      	movs	r2, #0
 8004208:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	2200      	movs	r2, #0
 8004218:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800421c:	2301      	movs	r3, #1
 800421e:	e030      	b.n	8004282 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004220:	f7fe fb8a 	bl	8002938 <HAL_GetTick>
 8004224:	4602      	mov	r2, r0
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	1ad3      	subs	r3, r2, r3
 800422a:	68ba      	ldr	r2, [r7, #8]
 800422c:	429a      	cmp	r2, r3
 800422e:	d302      	bcc.n	8004236 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004230:	68bb      	ldr	r3, [r7, #8]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d11d      	bne.n	8004272 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	695b      	ldr	r3, [r3, #20]
 800423c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004240:	2b40      	cmp	r3, #64	; 0x40
 8004242:	d016      	beq.n	8004272 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	2200      	movs	r2, #0
 8004248:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	2220      	movs	r2, #32
 800424e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2200      	movs	r2, #0
 8004256:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800425e:	f043 0220 	orr.w	r2, r3, #32
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	2200      	movs	r2, #0
 800426a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	e007      	b.n	8004282 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	695b      	ldr	r3, [r3, #20]
 8004278:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800427c:	2b40      	cmp	r3, #64	; 0x40
 800427e:	d1ae      	bne.n	80041de <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004280:	2300      	movs	r3, #0
}
 8004282:	4618      	mov	r0, r3
 8004284:	3710      	adds	r7, #16
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}

0800428a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800428a:	b480      	push	{r7}
 800428c:	b083      	sub	sp, #12
 800428e:	af00      	add	r7, sp, #0
 8004290:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	695b      	ldr	r3, [r3, #20]
 8004298:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800429c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042a0:	d11b      	bne.n	80042da <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80042aa:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2200      	movs	r2, #0
 80042b0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2220      	movs	r2, #32
 80042b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2200      	movs	r2, #0
 80042be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042c6:	f043 0204 	orr.w	r2, r3, #4
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2200      	movs	r2, #0
 80042d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80042d6:	2301      	movs	r3, #1
 80042d8:	e000      	b.n	80042dc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80042da:	2300      	movs	r3, #0
}
 80042dc:	4618      	mov	r0, r3
 80042de:	370c      	adds	r7, #12
 80042e0:	46bd      	mov	sp, r7
 80042e2:	bc80      	pop	{r7}
 80042e4:	4770      	bx	lr
	...

080042e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b086      	sub	sp, #24
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d101      	bne.n	80042fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80042f6:	2301      	movs	r3, #1
 80042f8:	e272      	b.n	80047e0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f003 0301 	and.w	r3, r3, #1
 8004302:	2b00      	cmp	r3, #0
 8004304:	f000 8087 	beq.w	8004416 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004308:	4b92      	ldr	r3, [pc, #584]	; (8004554 <HAL_RCC_OscConfig+0x26c>)
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	f003 030c 	and.w	r3, r3, #12
 8004310:	2b04      	cmp	r3, #4
 8004312:	d00c      	beq.n	800432e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004314:	4b8f      	ldr	r3, [pc, #572]	; (8004554 <HAL_RCC_OscConfig+0x26c>)
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	f003 030c 	and.w	r3, r3, #12
 800431c:	2b08      	cmp	r3, #8
 800431e:	d112      	bne.n	8004346 <HAL_RCC_OscConfig+0x5e>
 8004320:	4b8c      	ldr	r3, [pc, #560]	; (8004554 <HAL_RCC_OscConfig+0x26c>)
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004328:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800432c:	d10b      	bne.n	8004346 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800432e:	4b89      	ldr	r3, [pc, #548]	; (8004554 <HAL_RCC_OscConfig+0x26c>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004336:	2b00      	cmp	r3, #0
 8004338:	d06c      	beq.n	8004414 <HAL_RCC_OscConfig+0x12c>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d168      	bne.n	8004414 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004342:	2301      	movs	r3, #1
 8004344:	e24c      	b.n	80047e0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800434e:	d106      	bne.n	800435e <HAL_RCC_OscConfig+0x76>
 8004350:	4b80      	ldr	r3, [pc, #512]	; (8004554 <HAL_RCC_OscConfig+0x26c>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a7f      	ldr	r2, [pc, #508]	; (8004554 <HAL_RCC_OscConfig+0x26c>)
 8004356:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800435a:	6013      	str	r3, [r2, #0]
 800435c:	e02e      	b.n	80043bc <HAL_RCC_OscConfig+0xd4>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d10c      	bne.n	8004380 <HAL_RCC_OscConfig+0x98>
 8004366:	4b7b      	ldr	r3, [pc, #492]	; (8004554 <HAL_RCC_OscConfig+0x26c>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a7a      	ldr	r2, [pc, #488]	; (8004554 <HAL_RCC_OscConfig+0x26c>)
 800436c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004370:	6013      	str	r3, [r2, #0]
 8004372:	4b78      	ldr	r3, [pc, #480]	; (8004554 <HAL_RCC_OscConfig+0x26c>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a77      	ldr	r2, [pc, #476]	; (8004554 <HAL_RCC_OscConfig+0x26c>)
 8004378:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800437c:	6013      	str	r3, [r2, #0]
 800437e:	e01d      	b.n	80043bc <HAL_RCC_OscConfig+0xd4>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004388:	d10c      	bne.n	80043a4 <HAL_RCC_OscConfig+0xbc>
 800438a:	4b72      	ldr	r3, [pc, #456]	; (8004554 <HAL_RCC_OscConfig+0x26c>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4a71      	ldr	r2, [pc, #452]	; (8004554 <HAL_RCC_OscConfig+0x26c>)
 8004390:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004394:	6013      	str	r3, [r2, #0]
 8004396:	4b6f      	ldr	r3, [pc, #444]	; (8004554 <HAL_RCC_OscConfig+0x26c>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4a6e      	ldr	r2, [pc, #440]	; (8004554 <HAL_RCC_OscConfig+0x26c>)
 800439c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043a0:	6013      	str	r3, [r2, #0]
 80043a2:	e00b      	b.n	80043bc <HAL_RCC_OscConfig+0xd4>
 80043a4:	4b6b      	ldr	r3, [pc, #428]	; (8004554 <HAL_RCC_OscConfig+0x26c>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4a6a      	ldr	r2, [pc, #424]	; (8004554 <HAL_RCC_OscConfig+0x26c>)
 80043aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043ae:	6013      	str	r3, [r2, #0]
 80043b0:	4b68      	ldr	r3, [pc, #416]	; (8004554 <HAL_RCC_OscConfig+0x26c>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4a67      	ldr	r2, [pc, #412]	; (8004554 <HAL_RCC_OscConfig+0x26c>)
 80043b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80043ba:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d013      	beq.n	80043ec <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043c4:	f7fe fab8 	bl	8002938 <HAL_GetTick>
 80043c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043ca:	e008      	b.n	80043de <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043cc:	f7fe fab4 	bl	8002938 <HAL_GetTick>
 80043d0:	4602      	mov	r2, r0
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	1ad3      	subs	r3, r2, r3
 80043d6:	2b64      	cmp	r3, #100	; 0x64
 80043d8:	d901      	bls.n	80043de <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80043da:	2303      	movs	r3, #3
 80043dc:	e200      	b.n	80047e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043de:	4b5d      	ldr	r3, [pc, #372]	; (8004554 <HAL_RCC_OscConfig+0x26c>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d0f0      	beq.n	80043cc <HAL_RCC_OscConfig+0xe4>
 80043ea:	e014      	b.n	8004416 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043ec:	f7fe faa4 	bl	8002938 <HAL_GetTick>
 80043f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043f2:	e008      	b.n	8004406 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043f4:	f7fe faa0 	bl	8002938 <HAL_GetTick>
 80043f8:	4602      	mov	r2, r0
 80043fa:	693b      	ldr	r3, [r7, #16]
 80043fc:	1ad3      	subs	r3, r2, r3
 80043fe:	2b64      	cmp	r3, #100	; 0x64
 8004400:	d901      	bls.n	8004406 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004402:	2303      	movs	r3, #3
 8004404:	e1ec      	b.n	80047e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004406:	4b53      	ldr	r3, [pc, #332]	; (8004554 <HAL_RCC_OscConfig+0x26c>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800440e:	2b00      	cmp	r3, #0
 8004410:	d1f0      	bne.n	80043f4 <HAL_RCC_OscConfig+0x10c>
 8004412:	e000      	b.n	8004416 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004414:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f003 0302 	and.w	r3, r3, #2
 800441e:	2b00      	cmp	r3, #0
 8004420:	d063      	beq.n	80044ea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004422:	4b4c      	ldr	r3, [pc, #304]	; (8004554 <HAL_RCC_OscConfig+0x26c>)
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	f003 030c 	and.w	r3, r3, #12
 800442a:	2b00      	cmp	r3, #0
 800442c:	d00b      	beq.n	8004446 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800442e:	4b49      	ldr	r3, [pc, #292]	; (8004554 <HAL_RCC_OscConfig+0x26c>)
 8004430:	685b      	ldr	r3, [r3, #4]
 8004432:	f003 030c 	and.w	r3, r3, #12
 8004436:	2b08      	cmp	r3, #8
 8004438:	d11c      	bne.n	8004474 <HAL_RCC_OscConfig+0x18c>
 800443a:	4b46      	ldr	r3, [pc, #280]	; (8004554 <HAL_RCC_OscConfig+0x26c>)
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004442:	2b00      	cmp	r3, #0
 8004444:	d116      	bne.n	8004474 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004446:	4b43      	ldr	r3, [pc, #268]	; (8004554 <HAL_RCC_OscConfig+0x26c>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f003 0302 	and.w	r3, r3, #2
 800444e:	2b00      	cmp	r3, #0
 8004450:	d005      	beq.n	800445e <HAL_RCC_OscConfig+0x176>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	691b      	ldr	r3, [r3, #16]
 8004456:	2b01      	cmp	r3, #1
 8004458:	d001      	beq.n	800445e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800445a:	2301      	movs	r3, #1
 800445c:	e1c0      	b.n	80047e0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800445e:	4b3d      	ldr	r3, [pc, #244]	; (8004554 <HAL_RCC_OscConfig+0x26c>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	695b      	ldr	r3, [r3, #20]
 800446a:	00db      	lsls	r3, r3, #3
 800446c:	4939      	ldr	r1, [pc, #228]	; (8004554 <HAL_RCC_OscConfig+0x26c>)
 800446e:	4313      	orrs	r3, r2
 8004470:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004472:	e03a      	b.n	80044ea <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	691b      	ldr	r3, [r3, #16]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d020      	beq.n	80044be <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800447c:	4b36      	ldr	r3, [pc, #216]	; (8004558 <HAL_RCC_OscConfig+0x270>)
 800447e:	2201      	movs	r2, #1
 8004480:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004482:	f7fe fa59 	bl	8002938 <HAL_GetTick>
 8004486:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004488:	e008      	b.n	800449c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800448a:	f7fe fa55 	bl	8002938 <HAL_GetTick>
 800448e:	4602      	mov	r2, r0
 8004490:	693b      	ldr	r3, [r7, #16]
 8004492:	1ad3      	subs	r3, r2, r3
 8004494:	2b02      	cmp	r3, #2
 8004496:	d901      	bls.n	800449c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004498:	2303      	movs	r3, #3
 800449a:	e1a1      	b.n	80047e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800449c:	4b2d      	ldr	r3, [pc, #180]	; (8004554 <HAL_RCC_OscConfig+0x26c>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f003 0302 	and.w	r3, r3, #2
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d0f0      	beq.n	800448a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044a8:	4b2a      	ldr	r3, [pc, #168]	; (8004554 <HAL_RCC_OscConfig+0x26c>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	695b      	ldr	r3, [r3, #20]
 80044b4:	00db      	lsls	r3, r3, #3
 80044b6:	4927      	ldr	r1, [pc, #156]	; (8004554 <HAL_RCC_OscConfig+0x26c>)
 80044b8:	4313      	orrs	r3, r2
 80044ba:	600b      	str	r3, [r1, #0]
 80044bc:	e015      	b.n	80044ea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044be:	4b26      	ldr	r3, [pc, #152]	; (8004558 <HAL_RCC_OscConfig+0x270>)
 80044c0:	2200      	movs	r2, #0
 80044c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044c4:	f7fe fa38 	bl	8002938 <HAL_GetTick>
 80044c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044ca:	e008      	b.n	80044de <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044cc:	f7fe fa34 	bl	8002938 <HAL_GetTick>
 80044d0:	4602      	mov	r2, r0
 80044d2:	693b      	ldr	r3, [r7, #16]
 80044d4:	1ad3      	subs	r3, r2, r3
 80044d6:	2b02      	cmp	r3, #2
 80044d8:	d901      	bls.n	80044de <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80044da:	2303      	movs	r3, #3
 80044dc:	e180      	b.n	80047e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044de:	4b1d      	ldr	r3, [pc, #116]	; (8004554 <HAL_RCC_OscConfig+0x26c>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f003 0302 	and.w	r3, r3, #2
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d1f0      	bne.n	80044cc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f003 0308 	and.w	r3, r3, #8
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d03a      	beq.n	800456c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	699b      	ldr	r3, [r3, #24]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d019      	beq.n	8004532 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80044fe:	4b17      	ldr	r3, [pc, #92]	; (800455c <HAL_RCC_OscConfig+0x274>)
 8004500:	2201      	movs	r2, #1
 8004502:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004504:	f7fe fa18 	bl	8002938 <HAL_GetTick>
 8004508:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800450a:	e008      	b.n	800451e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800450c:	f7fe fa14 	bl	8002938 <HAL_GetTick>
 8004510:	4602      	mov	r2, r0
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	1ad3      	subs	r3, r2, r3
 8004516:	2b02      	cmp	r3, #2
 8004518:	d901      	bls.n	800451e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800451a:	2303      	movs	r3, #3
 800451c:	e160      	b.n	80047e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800451e:	4b0d      	ldr	r3, [pc, #52]	; (8004554 <HAL_RCC_OscConfig+0x26c>)
 8004520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004522:	f003 0302 	and.w	r3, r3, #2
 8004526:	2b00      	cmp	r3, #0
 8004528:	d0f0      	beq.n	800450c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800452a:	2001      	movs	r0, #1
 800452c:	f000 face 	bl	8004acc <RCC_Delay>
 8004530:	e01c      	b.n	800456c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004532:	4b0a      	ldr	r3, [pc, #40]	; (800455c <HAL_RCC_OscConfig+0x274>)
 8004534:	2200      	movs	r2, #0
 8004536:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004538:	f7fe f9fe 	bl	8002938 <HAL_GetTick>
 800453c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800453e:	e00f      	b.n	8004560 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004540:	f7fe f9fa 	bl	8002938 <HAL_GetTick>
 8004544:	4602      	mov	r2, r0
 8004546:	693b      	ldr	r3, [r7, #16]
 8004548:	1ad3      	subs	r3, r2, r3
 800454a:	2b02      	cmp	r3, #2
 800454c:	d908      	bls.n	8004560 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800454e:	2303      	movs	r3, #3
 8004550:	e146      	b.n	80047e0 <HAL_RCC_OscConfig+0x4f8>
 8004552:	bf00      	nop
 8004554:	40021000 	.word	0x40021000
 8004558:	42420000 	.word	0x42420000
 800455c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004560:	4b92      	ldr	r3, [pc, #584]	; (80047ac <HAL_RCC_OscConfig+0x4c4>)
 8004562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004564:	f003 0302 	and.w	r3, r3, #2
 8004568:	2b00      	cmp	r3, #0
 800456a:	d1e9      	bne.n	8004540 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f003 0304 	and.w	r3, r3, #4
 8004574:	2b00      	cmp	r3, #0
 8004576:	f000 80a6 	beq.w	80046c6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800457a:	2300      	movs	r3, #0
 800457c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800457e:	4b8b      	ldr	r3, [pc, #556]	; (80047ac <HAL_RCC_OscConfig+0x4c4>)
 8004580:	69db      	ldr	r3, [r3, #28]
 8004582:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004586:	2b00      	cmp	r3, #0
 8004588:	d10d      	bne.n	80045a6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800458a:	4b88      	ldr	r3, [pc, #544]	; (80047ac <HAL_RCC_OscConfig+0x4c4>)
 800458c:	69db      	ldr	r3, [r3, #28]
 800458e:	4a87      	ldr	r2, [pc, #540]	; (80047ac <HAL_RCC_OscConfig+0x4c4>)
 8004590:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004594:	61d3      	str	r3, [r2, #28]
 8004596:	4b85      	ldr	r3, [pc, #532]	; (80047ac <HAL_RCC_OscConfig+0x4c4>)
 8004598:	69db      	ldr	r3, [r3, #28]
 800459a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800459e:	60bb      	str	r3, [r7, #8]
 80045a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045a2:	2301      	movs	r3, #1
 80045a4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045a6:	4b82      	ldr	r3, [pc, #520]	; (80047b0 <HAL_RCC_OscConfig+0x4c8>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d118      	bne.n	80045e4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80045b2:	4b7f      	ldr	r3, [pc, #508]	; (80047b0 <HAL_RCC_OscConfig+0x4c8>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a7e      	ldr	r2, [pc, #504]	; (80047b0 <HAL_RCC_OscConfig+0x4c8>)
 80045b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80045bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045be:	f7fe f9bb 	bl	8002938 <HAL_GetTick>
 80045c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045c4:	e008      	b.n	80045d8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045c6:	f7fe f9b7 	bl	8002938 <HAL_GetTick>
 80045ca:	4602      	mov	r2, r0
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	1ad3      	subs	r3, r2, r3
 80045d0:	2b64      	cmp	r3, #100	; 0x64
 80045d2:	d901      	bls.n	80045d8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80045d4:	2303      	movs	r3, #3
 80045d6:	e103      	b.n	80047e0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045d8:	4b75      	ldr	r3, [pc, #468]	; (80047b0 <HAL_RCC_OscConfig+0x4c8>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d0f0      	beq.n	80045c6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	68db      	ldr	r3, [r3, #12]
 80045e8:	2b01      	cmp	r3, #1
 80045ea:	d106      	bne.n	80045fa <HAL_RCC_OscConfig+0x312>
 80045ec:	4b6f      	ldr	r3, [pc, #444]	; (80047ac <HAL_RCC_OscConfig+0x4c4>)
 80045ee:	6a1b      	ldr	r3, [r3, #32]
 80045f0:	4a6e      	ldr	r2, [pc, #440]	; (80047ac <HAL_RCC_OscConfig+0x4c4>)
 80045f2:	f043 0301 	orr.w	r3, r3, #1
 80045f6:	6213      	str	r3, [r2, #32]
 80045f8:	e02d      	b.n	8004656 <HAL_RCC_OscConfig+0x36e>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	68db      	ldr	r3, [r3, #12]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d10c      	bne.n	800461c <HAL_RCC_OscConfig+0x334>
 8004602:	4b6a      	ldr	r3, [pc, #424]	; (80047ac <HAL_RCC_OscConfig+0x4c4>)
 8004604:	6a1b      	ldr	r3, [r3, #32]
 8004606:	4a69      	ldr	r2, [pc, #420]	; (80047ac <HAL_RCC_OscConfig+0x4c4>)
 8004608:	f023 0301 	bic.w	r3, r3, #1
 800460c:	6213      	str	r3, [r2, #32]
 800460e:	4b67      	ldr	r3, [pc, #412]	; (80047ac <HAL_RCC_OscConfig+0x4c4>)
 8004610:	6a1b      	ldr	r3, [r3, #32]
 8004612:	4a66      	ldr	r2, [pc, #408]	; (80047ac <HAL_RCC_OscConfig+0x4c4>)
 8004614:	f023 0304 	bic.w	r3, r3, #4
 8004618:	6213      	str	r3, [r2, #32]
 800461a:	e01c      	b.n	8004656 <HAL_RCC_OscConfig+0x36e>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	68db      	ldr	r3, [r3, #12]
 8004620:	2b05      	cmp	r3, #5
 8004622:	d10c      	bne.n	800463e <HAL_RCC_OscConfig+0x356>
 8004624:	4b61      	ldr	r3, [pc, #388]	; (80047ac <HAL_RCC_OscConfig+0x4c4>)
 8004626:	6a1b      	ldr	r3, [r3, #32]
 8004628:	4a60      	ldr	r2, [pc, #384]	; (80047ac <HAL_RCC_OscConfig+0x4c4>)
 800462a:	f043 0304 	orr.w	r3, r3, #4
 800462e:	6213      	str	r3, [r2, #32]
 8004630:	4b5e      	ldr	r3, [pc, #376]	; (80047ac <HAL_RCC_OscConfig+0x4c4>)
 8004632:	6a1b      	ldr	r3, [r3, #32]
 8004634:	4a5d      	ldr	r2, [pc, #372]	; (80047ac <HAL_RCC_OscConfig+0x4c4>)
 8004636:	f043 0301 	orr.w	r3, r3, #1
 800463a:	6213      	str	r3, [r2, #32]
 800463c:	e00b      	b.n	8004656 <HAL_RCC_OscConfig+0x36e>
 800463e:	4b5b      	ldr	r3, [pc, #364]	; (80047ac <HAL_RCC_OscConfig+0x4c4>)
 8004640:	6a1b      	ldr	r3, [r3, #32]
 8004642:	4a5a      	ldr	r2, [pc, #360]	; (80047ac <HAL_RCC_OscConfig+0x4c4>)
 8004644:	f023 0301 	bic.w	r3, r3, #1
 8004648:	6213      	str	r3, [r2, #32]
 800464a:	4b58      	ldr	r3, [pc, #352]	; (80047ac <HAL_RCC_OscConfig+0x4c4>)
 800464c:	6a1b      	ldr	r3, [r3, #32]
 800464e:	4a57      	ldr	r2, [pc, #348]	; (80047ac <HAL_RCC_OscConfig+0x4c4>)
 8004650:	f023 0304 	bic.w	r3, r3, #4
 8004654:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	68db      	ldr	r3, [r3, #12]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d015      	beq.n	800468a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800465e:	f7fe f96b 	bl	8002938 <HAL_GetTick>
 8004662:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004664:	e00a      	b.n	800467c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004666:	f7fe f967 	bl	8002938 <HAL_GetTick>
 800466a:	4602      	mov	r2, r0
 800466c:	693b      	ldr	r3, [r7, #16]
 800466e:	1ad3      	subs	r3, r2, r3
 8004670:	f241 3288 	movw	r2, #5000	; 0x1388
 8004674:	4293      	cmp	r3, r2
 8004676:	d901      	bls.n	800467c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004678:	2303      	movs	r3, #3
 800467a:	e0b1      	b.n	80047e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800467c:	4b4b      	ldr	r3, [pc, #300]	; (80047ac <HAL_RCC_OscConfig+0x4c4>)
 800467e:	6a1b      	ldr	r3, [r3, #32]
 8004680:	f003 0302 	and.w	r3, r3, #2
 8004684:	2b00      	cmp	r3, #0
 8004686:	d0ee      	beq.n	8004666 <HAL_RCC_OscConfig+0x37e>
 8004688:	e014      	b.n	80046b4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800468a:	f7fe f955 	bl	8002938 <HAL_GetTick>
 800468e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004690:	e00a      	b.n	80046a8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004692:	f7fe f951 	bl	8002938 <HAL_GetTick>
 8004696:	4602      	mov	r2, r0
 8004698:	693b      	ldr	r3, [r7, #16]
 800469a:	1ad3      	subs	r3, r2, r3
 800469c:	f241 3288 	movw	r2, #5000	; 0x1388
 80046a0:	4293      	cmp	r3, r2
 80046a2:	d901      	bls.n	80046a8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80046a4:	2303      	movs	r3, #3
 80046a6:	e09b      	b.n	80047e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046a8:	4b40      	ldr	r3, [pc, #256]	; (80047ac <HAL_RCC_OscConfig+0x4c4>)
 80046aa:	6a1b      	ldr	r3, [r3, #32]
 80046ac:	f003 0302 	and.w	r3, r3, #2
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d1ee      	bne.n	8004692 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80046b4:	7dfb      	ldrb	r3, [r7, #23]
 80046b6:	2b01      	cmp	r3, #1
 80046b8:	d105      	bne.n	80046c6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046ba:	4b3c      	ldr	r3, [pc, #240]	; (80047ac <HAL_RCC_OscConfig+0x4c4>)
 80046bc:	69db      	ldr	r3, [r3, #28]
 80046be:	4a3b      	ldr	r2, [pc, #236]	; (80047ac <HAL_RCC_OscConfig+0x4c4>)
 80046c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80046c4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	69db      	ldr	r3, [r3, #28]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	f000 8087 	beq.w	80047de <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80046d0:	4b36      	ldr	r3, [pc, #216]	; (80047ac <HAL_RCC_OscConfig+0x4c4>)
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	f003 030c 	and.w	r3, r3, #12
 80046d8:	2b08      	cmp	r3, #8
 80046da:	d061      	beq.n	80047a0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	69db      	ldr	r3, [r3, #28]
 80046e0:	2b02      	cmp	r3, #2
 80046e2:	d146      	bne.n	8004772 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046e4:	4b33      	ldr	r3, [pc, #204]	; (80047b4 <HAL_RCC_OscConfig+0x4cc>)
 80046e6:	2200      	movs	r2, #0
 80046e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046ea:	f7fe f925 	bl	8002938 <HAL_GetTick>
 80046ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80046f0:	e008      	b.n	8004704 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046f2:	f7fe f921 	bl	8002938 <HAL_GetTick>
 80046f6:	4602      	mov	r2, r0
 80046f8:	693b      	ldr	r3, [r7, #16]
 80046fa:	1ad3      	subs	r3, r2, r3
 80046fc:	2b02      	cmp	r3, #2
 80046fe:	d901      	bls.n	8004704 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004700:	2303      	movs	r3, #3
 8004702:	e06d      	b.n	80047e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004704:	4b29      	ldr	r3, [pc, #164]	; (80047ac <HAL_RCC_OscConfig+0x4c4>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800470c:	2b00      	cmp	r3, #0
 800470e:	d1f0      	bne.n	80046f2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6a1b      	ldr	r3, [r3, #32]
 8004714:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004718:	d108      	bne.n	800472c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800471a:	4b24      	ldr	r3, [pc, #144]	; (80047ac <HAL_RCC_OscConfig+0x4c4>)
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	689b      	ldr	r3, [r3, #8]
 8004726:	4921      	ldr	r1, [pc, #132]	; (80047ac <HAL_RCC_OscConfig+0x4c4>)
 8004728:	4313      	orrs	r3, r2
 800472a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800472c:	4b1f      	ldr	r3, [pc, #124]	; (80047ac <HAL_RCC_OscConfig+0x4c4>)
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6a19      	ldr	r1, [r3, #32]
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800473c:	430b      	orrs	r3, r1
 800473e:	491b      	ldr	r1, [pc, #108]	; (80047ac <HAL_RCC_OscConfig+0x4c4>)
 8004740:	4313      	orrs	r3, r2
 8004742:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004744:	4b1b      	ldr	r3, [pc, #108]	; (80047b4 <HAL_RCC_OscConfig+0x4cc>)
 8004746:	2201      	movs	r2, #1
 8004748:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800474a:	f7fe f8f5 	bl	8002938 <HAL_GetTick>
 800474e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004750:	e008      	b.n	8004764 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004752:	f7fe f8f1 	bl	8002938 <HAL_GetTick>
 8004756:	4602      	mov	r2, r0
 8004758:	693b      	ldr	r3, [r7, #16]
 800475a:	1ad3      	subs	r3, r2, r3
 800475c:	2b02      	cmp	r3, #2
 800475e:	d901      	bls.n	8004764 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004760:	2303      	movs	r3, #3
 8004762:	e03d      	b.n	80047e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004764:	4b11      	ldr	r3, [pc, #68]	; (80047ac <HAL_RCC_OscConfig+0x4c4>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800476c:	2b00      	cmp	r3, #0
 800476e:	d0f0      	beq.n	8004752 <HAL_RCC_OscConfig+0x46a>
 8004770:	e035      	b.n	80047de <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004772:	4b10      	ldr	r3, [pc, #64]	; (80047b4 <HAL_RCC_OscConfig+0x4cc>)
 8004774:	2200      	movs	r2, #0
 8004776:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004778:	f7fe f8de 	bl	8002938 <HAL_GetTick>
 800477c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800477e:	e008      	b.n	8004792 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004780:	f7fe f8da 	bl	8002938 <HAL_GetTick>
 8004784:	4602      	mov	r2, r0
 8004786:	693b      	ldr	r3, [r7, #16]
 8004788:	1ad3      	subs	r3, r2, r3
 800478a:	2b02      	cmp	r3, #2
 800478c:	d901      	bls.n	8004792 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800478e:	2303      	movs	r3, #3
 8004790:	e026      	b.n	80047e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004792:	4b06      	ldr	r3, [pc, #24]	; (80047ac <HAL_RCC_OscConfig+0x4c4>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800479a:	2b00      	cmp	r3, #0
 800479c:	d1f0      	bne.n	8004780 <HAL_RCC_OscConfig+0x498>
 800479e:	e01e      	b.n	80047de <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	69db      	ldr	r3, [r3, #28]
 80047a4:	2b01      	cmp	r3, #1
 80047a6:	d107      	bne.n	80047b8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80047a8:	2301      	movs	r3, #1
 80047aa:	e019      	b.n	80047e0 <HAL_RCC_OscConfig+0x4f8>
 80047ac:	40021000 	.word	0x40021000
 80047b0:	40007000 	.word	0x40007000
 80047b4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80047b8:	4b0b      	ldr	r3, [pc, #44]	; (80047e8 <HAL_RCC_OscConfig+0x500>)
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6a1b      	ldr	r3, [r3, #32]
 80047c8:	429a      	cmp	r2, r3
 80047ca:	d106      	bne.n	80047da <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047d6:	429a      	cmp	r2, r3
 80047d8:	d001      	beq.n	80047de <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80047da:	2301      	movs	r3, #1
 80047dc:	e000      	b.n	80047e0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80047de:	2300      	movs	r3, #0
}
 80047e0:	4618      	mov	r0, r3
 80047e2:	3718      	adds	r7, #24
 80047e4:	46bd      	mov	sp, r7
 80047e6:	bd80      	pop	{r7, pc}
 80047e8:	40021000 	.word	0x40021000

080047ec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b084      	sub	sp, #16
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
 80047f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d101      	bne.n	8004800 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80047fc:	2301      	movs	r3, #1
 80047fe:	e0d0      	b.n	80049a2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004800:	4b6a      	ldr	r3, [pc, #424]	; (80049ac <HAL_RCC_ClockConfig+0x1c0>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f003 0307 	and.w	r3, r3, #7
 8004808:	683a      	ldr	r2, [r7, #0]
 800480a:	429a      	cmp	r2, r3
 800480c:	d910      	bls.n	8004830 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800480e:	4b67      	ldr	r3, [pc, #412]	; (80049ac <HAL_RCC_ClockConfig+0x1c0>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f023 0207 	bic.w	r2, r3, #7
 8004816:	4965      	ldr	r1, [pc, #404]	; (80049ac <HAL_RCC_ClockConfig+0x1c0>)
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	4313      	orrs	r3, r2
 800481c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800481e:	4b63      	ldr	r3, [pc, #396]	; (80049ac <HAL_RCC_ClockConfig+0x1c0>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f003 0307 	and.w	r3, r3, #7
 8004826:	683a      	ldr	r2, [r7, #0]
 8004828:	429a      	cmp	r2, r3
 800482a:	d001      	beq.n	8004830 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800482c:	2301      	movs	r3, #1
 800482e:	e0b8      	b.n	80049a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f003 0302 	and.w	r3, r3, #2
 8004838:	2b00      	cmp	r3, #0
 800483a:	d020      	beq.n	800487e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f003 0304 	and.w	r3, r3, #4
 8004844:	2b00      	cmp	r3, #0
 8004846:	d005      	beq.n	8004854 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004848:	4b59      	ldr	r3, [pc, #356]	; (80049b0 <HAL_RCC_ClockConfig+0x1c4>)
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	4a58      	ldr	r2, [pc, #352]	; (80049b0 <HAL_RCC_ClockConfig+0x1c4>)
 800484e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004852:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f003 0308 	and.w	r3, r3, #8
 800485c:	2b00      	cmp	r3, #0
 800485e:	d005      	beq.n	800486c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004860:	4b53      	ldr	r3, [pc, #332]	; (80049b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	4a52      	ldr	r2, [pc, #328]	; (80049b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004866:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800486a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800486c:	4b50      	ldr	r3, [pc, #320]	; (80049b0 <HAL_RCC_ClockConfig+0x1c4>)
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	689b      	ldr	r3, [r3, #8]
 8004878:	494d      	ldr	r1, [pc, #308]	; (80049b0 <HAL_RCC_ClockConfig+0x1c4>)
 800487a:	4313      	orrs	r3, r2
 800487c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f003 0301 	and.w	r3, r3, #1
 8004886:	2b00      	cmp	r3, #0
 8004888:	d040      	beq.n	800490c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	2b01      	cmp	r3, #1
 8004890:	d107      	bne.n	80048a2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004892:	4b47      	ldr	r3, [pc, #284]	; (80049b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800489a:	2b00      	cmp	r3, #0
 800489c:	d115      	bne.n	80048ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800489e:	2301      	movs	r3, #1
 80048a0:	e07f      	b.n	80049a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	2b02      	cmp	r3, #2
 80048a8:	d107      	bne.n	80048ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048aa:	4b41      	ldr	r3, [pc, #260]	; (80049b0 <HAL_RCC_ClockConfig+0x1c4>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d109      	bne.n	80048ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048b6:	2301      	movs	r3, #1
 80048b8:	e073      	b.n	80049a2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048ba:	4b3d      	ldr	r3, [pc, #244]	; (80049b0 <HAL_RCC_ClockConfig+0x1c4>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f003 0302 	and.w	r3, r3, #2
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d101      	bne.n	80048ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048c6:	2301      	movs	r3, #1
 80048c8:	e06b      	b.n	80049a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80048ca:	4b39      	ldr	r3, [pc, #228]	; (80049b0 <HAL_RCC_ClockConfig+0x1c4>)
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	f023 0203 	bic.w	r2, r3, #3
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	4936      	ldr	r1, [pc, #216]	; (80049b0 <HAL_RCC_ClockConfig+0x1c4>)
 80048d8:	4313      	orrs	r3, r2
 80048da:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80048dc:	f7fe f82c 	bl	8002938 <HAL_GetTick>
 80048e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048e2:	e00a      	b.n	80048fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80048e4:	f7fe f828 	bl	8002938 <HAL_GetTick>
 80048e8:	4602      	mov	r2, r0
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	1ad3      	subs	r3, r2, r3
 80048ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d901      	bls.n	80048fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80048f6:	2303      	movs	r3, #3
 80048f8:	e053      	b.n	80049a2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048fa:	4b2d      	ldr	r3, [pc, #180]	; (80049b0 <HAL_RCC_ClockConfig+0x1c4>)
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	f003 020c 	and.w	r2, r3, #12
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	009b      	lsls	r3, r3, #2
 8004908:	429a      	cmp	r2, r3
 800490a:	d1eb      	bne.n	80048e4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800490c:	4b27      	ldr	r3, [pc, #156]	; (80049ac <HAL_RCC_ClockConfig+0x1c0>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f003 0307 	and.w	r3, r3, #7
 8004914:	683a      	ldr	r2, [r7, #0]
 8004916:	429a      	cmp	r2, r3
 8004918:	d210      	bcs.n	800493c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800491a:	4b24      	ldr	r3, [pc, #144]	; (80049ac <HAL_RCC_ClockConfig+0x1c0>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f023 0207 	bic.w	r2, r3, #7
 8004922:	4922      	ldr	r1, [pc, #136]	; (80049ac <HAL_RCC_ClockConfig+0x1c0>)
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	4313      	orrs	r3, r2
 8004928:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800492a:	4b20      	ldr	r3, [pc, #128]	; (80049ac <HAL_RCC_ClockConfig+0x1c0>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f003 0307 	and.w	r3, r3, #7
 8004932:	683a      	ldr	r2, [r7, #0]
 8004934:	429a      	cmp	r2, r3
 8004936:	d001      	beq.n	800493c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	e032      	b.n	80049a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f003 0304 	and.w	r3, r3, #4
 8004944:	2b00      	cmp	r3, #0
 8004946:	d008      	beq.n	800495a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004948:	4b19      	ldr	r3, [pc, #100]	; (80049b0 <HAL_RCC_ClockConfig+0x1c4>)
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	68db      	ldr	r3, [r3, #12]
 8004954:	4916      	ldr	r1, [pc, #88]	; (80049b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004956:	4313      	orrs	r3, r2
 8004958:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f003 0308 	and.w	r3, r3, #8
 8004962:	2b00      	cmp	r3, #0
 8004964:	d009      	beq.n	800497a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004966:	4b12      	ldr	r3, [pc, #72]	; (80049b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	691b      	ldr	r3, [r3, #16]
 8004972:	00db      	lsls	r3, r3, #3
 8004974:	490e      	ldr	r1, [pc, #56]	; (80049b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004976:	4313      	orrs	r3, r2
 8004978:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800497a:	f000 f821 	bl	80049c0 <HAL_RCC_GetSysClockFreq>
 800497e:	4602      	mov	r2, r0
 8004980:	4b0b      	ldr	r3, [pc, #44]	; (80049b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004982:	685b      	ldr	r3, [r3, #4]
 8004984:	091b      	lsrs	r3, r3, #4
 8004986:	f003 030f 	and.w	r3, r3, #15
 800498a:	490a      	ldr	r1, [pc, #40]	; (80049b4 <HAL_RCC_ClockConfig+0x1c8>)
 800498c:	5ccb      	ldrb	r3, [r1, r3]
 800498e:	fa22 f303 	lsr.w	r3, r2, r3
 8004992:	4a09      	ldr	r2, [pc, #36]	; (80049b8 <HAL_RCC_ClockConfig+0x1cc>)
 8004994:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004996:	4b09      	ldr	r3, [pc, #36]	; (80049bc <HAL_RCC_ClockConfig+0x1d0>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	4618      	mov	r0, r3
 800499c:	f7fd ff8a 	bl	80028b4 <HAL_InitTick>

  return HAL_OK;
 80049a0:	2300      	movs	r3, #0
}
 80049a2:	4618      	mov	r0, r3
 80049a4:	3710      	adds	r7, #16
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bd80      	pop	{r7, pc}
 80049aa:	bf00      	nop
 80049ac:	40022000 	.word	0x40022000
 80049b0:	40021000 	.word	0x40021000
 80049b4:	0800967c 	.word	0x0800967c
 80049b8:	20000000 	.word	0x20000000
 80049bc:	20000004 	.word	0x20000004

080049c0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80049c0:	b480      	push	{r7}
 80049c2:	b087      	sub	sp, #28
 80049c4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80049c6:	2300      	movs	r3, #0
 80049c8:	60fb      	str	r3, [r7, #12]
 80049ca:	2300      	movs	r3, #0
 80049cc:	60bb      	str	r3, [r7, #8]
 80049ce:	2300      	movs	r3, #0
 80049d0:	617b      	str	r3, [r7, #20]
 80049d2:	2300      	movs	r3, #0
 80049d4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80049d6:	2300      	movs	r3, #0
 80049d8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80049da:	4b1e      	ldr	r3, [pc, #120]	; (8004a54 <HAL_RCC_GetSysClockFreq+0x94>)
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	f003 030c 	and.w	r3, r3, #12
 80049e6:	2b04      	cmp	r3, #4
 80049e8:	d002      	beq.n	80049f0 <HAL_RCC_GetSysClockFreq+0x30>
 80049ea:	2b08      	cmp	r3, #8
 80049ec:	d003      	beq.n	80049f6 <HAL_RCC_GetSysClockFreq+0x36>
 80049ee:	e027      	b.n	8004a40 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80049f0:	4b19      	ldr	r3, [pc, #100]	; (8004a58 <HAL_RCC_GetSysClockFreq+0x98>)
 80049f2:	613b      	str	r3, [r7, #16]
      break;
 80049f4:	e027      	b.n	8004a46 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	0c9b      	lsrs	r3, r3, #18
 80049fa:	f003 030f 	and.w	r3, r3, #15
 80049fe:	4a17      	ldr	r2, [pc, #92]	; (8004a5c <HAL_RCC_GetSysClockFreq+0x9c>)
 8004a00:	5cd3      	ldrb	r3, [r2, r3]
 8004a02:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d010      	beq.n	8004a30 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004a0e:	4b11      	ldr	r3, [pc, #68]	; (8004a54 <HAL_RCC_GetSysClockFreq+0x94>)
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	0c5b      	lsrs	r3, r3, #17
 8004a14:	f003 0301 	and.w	r3, r3, #1
 8004a18:	4a11      	ldr	r2, [pc, #68]	; (8004a60 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004a1a:	5cd3      	ldrb	r3, [r2, r3]
 8004a1c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	4a0d      	ldr	r2, [pc, #52]	; (8004a58 <HAL_RCC_GetSysClockFreq+0x98>)
 8004a22:	fb03 f202 	mul.w	r2, r3, r2
 8004a26:	68bb      	ldr	r3, [r7, #8]
 8004a28:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a2c:	617b      	str	r3, [r7, #20]
 8004a2e:	e004      	b.n	8004a3a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	4a0c      	ldr	r2, [pc, #48]	; (8004a64 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004a34:	fb02 f303 	mul.w	r3, r2, r3
 8004a38:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004a3a:	697b      	ldr	r3, [r7, #20]
 8004a3c:	613b      	str	r3, [r7, #16]
      break;
 8004a3e:	e002      	b.n	8004a46 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004a40:	4b05      	ldr	r3, [pc, #20]	; (8004a58 <HAL_RCC_GetSysClockFreq+0x98>)
 8004a42:	613b      	str	r3, [r7, #16]
      break;
 8004a44:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004a46:	693b      	ldr	r3, [r7, #16]
}
 8004a48:	4618      	mov	r0, r3
 8004a4a:	371c      	adds	r7, #28
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	bc80      	pop	{r7}
 8004a50:	4770      	bx	lr
 8004a52:	bf00      	nop
 8004a54:	40021000 	.word	0x40021000
 8004a58:	007a1200 	.word	0x007a1200
 8004a5c:	08009694 	.word	0x08009694
 8004a60:	080096a4 	.word	0x080096a4
 8004a64:	003d0900 	.word	0x003d0900

08004a68 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a6c:	4b02      	ldr	r3, [pc, #8]	; (8004a78 <HAL_RCC_GetHCLKFreq+0x10>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
}
 8004a70:	4618      	mov	r0, r3
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bc80      	pop	{r7}
 8004a76:	4770      	bx	lr
 8004a78:	20000000 	.word	0x20000000

08004a7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004a80:	f7ff fff2 	bl	8004a68 <HAL_RCC_GetHCLKFreq>
 8004a84:	4602      	mov	r2, r0
 8004a86:	4b05      	ldr	r3, [pc, #20]	; (8004a9c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	0a1b      	lsrs	r3, r3, #8
 8004a8c:	f003 0307 	and.w	r3, r3, #7
 8004a90:	4903      	ldr	r1, [pc, #12]	; (8004aa0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a92:	5ccb      	ldrb	r3, [r1, r3]
 8004a94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a98:	4618      	mov	r0, r3
 8004a9a:	bd80      	pop	{r7, pc}
 8004a9c:	40021000 	.word	0x40021000
 8004aa0:	0800968c 	.word	0x0800968c

08004aa4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004aa8:	f7ff ffde 	bl	8004a68 <HAL_RCC_GetHCLKFreq>
 8004aac:	4602      	mov	r2, r0
 8004aae:	4b05      	ldr	r3, [pc, #20]	; (8004ac4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	0adb      	lsrs	r3, r3, #11
 8004ab4:	f003 0307 	and.w	r3, r3, #7
 8004ab8:	4903      	ldr	r1, [pc, #12]	; (8004ac8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004aba:	5ccb      	ldrb	r3, [r1, r3]
 8004abc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	bd80      	pop	{r7, pc}
 8004ac4:	40021000 	.word	0x40021000
 8004ac8:	0800968c 	.word	0x0800968c

08004acc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004acc:	b480      	push	{r7}
 8004ace:	b085      	sub	sp, #20
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004ad4:	4b0a      	ldr	r3, [pc, #40]	; (8004b00 <RCC_Delay+0x34>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4a0a      	ldr	r2, [pc, #40]	; (8004b04 <RCC_Delay+0x38>)
 8004ada:	fba2 2303 	umull	r2, r3, r2, r3
 8004ade:	0a5b      	lsrs	r3, r3, #9
 8004ae0:	687a      	ldr	r2, [r7, #4]
 8004ae2:	fb02 f303 	mul.w	r3, r2, r3
 8004ae6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004ae8:	bf00      	nop
  }
  while (Delay --);
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	1e5a      	subs	r2, r3, #1
 8004aee:	60fa      	str	r2, [r7, #12]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d1f9      	bne.n	8004ae8 <RCC_Delay+0x1c>
}
 8004af4:	bf00      	nop
 8004af6:	bf00      	nop
 8004af8:	3714      	adds	r7, #20
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bc80      	pop	{r7}
 8004afe:	4770      	bx	lr
 8004b00:	20000000 	.word	0x20000000
 8004b04:	10624dd3 	.word	0x10624dd3

08004b08 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b082      	sub	sp, #8
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d101      	bne.n	8004b1a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004b16:	2301      	movs	r3, #1
 8004b18:	e041      	b.n	8004b9e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b20:	b2db      	uxtb	r3, r3
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d106      	bne.n	8004b34 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004b2e:	6878      	ldr	r0, [r7, #4]
 8004b30:	f7fd fcce 	bl	80024d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2202      	movs	r2, #2
 8004b38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681a      	ldr	r2, [r3, #0]
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	3304      	adds	r3, #4
 8004b44:	4619      	mov	r1, r3
 8004b46:	4610      	mov	r0, r2
 8004b48:	f000 f948 	bl	8004ddc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2201      	movs	r2, #1
 8004b50:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2201      	movs	r2, #1
 8004b58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2201      	movs	r2, #1
 8004b60:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2201      	movs	r2, #1
 8004b68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2201      	movs	r2, #1
 8004b70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2201      	movs	r2, #1
 8004b78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2201      	movs	r2, #1
 8004b80:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2201      	movs	r2, #1
 8004b88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2201      	movs	r2, #1
 8004b98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004b9c:	2300      	movs	r3, #0
}
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	3708      	adds	r7, #8
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bd80      	pop	{r7, pc}
	...

08004ba8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b085      	sub	sp, #20
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bb6:	b2db      	uxtb	r3, r3
 8004bb8:	2b01      	cmp	r3, #1
 8004bba:	d001      	beq.n	8004bc0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004bbc:	2301      	movs	r3, #1
 8004bbe:	e03a      	b.n	8004c36 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2202      	movs	r2, #2
 8004bc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	68da      	ldr	r2, [r3, #12]
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f042 0201 	orr.w	r2, r2, #1
 8004bd6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	4a18      	ldr	r2, [pc, #96]	; (8004c40 <HAL_TIM_Base_Start_IT+0x98>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d00e      	beq.n	8004c00 <HAL_TIM_Base_Start_IT+0x58>
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bea:	d009      	beq.n	8004c00 <HAL_TIM_Base_Start_IT+0x58>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4a14      	ldr	r2, [pc, #80]	; (8004c44 <HAL_TIM_Base_Start_IT+0x9c>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d004      	beq.n	8004c00 <HAL_TIM_Base_Start_IT+0x58>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4a13      	ldr	r2, [pc, #76]	; (8004c48 <HAL_TIM_Base_Start_IT+0xa0>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d111      	bne.n	8004c24 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	689b      	ldr	r3, [r3, #8]
 8004c06:	f003 0307 	and.w	r3, r3, #7
 8004c0a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	2b06      	cmp	r3, #6
 8004c10:	d010      	beq.n	8004c34 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	681a      	ldr	r2, [r3, #0]
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f042 0201 	orr.w	r2, r2, #1
 8004c20:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c22:	e007      	b.n	8004c34 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	681a      	ldr	r2, [r3, #0]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f042 0201 	orr.w	r2, r2, #1
 8004c32:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004c34:	2300      	movs	r3, #0
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	3714      	adds	r7, #20
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bc80      	pop	{r7}
 8004c3e:	4770      	bx	lr
 8004c40:	40012c00 	.word	0x40012c00
 8004c44:	40000400 	.word	0x40000400
 8004c48:	40000800 	.word	0x40000800

08004c4c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b084      	sub	sp, #16
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
 8004c54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c56:	2300      	movs	r3, #0
 8004c58:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c60:	2b01      	cmp	r3, #1
 8004c62:	d101      	bne.n	8004c68 <HAL_TIM_ConfigClockSource+0x1c>
 8004c64:	2302      	movs	r3, #2
 8004c66:	e0b4      	b.n	8004dd2 <HAL_TIM_ConfigClockSource+0x186>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2201      	movs	r2, #1
 8004c6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2202      	movs	r2, #2
 8004c74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	689b      	ldr	r3, [r3, #8]
 8004c7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004c86:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004c8e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	68ba      	ldr	r2, [r7, #8]
 8004c96:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ca0:	d03e      	beq.n	8004d20 <HAL_TIM_ConfigClockSource+0xd4>
 8004ca2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ca6:	f200 8087 	bhi.w	8004db8 <HAL_TIM_ConfigClockSource+0x16c>
 8004caa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cae:	f000 8086 	beq.w	8004dbe <HAL_TIM_ConfigClockSource+0x172>
 8004cb2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cb6:	d87f      	bhi.n	8004db8 <HAL_TIM_ConfigClockSource+0x16c>
 8004cb8:	2b70      	cmp	r3, #112	; 0x70
 8004cba:	d01a      	beq.n	8004cf2 <HAL_TIM_ConfigClockSource+0xa6>
 8004cbc:	2b70      	cmp	r3, #112	; 0x70
 8004cbe:	d87b      	bhi.n	8004db8 <HAL_TIM_ConfigClockSource+0x16c>
 8004cc0:	2b60      	cmp	r3, #96	; 0x60
 8004cc2:	d050      	beq.n	8004d66 <HAL_TIM_ConfigClockSource+0x11a>
 8004cc4:	2b60      	cmp	r3, #96	; 0x60
 8004cc6:	d877      	bhi.n	8004db8 <HAL_TIM_ConfigClockSource+0x16c>
 8004cc8:	2b50      	cmp	r3, #80	; 0x50
 8004cca:	d03c      	beq.n	8004d46 <HAL_TIM_ConfigClockSource+0xfa>
 8004ccc:	2b50      	cmp	r3, #80	; 0x50
 8004cce:	d873      	bhi.n	8004db8 <HAL_TIM_ConfigClockSource+0x16c>
 8004cd0:	2b40      	cmp	r3, #64	; 0x40
 8004cd2:	d058      	beq.n	8004d86 <HAL_TIM_ConfigClockSource+0x13a>
 8004cd4:	2b40      	cmp	r3, #64	; 0x40
 8004cd6:	d86f      	bhi.n	8004db8 <HAL_TIM_ConfigClockSource+0x16c>
 8004cd8:	2b30      	cmp	r3, #48	; 0x30
 8004cda:	d064      	beq.n	8004da6 <HAL_TIM_ConfigClockSource+0x15a>
 8004cdc:	2b30      	cmp	r3, #48	; 0x30
 8004cde:	d86b      	bhi.n	8004db8 <HAL_TIM_ConfigClockSource+0x16c>
 8004ce0:	2b20      	cmp	r3, #32
 8004ce2:	d060      	beq.n	8004da6 <HAL_TIM_ConfigClockSource+0x15a>
 8004ce4:	2b20      	cmp	r3, #32
 8004ce6:	d867      	bhi.n	8004db8 <HAL_TIM_ConfigClockSource+0x16c>
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d05c      	beq.n	8004da6 <HAL_TIM_ConfigClockSource+0x15a>
 8004cec:	2b10      	cmp	r3, #16
 8004cee:	d05a      	beq.n	8004da6 <HAL_TIM_ConfigClockSource+0x15a>
 8004cf0:	e062      	b.n	8004db8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d02:	f000 f950 	bl	8004fa6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	689b      	ldr	r3, [r3, #8]
 8004d0c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004d14:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	68ba      	ldr	r2, [r7, #8]
 8004d1c:	609a      	str	r2, [r3, #8]
      break;
 8004d1e:	e04f      	b.n	8004dc0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d30:	f000 f939 	bl	8004fa6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	689a      	ldr	r2, [r3, #8]
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004d42:	609a      	str	r2, [r3, #8]
      break;
 8004d44:	e03c      	b.n	8004dc0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d52:	461a      	mov	r2, r3
 8004d54:	f000 f8b0 	bl	8004eb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	2150      	movs	r1, #80	; 0x50
 8004d5e:	4618      	mov	r0, r3
 8004d60:	f000 f907 	bl	8004f72 <TIM_ITRx_SetConfig>
      break;
 8004d64:	e02c      	b.n	8004dc0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d72:	461a      	mov	r2, r3
 8004d74:	f000 f8ce 	bl	8004f14 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	2160      	movs	r1, #96	; 0x60
 8004d7e:	4618      	mov	r0, r3
 8004d80:	f000 f8f7 	bl	8004f72 <TIM_ITRx_SetConfig>
      break;
 8004d84:	e01c      	b.n	8004dc0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d92:	461a      	mov	r2, r3
 8004d94:	f000 f890 	bl	8004eb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	2140      	movs	r1, #64	; 0x40
 8004d9e:	4618      	mov	r0, r3
 8004da0:	f000 f8e7 	bl	8004f72 <TIM_ITRx_SetConfig>
      break;
 8004da4:	e00c      	b.n	8004dc0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681a      	ldr	r2, [r3, #0]
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4619      	mov	r1, r3
 8004db0:	4610      	mov	r0, r2
 8004db2:	f000 f8de 	bl	8004f72 <TIM_ITRx_SetConfig>
      break;
 8004db6:	e003      	b.n	8004dc0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004db8:	2301      	movs	r3, #1
 8004dba:	73fb      	strb	r3, [r7, #15]
      break;
 8004dbc:	e000      	b.n	8004dc0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004dbe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2201      	movs	r2, #1
 8004dc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004dd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	3710      	adds	r7, #16
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bd80      	pop	{r7, pc}
	...

08004ddc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	b085      	sub	sp, #20
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
 8004de4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	4a2f      	ldr	r2, [pc, #188]	; (8004eac <TIM_Base_SetConfig+0xd0>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d00b      	beq.n	8004e0c <TIM_Base_SetConfig+0x30>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004dfa:	d007      	beq.n	8004e0c <TIM_Base_SetConfig+0x30>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	4a2c      	ldr	r2, [pc, #176]	; (8004eb0 <TIM_Base_SetConfig+0xd4>)
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d003      	beq.n	8004e0c <TIM_Base_SetConfig+0x30>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	4a2b      	ldr	r2, [pc, #172]	; (8004eb4 <TIM_Base_SetConfig+0xd8>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d108      	bne.n	8004e1e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e12:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e14:	683b      	ldr	r3, [r7, #0]
 8004e16:	685b      	ldr	r3, [r3, #4]
 8004e18:	68fa      	ldr	r2, [r7, #12]
 8004e1a:	4313      	orrs	r3, r2
 8004e1c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	4a22      	ldr	r2, [pc, #136]	; (8004eac <TIM_Base_SetConfig+0xd0>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d00b      	beq.n	8004e3e <TIM_Base_SetConfig+0x62>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e2c:	d007      	beq.n	8004e3e <TIM_Base_SetConfig+0x62>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	4a1f      	ldr	r2, [pc, #124]	; (8004eb0 <TIM_Base_SetConfig+0xd4>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d003      	beq.n	8004e3e <TIM_Base_SetConfig+0x62>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	4a1e      	ldr	r2, [pc, #120]	; (8004eb4 <TIM_Base_SetConfig+0xd8>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d108      	bne.n	8004e50 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	68db      	ldr	r3, [r3, #12]
 8004e4a:	68fa      	ldr	r2, [r7, #12]
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	695b      	ldr	r3, [r3, #20]
 8004e5a:	4313      	orrs	r3, r2
 8004e5c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	68fa      	ldr	r2, [r7, #12]
 8004e62:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	689a      	ldr	r2, [r3, #8]
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	681a      	ldr	r2, [r3, #0]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	4a0d      	ldr	r2, [pc, #52]	; (8004eac <TIM_Base_SetConfig+0xd0>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d103      	bne.n	8004e84 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	691a      	ldr	r2, [r3, #16]
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2201      	movs	r2, #1
 8004e88:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	691b      	ldr	r3, [r3, #16]
 8004e8e:	f003 0301 	and.w	r3, r3, #1
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d005      	beq.n	8004ea2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	691b      	ldr	r3, [r3, #16]
 8004e9a:	f023 0201 	bic.w	r2, r3, #1
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	611a      	str	r2, [r3, #16]
  }
}
 8004ea2:	bf00      	nop
 8004ea4:	3714      	adds	r7, #20
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bc80      	pop	{r7}
 8004eaa:	4770      	bx	lr
 8004eac:	40012c00 	.word	0x40012c00
 8004eb0:	40000400 	.word	0x40000400
 8004eb4:	40000800 	.word	0x40000800

08004eb8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004eb8:	b480      	push	{r7}
 8004eba:	b087      	sub	sp, #28
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	60f8      	str	r0, [r7, #12]
 8004ec0:	60b9      	str	r1, [r7, #8]
 8004ec2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	6a1b      	ldr	r3, [r3, #32]
 8004ec8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	6a1b      	ldr	r3, [r3, #32]
 8004ece:	f023 0201 	bic.w	r2, r3, #1
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	699b      	ldr	r3, [r3, #24]
 8004eda:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004edc:	693b      	ldr	r3, [r7, #16]
 8004ede:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004ee2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	011b      	lsls	r3, r3, #4
 8004ee8:	693a      	ldr	r2, [r7, #16]
 8004eea:	4313      	orrs	r3, r2
 8004eec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	f023 030a 	bic.w	r3, r3, #10
 8004ef4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004ef6:	697a      	ldr	r2, [r7, #20]
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	4313      	orrs	r3, r2
 8004efc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	693a      	ldr	r2, [r7, #16]
 8004f02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	697a      	ldr	r2, [r7, #20]
 8004f08:	621a      	str	r2, [r3, #32]
}
 8004f0a:	bf00      	nop
 8004f0c:	371c      	adds	r7, #28
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bc80      	pop	{r7}
 8004f12:	4770      	bx	lr

08004f14 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f14:	b480      	push	{r7}
 8004f16:	b087      	sub	sp, #28
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	60f8      	str	r0, [r7, #12]
 8004f1c:	60b9      	str	r1, [r7, #8]
 8004f1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	6a1b      	ldr	r3, [r3, #32]
 8004f24:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	6a1b      	ldr	r3, [r3, #32]
 8004f2a:	f023 0210 	bic.w	r2, r3, #16
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	699b      	ldr	r3, [r3, #24]
 8004f36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f38:	693b      	ldr	r3, [r7, #16]
 8004f3a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004f3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	031b      	lsls	r3, r3, #12
 8004f44:	693a      	ldr	r2, [r7, #16]
 8004f46:	4313      	orrs	r3, r2
 8004f48:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f4a:	697b      	ldr	r3, [r7, #20]
 8004f4c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004f50:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	011b      	lsls	r3, r3, #4
 8004f56:	697a      	ldr	r2, [r7, #20]
 8004f58:	4313      	orrs	r3, r2
 8004f5a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	693a      	ldr	r2, [r7, #16]
 8004f60:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	697a      	ldr	r2, [r7, #20]
 8004f66:	621a      	str	r2, [r3, #32]
}
 8004f68:	bf00      	nop
 8004f6a:	371c      	adds	r7, #28
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	bc80      	pop	{r7}
 8004f70:	4770      	bx	lr

08004f72 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004f72:	b480      	push	{r7}
 8004f74:	b085      	sub	sp, #20
 8004f76:	af00      	add	r7, sp, #0
 8004f78:	6078      	str	r0, [r7, #4]
 8004f7a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	689b      	ldr	r3, [r3, #8]
 8004f80:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f88:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f8a:	683a      	ldr	r2, [r7, #0]
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	f043 0307 	orr.w	r3, r3, #7
 8004f94:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	68fa      	ldr	r2, [r7, #12]
 8004f9a:	609a      	str	r2, [r3, #8]
}
 8004f9c:	bf00      	nop
 8004f9e:	3714      	adds	r7, #20
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	bc80      	pop	{r7}
 8004fa4:	4770      	bx	lr

08004fa6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004fa6:	b480      	push	{r7}
 8004fa8:	b087      	sub	sp, #28
 8004faa:	af00      	add	r7, sp, #0
 8004fac:	60f8      	str	r0, [r7, #12]
 8004fae:	60b9      	str	r1, [r7, #8]
 8004fb0:	607a      	str	r2, [r7, #4]
 8004fb2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	689b      	ldr	r3, [r3, #8]
 8004fb8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004fba:	697b      	ldr	r3, [r7, #20]
 8004fbc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004fc0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	021a      	lsls	r2, r3, #8
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	431a      	orrs	r2, r3
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	4313      	orrs	r3, r2
 8004fce:	697a      	ldr	r2, [r7, #20]
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	697a      	ldr	r2, [r7, #20]
 8004fd8:	609a      	str	r2, [r3, #8]
}
 8004fda:	bf00      	nop
 8004fdc:	371c      	adds	r7, #28
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	bc80      	pop	{r7}
 8004fe2:	4770      	bx	lr

08004fe4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b085      	sub	sp, #20
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
 8004fec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ff4:	2b01      	cmp	r3, #1
 8004ff6:	d101      	bne.n	8004ffc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ff8:	2302      	movs	r3, #2
 8004ffa:	e046      	b.n	800508a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2201      	movs	r2, #1
 8005000:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2202      	movs	r2, #2
 8005008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	685b      	ldr	r3, [r3, #4]
 8005012:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	689b      	ldr	r3, [r3, #8]
 800501a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005022:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	68fa      	ldr	r2, [r7, #12]
 800502a:	4313      	orrs	r3, r2
 800502c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	68fa      	ldr	r2, [r7, #12]
 8005034:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a16      	ldr	r2, [pc, #88]	; (8005094 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d00e      	beq.n	800505e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005048:	d009      	beq.n	800505e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a12      	ldr	r2, [pc, #72]	; (8005098 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d004      	beq.n	800505e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a10      	ldr	r2, [pc, #64]	; (800509c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d10c      	bne.n	8005078 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005064:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	68ba      	ldr	r2, [r7, #8]
 800506c:	4313      	orrs	r3, r2
 800506e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	68ba      	ldr	r2, [r7, #8]
 8005076:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2201      	movs	r2, #1
 800507c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2200      	movs	r2, #0
 8005084:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005088:	2300      	movs	r3, #0
}
 800508a:	4618      	mov	r0, r3
 800508c:	3714      	adds	r7, #20
 800508e:	46bd      	mov	sp, r7
 8005090:	bc80      	pop	{r7}
 8005092:	4770      	bx	lr
 8005094:	40012c00 	.word	0x40012c00
 8005098:	40000400 	.word	0x40000400
 800509c:	40000800 	.word	0x40000800

080050a0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b082      	sub	sp, #8
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d101      	bne.n	80050b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80050ae:	2301      	movs	r3, #1
 80050b0:	e042      	b.n	8005138 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80050b8:	b2db      	uxtb	r3, r3
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d106      	bne.n	80050cc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2200      	movs	r2, #0
 80050c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050c6:	6878      	ldr	r0, [r7, #4]
 80050c8:	f7fd fa1e 	bl	8002508 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2224      	movs	r2, #36	; 0x24
 80050d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	68da      	ldr	r2, [r3, #12]
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80050e2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80050e4:	6878      	ldr	r0, [r7, #4]
 80050e6:	f000 f82b 	bl	8005140 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	691a      	ldr	r2, [r3, #16]
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80050f8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	695a      	ldr	r2, [r3, #20]
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005108:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	68da      	ldr	r2, [r3, #12]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005118:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2200      	movs	r2, #0
 800511e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2220      	movs	r2, #32
 8005124:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2220      	movs	r2, #32
 800512c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2200      	movs	r2, #0
 8005134:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005136:	2300      	movs	r3, #0
}
 8005138:	4618      	mov	r0, r3
 800513a:	3708      	adds	r7, #8
 800513c:	46bd      	mov	sp, r7
 800513e:	bd80      	pop	{r7, pc}

08005140 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b084      	sub	sp, #16
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	691b      	ldr	r3, [r3, #16]
 800514e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	68da      	ldr	r2, [r3, #12]
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	430a      	orrs	r2, r1
 800515c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	689a      	ldr	r2, [r3, #8]
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	691b      	ldr	r3, [r3, #16]
 8005166:	431a      	orrs	r2, r3
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	695b      	ldr	r3, [r3, #20]
 800516c:	4313      	orrs	r3, r2
 800516e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	68db      	ldr	r3, [r3, #12]
 8005176:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800517a:	f023 030c 	bic.w	r3, r3, #12
 800517e:	687a      	ldr	r2, [r7, #4]
 8005180:	6812      	ldr	r2, [r2, #0]
 8005182:	68b9      	ldr	r1, [r7, #8]
 8005184:	430b      	orrs	r3, r1
 8005186:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	695b      	ldr	r3, [r3, #20]
 800518e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	699a      	ldr	r2, [r3, #24]
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	430a      	orrs	r2, r1
 800519c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4a2c      	ldr	r2, [pc, #176]	; (8005254 <UART_SetConfig+0x114>)
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d103      	bne.n	80051b0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80051a8:	f7ff fc7c 	bl	8004aa4 <HAL_RCC_GetPCLK2Freq>
 80051ac:	60f8      	str	r0, [r7, #12]
 80051ae:	e002      	b.n	80051b6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80051b0:	f7ff fc64 	bl	8004a7c <HAL_RCC_GetPCLK1Freq>
 80051b4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80051b6:	68fa      	ldr	r2, [r7, #12]
 80051b8:	4613      	mov	r3, r2
 80051ba:	009b      	lsls	r3, r3, #2
 80051bc:	4413      	add	r3, r2
 80051be:	009a      	lsls	r2, r3, #2
 80051c0:	441a      	add	r2, r3
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	685b      	ldr	r3, [r3, #4]
 80051c6:	009b      	lsls	r3, r3, #2
 80051c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80051cc:	4a22      	ldr	r2, [pc, #136]	; (8005258 <UART_SetConfig+0x118>)
 80051ce:	fba2 2303 	umull	r2, r3, r2, r3
 80051d2:	095b      	lsrs	r3, r3, #5
 80051d4:	0119      	lsls	r1, r3, #4
 80051d6:	68fa      	ldr	r2, [r7, #12]
 80051d8:	4613      	mov	r3, r2
 80051da:	009b      	lsls	r3, r3, #2
 80051dc:	4413      	add	r3, r2
 80051de:	009a      	lsls	r2, r3, #2
 80051e0:	441a      	add	r2, r3
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	009b      	lsls	r3, r3, #2
 80051e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80051ec:	4b1a      	ldr	r3, [pc, #104]	; (8005258 <UART_SetConfig+0x118>)
 80051ee:	fba3 0302 	umull	r0, r3, r3, r2
 80051f2:	095b      	lsrs	r3, r3, #5
 80051f4:	2064      	movs	r0, #100	; 0x64
 80051f6:	fb00 f303 	mul.w	r3, r0, r3
 80051fa:	1ad3      	subs	r3, r2, r3
 80051fc:	011b      	lsls	r3, r3, #4
 80051fe:	3332      	adds	r3, #50	; 0x32
 8005200:	4a15      	ldr	r2, [pc, #84]	; (8005258 <UART_SetConfig+0x118>)
 8005202:	fba2 2303 	umull	r2, r3, r2, r3
 8005206:	095b      	lsrs	r3, r3, #5
 8005208:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800520c:	4419      	add	r1, r3
 800520e:	68fa      	ldr	r2, [r7, #12]
 8005210:	4613      	mov	r3, r2
 8005212:	009b      	lsls	r3, r3, #2
 8005214:	4413      	add	r3, r2
 8005216:	009a      	lsls	r2, r3, #2
 8005218:	441a      	add	r2, r3
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	685b      	ldr	r3, [r3, #4]
 800521e:	009b      	lsls	r3, r3, #2
 8005220:	fbb2 f2f3 	udiv	r2, r2, r3
 8005224:	4b0c      	ldr	r3, [pc, #48]	; (8005258 <UART_SetConfig+0x118>)
 8005226:	fba3 0302 	umull	r0, r3, r3, r2
 800522a:	095b      	lsrs	r3, r3, #5
 800522c:	2064      	movs	r0, #100	; 0x64
 800522e:	fb00 f303 	mul.w	r3, r0, r3
 8005232:	1ad3      	subs	r3, r2, r3
 8005234:	011b      	lsls	r3, r3, #4
 8005236:	3332      	adds	r3, #50	; 0x32
 8005238:	4a07      	ldr	r2, [pc, #28]	; (8005258 <UART_SetConfig+0x118>)
 800523a:	fba2 2303 	umull	r2, r3, r2, r3
 800523e:	095b      	lsrs	r3, r3, #5
 8005240:	f003 020f 	and.w	r2, r3, #15
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	440a      	add	r2, r1
 800524a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800524c:	bf00      	nop
 800524e:	3710      	adds	r7, #16
 8005250:	46bd      	mov	sp, r7
 8005252:	bd80      	pop	{r7, pc}
 8005254:	40013800 	.word	0x40013800
 8005258:	51eb851f 	.word	0x51eb851f

0800525c <__cvt>:
 800525c:	2b00      	cmp	r3, #0
 800525e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005262:	461f      	mov	r7, r3
 8005264:	bfbb      	ittet	lt
 8005266:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800526a:	461f      	movlt	r7, r3
 800526c:	2300      	movge	r3, #0
 800526e:	232d      	movlt	r3, #45	; 0x2d
 8005270:	b088      	sub	sp, #32
 8005272:	4614      	mov	r4, r2
 8005274:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005276:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8005278:	7013      	strb	r3, [r2, #0]
 800527a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800527c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8005280:	f023 0820 	bic.w	r8, r3, #32
 8005284:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005288:	d005      	beq.n	8005296 <__cvt+0x3a>
 800528a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800528e:	d100      	bne.n	8005292 <__cvt+0x36>
 8005290:	3501      	adds	r5, #1
 8005292:	2302      	movs	r3, #2
 8005294:	e000      	b.n	8005298 <__cvt+0x3c>
 8005296:	2303      	movs	r3, #3
 8005298:	aa07      	add	r2, sp, #28
 800529a:	9204      	str	r2, [sp, #16]
 800529c:	aa06      	add	r2, sp, #24
 800529e:	e9cd a202 	strd	sl, r2, [sp, #8]
 80052a2:	e9cd 3500 	strd	r3, r5, [sp]
 80052a6:	4622      	mov	r2, r4
 80052a8:	463b      	mov	r3, r7
 80052aa:	f000 fe61 	bl	8005f70 <_dtoa_r>
 80052ae:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80052b2:	4606      	mov	r6, r0
 80052b4:	d102      	bne.n	80052bc <__cvt+0x60>
 80052b6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80052b8:	07db      	lsls	r3, r3, #31
 80052ba:	d522      	bpl.n	8005302 <__cvt+0xa6>
 80052bc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80052c0:	eb06 0905 	add.w	r9, r6, r5
 80052c4:	d110      	bne.n	80052e8 <__cvt+0x8c>
 80052c6:	7833      	ldrb	r3, [r6, #0]
 80052c8:	2b30      	cmp	r3, #48	; 0x30
 80052ca:	d10a      	bne.n	80052e2 <__cvt+0x86>
 80052cc:	2200      	movs	r2, #0
 80052ce:	2300      	movs	r3, #0
 80052d0:	4620      	mov	r0, r4
 80052d2:	4639      	mov	r1, r7
 80052d4:	f7fb fb68 	bl	80009a8 <__aeabi_dcmpeq>
 80052d8:	b918      	cbnz	r0, 80052e2 <__cvt+0x86>
 80052da:	f1c5 0501 	rsb	r5, r5, #1
 80052de:	f8ca 5000 	str.w	r5, [sl]
 80052e2:	f8da 3000 	ldr.w	r3, [sl]
 80052e6:	4499      	add	r9, r3
 80052e8:	2200      	movs	r2, #0
 80052ea:	2300      	movs	r3, #0
 80052ec:	4620      	mov	r0, r4
 80052ee:	4639      	mov	r1, r7
 80052f0:	f7fb fb5a 	bl	80009a8 <__aeabi_dcmpeq>
 80052f4:	b108      	cbz	r0, 80052fa <__cvt+0x9e>
 80052f6:	f8cd 901c 	str.w	r9, [sp, #28]
 80052fa:	2230      	movs	r2, #48	; 0x30
 80052fc:	9b07      	ldr	r3, [sp, #28]
 80052fe:	454b      	cmp	r3, r9
 8005300:	d307      	bcc.n	8005312 <__cvt+0xb6>
 8005302:	4630      	mov	r0, r6
 8005304:	9b07      	ldr	r3, [sp, #28]
 8005306:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005308:	1b9b      	subs	r3, r3, r6
 800530a:	6013      	str	r3, [r2, #0]
 800530c:	b008      	add	sp, #32
 800530e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005312:	1c59      	adds	r1, r3, #1
 8005314:	9107      	str	r1, [sp, #28]
 8005316:	701a      	strb	r2, [r3, #0]
 8005318:	e7f0      	b.n	80052fc <__cvt+0xa0>

0800531a <__exponent>:
 800531a:	4603      	mov	r3, r0
 800531c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800531e:	2900      	cmp	r1, #0
 8005320:	f803 2b02 	strb.w	r2, [r3], #2
 8005324:	bfb6      	itet	lt
 8005326:	222d      	movlt	r2, #45	; 0x2d
 8005328:	222b      	movge	r2, #43	; 0x2b
 800532a:	4249      	neglt	r1, r1
 800532c:	2909      	cmp	r1, #9
 800532e:	7042      	strb	r2, [r0, #1]
 8005330:	dd2a      	ble.n	8005388 <__exponent+0x6e>
 8005332:	f10d 0207 	add.w	r2, sp, #7
 8005336:	4617      	mov	r7, r2
 8005338:	260a      	movs	r6, #10
 800533a:	fb91 f5f6 	sdiv	r5, r1, r6
 800533e:	4694      	mov	ip, r2
 8005340:	fb06 1415 	mls	r4, r6, r5, r1
 8005344:	3430      	adds	r4, #48	; 0x30
 8005346:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800534a:	460c      	mov	r4, r1
 800534c:	2c63      	cmp	r4, #99	; 0x63
 800534e:	4629      	mov	r1, r5
 8005350:	f102 32ff 	add.w	r2, r2, #4294967295
 8005354:	dcf1      	bgt.n	800533a <__exponent+0x20>
 8005356:	3130      	adds	r1, #48	; 0x30
 8005358:	f1ac 0402 	sub.w	r4, ip, #2
 800535c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005360:	4622      	mov	r2, r4
 8005362:	1c41      	adds	r1, r0, #1
 8005364:	42ba      	cmp	r2, r7
 8005366:	d30a      	bcc.n	800537e <__exponent+0x64>
 8005368:	f10d 0209 	add.w	r2, sp, #9
 800536c:	eba2 020c 	sub.w	r2, r2, ip
 8005370:	42bc      	cmp	r4, r7
 8005372:	bf88      	it	hi
 8005374:	2200      	movhi	r2, #0
 8005376:	4413      	add	r3, r2
 8005378:	1a18      	subs	r0, r3, r0
 800537a:	b003      	add	sp, #12
 800537c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800537e:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005382:	f801 5f01 	strb.w	r5, [r1, #1]!
 8005386:	e7ed      	b.n	8005364 <__exponent+0x4a>
 8005388:	2330      	movs	r3, #48	; 0x30
 800538a:	3130      	adds	r1, #48	; 0x30
 800538c:	7083      	strb	r3, [r0, #2]
 800538e:	70c1      	strb	r1, [r0, #3]
 8005390:	1d03      	adds	r3, r0, #4
 8005392:	e7f1      	b.n	8005378 <__exponent+0x5e>

08005394 <_printf_float>:
 8005394:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005398:	b091      	sub	sp, #68	; 0x44
 800539a:	460c      	mov	r4, r1
 800539c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80053a0:	4616      	mov	r6, r2
 80053a2:	461f      	mov	r7, r3
 80053a4:	4605      	mov	r5, r0
 80053a6:	f000 fcd3 	bl	8005d50 <_localeconv_r>
 80053aa:	6803      	ldr	r3, [r0, #0]
 80053ac:	4618      	mov	r0, r3
 80053ae:	9309      	str	r3, [sp, #36]	; 0x24
 80053b0:	f7fa fece 	bl	8000150 <strlen>
 80053b4:	2300      	movs	r3, #0
 80053b6:	930e      	str	r3, [sp, #56]	; 0x38
 80053b8:	f8d8 3000 	ldr.w	r3, [r8]
 80053bc:	900a      	str	r0, [sp, #40]	; 0x28
 80053be:	3307      	adds	r3, #7
 80053c0:	f023 0307 	bic.w	r3, r3, #7
 80053c4:	f103 0208 	add.w	r2, r3, #8
 80053c8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80053cc:	f8d4 b000 	ldr.w	fp, [r4]
 80053d0:	f8c8 2000 	str.w	r2, [r8]
 80053d4:	e9d3 a800 	ldrd	sl, r8, [r3]
 80053d8:	4652      	mov	r2, sl
 80053da:	4643      	mov	r3, r8
 80053dc:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80053e0:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 80053e4:	930b      	str	r3, [sp, #44]	; 0x2c
 80053e6:	f04f 32ff 	mov.w	r2, #4294967295
 80053ea:	4650      	mov	r0, sl
 80053ec:	4b9c      	ldr	r3, [pc, #624]	; (8005660 <_printf_float+0x2cc>)
 80053ee:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80053f0:	f7fb fb0c 	bl	8000a0c <__aeabi_dcmpun>
 80053f4:	bb70      	cbnz	r0, 8005454 <_printf_float+0xc0>
 80053f6:	f04f 32ff 	mov.w	r2, #4294967295
 80053fa:	4650      	mov	r0, sl
 80053fc:	4b98      	ldr	r3, [pc, #608]	; (8005660 <_printf_float+0x2cc>)
 80053fe:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005400:	f7fb fae6 	bl	80009d0 <__aeabi_dcmple>
 8005404:	bb30      	cbnz	r0, 8005454 <_printf_float+0xc0>
 8005406:	2200      	movs	r2, #0
 8005408:	2300      	movs	r3, #0
 800540a:	4650      	mov	r0, sl
 800540c:	4641      	mov	r1, r8
 800540e:	f7fb fad5 	bl	80009bc <__aeabi_dcmplt>
 8005412:	b110      	cbz	r0, 800541a <_printf_float+0x86>
 8005414:	232d      	movs	r3, #45	; 0x2d
 8005416:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800541a:	4a92      	ldr	r2, [pc, #584]	; (8005664 <_printf_float+0x2d0>)
 800541c:	4b92      	ldr	r3, [pc, #584]	; (8005668 <_printf_float+0x2d4>)
 800541e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8005422:	bf94      	ite	ls
 8005424:	4690      	movls	r8, r2
 8005426:	4698      	movhi	r8, r3
 8005428:	2303      	movs	r3, #3
 800542a:	f04f 0a00 	mov.w	sl, #0
 800542e:	6123      	str	r3, [r4, #16]
 8005430:	f02b 0304 	bic.w	r3, fp, #4
 8005434:	6023      	str	r3, [r4, #0]
 8005436:	4633      	mov	r3, r6
 8005438:	4621      	mov	r1, r4
 800543a:	4628      	mov	r0, r5
 800543c:	9700      	str	r7, [sp, #0]
 800543e:	aa0f      	add	r2, sp, #60	; 0x3c
 8005440:	f000 f9d6 	bl	80057f0 <_printf_common>
 8005444:	3001      	adds	r0, #1
 8005446:	f040 8090 	bne.w	800556a <_printf_float+0x1d6>
 800544a:	f04f 30ff 	mov.w	r0, #4294967295
 800544e:	b011      	add	sp, #68	; 0x44
 8005450:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005454:	4652      	mov	r2, sl
 8005456:	4643      	mov	r3, r8
 8005458:	4650      	mov	r0, sl
 800545a:	4641      	mov	r1, r8
 800545c:	f7fb fad6 	bl	8000a0c <__aeabi_dcmpun>
 8005460:	b148      	cbz	r0, 8005476 <_printf_float+0xe2>
 8005462:	f1b8 0f00 	cmp.w	r8, #0
 8005466:	bfb8      	it	lt
 8005468:	232d      	movlt	r3, #45	; 0x2d
 800546a:	4a80      	ldr	r2, [pc, #512]	; (800566c <_printf_float+0x2d8>)
 800546c:	bfb8      	it	lt
 800546e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005472:	4b7f      	ldr	r3, [pc, #508]	; (8005670 <_printf_float+0x2dc>)
 8005474:	e7d3      	b.n	800541e <_printf_float+0x8a>
 8005476:	6863      	ldr	r3, [r4, #4]
 8005478:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800547c:	1c5a      	adds	r2, r3, #1
 800547e:	d142      	bne.n	8005506 <_printf_float+0x172>
 8005480:	2306      	movs	r3, #6
 8005482:	6063      	str	r3, [r4, #4]
 8005484:	2200      	movs	r2, #0
 8005486:	9206      	str	r2, [sp, #24]
 8005488:	aa0e      	add	r2, sp, #56	; 0x38
 800548a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800548e:	aa0d      	add	r2, sp, #52	; 0x34
 8005490:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8005494:	9203      	str	r2, [sp, #12]
 8005496:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800549a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800549e:	6023      	str	r3, [r4, #0]
 80054a0:	6863      	ldr	r3, [r4, #4]
 80054a2:	4652      	mov	r2, sl
 80054a4:	9300      	str	r3, [sp, #0]
 80054a6:	4628      	mov	r0, r5
 80054a8:	4643      	mov	r3, r8
 80054aa:	910b      	str	r1, [sp, #44]	; 0x2c
 80054ac:	f7ff fed6 	bl	800525c <__cvt>
 80054b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80054b2:	4680      	mov	r8, r0
 80054b4:	2947      	cmp	r1, #71	; 0x47
 80054b6:	990d      	ldr	r1, [sp, #52]	; 0x34
 80054b8:	d108      	bne.n	80054cc <_printf_float+0x138>
 80054ba:	1cc8      	adds	r0, r1, #3
 80054bc:	db02      	blt.n	80054c4 <_printf_float+0x130>
 80054be:	6863      	ldr	r3, [r4, #4]
 80054c0:	4299      	cmp	r1, r3
 80054c2:	dd40      	ble.n	8005546 <_printf_float+0x1b2>
 80054c4:	f1a9 0902 	sub.w	r9, r9, #2
 80054c8:	fa5f f989 	uxtb.w	r9, r9
 80054cc:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80054d0:	d81f      	bhi.n	8005512 <_printf_float+0x17e>
 80054d2:	464a      	mov	r2, r9
 80054d4:	3901      	subs	r1, #1
 80054d6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80054da:	910d      	str	r1, [sp, #52]	; 0x34
 80054dc:	f7ff ff1d 	bl	800531a <__exponent>
 80054e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80054e2:	4682      	mov	sl, r0
 80054e4:	1813      	adds	r3, r2, r0
 80054e6:	2a01      	cmp	r2, #1
 80054e8:	6123      	str	r3, [r4, #16]
 80054ea:	dc02      	bgt.n	80054f2 <_printf_float+0x15e>
 80054ec:	6822      	ldr	r2, [r4, #0]
 80054ee:	07d2      	lsls	r2, r2, #31
 80054f0:	d501      	bpl.n	80054f6 <_printf_float+0x162>
 80054f2:	3301      	adds	r3, #1
 80054f4:	6123      	str	r3, [r4, #16]
 80054f6:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d09b      	beq.n	8005436 <_printf_float+0xa2>
 80054fe:	232d      	movs	r3, #45	; 0x2d
 8005500:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005504:	e797      	b.n	8005436 <_printf_float+0xa2>
 8005506:	2947      	cmp	r1, #71	; 0x47
 8005508:	d1bc      	bne.n	8005484 <_printf_float+0xf0>
 800550a:	2b00      	cmp	r3, #0
 800550c:	d1ba      	bne.n	8005484 <_printf_float+0xf0>
 800550e:	2301      	movs	r3, #1
 8005510:	e7b7      	b.n	8005482 <_printf_float+0xee>
 8005512:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8005516:	d118      	bne.n	800554a <_printf_float+0x1b6>
 8005518:	2900      	cmp	r1, #0
 800551a:	6863      	ldr	r3, [r4, #4]
 800551c:	dd0b      	ble.n	8005536 <_printf_float+0x1a2>
 800551e:	6121      	str	r1, [r4, #16]
 8005520:	b913      	cbnz	r3, 8005528 <_printf_float+0x194>
 8005522:	6822      	ldr	r2, [r4, #0]
 8005524:	07d0      	lsls	r0, r2, #31
 8005526:	d502      	bpl.n	800552e <_printf_float+0x19a>
 8005528:	3301      	adds	r3, #1
 800552a:	440b      	add	r3, r1
 800552c:	6123      	str	r3, [r4, #16]
 800552e:	f04f 0a00 	mov.w	sl, #0
 8005532:	65a1      	str	r1, [r4, #88]	; 0x58
 8005534:	e7df      	b.n	80054f6 <_printf_float+0x162>
 8005536:	b913      	cbnz	r3, 800553e <_printf_float+0x1aa>
 8005538:	6822      	ldr	r2, [r4, #0]
 800553a:	07d2      	lsls	r2, r2, #31
 800553c:	d501      	bpl.n	8005542 <_printf_float+0x1ae>
 800553e:	3302      	adds	r3, #2
 8005540:	e7f4      	b.n	800552c <_printf_float+0x198>
 8005542:	2301      	movs	r3, #1
 8005544:	e7f2      	b.n	800552c <_printf_float+0x198>
 8005546:	f04f 0967 	mov.w	r9, #103	; 0x67
 800554a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800554c:	4299      	cmp	r1, r3
 800554e:	db05      	blt.n	800555c <_printf_float+0x1c8>
 8005550:	6823      	ldr	r3, [r4, #0]
 8005552:	6121      	str	r1, [r4, #16]
 8005554:	07d8      	lsls	r0, r3, #31
 8005556:	d5ea      	bpl.n	800552e <_printf_float+0x19a>
 8005558:	1c4b      	adds	r3, r1, #1
 800555a:	e7e7      	b.n	800552c <_printf_float+0x198>
 800555c:	2900      	cmp	r1, #0
 800555e:	bfcc      	ite	gt
 8005560:	2201      	movgt	r2, #1
 8005562:	f1c1 0202 	rsble	r2, r1, #2
 8005566:	4413      	add	r3, r2
 8005568:	e7e0      	b.n	800552c <_printf_float+0x198>
 800556a:	6823      	ldr	r3, [r4, #0]
 800556c:	055a      	lsls	r2, r3, #21
 800556e:	d407      	bmi.n	8005580 <_printf_float+0x1ec>
 8005570:	6923      	ldr	r3, [r4, #16]
 8005572:	4642      	mov	r2, r8
 8005574:	4631      	mov	r1, r6
 8005576:	4628      	mov	r0, r5
 8005578:	47b8      	blx	r7
 800557a:	3001      	adds	r0, #1
 800557c:	d12b      	bne.n	80055d6 <_printf_float+0x242>
 800557e:	e764      	b.n	800544a <_printf_float+0xb6>
 8005580:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005584:	f240 80dd 	bls.w	8005742 <_printf_float+0x3ae>
 8005588:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800558c:	2200      	movs	r2, #0
 800558e:	2300      	movs	r3, #0
 8005590:	f7fb fa0a 	bl	80009a8 <__aeabi_dcmpeq>
 8005594:	2800      	cmp	r0, #0
 8005596:	d033      	beq.n	8005600 <_printf_float+0x26c>
 8005598:	2301      	movs	r3, #1
 800559a:	4631      	mov	r1, r6
 800559c:	4628      	mov	r0, r5
 800559e:	4a35      	ldr	r2, [pc, #212]	; (8005674 <_printf_float+0x2e0>)
 80055a0:	47b8      	blx	r7
 80055a2:	3001      	adds	r0, #1
 80055a4:	f43f af51 	beq.w	800544a <_printf_float+0xb6>
 80055a8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80055ac:	429a      	cmp	r2, r3
 80055ae:	db02      	blt.n	80055b6 <_printf_float+0x222>
 80055b0:	6823      	ldr	r3, [r4, #0]
 80055b2:	07d8      	lsls	r0, r3, #31
 80055b4:	d50f      	bpl.n	80055d6 <_printf_float+0x242>
 80055b6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80055ba:	4631      	mov	r1, r6
 80055bc:	4628      	mov	r0, r5
 80055be:	47b8      	blx	r7
 80055c0:	3001      	adds	r0, #1
 80055c2:	f43f af42 	beq.w	800544a <_printf_float+0xb6>
 80055c6:	f04f 0800 	mov.w	r8, #0
 80055ca:	f104 091a 	add.w	r9, r4, #26
 80055ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80055d0:	3b01      	subs	r3, #1
 80055d2:	4543      	cmp	r3, r8
 80055d4:	dc09      	bgt.n	80055ea <_printf_float+0x256>
 80055d6:	6823      	ldr	r3, [r4, #0]
 80055d8:	079b      	lsls	r3, r3, #30
 80055da:	f100 8104 	bmi.w	80057e6 <_printf_float+0x452>
 80055de:	68e0      	ldr	r0, [r4, #12]
 80055e0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80055e2:	4298      	cmp	r0, r3
 80055e4:	bfb8      	it	lt
 80055e6:	4618      	movlt	r0, r3
 80055e8:	e731      	b.n	800544e <_printf_float+0xba>
 80055ea:	2301      	movs	r3, #1
 80055ec:	464a      	mov	r2, r9
 80055ee:	4631      	mov	r1, r6
 80055f0:	4628      	mov	r0, r5
 80055f2:	47b8      	blx	r7
 80055f4:	3001      	adds	r0, #1
 80055f6:	f43f af28 	beq.w	800544a <_printf_float+0xb6>
 80055fa:	f108 0801 	add.w	r8, r8, #1
 80055fe:	e7e6      	b.n	80055ce <_printf_float+0x23a>
 8005600:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005602:	2b00      	cmp	r3, #0
 8005604:	dc38      	bgt.n	8005678 <_printf_float+0x2e4>
 8005606:	2301      	movs	r3, #1
 8005608:	4631      	mov	r1, r6
 800560a:	4628      	mov	r0, r5
 800560c:	4a19      	ldr	r2, [pc, #100]	; (8005674 <_printf_float+0x2e0>)
 800560e:	47b8      	blx	r7
 8005610:	3001      	adds	r0, #1
 8005612:	f43f af1a 	beq.w	800544a <_printf_float+0xb6>
 8005616:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800561a:	4313      	orrs	r3, r2
 800561c:	d102      	bne.n	8005624 <_printf_float+0x290>
 800561e:	6823      	ldr	r3, [r4, #0]
 8005620:	07d9      	lsls	r1, r3, #31
 8005622:	d5d8      	bpl.n	80055d6 <_printf_float+0x242>
 8005624:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005628:	4631      	mov	r1, r6
 800562a:	4628      	mov	r0, r5
 800562c:	47b8      	blx	r7
 800562e:	3001      	adds	r0, #1
 8005630:	f43f af0b 	beq.w	800544a <_printf_float+0xb6>
 8005634:	f04f 0900 	mov.w	r9, #0
 8005638:	f104 0a1a 	add.w	sl, r4, #26
 800563c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800563e:	425b      	negs	r3, r3
 8005640:	454b      	cmp	r3, r9
 8005642:	dc01      	bgt.n	8005648 <_printf_float+0x2b4>
 8005644:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005646:	e794      	b.n	8005572 <_printf_float+0x1de>
 8005648:	2301      	movs	r3, #1
 800564a:	4652      	mov	r2, sl
 800564c:	4631      	mov	r1, r6
 800564e:	4628      	mov	r0, r5
 8005650:	47b8      	blx	r7
 8005652:	3001      	adds	r0, #1
 8005654:	f43f aef9 	beq.w	800544a <_printf_float+0xb6>
 8005658:	f109 0901 	add.w	r9, r9, #1
 800565c:	e7ee      	b.n	800563c <_printf_float+0x2a8>
 800565e:	bf00      	nop
 8005660:	7fefffff 	.word	0x7fefffff
 8005664:	080096a6 	.word	0x080096a6
 8005668:	080096aa 	.word	0x080096aa
 800566c:	080096ae 	.word	0x080096ae
 8005670:	080096b2 	.word	0x080096b2
 8005674:	080096b6 	.word	0x080096b6
 8005678:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800567a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800567c:	429a      	cmp	r2, r3
 800567e:	bfa8      	it	ge
 8005680:	461a      	movge	r2, r3
 8005682:	2a00      	cmp	r2, #0
 8005684:	4691      	mov	r9, r2
 8005686:	dc37      	bgt.n	80056f8 <_printf_float+0x364>
 8005688:	f04f 0b00 	mov.w	fp, #0
 800568c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005690:	f104 021a 	add.w	r2, r4, #26
 8005694:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8005698:	ebaa 0309 	sub.w	r3, sl, r9
 800569c:	455b      	cmp	r3, fp
 800569e:	dc33      	bgt.n	8005708 <_printf_float+0x374>
 80056a0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80056a4:	429a      	cmp	r2, r3
 80056a6:	db3b      	blt.n	8005720 <_printf_float+0x38c>
 80056a8:	6823      	ldr	r3, [r4, #0]
 80056aa:	07da      	lsls	r2, r3, #31
 80056ac:	d438      	bmi.n	8005720 <_printf_float+0x38c>
 80056ae:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80056b2:	eba2 0903 	sub.w	r9, r2, r3
 80056b6:	eba2 020a 	sub.w	r2, r2, sl
 80056ba:	4591      	cmp	r9, r2
 80056bc:	bfa8      	it	ge
 80056be:	4691      	movge	r9, r2
 80056c0:	f1b9 0f00 	cmp.w	r9, #0
 80056c4:	dc34      	bgt.n	8005730 <_printf_float+0x39c>
 80056c6:	f04f 0800 	mov.w	r8, #0
 80056ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80056ce:	f104 0a1a 	add.w	sl, r4, #26
 80056d2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80056d6:	1a9b      	subs	r3, r3, r2
 80056d8:	eba3 0309 	sub.w	r3, r3, r9
 80056dc:	4543      	cmp	r3, r8
 80056de:	f77f af7a 	ble.w	80055d6 <_printf_float+0x242>
 80056e2:	2301      	movs	r3, #1
 80056e4:	4652      	mov	r2, sl
 80056e6:	4631      	mov	r1, r6
 80056e8:	4628      	mov	r0, r5
 80056ea:	47b8      	blx	r7
 80056ec:	3001      	adds	r0, #1
 80056ee:	f43f aeac 	beq.w	800544a <_printf_float+0xb6>
 80056f2:	f108 0801 	add.w	r8, r8, #1
 80056f6:	e7ec      	b.n	80056d2 <_printf_float+0x33e>
 80056f8:	4613      	mov	r3, r2
 80056fa:	4631      	mov	r1, r6
 80056fc:	4642      	mov	r2, r8
 80056fe:	4628      	mov	r0, r5
 8005700:	47b8      	blx	r7
 8005702:	3001      	adds	r0, #1
 8005704:	d1c0      	bne.n	8005688 <_printf_float+0x2f4>
 8005706:	e6a0      	b.n	800544a <_printf_float+0xb6>
 8005708:	2301      	movs	r3, #1
 800570a:	4631      	mov	r1, r6
 800570c:	4628      	mov	r0, r5
 800570e:	920b      	str	r2, [sp, #44]	; 0x2c
 8005710:	47b8      	blx	r7
 8005712:	3001      	adds	r0, #1
 8005714:	f43f ae99 	beq.w	800544a <_printf_float+0xb6>
 8005718:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800571a:	f10b 0b01 	add.w	fp, fp, #1
 800571e:	e7b9      	b.n	8005694 <_printf_float+0x300>
 8005720:	4631      	mov	r1, r6
 8005722:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005726:	4628      	mov	r0, r5
 8005728:	47b8      	blx	r7
 800572a:	3001      	adds	r0, #1
 800572c:	d1bf      	bne.n	80056ae <_printf_float+0x31a>
 800572e:	e68c      	b.n	800544a <_printf_float+0xb6>
 8005730:	464b      	mov	r3, r9
 8005732:	4631      	mov	r1, r6
 8005734:	4628      	mov	r0, r5
 8005736:	eb08 020a 	add.w	r2, r8, sl
 800573a:	47b8      	blx	r7
 800573c:	3001      	adds	r0, #1
 800573e:	d1c2      	bne.n	80056c6 <_printf_float+0x332>
 8005740:	e683      	b.n	800544a <_printf_float+0xb6>
 8005742:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005744:	2a01      	cmp	r2, #1
 8005746:	dc01      	bgt.n	800574c <_printf_float+0x3b8>
 8005748:	07db      	lsls	r3, r3, #31
 800574a:	d539      	bpl.n	80057c0 <_printf_float+0x42c>
 800574c:	2301      	movs	r3, #1
 800574e:	4642      	mov	r2, r8
 8005750:	4631      	mov	r1, r6
 8005752:	4628      	mov	r0, r5
 8005754:	47b8      	blx	r7
 8005756:	3001      	adds	r0, #1
 8005758:	f43f ae77 	beq.w	800544a <_printf_float+0xb6>
 800575c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005760:	4631      	mov	r1, r6
 8005762:	4628      	mov	r0, r5
 8005764:	47b8      	blx	r7
 8005766:	3001      	adds	r0, #1
 8005768:	f43f ae6f 	beq.w	800544a <_printf_float+0xb6>
 800576c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005770:	2200      	movs	r2, #0
 8005772:	2300      	movs	r3, #0
 8005774:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8005778:	f7fb f916 	bl	80009a8 <__aeabi_dcmpeq>
 800577c:	b9d8      	cbnz	r0, 80057b6 <_printf_float+0x422>
 800577e:	f109 33ff 	add.w	r3, r9, #4294967295
 8005782:	f108 0201 	add.w	r2, r8, #1
 8005786:	4631      	mov	r1, r6
 8005788:	4628      	mov	r0, r5
 800578a:	47b8      	blx	r7
 800578c:	3001      	adds	r0, #1
 800578e:	d10e      	bne.n	80057ae <_printf_float+0x41a>
 8005790:	e65b      	b.n	800544a <_printf_float+0xb6>
 8005792:	2301      	movs	r3, #1
 8005794:	464a      	mov	r2, r9
 8005796:	4631      	mov	r1, r6
 8005798:	4628      	mov	r0, r5
 800579a:	47b8      	blx	r7
 800579c:	3001      	adds	r0, #1
 800579e:	f43f ae54 	beq.w	800544a <_printf_float+0xb6>
 80057a2:	f108 0801 	add.w	r8, r8, #1
 80057a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80057a8:	3b01      	subs	r3, #1
 80057aa:	4543      	cmp	r3, r8
 80057ac:	dcf1      	bgt.n	8005792 <_printf_float+0x3fe>
 80057ae:	4653      	mov	r3, sl
 80057b0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80057b4:	e6de      	b.n	8005574 <_printf_float+0x1e0>
 80057b6:	f04f 0800 	mov.w	r8, #0
 80057ba:	f104 091a 	add.w	r9, r4, #26
 80057be:	e7f2      	b.n	80057a6 <_printf_float+0x412>
 80057c0:	2301      	movs	r3, #1
 80057c2:	4642      	mov	r2, r8
 80057c4:	e7df      	b.n	8005786 <_printf_float+0x3f2>
 80057c6:	2301      	movs	r3, #1
 80057c8:	464a      	mov	r2, r9
 80057ca:	4631      	mov	r1, r6
 80057cc:	4628      	mov	r0, r5
 80057ce:	47b8      	blx	r7
 80057d0:	3001      	adds	r0, #1
 80057d2:	f43f ae3a 	beq.w	800544a <_printf_float+0xb6>
 80057d6:	f108 0801 	add.w	r8, r8, #1
 80057da:	68e3      	ldr	r3, [r4, #12]
 80057dc:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80057de:	1a5b      	subs	r3, r3, r1
 80057e0:	4543      	cmp	r3, r8
 80057e2:	dcf0      	bgt.n	80057c6 <_printf_float+0x432>
 80057e4:	e6fb      	b.n	80055de <_printf_float+0x24a>
 80057e6:	f04f 0800 	mov.w	r8, #0
 80057ea:	f104 0919 	add.w	r9, r4, #25
 80057ee:	e7f4      	b.n	80057da <_printf_float+0x446>

080057f0 <_printf_common>:
 80057f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80057f4:	4616      	mov	r6, r2
 80057f6:	4699      	mov	r9, r3
 80057f8:	688a      	ldr	r2, [r1, #8]
 80057fa:	690b      	ldr	r3, [r1, #16]
 80057fc:	4607      	mov	r7, r0
 80057fe:	4293      	cmp	r3, r2
 8005800:	bfb8      	it	lt
 8005802:	4613      	movlt	r3, r2
 8005804:	6033      	str	r3, [r6, #0]
 8005806:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800580a:	460c      	mov	r4, r1
 800580c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005810:	b10a      	cbz	r2, 8005816 <_printf_common+0x26>
 8005812:	3301      	adds	r3, #1
 8005814:	6033      	str	r3, [r6, #0]
 8005816:	6823      	ldr	r3, [r4, #0]
 8005818:	0699      	lsls	r1, r3, #26
 800581a:	bf42      	ittt	mi
 800581c:	6833      	ldrmi	r3, [r6, #0]
 800581e:	3302      	addmi	r3, #2
 8005820:	6033      	strmi	r3, [r6, #0]
 8005822:	6825      	ldr	r5, [r4, #0]
 8005824:	f015 0506 	ands.w	r5, r5, #6
 8005828:	d106      	bne.n	8005838 <_printf_common+0x48>
 800582a:	f104 0a19 	add.w	sl, r4, #25
 800582e:	68e3      	ldr	r3, [r4, #12]
 8005830:	6832      	ldr	r2, [r6, #0]
 8005832:	1a9b      	subs	r3, r3, r2
 8005834:	42ab      	cmp	r3, r5
 8005836:	dc2b      	bgt.n	8005890 <_printf_common+0xa0>
 8005838:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800583c:	1e13      	subs	r3, r2, #0
 800583e:	6822      	ldr	r2, [r4, #0]
 8005840:	bf18      	it	ne
 8005842:	2301      	movne	r3, #1
 8005844:	0692      	lsls	r2, r2, #26
 8005846:	d430      	bmi.n	80058aa <_printf_common+0xba>
 8005848:	4649      	mov	r1, r9
 800584a:	4638      	mov	r0, r7
 800584c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005850:	47c0      	blx	r8
 8005852:	3001      	adds	r0, #1
 8005854:	d023      	beq.n	800589e <_printf_common+0xae>
 8005856:	6823      	ldr	r3, [r4, #0]
 8005858:	6922      	ldr	r2, [r4, #16]
 800585a:	f003 0306 	and.w	r3, r3, #6
 800585e:	2b04      	cmp	r3, #4
 8005860:	bf14      	ite	ne
 8005862:	2500      	movne	r5, #0
 8005864:	6833      	ldreq	r3, [r6, #0]
 8005866:	f04f 0600 	mov.w	r6, #0
 800586a:	bf08      	it	eq
 800586c:	68e5      	ldreq	r5, [r4, #12]
 800586e:	f104 041a 	add.w	r4, r4, #26
 8005872:	bf08      	it	eq
 8005874:	1aed      	subeq	r5, r5, r3
 8005876:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800587a:	bf08      	it	eq
 800587c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005880:	4293      	cmp	r3, r2
 8005882:	bfc4      	itt	gt
 8005884:	1a9b      	subgt	r3, r3, r2
 8005886:	18ed      	addgt	r5, r5, r3
 8005888:	42b5      	cmp	r5, r6
 800588a:	d11a      	bne.n	80058c2 <_printf_common+0xd2>
 800588c:	2000      	movs	r0, #0
 800588e:	e008      	b.n	80058a2 <_printf_common+0xb2>
 8005890:	2301      	movs	r3, #1
 8005892:	4652      	mov	r2, sl
 8005894:	4649      	mov	r1, r9
 8005896:	4638      	mov	r0, r7
 8005898:	47c0      	blx	r8
 800589a:	3001      	adds	r0, #1
 800589c:	d103      	bne.n	80058a6 <_printf_common+0xb6>
 800589e:	f04f 30ff 	mov.w	r0, #4294967295
 80058a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058a6:	3501      	adds	r5, #1
 80058a8:	e7c1      	b.n	800582e <_printf_common+0x3e>
 80058aa:	2030      	movs	r0, #48	; 0x30
 80058ac:	18e1      	adds	r1, r4, r3
 80058ae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80058b2:	1c5a      	adds	r2, r3, #1
 80058b4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80058b8:	4422      	add	r2, r4
 80058ba:	3302      	adds	r3, #2
 80058bc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80058c0:	e7c2      	b.n	8005848 <_printf_common+0x58>
 80058c2:	2301      	movs	r3, #1
 80058c4:	4622      	mov	r2, r4
 80058c6:	4649      	mov	r1, r9
 80058c8:	4638      	mov	r0, r7
 80058ca:	47c0      	blx	r8
 80058cc:	3001      	adds	r0, #1
 80058ce:	d0e6      	beq.n	800589e <_printf_common+0xae>
 80058d0:	3601      	adds	r6, #1
 80058d2:	e7d9      	b.n	8005888 <_printf_common+0x98>

080058d4 <_printf_i>:
 80058d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80058d8:	7e0f      	ldrb	r7, [r1, #24]
 80058da:	4691      	mov	r9, r2
 80058dc:	2f78      	cmp	r7, #120	; 0x78
 80058de:	4680      	mov	r8, r0
 80058e0:	460c      	mov	r4, r1
 80058e2:	469a      	mov	sl, r3
 80058e4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80058e6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80058ea:	d807      	bhi.n	80058fc <_printf_i+0x28>
 80058ec:	2f62      	cmp	r7, #98	; 0x62
 80058ee:	d80a      	bhi.n	8005906 <_printf_i+0x32>
 80058f0:	2f00      	cmp	r7, #0
 80058f2:	f000 80d5 	beq.w	8005aa0 <_printf_i+0x1cc>
 80058f6:	2f58      	cmp	r7, #88	; 0x58
 80058f8:	f000 80c1 	beq.w	8005a7e <_printf_i+0x1aa>
 80058fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005900:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005904:	e03a      	b.n	800597c <_printf_i+0xa8>
 8005906:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800590a:	2b15      	cmp	r3, #21
 800590c:	d8f6      	bhi.n	80058fc <_printf_i+0x28>
 800590e:	a101      	add	r1, pc, #4	; (adr r1, 8005914 <_printf_i+0x40>)
 8005910:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005914:	0800596d 	.word	0x0800596d
 8005918:	08005981 	.word	0x08005981
 800591c:	080058fd 	.word	0x080058fd
 8005920:	080058fd 	.word	0x080058fd
 8005924:	080058fd 	.word	0x080058fd
 8005928:	080058fd 	.word	0x080058fd
 800592c:	08005981 	.word	0x08005981
 8005930:	080058fd 	.word	0x080058fd
 8005934:	080058fd 	.word	0x080058fd
 8005938:	080058fd 	.word	0x080058fd
 800593c:	080058fd 	.word	0x080058fd
 8005940:	08005a87 	.word	0x08005a87
 8005944:	080059ad 	.word	0x080059ad
 8005948:	08005a41 	.word	0x08005a41
 800594c:	080058fd 	.word	0x080058fd
 8005950:	080058fd 	.word	0x080058fd
 8005954:	08005aa9 	.word	0x08005aa9
 8005958:	080058fd 	.word	0x080058fd
 800595c:	080059ad 	.word	0x080059ad
 8005960:	080058fd 	.word	0x080058fd
 8005964:	080058fd 	.word	0x080058fd
 8005968:	08005a49 	.word	0x08005a49
 800596c:	682b      	ldr	r3, [r5, #0]
 800596e:	1d1a      	adds	r2, r3, #4
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	602a      	str	r2, [r5, #0]
 8005974:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005978:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800597c:	2301      	movs	r3, #1
 800597e:	e0a0      	b.n	8005ac2 <_printf_i+0x1ee>
 8005980:	6820      	ldr	r0, [r4, #0]
 8005982:	682b      	ldr	r3, [r5, #0]
 8005984:	0607      	lsls	r7, r0, #24
 8005986:	f103 0104 	add.w	r1, r3, #4
 800598a:	6029      	str	r1, [r5, #0]
 800598c:	d501      	bpl.n	8005992 <_printf_i+0xbe>
 800598e:	681e      	ldr	r6, [r3, #0]
 8005990:	e003      	b.n	800599a <_printf_i+0xc6>
 8005992:	0646      	lsls	r6, r0, #25
 8005994:	d5fb      	bpl.n	800598e <_printf_i+0xba>
 8005996:	f9b3 6000 	ldrsh.w	r6, [r3]
 800599a:	2e00      	cmp	r6, #0
 800599c:	da03      	bge.n	80059a6 <_printf_i+0xd2>
 800599e:	232d      	movs	r3, #45	; 0x2d
 80059a0:	4276      	negs	r6, r6
 80059a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80059a6:	230a      	movs	r3, #10
 80059a8:	4859      	ldr	r0, [pc, #356]	; (8005b10 <_printf_i+0x23c>)
 80059aa:	e012      	b.n	80059d2 <_printf_i+0xfe>
 80059ac:	682b      	ldr	r3, [r5, #0]
 80059ae:	6820      	ldr	r0, [r4, #0]
 80059b0:	1d19      	adds	r1, r3, #4
 80059b2:	6029      	str	r1, [r5, #0]
 80059b4:	0605      	lsls	r5, r0, #24
 80059b6:	d501      	bpl.n	80059bc <_printf_i+0xe8>
 80059b8:	681e      	ldr	r6, [r3, #0]
 80059ba:	e002      	b.n	80059c2 <_printf_i+0xee>
 80059bc:	0641      	lsls	r1, r0, #25
 80059be:	d5fb      	bpl.n	80059b8 <_printf_i+0xe4>
 80059c0:	881e      	ldrh	r6, [r3, #0]
 80059c2:	2f6f      	cmp	r7, #111	; 0x6f
 80059c4:	bf0c      	ite	eq
 80059c6:	2308      	moveq	r3, #8
 80059c8:	230a      	movne	r3, #10
 80059ca:	4851      	ldr	r0, [pc, #324]	; (8005b10 <_printf_i+0x23c>)
 80059cc:	2100      	movs	r1, #0
 80059ce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80059d2:	6865      	ldr	r5, [r4, #4]
 80059d4:	2d00      	cmp	r5, #0
 80059d6:	bfa8      	it	ge
 80059d8:	6821      	ldrge	r1, [r4, #0]
 80059da:	60a5      	str	r5, [r4, #8]
 80059dc:	bfa4      	itt	ge
 80059de:	f021 0104 	bicge.w	r1, r1, #4
 80059e2:	6021      	strge	r1, [r4, #0]
 80059e4:	b90e      	cbnz	r6, 80059ea <_printf_i+0x116>
 80059e6:	2d00      	cmp	r5, #0
 80059e8:	d04b      	beq.n	8005a82 <_printf_i+0x1ae>
 80059ea:	4615      	mov	r5, r2
 80059ec:	fbb6 f1f3 	udiv	r1, r6, r3
 80059f0:	fb03 6711 	mls	r7, r3, r1, r6
 80059f4:	5dc7      	ldrb	r7, [r0, r7]
 80059f6:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80059fa:	4637      	mov	r7, r6
 80059fc:	42bb      	cmp	r3, r7
 80059fe:	460e      	mov	r6, r1
 8005a00:	d9f4      	bls.n	80059ec <_printf_i+0x118>
 8005a02:	2b08      	cmp	r3, #8
 8005a04:	d10b      	bne.n	8005a1e <_printf_i+0x14a>
 8005a06:	6823      	ldr	r3, [r4, #0]
 8005a08:	07de      	lsls	r6, r3, #31
 8005a0a:	d508      	bpl.n	8005a1e <_printf_i+0x14a>
 8005a0c:	6923      	ldr	r3, [r4, #16]
 8005a0e:	6861      	ldr	r1, [r4, #4]
 8005a10:	4299      	cmp	r1, r3
 8005a12:	bfde      	ittt	le
 8005a14:	2330      	movle	r3, #48	; 0x30
 8005a16:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005a1a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005a1e:	1b52      	subs	r2, r2, r5
 8005a20:	6122      	str	r2, [r4, #16]
 8005a22:	464b      	mov	r3, r9
 8005a24:	4621      	mov	r1, r4
 8005a26:	4640      	mov	r0, r8
 8005a28:	f8cd a000 	str.w	sl, [sp]
 8005a2c:	aa03      	add	r2, sp, #12
 8005a2e:	f7ff fedf 	bl	80057f0 <_printf_common>
 8005a32:	3001      	adds	r0, #1
 8005a34:	d14a      	bne.n	8005acc <_printf_i+0x1f8>
 8005a36:	f04f 30ff 	mov.w	r0, #4294967295
 8005a3a:	b004      	add	sp, #16
 8005a3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a40:	6823      	ldr	r3, [r4, #0]
 8005a42:	f043 0320 	orr.w	r3, r3, #32
 8005a46:	6023      	str	r3, [r4, #0]
 8005a48:	2778      	movs	r7, #120	; 0x78
 8005a4a:	4832      	ldr	r0, [pc, #200]	; (8005b14 <_printf_i+0x240>)
 8005a4c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005a50:	6823      	ldr	r3, [r4, #0]
 8005a52:	6829      	ldr	r1, [r5, #0]
 8005a54:	061f      	lsls	r7, r3, #24
 8005a56:	f851 6b04 	ldr.w	r6, [r1], #4
 8005a5a:	d402      	bmi.n	8005a62 <_printf_i+0x18e>
 8005a5c:	065f      	lsls	r7, r3, #25
 8005a5e:	bf48      	it	mi
 8005a60:	b2b6      	uxthmi	r6, r6
 8005a62:	07df      	lsls	r7, r3, #31
 8005a64:	bf48      	it	mi
 8005a66:	f043 0320 	orrmi.w	r3, r3, #32
 8005a6a:	6029      	str	r1, [r5, #0]
 8005a6c:	bf48      	it	mi
 8005a6e:	6023      	strmi	r3, [r4, #0]
 8005a70:	b91e      	cbnz	r6, 8005a7a <_printf_i+0x1a6>
 8005a72:	6823      	ldr	r3, [r4, #0]
 8005a74:	f023 0320 	bic.w	r3, r3, #32
 8005a78:	6023      	str	r3, [r4, #0]
 8005a7a:	2310      	movs	r3, #16
 8005a7c:	e7a6      	b.n	80059cc <_printf_i+0xf8>
 8005a7e:	4824      	ldr	r0, [pc, #144]	; (8005b10 <_printf_i+0x23c>)
 8005a80:	e7e4      	b.n	8005a4c <_printf_i+0x178>
 8005a82:	4615      	mov	r5, r2
 8005a84:	e7bd      	b.n	8005a02 <_printf_i+0x12e>
 8005a86:	682b      	ldr	r3, [r5, #0]
 8005a88:	6826      	ldr	r6, [r4, #0]
 8005a8a:	1d18      	adds	r0, r3, #4
 8005a8c:	6961      	ldr	r1, [r4, #20]
 8005a8e:	6028      	str	r0, [r5, #0]
 8005a90:	0635      	lsls	r5, r6, #24
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	d501      	bpl.n	8005a9a <_printf_i+0x1c6>
 8005a96:	6019      	str	r1, [r3, #0]
 8005a98:	e002      	b.n	8005aa0 <_printf_i+0x1cc>
 8005a9a:	0670      	lsls	r0, r6, #25
 8005a9c:	d5fb      	bpl.n	8005a96 <_printf_i+0x1c2>
 8005a9e:	8019      	strh	r1, [r3, #0]
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	4615      	mov	r5, r2
 8005aa4:	6123      	str	r3, [r4, #16]
 8005aa6:	e7bc      	b.n	8005a22 <_printf_i+0x14e>
 8005aa8:	682b      	ldr	r3, [r5, #0]
 8005aaa:	2100      	movs	r1, #0
 8005aac:	1d1a      	adds	r2, r3, #4
 8005aae:	602a      	str	r2, [r5, #0]
 8005ab0:	681d      	ldr	r5, [r3, #0]
 8005ab2:	6862      	ldr	r2, [r4, #4]
 8005ab4:	4628      	mov	r0, r5
 8005ab6:	f000 f9c1 	bl	8005e3c <memchr>
 8005aba:	b108      	cbz	r0, 8005ac0 <_printf_i+0x1ec>
 8005abc:	1b40      	subs	r0, r0, r5
 8005abe:	6060      	str	r0, [r4, #4]
 8005ac0:	6863      	ldr	r3, [r4, #4]
 8005ac2:	6123      	str	r3, [r4, #16]
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005aca:	e7aa      	b.n	8005a22 <_printf_i+0x14e>
 8005acc:	462a      	mov	r2, r5
 8005ace:	4649      	mov	r1, r9
 8005ad0:	4640      	mov	r0, r8
 8005ad2:	6923      	ldr	r3, [r4, #16]
 8005ad4:	47d0      	blx	sl
 8005ad6:	3001      	adds	r0, #1
 8005ad8:	d0ad      	beq.n	8005a36 <_printf_i+0x162>
 8005ada:	6823      	ldr	r3, [r4, #0]
 8005adc:	079b      	lsls	r3, r3, #30
 8005ade:	d413      	bmi.n	8005b08 <_printf_i+0x234>
 8005ae0:	68e0      	ldr	r0, [r4, #12]
 8005ae2:	9b03      	ldr	r3, [sp, #12]
 8005ae4:	4298      	cmp	r0, r3
 8005ae6:	bfb8      	it	lt
 8005ae8:	4618      	movlt	r0, r3
 8005aea:	e7a6      	b.n	8005a3a <_printf_i+0x166>
 8005aec:	2301      	movs	r3, #1
 8005aee:	4632      	mov	r2, r6
 8005af0:	4649      	mov	r1, r9
 8005af2:	4640      	mov	r0, r8
 8005af4:	47d0      	blx	sl
 8005af6:	3001      	adds	r0, #1
 8005af8:	d09d      	beq.n	8005a36 <_printf_i+0x162>
 8005afa:	3501      	adds	r5, #1
 8005afc:	68e3      	ldr	r3, [r4, #12]
 8005afe:	9903      	ldr	r1, [sp, #12]
 8005b00:	1a5b      	subs	r3, r3, r1
 8005b02:	42ab      	cmp	r3, r5
 8005b04:	dcf2      	bgt.n	8005aec <_printf_i+0x218>
 8005b06:	e7eb      	b.n	8005ae0 <_printf_i+0x20c>
 8005b08:	2500      	movs	r5, #0
 8005b0a:	f104 0619 	add.w	r6, r4, #25
 8005b0e:	e7f5      	b.n	8005afc <_printf_i+0x228>
 8005b10:	080096b8 	.word	0x080096b8
 8005b14:	080096c9 	.word	0x080096c9

08005b18 <std>:
 8005b18:	2300      	movs	r3, #0
 8005b1a:	b510      	push	{r4, lr}
 8005b1c:	4604      	mov	r4, r0
 8005b1e:	e9c0 3300 	strd	r3, r3, [r0]
 8005b22:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005b26:	6083      	str	r3, [r0, #8]
 8005b28:	8181      	strh	r1, [r0, #12]
 8005b2a:	6643      	str	r3, [r0, #100]	; 0x64
 8005b2c:	81c2      	strh	r2, [r0, #14]
 8005b2e:	6183      	str	r3, [r0, #24]
 8005b30:	4619      	mov	r1, r3
 8005b32:	2208      	movs	r2, #8
 8005b34:	305c      	adds	r0, #92	; 0x5c
 8005b36:	f000 f902 	bl	8005d3e <memset>
 8005b3a:	4b05      	ldr	r3, [pc, #20]	; (8005b50 <std+0x38>)
 8005b3c:	6224      	str	r4, [r4, #32]
 8005b3e:	6263      	str	r3, [r4, #36]	; 0x24
 8005b40:	4b04      	ldr	r3, [pc, #16]	; (8005b54 <std+0x3c>)
 8005b42:	62a3      	str	r3, [r4, #40]	; 0x28
 8005b44:	4b04      	ldr	r3, [pc, #16]	; (8005b58 <std+0x40>)
 8005b46:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005b48:	4b04      	ldr	r3, [pc, #16]	; (8005b5c <std+0x44>)
 8005b4a:	6323      	str	r3, [r4, #48]	; 0x30
 8005b4c:	bd10      	pop	{r4, pc}
 8005b4e:	bf00      	nop
 8005b50:	08005cb9 	.word	0x08005cb9
 8005b54:	08005cdb 	.word	0x08005cdb
 8005b58:	08005d13 	.word	0x08005d13
 8005b5c:	08005d37 	.word	0x08005d37

08005b60 <stdio_exit_handler>:
 8005b60:	4a02      	ldr	r2, [pc, #8]	; (8005b6c <stdio_exit_handler+0xc>)
 8005b62:	4903      	ldr	r1, [pc, #12]	; (8005b70 <stdio_exit_handler+0x10>)
 8005b64:	4803      	ldr	r0, [pc, #12]	; (8005b74 <stdio_exit_handler+0x14>)
 8005b66:	f000 b869 	b.w	8005c3c <_fwalk_sglue>
 8005b6a:	bf00      	nop
 8005b6c:	2000000c 	.word	0x2000000c
 8005b70:	080077d5 	.word	0x080077d5
 8005b74:	20000018 	.word	0x20000018

08005b78 <cleanup_stdio>:
 8005b78:	6841      	ldr	r1, [r0, #4]
 8005b7a:	4b0c      	ldr	r3, [pc, #48]	; (8005bac <cleanup_stdio+0x34>)
 8005b7c:	b510      	push	{r4, lr}
 8005b7e:	4299      	cmp	r1, r3
 8005b80:	4604      	mov	r4, r0
 8005b82:	d001      	beq.n	8005b88 <cleanup_stdio+0x10>
 8005b84:	f001 fe26 	bl	80077d4 <_fflush_r>
 8005b88:	68a1      	ldr	r1, [r4, #8]
 8005b8a:	4b09      	ldr	r3, [pc, #36]	; (8005bb0 <cleanup_stdio+0x38>)
 8005b8c:	4299      	cmp	r1, r3
 8005b8e:	d002      	beq.n	8005b96 <cleanup_stdio+0x1e>
 8005b90:	4620      	mov	r0, r4
 8005b92:	f001 fe1f 	bl	80077d4 <_fflush_r>
 8005b96:	68e1      	ldr	r1, [r4, #12]
 8005b98:	4b06      	ldr	r3, [pc, #24]	; (8005bb4 <cleanup_stdio+0x3c>)
 8005b9a:	4299      	cmp	r1, r3
 8005b9c:	d004      	beq.n	8005ba8 <cleanup_stdio+0x30>
 8005b9e:	4620      	mov	r0, r4
 8005ba0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ba4:	f001 be16 	b.w	80077d4 <_fflush_r>
 8005ba8:	bd10      	pop	{r4, pc}
 8005baa:	bf00      	nop
 8005bac:	20000bb0 	.word	0x20000bb0
 8005bb0:	20000c18 	.word	0x20000c18
 8005bb4:	20000c80 	.word	0x20000c80

08005bb8 <global_stdio_init.part.0>:
 8005bb8:	b510      	push	{r4, lr}
 8005bba:	4b0b      	ldr	r3, [pc, #44]	; (8005be8 <global_stdio_init.part.0+0x30>)
 8005bbc:	4c0b      	ldr	r4, [pc, #44]	; (8005bec <global_stdio_init.part.0+0x34>)
 8005bbe:	4a0c      	ldr	r2, [pc, #48]	; (8005bf0 <global_stdio_init.part.0+0x38>)
 8005bc0:	4620      	mov	r0, r4
 8005bc2:	601a      	str	r2, [r3, #0]
 8005bc4:	2104      	movs	r1, #4
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	f7ff ffa6 	bl	8005b18 <std>
 8005bcc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005bd0:	2201      	movs	r2, #1
 8005bd2:	2109      	movs	r1, #9
 8005bd4:	f7ff ffa0 	bl	8005b18 <std>
 8005bd8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005bdc:	2202      	movs	r2, #2
 8005bde:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005be2:	2112      	movs	r1, #18
 8005be4:	f7ff bf98 	b.w	8005b18 <std>
 8005be8:	20000ce8 	.word	0x20000ce8
 8005bec:	20000bb0 	.word	0x20000bb0
 8005bf0:	08005b61 	.word	0x08005b61

08005bf4 <__sfp_lock_acquire>:
 8005bf4:	4801      	ldr	r0, [pc, #4]	; (8005bfc <__sfp_lock_acquire+0x8>)
 8005bf6:	f000 b91f 	b.w	8005e38 <__retarget_lock_acquire_recursive>
 8005bfa:	bf00      	nop
 8005bfc:	20000cf1 	.word	0x20000cf1

08005c00 <__sfp_lock_release>:
 8005c00:	4801      	ldr	r0, [pc, #4]	; (8005c08 <__sfp_lock_release+0x8>)
 8005c02:	f000 b91a 	b.w	8005e3a <__retarget_lock_release_recursive>
 8005c06:	bf00      	nop
 8005c08:	20000cf1 	.word	0x20000cf1

08005c0c <__sinit>:
 8005c0c:	b510      	push	{r4, lr}
 8005c0e:	4604      	mov	r4, r0
 8005c10:	f7ff fff0 	bl	8005bf4 <__sfp_lock_acquire>
 8005c14:	6a23      	ldr	r3, [r4, #32]
 8005c16:	b11b      	cbz	r3, 8005c20 <__sinit+0x14>
 8005c18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c1c:	f7ff bff0 	b.w	8005c00 <__sfp_lock_release>
 8005c20:	4b04      	ldr	r3, [pc, #16]	; (8005c34 <__sinit+0x28>)
 8005c22:	6223      	str	r3, [r4, #32]
 8005c24:	4b04      	ldr	r3, [pc, #16]	; (8005c38 <__sinit+0x2c>)
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d1f5      	bne.n	8005c18 <__sinit+0xc>
 8005c2c:	f7ff ffc4 	bl	8005bb8 <global_stdio_init.part.0>
 8005c30:	e7f2      	b.n	8005c18 <__sinit+0xc>
 8005c32:	bf00      	nop
 8005c34:	08005b79 	.word	0x08005b79
 8005c38:	20000ce8 	.word	0x20000ce8

08005c3c <_fwalk_sglue>:
 8005c3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c40:	4607      	mov	r7, r0
 8005c42:	4688      	mov	r8, r1
 8005c44:	4614      	mov	r4, r2
 8005c46:	2600      	movs	r6, #0
 8005c48:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005c4c:	f1b9 0901 	subs.w	r9, r9, #1
 8005c50:	d505      	bpl.n	8005c5e <_fwalk_sglue+0x22>
 8005c52:	6824      	ldr	r4, [r4, #0]
 8005c54:	2c00      	cmp	r4, #0
 8005c56:	d1f7      	bne.n	8005c48 <_fwalk_sglue+0xc>
 8005c58:	4630      	mov	r0, r6
 8005c5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c5e:	89ab      	ldrh	r3, [r5, #12]
 8005c60:	2b01      	cmp	r3, #1
 8005c62:	d907      	bls.n	8005c74 <_fwalk_sglue+0x38>
 8005c64:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005c68:	3301      	adds	r3, #1
 8005c6a:	d003      	beq.n	8005c74 <_fwalk_sglue+0x38>
 8005c6c:	4629      	mov	r1, r5
 8005c6e:	4638      	mov	r0, r7
 8005c70:	47c0      	blx	r8
 8005c72:	4306      	orrs	r6, r0
 8005c74:	3568      	adds	r5, #104	; 0x68
 8005c76:	e7e9      	b.n	8005c4c <_fwalk_sglue+0x10>

08005c78 <siprintf>:
 8005c78:	b40e      	push	{r1, r2, r3}
 8005c7a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005c7e:	b500      	push	{lr}
 8005c80:	b09c      	sub	sp, #112	; 0x70
 8005c82:	ab1d      	add	r3, sp, #116	; 0x74
 8005c84:	9002      	str	r0, [sp, #8]
 8005c86:	9006      	str	r0, [sp, #24]
 8005c88:	9107      	str	r1, [sp, #28]
 8005c8a:	9104      	str	r1, [sp, #16]
 8005c8c:	4808      	ldr	r0, [pc, #32]	; (8005cb0 <siprintf+0x38>)
 8005c8e:	4909      	ldr	r1, [pc, #36]	; (8005cb4 <siprintf+0x3c>)
 8005c90:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c94:	9105      	str	r1, [sp, #20]
 8005c96:	6800      	ldr	r0, [r0, #0]
 8005c98:	a902      	add	r1, sp, #8
 8005c9a:	9301      	str	r3, [sp, #4]
 8005c9c:	f001 fc1a 	bl	80074d4 <_svfiprintf_r>
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	9b02      	ldr	r3, [sp, #8]
 8005ca4:	701a      	strb	r2, [r3, #0]
 8005ca6:	b01c      	add	sp, #112	; 0x70
 8005ca8:	f85d eb04 	ldr.w	lr, [sp], #4
 8005cac:	b003      	add	sp, #12
 8005cae:	4770      	bx	lr
 8005cb0:	20000064 	.word	0x20000064
 8005cb4:	ffff0208 	.word	0xffff0208

08005cb8 <__sread>:
 8005cb8:	b510      	push	{r4, lr}
 8005cba:	460c      	mov	r4, r1
 8005cbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cc0:	f000 f86c 	bl	8005d9c <_read_r>
 8005cc4:	2800      	cmp	r0, #0
 8005cc6:	bfab      	itete	ge
 8005cc8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005cca:	89a3      	ldrhlt	r3, [r4, #12]
 8005ccc:	181b      	addge	r3, r3, r0
 8005cce:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005cd2:	bfac      	ite	ge
 8005cd4:	6563      	strge	r3, [r4, #84]	; 0x54
 8005cd6:	81a3      	strhlt	r3, [r4, #12]
 8005cd8:	bd10      	pop	{r4, pc}

08005cda <__swrite>:
 8005cda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cde:	461f      	mov	r7, r3
 8005ce0:	898b      	ldrh	r3, [r1, #12]
 8005ce2:	4605      	mov	r5, r0
 8005ce4:	05db      	lsls	r3, r3, #23
 8005ce6:	460c      	mov	r4, r1
 8005ce8:	4616      	mov	r6, r2
 8005cea:	d505      	bpl.n	8005cf8 <__swrite+0x1e>
 8005cec:	2302      	movs	r3, #2
 8005cee:	2200      	movs	r2, #0
 8005cf0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cf4:	f000 f840 	bl	8005d78 <_lseek_r>
 8005cf8:	89a3      	ldrh	r3, [r4, #12]
 8005cfa:	4632      	mov	r2, r6
 8005cfc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005d00:	81a3      	strh	r3, [r4, #12]
 8005d02:	4628      	mov	r0, r5
 8005d04:	463b      	mov	r3, r7
 8005d06:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005d0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005d0e:	f000 b857 	b.w	8005dc0 <_write_r>

08005d12 <__sseek>:
 8005d12:	b510      	push	{r4, lr}
 8005d14:	460c      	mov	r4, r1
 8005d16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d1a:	f000 f82d 	bl	8005d78 <_lseek_r>
 8005d1e:	1c43      	adds	r3, r0, #1
 8005d20:	89a3      	ldrh	r3, [r4, #12]
 8005d22:	bf15      	itete	ne
 8005d24:	6560      	strne	r0, [r4, #84]	; 0x54
 8005d26:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005d2a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005d2e:	81a3      	strheq	r3, [r4, #12]
 8005d30:	bf18      	it	ne
 8005d32:	81a3      	strhne	r3, [r4, #12]
 8005d34:	bd10      	pop	{r4, pc}

08005d36 <__sclose>:
 8005d36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d3a:	f000 b80d 	b.w	8005d58 <_close_r>

08005d3e <memset>:
 8005d3e:	4603      	mov	r3, r0
 8005d40:	4402      	add	r2, r0
 8005d42:	4293      	cmp	r3, r2
 8005d44:	d100      	bne.n	8005d48 <memset+0xa>
 8005d46:	4770      	bx	lr
 8005d48:	f803 1b01 	strb.w	r1, [r3], #1
 8005d4c:	e7f9      	b.n	8005d42 <memset+0x4>
	...

08005d50 <_localeconv_r>:
 8005d50:	4800      	ldr	r0, [pc, #0]	; (8005d54 <_localeconv_r+0x4>)
 8005d52:	4770      	bx	lr
 8005d54:	20000158 	.word	0x20000158

08005d58 <_close_r>:
 8005d58:	b538      	push	{r3, r4, r5, lr}
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	4d05      	ldr	r5, [pc, #20]	; (8005d74 <_close_r+0x1c>)
 8005d5e:	4604      	mov	r4, r0
 8005d60:	4608      	mov	r0, r1
 8005d62:	602b      	str	r3, [r5, #0]
 8005d64:	f7fc fcfe 	bl	8002764 <_close>
 8005d68:	1c43      	adds	r3, r0, #1
 8005d6a:	d102      	bne.n	8005d72 <_close_r+0x1a>
 8005d6c:	682b      	ldr	r3, [r5, #0]
 8005d6e:	b103      	cbz	r3, 8005d72 <_close_r+0x1a>
 8005d70:	6023      	str	r3, [r4, #0]
 8005d72:	bd38      	pop	{r3, r4, r5, pc}
 8005d74:	20000cec 	.word	0x20000cec

08005d78 <_lseek_r>:
 8005d78:	b538      	push	{r3, r4, r5, lr}
 8005d7a:	4604      	mov	r4, r0
 8005d7c:	4608      	mov	r0, r1
 8005d7e:	4611      	mov	r1, r2
 8005d80:	2200      	movs	r2, #0
 8005d82:	4d05      	ldr	r5, [pc, #20]	; (8005d98 <_lseek_r+0x20>)
 8005d84:	602a      	str	r2, [r5, #0]
 8005d86:	461a      	mov	r2, r3
 8005d88:	f7fc fd10 	bl	80027ac <_lseek>
 8005d8c:	1c43      	adds	r3, r0, #1
 8005d8e:	d102      	bne.n	8005d96 <_lseek_r+0x1e>
 8005d90:	682b      	ldr	r3, [r5, #0]
 8005d92:	b103      	cbz	r3, 8005d96 <_lseek_r+0x1e>
 8005d94:	6023      	str	r3, [r4, #0]
 8005d96:	bd38      	pop	{r3, r4, r5, pc}
 8005d98:	20000cec 	.word	0x20000cec

08005d9c <_read_r>:
 8005d9c:	b538      	push	{r3, r4, r5, lr}
 8005d9e:	4604      	mov	r4, r0
 8005da0:	4608      	mov	r0, r1
 8005da2:	4611      	mov	r1, r2
 8005da4:	2200      	movs	r2, #0
 8005da6:	4d05      	ldr	r5, [pc, #20]	; (8005dbc <_read_r+0x20>)
 8005da8:	602a      	str	r2, [r5, #0]
 8005daa:	461a      	mov	r2, r3
 8005dac:	f7fc fca1 	bl	80026f2 <_read>
 8005db0:	1c43      	adds	r3, r0, #1
 8005db2:	d102      	bne.n	8005dba <_read_r+0x1e>
 8005db4:	682b      	ldr	r3, [r5, #0]
 8005db6:	b103      	cbz	r3, 8005dba <_read_r+0x1e>
 8005db8:	6023      	str	r3, [r4, #0]
 8005dba:	bd38      	pop	{r3, r4, r5, pc}
 8005dbc:	20000cec 	.word	0x20000cec

08005dc0 <_write_r>:
 8005dc0:	b538      	push	{r3, r4, r5, lr}
 8005dc2:	4604      	mov	r4, r0
 8005dc4:	4608      	mov	r0, r1
 8005dc6:	4611      	mov	r1, r2
 8005dc8:	2200      	movs	r2, #0
 8005dca:	4d05      	ldr	r5, [pc, #20]	; (8005de0 <_write_r+0x20>)
 8005dcc:	602a      	str	r2, [r5, #0]
 8005dce:	461a      	mov	r2, r3
 8005dd0:	f7fc fcac 	bl	800272c <_write>
 8005dd4:	1c43      	adds	r3, r0, #1
 8005dd6:	d102      	bne.n	8005dde <_write_r+0x1e>
 8005dd8:	682b      	ldr	r3, [r5, #0]
 8005dda:	b103      	cbz	r3, 8005dde <_write_r+0x1e>
 8005ddc:	6023      	str	r3, [r4, #0]
 8005dde:	bd38      	pop	{r3, r4, r5, pc}
 8005de0:	20000cec 	.word	0x20000cec

08005de4 <__errno>:
 8005de4:	4b01      	ldr	r3, [pc, #4]	; (8005dec <__errno+0x8>)
 8005de6:	6818      	ldr	r0, [r3, #0]
 8005de8:	4770      	bx	lr
 8005dea:	bf00      	nop
 8005dec:	20000064 	.word	0x20000064

08005df0 <__libc_init_array>:
 8005df0:	b570      	push	{r4, r5, r6, lr}
 8005df2:	2600      	movs	r6, #0
 8005df4:	4d0c      	ldr	r5, [pc, #48]	; (8005e28 <__libc_init_array+0x38>)
 8005df6:	4c0d      	ldr	r4, [pc, #52]	; (8005e2c <__libc_init_array+0x3c>)
 8005df8:	1b64      	subs	r4, r4, r5
 8005dfa:	10a4      	asrs	r4, r4, #2
 8005dfc:	42a6      	cmp	r6, r4
 8005dfe:	d109      	bne.n	8005e14 <__libc_init_array+0x24>
 8005e00:	f003 f940 	bl	8009084 <_init>
 8005e04:	2600      	movs	r6, #0
 8005e06:	4d0a      	ldr	r5, [pc, #40]	; (8005e30 <__libc_init_array+0x40>)
 8005e08:	4c0a      	ldr	r4, [pc, #40]	; (8005e34 <__libc_init_array+0x44>)
 8005e0a:	1b64      	subs	r4, r4, r5
 8005e0c:	10a4      	asrs	r4, r4, #2
 8005e0e:	42a6      	cmp	r6, r4
 8005e10:	d105      	bne.n	8005e1e <__libc_init_array+0x2e>
 8005e12:	bd70      	pop	{r4, r5, r6, pc}
 8005e14:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e18:	4798      	blx	r3
 8005e1a:	3601      	adds	r6, #1
 8005e1c:	e7ee      	b.n	8005dfc <__libc_init_array+0xc>
 8005e1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e22:	4798      	blx	r3
 8005e24:	3601      	adds	r6, #1
 8005e26:	e7f2      	b.n	8005e0e <__libc_init_array+0x1e>
 8005e28:	08009a88 	.word	0x08009a88
 8005e2c:	08009a88 	.word	0x08009a88
 8005e30:	08009a88 	.word	0x08009a88
 8005e34:	08009a8c 	.word	0x08009a8c

08005e38 <__retarget_lock_acquire_recursive>:
 8005e38:	4770      	bx	lr

08005e3a <__retarget_lock_release_recursive>:
 8005e3a:	4770      	bx	lr

08005e3c <memchr>:
 8005e3c:	4603      	mov	r3, r0
 8005e3e:	b510      	push	{r4, lr}
 8005e40:	b2c9      	uxtb	r1, r1
 8005e42:	4402      	add	r2, r0
 8005e44:	4293      	cmp	r3, r2
 8005e46:	4618      	mov	r0, r3
 8005e48:	d101      	bne.n	8005e4e <memchr+0x12>
 8005e4a:	2000      	movs	r0, #0
 8005e4c:	e003      	b.n	8005e56 <memchr+0x1a>
 8005e4e:	7804      	ldrb	r4, [r0, #0]
 8005e50:	3301      	adds	r3, #1
 8005e52:	428c      	cmp	r4, r1
 8005e54:	d1f6      	bne.n	8005e44 <memchr+0x8>
 8005e56:	bd10      	pop	{r4, pc}

08005e58 <quorem>:
 8005e58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e5c:	6903      	ldr	r3, [r0, #16]
 8005e5e:	690c      	ldr	r4, [r1, #16]
 8005e60:	4607      	mov	r7, r0
 8005e62:	42a3      	cmp	r3, r4
 8005e64:	db7f      	blt.n	8005f66 <quorem+0x10e>
 8005e66:	3c01      	subs	r4, #1
 8005e68:	f100 0514 	add.w	r5, r0, #20
 8005e6c:	f101 0814 	add.w	r8, r1, #20
 8005e70:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005e74:	9301      	str	r3, [sp, #4]
 8005e76:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005e7a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005e7e:	3301      	adds	r3, #1
 8005e80:	429a      	cmp	r2, r3
 8005e82:	fbb2 f6f3 	udiv	r6, r2, r3
 8005e86:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005e8a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005e8e:	d331      	bcc.n	8005ef4 <quorem+0x9c>
 8005e90:	f04f 0e00 	mov.w	lr, #0
 8005e94:	4640      	mov	r0, r8
 8005e96:	46ac      	mov	ip, r5
 8005e98:	46f2      	mov	sl, lr
 8005e9a:	f850 2b04 	ldr.w	r2, [r0], #4
 8005e9e:	b293      	uxth	r3, r2
 8005ea0:	fb06 e303 	mla	r3, r6, r3, lr
 8005ea4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005ea8:	0c1a      	lsrs	r2, r3, #16
 8005eaa:	b29b      	uxth	r3, r3
 8005eac:	fb06 220e 	mla	r2, r6, lr, r2
 8005eb0:	ebaa 0303 	sub.w	r3, sl, r3
 8005eb4:	f8dc a000 	ldr.w	sl, [ip]
 8005eb8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005ebc:	fa1f fa8a 	uxth.w	sl, sl
 8005ec0:	4453      	add	r3, sl
 8005ec2:	f8dc a000 	ldr.w	sl, [ip]
 8005ec6:	b292      	uxth	r2, r2
 8005ec8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005ecc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005ed0:	b29b      	uxth	r3, r3
 8005ed2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005ed6:	4581      	cmp	r9, r0
 8005ed8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005edc:	f84c 3b04 	str.w	r3, [ip], #4
 8005ee0:	d2db      	bcs.n	8005e9a <quorem+0x42>
 8005ee2:	f855 300b 	ldr.w	r3, [r5, fp]
 8005ee6:	b92b      	cbnz	r3, 8005ef4 <quorem+0x9c>
 8005ee8:	9b01      	ldr	r3, [sp, #4]
 8005eea:	3b04      	subs	r3, #4
 8005eec:	429d      	cmp	r5, r3
 8005eee:	461a      	mov	r2, r3
 8005ef0:	d32d      	bcc.n	8005f4e <quorem+0xf6>
 8005ef2:	613c      	str	r4, [r7, #16]
 8005ef4:	4638      	mov	r0, r7
 8005ef6:	f001 f995 	bl	8007224 <__mcmp>
 8005efa:	2800      	cmp	r0, #0
 8005efc:	db23      	blt.n	8005f46 <quorem+0xee>
 8005efe:	4629      	mov	r1, r5
 8005f00:	2000      	movs	r0, #0
 8005f02:	3601      	adds	r6, #1
 8005f04:	f858 2b04 	ldr.w	r2, [r8], #4
 8005f08:	f8d1 c000 	ldr.w	ip, [r1]
 8005f0c:	b293      	uxth	r3, r2
 8005f0e:	1ac3      	subs	r3, r0, r3
 8005f10:	0c12      	lsrs	r2, r2, #16
 8005f12:	fa1f f08c 	uxth.w	r0, ip
 8005f16:	4403      	add	r3, r0
 8005f18:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005f1c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005f20:	b29b      	uxth	r3, r3
 8005f22:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005f26:	45c1      	cmp	r9, r8
 8005f28:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005f2c:	f841 3b04 	str.w	r3, [r1], #4
 8005f30:	d2e8      	bcs.n	8005f04 <quorem+0xac>
 8005f32:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005f36:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005f3a:	b922      	cbnz	r2, 8005f46 <quorem+0xee>
 8005f3c:	3b04      	subs	r3, #4
 8005f3e:	429d      	cmp	r5, r3
 8005f40:	461a      	mov	r2, r3
 8005f42:	d30a      	bcc.n	8005f5a <quorem+0x102>
 8005f44:	613c      	str	r4, [r7, #16]
 8005f46:	4630      	mov	r0, r6
 8005f48:	b003      	add	sp, #12
 8005f4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f4e:	6812      	ldr	r2, [r2, #0]
 8005f50:	3b04      	subs	r3, #4
 8005f52:	2a00      	cmp	r2, #0
 8005f54:	d1cd      	bne.n	8005ef2 <quorem+0x9a>
 8005f56:	3c01      	subs	r4, #1
 8005f58:	e7c8      	b.n	8005eec <quorem+0x94>
 8005f5a:	6812      	ldr	r2, [r2, #0]
 8005f5c:	3b04      	subs	r3, #4
 8005f5e:	2a00      	cmp	r2, #0
 8005f60:	d1f0      	bne.n	8005f44 <quorem+0xec>
 8005f62:	3c01      	subs	r4, #1
 8005f64:	e7eb      	b.n	8005f3e <quorem+0xe6>
 8005f66:	2000      	movs	r0, #0
 8005f68:	e7ee      	b.n	8005f48 <quorem+0xf0>
 8005f6a:	0000      	movs	r0, r0
 8005f6c:	0000      	movs	r0, r0
	...

08005f70 <_dtoa_r>:
 8005f70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f74:	4616      	mov	r6, r2
 8005f76:	461f      	mov	r7, r3
 8005f78:	69c4      	ldr	r4, [r0, #28]
 8005f7a:	b099      	sub	sp, #100	; 0x64
 8005f7c:	4605      	mov	r5, r0
 8005f7e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8005f82:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8005f86:	b974      	cbnz	r4, 8005fa6 <_dtoa_r+0x36>
 8005f88:	2010      	movs	r0, #16
 8005f8a:	f000 fe1d 	bl	8006bc8 <malloc>
 8005f8e:	4602      	mov	r2, r0
 8005f90:	61e8      	str	r0, [r5, #28]
 8005f92:	b920      	cbnz	r0, 8005f9e <_dtoa_r+0x2e>
 8005f94:	21ef      	movs	r1, #239	; 0xef
 8005f96:	4bac      	ldr	r3, [pc, #688]	; (8006248 <_dtoa_r+0x2d8>)
 8005f98:	48ac      	ldr	r0, [pc, #688]	; (800624c <_dtoa_r+0x2dc>)
 8005f9a:	f001 fc7b 	bl	8007894 <__assert_func>
 8005f9e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005fa2:	6004      	str	r4, [r0, #0]
 8005fa4:	60c4      	str	r4, [r0, #12]
 8005fa6:	69eb      	ldr	r3, [r5, #28]
 8005fa8:	6819      	ldr	r1, [r3, #0]
 8005faa:	b151      	cbz	r1, 8005fc2 <_dtoa_r+0x52>
 8005fac:	685a      	ldr	r2, [r3, #4]
 8005fae:	2301      	movs	r3, #1
 8005fb0:	4093      	lsls	r3, r2
 8005fb2:	604a      	str	r2, [r1, #4]
 8005fb4:	608b      	str	r3, [r1, #8]
 8005fb6:	4628      	mov	r0, r5
 8005fb8:	f000 fefa 	bl	8006db0 <_Bfree>
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	69eb      	ldr	r3, [r5, #28]
 8005fc0:	601a      	str	r2, [r3, #0]
 8005fc2:	1e3b      	subs	r3, r7, #0
 8005fc4:	bfaf      	iteee	ge
 8005fc6:	2300      	movge	r3, #0
 8005fc8:	2201      	movlt	r2, #1
 8005fca:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005fce:	9305      	strlt	r3, [sp, #20]
 8005fd0:	bfa8      	it	ge
 8005fd2:	f8c8 3000 	strge.w	r3, [r8]
 8005fd6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8005fda:	4b9d      	ldr	r3, [pc, #628]	; (8006250 <_dtoa_r+0x2e0>)
 8005fdc:	bfb8      	it	lt
 8005fde:	f8c8 2000 	strlt.w	r2, [r8]
 8005fe2:	ea33 0309 	bics.w	r3, r3, r9
 8005fe6:	d119      	bne.n	800601c <_dtoa_r+0xac>
 8005fe8:	f242 730f 	movw	r3, #9999	; 0x270f
 8005fec:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005fee:	6013      	str	r3, [r2, #0]
 8005ff0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005ff4:	4333      	orrs	r3, r6
 8005ff6:	f000 8589 	beq.w	8006b0c <_dtoa_r+0xb9c>
 8005ffa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005ffc:	b953      	cbnz	r3, 8006014 <_dtoa_r+0xa4>
 8005ffe:	4b95      	ldr	r3, [pc, #596]	; (8006254 <_dtoa_r+0x2e4>)
 8006000:	e023      	b.n	800604a <_dtoa_r+0xda>
 8006002:	4b95      	ldr	r3, [pc, #596]	; (8006258 <_dtoa_r+0x2e8>)
 8006004:	9303      	str	r3, [sp, #12]
 8006006:	3308      	adds	r3, #8
 8006008:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800600a:	6013      	str	r3, [r2, #0]
 800600c:	9803      	ldr	r0, [sp, #12]
 800600e:	b019      	add	sp, #100	; 0x64
 8006010:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006014:	4b8f      	ldr	r3, [pc, #572]	; (8006254 <_dtoa_r+0x2e4>)
 8006016:	9303      	str	r3, [sp, #12]
 8006018:	3303      	adds	r3, #3
 800601a:	e7f5      	b.n	8006008 <_dtoa_r+0x98>
 800601c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006020:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8006024:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006028:	2200      	movs	r2, #0
 800602a:	2300      	movs	r3, #0
 800602c:	f7fa fcbc 	bl	80009a8 <__aeabi_dcmpeq>
 8006030:	4680      	mov	r8, r0
 8006032:	b160      	cbz	r0, 800604e <_dtoa_r+0xde>
 8006034:	2301      	movs	r3, #1
 8006036:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006038:	6013      	str	r3, [r2, #0]
 800603a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800603c:	2b00      	cmp	r3, #0
 800603e:	f000 8562 	beq.w	8006b06 <_dtoa_r+0xb96>
 8006042:	4b86      	ldr	r3, [pc, #536]	; (800625c <_dtoa_r+0x2ec>)
 8006044:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006046:	6013      	str	r3, [r2, #0]
 8006048:	3b01      	subs	r3, #1
 800604a:	9303      	str	r3, [sp, #12]
 800604c:	e7de      	b.n	800600c <_dtoa_r+0x9c>
 800604e:	ab16      	add	r3, sp, #88	; 0x58
 8006050:	9301      	str	r3, [sp, #4]
 8006052:	ab17      	add	r3, sp, #92	; 0x5c
 8006054:	9300      	str	r3, [sp, #0]
 8006056:	4628      	mov	r0, r5
 8006058:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800605c:	f001 f98a 	bl	8007374 <__d2b>
 8006060:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006064:	4682      	mov	sl, r0
 8006066:	2c00      	cmp	r4, #0
 8006068:	d07e      	beq.n	8006168 <_dtoa_r+0x1f8>
 800606a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800606e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006070:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8006074:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006078:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800607c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006080:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8006084:	4619      	mov	r1, r3
 8006086:	2200      	movs	r2, #0
 8006088:	4b75      	ldr	r3, [pc, #468]	; (8006260 <_dtoa_r+0x2f0>)
 800608a:	f7fa f86d 	bl	8000168 <__aeabi_dsub>
 800608e:	a368      	add	r3, pc, #416	; (adr r3, 8006230 <_dtoa_r+0x2c0>)
 8006090:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006094:	f7fa fa20 	bl	80004d8 <__aeabi_dmul>
 8006098:	a367      	add	r3, pc, #412	; (adr r3, 8006238 <_dtoa_r+0x2c8>)
 800609a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800609e:	f7fa f865 	bl	800016c <__adddf3>
 80060a2:	4606      	mov	r6, r0
 80060a4:	4620      	mov	r0, r4
 80060a6:	460f      	mov	r7, r1
 80060a8:	f7fa f9ac 	bl	8000404 <__aeabi_i2d>
 80060ac:	a364      	add	r3, pc, #400	; (adr r3, 8006240 <_dtoa_r+0x2d0>)
 80060ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060b2:	f7fa fa11 	bl	80004d8 <__aeabi_dmul>
 80060b6:	4602      	mov	r2, r0
 80060b8:	460b      	mov	r3, r1
 80060ba:	4630      	mov	r0, r6
 80060bc:	4639      	mov	r1, r7
 80060be:	f7fa f855 	bl	800016c <__adddf3>
 80060c2:	4606      	mov	r6, r0
 80060c4:	460f      	mov	r7, r1
 80060c6:	f7fa fcb7 	bl	8000a38 <__aeabi_d2iz>
 80060ca:	2200      	movs	r2, #0
 80060cc:	4683      	mov	fp, r0
 80060ce:	2300      	movs	r3, #0
 80060d0:	4630      	mov	r0, r6
 80060d2:	4639      	mov	r1, r7
 80060d4:	f7fa fc72 	bl	80009bc <__aeabi_dcmplt>
 80060d8:	b148      	cbz	r0, 80060ee <_dtoa_r+0x17e>
 80060da:	4658      	mov	r0, fp
 80060dc:	f7fa f992 	bl	8000404 <__aeabi_i2d>
 80060e0:	4632      	mov	r2, r6
 80060e2:	463b      	mov	r3, r7
 80060e4:	f7fa fc60 	bl	80009a8 <__aeabi_dcmpeq>
 80060e8:	b908      	cbnz	r0, 80060ee <_dtoa_r+0x17e>
 80060ea:	f10b 3bff 	add.w	fp, fp, #4294967295
 80060ee:	f1bb 0f16 	cmp.w	fp, #22
 80060f2:	d857      	bhi.n	80061a4 <_dtoa_r+0x234>
 80060f4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80060f8:	4b5a      	ldr	r3, [pc, #360]	; (8006264 <_dtoa_r+0x2f4>)
 80060fa:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80060fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006102:	f7fa fc5b 	bl	80009bc <__aeabi_dcmplt>
 8006106:	2800      	cmp	r0, #0
 8006108:	d04e      	beq.n	80061a8 <_dtoa_r+0x238>
 800610a:	2300      	movs	r3, #0
 800610c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006110:	930f      	str	r3, [sp, #60]	; 0x3c
 8006112:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006114:	1b1b      	subs	r3, r3, r4
 8006116:	1e5a      	subs	r2, r3, #1
 8006118:	bf46      	itte	mi
 800611a:	f1c3 0901 	rsbmi	r9, r3, #1
 800611e:	2300      	movmi	r3, #0
 8006120:	f04f 0900 	movpl.w	r9, #0
 8006124:	9209      	str	r2, [sp, #36]	; 0x24
 8006126:	bf48      	it	mi
 8006128:	9309      	strmi	r3, [sp, #36]	; 0x24
 800612a:	f1bb 0f00 	cmp.w	fp, #0
 800612e:	db3d      	blt.n	80061ac <_dtoa_r+0x23c>
 8006130:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006132:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8006136:	445b      	add	r3, fp
 8006138:	9309      	str	r3, [sp, #36]	; 0x24
 800613a:	2300      	movs	r3, #0
 800613c:	930a      	str	r3, [sp, #40]	; 0x28
 800613e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006140:	2b09      	cmp	r3, #9
 8006142:	d867      	bhi.n	8006214 <_dtoa_r+0x2a4>
 8006144:	2b05      	cmp	r3, #5
 8006146:	bfc4      	itt	gt
 8006148:	3b04      	subgt	r3, #4
 800614a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800614c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800614e:	bfc8      	it	gt
 8006150:	2400      	movgt	r4, #0
 8006152:	f1a3 0302 	sub.w	r3, r3, #2
 8006156:	bfd8      	it	le
 8006158:	2401      	movle	r4, #1
 800615a:	2b03      	cmp	r3, #3
 800615c:	f200 8086 	bhi.w	800626c <_dtoa_r+0x2fc>
 8006160:	e8df f003 	tbb	[pc, r3]
 8006164:	5637392c 	.word	0x5637392c
 8006168:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800616c:	441c      	add	r4, r3
 800616e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8006172:	2b20      	cmp	r3, #32
 8006174:	bfc1      	itttt	gt
 8006176:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800617a:	fa09 f903 	lslgt.w	r9, r9, r3
 800617e:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 8006182:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006186:	bfd6      	itet	le
 8006188:	f1c3 0320 	rsble	r3, r3, #32
 800618c:	ea49 0003 	orrgt.w	r0, r9, r3
 8006190:	fa06 f003 	lslle.w	r0, r6, r3
 8006194:	f7fa f926 	bl	80003e4 <__aeabi_ui2d>
 8006198:	2201      	movs	r2, #1
 800619a:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800619e:	3c01      	subs	r4, #1
 80061a0:	9213      	str	r2, [sp, #76]	; 0x4c
 80061a2:	e76f      	b.n	8006084 <_dtoa_r+0x114>
 80061a4:	2301      	movs	r3, #1
 80061a6:	e7b3      	b.n	8006110 <_dtoa_r+0x1a0>
 80061a8:	900f      	str	r0, [sp, #60]	; 0x3c
 80061aa:	e7b2      	b.n	8006112 <_dtoa_r+0x1a2>
 80061ac:	f1cb 0300 	rsb	r3, fp, #0
 80061b0:	930a      	str	r3, [sp, #40]	; 0x28
 80061b2:	2300      	movs	r3, #0
 80061b4:	eba9 090b 	sub.w	r9, r9, fp
 80061b8:	930e      	str	r3, [sp, #56]	; 0x38
 80061ba:	e7c0      	b.n	800613e <_dtoa_r+0x1ce>
 80061bc:	2300      	movs	r3, #0
 80061be:	930b      	str	r3, [sp, #44]	; 0x2c
 80061c0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	dc55      	bgt.n	8006272 <_dtoa_r+0x302>
 80061c6:	2301      	movs	r3, #1
 80061c8:	461a      	mov	r2, r3
 80061ca:	9306      	str	r3, [sp, #24]
 80061cc:	9308      	str	r3, [sp, #32]
 80061ce:	9223      	str	r2, [sp, #140]	; 0x8c
 80061d0:	e00b      	b.n	80061ea <_dtoa_r+0x27a>
 80061d2:	2301      	movs	r3, #1
 80061d4:	e7f3      	b.n	80061be <_dtoa_r+0x24e>
 80061d6:	2300      	movs	r3, #0
 80061d8:	930b      	str	r3, [sp, #44]	; 0x2c
 80061da:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80061dc:	445b      	add	r3, fp
 80061de:	9306      	str	r3, [sp, #24]
 80061e0:	3301      	adds	r3, #1
 80061e2:	2b01      	cmp	r3, #1
 80061e4:	9308      	str	r3, [sp, #32]
 80061e6:	bfb8      	it	lt
 80061e8:	2301      	movlt	r3, #1
 80061ea:	2100      	movs	r1, #0
 80061ec:	2204      	movs	r2, #4
 80061ee:	69e8      	ldr	r0, [r5, #28]
 80061f0:	f102 0614 	add.w	r6, r2, #20
 80061f4:	429e      	cmp	r6, r3
 80061f6:	d940      	bls.n	800627a <_dtoa_r+0x30a>
 80061f8:	6041      	str	r1, [r0, #4]
 80061fa:	4628      	mov	r0, r5
 80061fc:	f000 fd98 	bl	8006d30 <_Balloc>
 8006200:	9003      	str	r0, [sp, #12]
 8006202:	2800      	cmp	r0, #0
 8006204:	d13c      	bne.n	8006280 <_dtoa_r+0x310>
 8006206:	4602      	mov	r2, r0
 8006208:	f240 11af 	movw	r1, #431	; 0x1af
 800620c:	4b16      	ldr	r3, [pc, #88]	; (8006268 <_dtoa_r+0x2f8>)
 800620e:	e6c3      	b.n	8005f98 <_dtoa_r+0x28>
 8006210:	2301      	movs	r3, #1
 8006212:	e7e1      	b.n	80061d8 <_dtoa_r+0x268>
 8006214:	2401      	movs	r4, #1
 8006216:	2300      	movs	r3, #0
 8006218:	940b      	str	r4, [sp, #44]	; 0x2c
 800621a:	9322      	str	r3, [sp, #136]	; 0x88
 800621c:	f04f 33ff 	mov.w	r3, #4294967295
 8006220:	2200      	movs	r2, #0
 8006222:	9306      	str	r3, [sp, #24]
 8006224:	9308      	str	r3, [sp, #32]
 8006226:	2312      	movs	r3, #18
 8006228:	e7d1      	b.n	80061ce <_dtoa_r+0x25e>
 800622a:	bf00      	nop
 800622c:	f3af 8000 	nop.w
 8006230:	636f4361 	.word	0x636f4361
 8006234:	3fd287a7 	.word	0x3fd287a7
 8006238:	8b60c8b3 	.word	0x8b60c8b3
 800623c:	3fc68a28 	.word	0x3fc68a28
 8006240:	509f79fb 	.word	0x509f79fb
 8006244:	3fd34413 	.word	0x3fd34413
 8006248:	080096e7 	.word	0x080096e7
 800624c:	080096fe 	.word	0x080096fe
 8006250:	7ff00000 	.word	0x7ff00000
 8006254:	080096e3 	.word	0x080096e3
 8006258:	080096da 	.word	0x080096da
 800625c:	080096b7 	.word	0x080096b7
 8006260:	3ff80000 	.word	0x3ff80000
 8006264:	080097e8 	.word	0x080097e8
 8006268:	08009756 	.word	0x08009756
 800626c:	2301      	movs	r3, #1
 800626e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006270:	e7d4      	b.n	800621c <_dtoa_r+0x2ac>
 8006272:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006274:	9306      	str	r3, [sp, #24]
 8006276:	9308      	str	r3, [sp, #32]
 8006278:	e7b7      	b.n	80061ea <_dtoa_r+0x27a>
 800627a:	3101      	adds	r1, #1
 800627c:	0052      	lsls	r2, r2, #1
 800627e:	e7b7      	b.n	80061f0 <_dtoa_r+0x280>
 8006280:	69eb      	ldr	r3, [r5, #28]
 8006282:	9a03      	ldr	r2, [sp, #12]
 8006284:	601a      	str	r2, [r3, #0]
 8006286:	9b08      	ldr	r3, [sp, #32]
 8006288:	2b0e      	cmp	r3, #14
 800628a:	f200 80a8 	bhi.w	80063de <_dtoa_r+0x46e>
 800628e:	2c00      	cmp	r4, #0
 8006290:	f000 80a5 	beq.w	80063de <_dtoa_r+0x46e>
 8006294:	f1bb 0f00 	cmp.w	fp, #0
 8006298:	dd34      	ble.n	8006304 <_dtoa_r+0x394>
 800629a:	4b9a      	ldr	r3, [pc, #616]	; (8006504 <_dtoa_r+0x594>)
 800629c:	f00b 020f 	and.w	r2, fp, #15
 80062a0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80062a4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80062a8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80062ac:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80062b0:	ea4f 142b 	mov.w	r4, fp, asr #4
 80062b4:	d016      	beq.n	80062e4 <_dtoa_r+0x374>
 80062b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80062ba:	4b93      	ldr	r3, [pc, #588]	; (8006508 <_dtoa_r+0x598>)
 80062bc:	2703      	movs	r7, #3
 80062be:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80062c2:	f7fa fa33 	bl	800072c <__aeabi_ddiv>
 80062c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80062ca:	f004 040f 	and.w	r4, r4, #15
 80062ce:	4e8e      	ldr	r6, [pc, #568]	; (8006508 <_dtoa_r+0x598>)
 80062d0:	b954      	cbnz	r4, 80062e8 <_dtoa_r+0x378>
 80062d2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80062d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80062da:	f7fa fa27 	bl	800072c <__aeabi_ddiv>
 80062de:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80062e2:	e029      	b.n	8006338 <_dtoa_r+0x3c8>
 80062e4:	2702      	movs	r7, #2
 80062e6:	e7f2      	b.n	80062ce <_dtoa_r+0x35e>
 80062e8:	07e1      	lsls	r1, r4, #31
 80062ea:	d508      	bpl.n	80062fe <_dtoa_r+0x38e>
 80062ec:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80062f0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80062f4:	f7fa f8f0 	bl	80004d8 <__aeabi_dmul>
 80062f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80062fc:	3701      	adds	r7, #1
 80062fe:	1064      	asrs	r4, r4, #1
 8006300:	3608      	adds	r6, #8
 8006302:	e7e5      	b.n	80062d0 <_dtoa_r+0x360>
 8006304:	f000 80a5 	beq.w	8006452 <_dtoa_r+0x4e2>
 8006308:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800630c:	f1cb 0400 	rsb	r4, fp, #0
 8006310:	4b7c      	ldr	r3, [pc, #496]	; (8006504 <_dtoa_r+0x594>)
 8006312:	f004 020f 	and.w	r2, r4, #15
 8006316:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800631a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800631e:	f7fa f8db 	bl	80004d8 <__aeabi_dmul>
 8006322:	2702      	movs	r7, #2
 8006324:	2300      	movs	r3, #0
 8006326:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800632a:	4e77      	ldr	r6, [pc, #476]	; (8006508 <_dtoa_r+0x598>)
 800632c:	1124      	asrs	r4, r4, #4
 800632e:	2c00      	cmp	r4, #0
 8006330:	f040 8084 	bne.w	800643c <_dtoa_r+0x4cc>
 8006334:	2b00      	cmp	r3, #0
 8006336:	d1d2      	bne.n	80062de <_dtoa_r+0x36e>
 8006338:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800633c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006340:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006342:	2b00      	cmp	r3, #0
 8006344:	f000 8087 	beq.w	8006456 <_dtoa_r+0x4e6>
 8006348:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800634c:	2200      	movs	r2, #0
 800634e:	4b6f      	ldr	r3, [pc, #444]	; (800650c <_dtoa_r+0x59c>)
 8006350:	f7fa fb34 	bl	80009bc <__aeabi_dcmplt>
 8006354:	2800      	cmp	r0, #0
 8006356:	d07e      	beq.n	8006456 <_dtoa_r+0x4e6>
 8006358:	9b08      	ldr	r3, [sp, #32]
 800635a:	2b00      	cmp	r3, #0
 800635c:	d07b      	beq.n	8006456 <_dtoa_r+0x4e6>
 800635e:	9b06      	ldr	r3, [sp, #24]
 8006360:	2b00      	cmp	r3, #0
 8006362:	dd38      	ble.n	80063d6 <_dtoa_r+0x466>
 8006364:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006368:	2200      	movs	r2, #0
 800636a:	4b69      	ldr	r3, [pc, #420]	; (8006510 <_dtoa_r+0x5a0>)
 800636c:	f7fa f8b4 	bl	80004d8 <__aeabi_dmul>
 8006370:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006374:	9c06      	ldr	r4, [sp, #24]
 8006376:	f10b 38ff 	add.w	r8, fp, #4294967295
 800637a:	3701      	adds	r7, #1
 800637c:	4638      	mov	r0, r7
 800637e:	f7fa f841 	bl	8000404 <__aeabi_i2d>
 8006382:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006386:	f7fa f8a7 	bl	80004d8 <__aeabi_dmul>
 800638a:	2200      	movs	r2, #0
 800638c:	4b61      	ldr	r3, [pc, #388]	; (8006514 <_dtoa_r+0x5a4>)
 800638e:	f7f9 feed 	bl	800016c <__adddf3>
 8006392:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8006396:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800639a:	9611      	str	r6, [sp, #68]	; 0x44
 800639c:	2c00      	cmp	r4, #0
 800639e:	d15d      	bne.n	800645c <_dtoa_r+0x4ec>
 80063a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80063a4:	2200      	movs	r2, #0
 80063a6:	4b5c      	ldr	r3, [pc, #368]	; (8006518 <_dtoa_r+0x5a8>)
 80063a8:	f7f9 fede 	bl	8000168 <__aeabi_dsub>
 80063ac:	4602      	mov	r2, r0
 80063ae:	460b      	mov	r3, r1
 80063b0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80063b4:	4633      	mov	r3, r6
 80063b6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80063b8:	f7fa fb1e 	bl	80009f8 <__aeabi_dcmpgt>
 80063bc:	2800      	cmp	r0, #0
 80063be:	f040 8295 	bne.w	80068ec <_dtoa_r+0x97c>
 80063c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80063c6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80063c8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80063cc:	f7fa faf6 	bl	80009bc <__aeabi_dcmplt>
 80063d0:	2800      	cmp	r0, #0
 80063d2:	f040 8289 	bne.w	80068e8 <_dtoa_r+0x978>
 80063d6:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80063da:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80063de:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	f2c0 8151 	blt.w	8006688 <_dtoa_r+0x718>
 80063e6:	f1bb 0f0e 	cmp.w	fp, #14
 80063ea:	f300 814d 	bgt.w	8006688 <_dtoa_r+0x718>
 80063ee:	4b45      	ldr	r3, [pc, #276]	; (8006504 <_dtoa_r+0x594>)
 80063f0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80063f4:	e9d3 3400 	ldrd	r3, r4, [r3]
 80063f8:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80063fc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80063fe:	2b00      	cmp	r3, #0
 8006400:	f280 80da 	bge.w	80065b8 <_dtoa_r+0x648>
 8006404:	9b08      	ldr	r3, [sp, #32]
 8006406:	2b00      	cmp	r3, #0
 8006408:	f300 80d6 	bgt.w	80065b8 <_dtoa_r+0x648>
 800640c:	f040 826b 	bne.w	80068e6 <_dtoa_r+0x976>
 8006410:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006414:	2200      	movs	r2, #0
 8006416:	4b40      	ldr	r3, [pc, #256]	; (8006518 <_dtoa_r+0x5a8>)
 8006418:	f7fa f85e 	bl	80004d8 <__aeabi_dmul>
 800641c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006420:	f7fa fae0 	bl	80009e4 <__aeabi_dcmpge>
 8006424:	9c08      	ldr	r4, [sp, #32]
 8006426:	4626      	mov	r6, r4
 8006428:	2800      	cmp	r0, #0
 800642a:	f040 8241 	bne.w	80068b0 <_dtoa_r+0x940>
 800642e:	2331      	movs	r3, #49	; 0x31
 8006430:	9f03      	ldr	r7, [sp, #12]
 8006432:	f10b 0b01 	add.w	fp, fp, #1
 8006436:	f807 3b01 	strb.w	r3, [r7], #1
 800643a:	e23d      	b.n	80068b8 <_dtoa_r+0x948>
 800643c:	07e2      	lsls	r2, r4, #31
 800643e:	d505      	bpl.n	800644c <_dtoa_r+0x4dc>
 8006440:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006444:	f7fa f848 	bl	80004d8 <__aeabi_dmul>
 8006448:	2301      	movs	r3, #1
 800644a:	3701      	adds	r7, #1
 800644c:	1064      	asrs	r4, r4, #1
 800644e:	3608      	adds	r6, #8
 8006450:	e76d      	b.n	800632e <_dtoa_r+0x3be>
 8006452:	2702      	movs	r7, #2
 8006454:	e770      	b.n	8006338 <_dtoa_r+0x3c8>
 8006456:	46d8      	mov	r8, fp
 8006458:	9c08      	ldr	r4, [sp, #32]
 800645a:	e78f      	b.n	800637c <_dtoa_r+0x40c>
 800645c:	9903      	ldr	r1, [sp, #12]
 800645e:	4b29      	ldr	r3, [pc, #164]	; (8006504 <_dtoa_r+0x594>)
 8006460:	4421      	add	r1, r4
 8006462:	9112      	str	r1, [sp, #72]	; 0x48
 8006464:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006466:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800646a:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800646e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006472:	2900      	cmp	r1, #0
 8006474:	d054      	beq.n	8006520 <_dtoa_r+0x5b0>
 8006476:	2000      	movs	r0, #0
 8006478:	4928      	ldr	r1, [pc, #160]	; (800651c <_dtoa_r+0x5ac>)
 800647a:	f7fa f957 	bl	800072c <__aeabi_ddiv>
 800647e:	463b      	mov	r3, r7
 8006480:	4632      	mov	r2, r6
 8006482:	f7f9 fe71 	bl	8000168 <__aeabi_dsub>
 8006486:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800648a:	9f03      	ldr	r7, [sp, #12]
 800648c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006490:	f7fa fad2 	bl	8000a38 <__aeabi_d2iz>
 8006494:	4604      	mov	r4, r0
 8006496:	f7f9 ffb5 	bl	8000404 <__aeabi_i2d>
 800649a:	4602      	mov	r2, r0
 800649c:	460b      	mov	r3, r1
 800649e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80064a2:	f7f9 fe61 	bl	8000168 <__aeabi_dsub>
 80064a6:	4602      	mov	r2, r0
 80064a8:	460b      	mov	r3, r1
 80064aa:	3430      	adds	r4, #48	; 0x30
 80064ac:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80064b0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80064b4:	f807 4b01 	strb.w	r4, [r7], #1
 80064b8:	f7fa fa80 	bl	80009bc <__aeabi_dcmplt>
 80064bc:	2800      	cmp	r0, #0
 80064be:	d173      	bne.n	80065a8 <_dtoa_r+0x638>
 80064c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80064c4:	2000      	movs	r0, #0
 80064c6:	4911      	ldr	r1, [pc, #68]	; (800650c <_dtoa_r+0x59c>)
 80064c8:	f7f9 fe4e 	bl	8000168 <__aeabi_dsub>
 80064cc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80064d0:	f7fa fa74 	bl	80009bc <__aeabi_dcmplt>
 80064d4:	2800      	cmp	r0, #0
 80064d6:	f040 80b6 	bne.w	8006646 <_dtoa_r+0x6d6>
 80064da:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80064dc:	429f      	cmp	r7, r3
 80064de:	f43f af7a 	beq.w	80063d6 <_dtoa_r+0x466>
 80064e2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80064e6:	2200      	movs	r2, #0
 80064e8:	4b09      	ldr	r3, [pc, #36]	; (8006510 <_dtoa_r+0x5a0>)
 80064ea:	f7f9 fff5 	bl	80004d8 <__aeabi_dmul>
 80064ee:	2200      	movs	r2, #0
 80064f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80064f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80064f8:	4b05      	ldr	r3, [pc, #20]	; (8006510 <_dtoa_r+0x5a0>)
 80064fa:	f7f9 ffed 	bl	80004d8 <__aeabi_dmul>
 80064fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006502:	e7c3      	b.n	800648c <_dtoa_r+0x51c>
 8006504:	080097e8 	.word	0x080097e8
 8006508:	080097c0 	.word	0x080097c0
 800650c:	3ff00000 	.word	0x3ff00000
 8006510:	40240000 	.word	0x40240000
 8006514:	401c0000 	.word	0x401c0000
 8006518:	40140000 	.word	0x40140000
 800651c:	3fe00000 	.word	0x3fe00000
 8006520:	4630      	mov	r0, r6
 8006522:	4639      	mov	r1, r7
 8006524:	f7f9 ffd8 	bl	80004d8 <__aeabi_dmul>
 8006528:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800652a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800652e:	9c03      	ldr	r4, [sp, #12]
 8006530:	9314      	str	r3, [sp, #80]	; 0x50
 8006532:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006536:	f7fa fa7f 	bl	8000a38 <__aeabi_d2iz>
 800653a:	9015      	str	r0, [sp, #84]	; 0x54
 800653c:	f7f9 ff62 	bl	8000404 <__aeabi_i2d>
 8006540:	4602      	mov	r2, r0
 8006542:	460b      	mov	r3, r1
 8006544:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006548:	f7f9 fe0e 	bl	8000168 <__aeabi_dsub>
 800654c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800654e:	4606      	mov	r6, r0
 8006550:	3330      	adds	r3, #48	; 0x30
 8006552:	f804 3b01 	strb.w	r3, [r4], #1
 8006556:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006558:	460f      	mov	r7, r1
 800655a:	429c      	cmp	r4, r3
 800655c:	f04f 0200 	mov.w	r2, #0
 8006560:	d124      	bne.n	80065ac <_dtoa_r+0x63c>
 8006562:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006566:	4baf      	ldr	r3, [pc, #700]	; (8006824 <_dtoa_r+0x8b4>)
 8006568:	f7f9 fe00 	bl	800016c <__adddf3>
 800656c:	4602      	mov	r2, r0
 800656e:	460b      	mov	r3, r1
 8006570:	4630      	mov	r0, r6
 8006572:	4639      	mov	r1, r7
 8006574:	f7fa fa40 	bl	80009f8 <__aeabi_dcmpgt>
 8006578:	2800      	cmp	r0, #0
 800657a:	d163      	bne.n	8006644 <_dtoa_r+0x6d4>
 800657c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006580:	2000      	movs	r0, #0
 8006582:	49a8      	ldr	r1, [pc, #672]	; (8006824 <_dtoa_r+0x8b4>)
 8006584:	f7f9 fdf0 	bl	8000168 <__aeabi_dsub>
 8006588:	4602      	mov	r2, r0
 800658a:	460b      	mov	r3, r1
 800658c:	4630      	mov	r0, r6
 800658e:	4639      	mov	r1, r7
 8006590:	f7fa fa14 	bl	80009bc <__aeabi_dcmplt>
 8006594:	2800      	cmp	r0, #0
 8006596:	f43f af1e 	beq.w	80063d6 <_dtoa_r+0x466>
 800659a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800659c:	1e7b      	subs	r3, r7, #1
 800659e:	9314      	str	r3, [sp, #80]	; 0x50
 80065a0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80065a4:	2b30      	cmp	r3, #48	; 0x30
 80065a6:	d0f8      	beq.n	800659a <_dtoa_r+0x62a>
 80065a8:	46c3      	mov	fp, r8
 80065aa:	e03b      	b.n	8006624 <_dtoa_r+0x6b4>
 80065ac:	4b9e      	ldr	r3, [pc, #632]	; (8006828 <_dtoa_r+0x8b8>)
 80065ae:	f7f9 ff93 	bl	80004d8 <__aeabi_dmul>
 80065b2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80065b6:	e7bc      	b.n	8006532 <_dtoa_r+0x5c2>
 80065b8:	9f03      	ldr	r7, [sp, #12]
 80065ba:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80065be:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80065c2:	4640      	mov	r0, r8
 80065c4:	4649      	mov	r1, r9
 80065c6:	f7fa f8b1 	bl	800072c <__aeabi_ddiv>
 80065ca:	f7fa fa35 	bl	8000a38 <__aeabi_d2iz>
 80065ce:	4604      	mov	r4, r0
 80065d0:	f7f9 ff18 	bl	8000404 <__aeabi_i2d>
 80065d4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80065d8:	f7f9 ff7e 	bl	80004d8 <__aeabi_dmul>
 80065dc:	4602      	mov	r2, r0
 80065de:	460b      	mov	r3, r1
 80065e0:	4640      	mov	r0, r8
 80065e2:	4649      	mov	r1, r9
 80065e4:	f7f9 fdc0 	bl	8000168 <__aeabi_dsub>
 80065e8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80065ec:	f807 6b01 	strb.w	r6, [r7], #1
 80065f0:	9e03      	ldr	r6, [sp, #12]
 80065f2:	f8dd c020 	ldr.w	ip, [sp, #32]
 80065f6:	1bbe      	subs	r6, r7, r6
 80065f8:	45b4      	cmp	ip, r6
 80065fa:	4602      	mov	r2, r0
 80065fc:	460b      	mov	r3, r1
 80065fe:	d136      	bne.n	800666e <_dtoa_r+0x6fe>
 8006600:	f7f9 fdb4 	bl	800016c <__adddf3>
 8006604:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006608:	4680      	mov	r8, r0
 800660a:	4689      	mov	r9, r1
 800660c:	f7fa f9f4 	bl	80009f8 <__aeabi_dcmpgt>
 8006610:	bb58      	cbnz	r0, 800666a <_dtoa_r+0x6fa>
 8006612:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006616:	4640      	mov	r0, r8
 8006618:	4649      	mov	r1, r9
 800661a:	f7fa f9c5 	bl	80009a8 <__aeabi_dcmpeq>
 800661e:	b108      	cbz	r0, 8006624 <_dtoa_r+0x6b4>
 8006620:	07e3      	lsls	r3, r4, #31
 8006622:	d422      	bmi.n	800666a <_dtoa_r+0x6fa>
 8006624:	4651      	mov	r1, sl
 8006626:	4628      	mov	r0, r5
 8006628:	f000 fbc2 	bl	8006db0 <_Bfree>
 800662c:	2300      	movs	r3, #0
 800662e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006630:	703b      	strb	r3, [r7, #0]
 8006632:	f10b 0301 	add.w	r3, fp, #1
 8006636:	6013      	str	r3, [r2, #0]
 8006638:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800663a:	2b00      	cmp	r3, #0
 800663c:	f43f ace6 	beq.w	800600c <_dtoa_r+0x9c>
 8006640:	601f      	str	r7, [r3, #0]
 8006642:	e4e3      	b.n	800600c <_dtoa_r+0x9c>
 8006644:	4627      	mov	r7, r4
 8006646:	463b      	mov	r3, r7
 8006648:	461f      	mov	r7, r3
 800664a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800664e:	2a39      	cmp	r2, #57	; 0x39
 8006650:	d107      	bne.n	8006662 <_dtoa_r+0x6f2>
 8006652:	9a03      	ldr	r2, [sp, #12]
 8006654:	429a      	cmp	r2, r3
 8006656:	d1f7      	bne.n	8006648 <_dtoa_r+0x6d8>
 8006658:	2230      	movs	r2, #48	; 0x30
 800665a:	9903      	ldr	r1, [sp, #12]
 800665c:	f108 0801 	add.w	r8, r8, #1
 8006660:	700a      	strb	r2, [r1, #0]
 8006662:	781a      	ldrb	r2, [r3, #0]
 8006664:	3201      	adds	r2, #1
 8006666:	701a      	strb	r2, [r3, #0]
 8006668:	e79e      	b.n	80065a8 <_dtoa_r+0x638>
 800666a:	46d8      	mov	r8, fp
 800666c:	e7eb      	b.n	8006646 <_dtoa_r+0x6d6>
 800666e:	2200      	movs	r2, #0
 8006670:	4b6d      	ldr	r3, [pc, #436]	; (8006828 <_dtoa_r+0x8b8>)
 8006672:	f7f9 ff31 	bl	80004d8 <__aeabi_dmul>
 8006676:	2200      	movs	r2, #0
 8006678:	2300      	movs	r3, #0
 800667a:	4680      	mov	r8, r0
 800667c:	4689      	mov	r9, r1
 800667e:	f7fa f993 	bl	80009a8 <__aeabi_dcmpeq>
 8006682:	2800      	cmp	r0, #0
 8006684:	d09b      	beq.n	80065be <_dtoa_r+0x64e>
 8006686:	e7cd      	b.n	8006624 <_dtoa_r+0x6b4>
 8006688:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800668a:	2a00      	cmp	r2, #0
 800668c:	f000 80c4 	beq.w	8006818 <_dtoa_r+0x8a8>
 8006690:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006692:	2a01      	cmp	r2, #1
 8006694:	f300 80a8 	bgt.w	80067e8 <_dtoa_r+0x878>
 8006698:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800669a:	2a00      	cmp	r2, #0
 800669c:	f000 80a0 	beq.w	80067e0 <_dtoa_r+0x870>
 80066a0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80066a4:	464f      	mov	r7, r9
 80066a6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80066a8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80066aa:	2101      	movs	r1, #1
 80066ac:	441a      	add	r2, r3
 80066ae:	4628      	mov	r0, r5
 80066b0:	4499      	add	r9, r3
 80066b2:	9209      	str	r2, [sp, #36]	; 0x24
 80066b4:	f000 fc32 	bl	8006f1c <__i2b>
 80066b8:	4606      	mov	r6, r0
 80066ba:	b15f      	cbz	r7, 80066d4 <_dtoa_r+0x764>
 80066bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066be:	2b00      	cmp	r3, #0
 80066c0:	dd08      	ble.n	80066d4 <_dtoa_r+0x764>
 80066c2:	42bb      	cmp	r3, r7
 80066c4:	bfa8      	it	ge
 80066c6:	463b      	movge	r3, r7
 80066c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80066ca:	eba9 0903 	sub.w	r9, r9, r3
 80066ce:	1aff      	subs	r7, r7, r3
 80066d0:	1ad3      	subs	r3, r2, r3
 80066d2:	9309      	str	r3, [sp, #36]	; 0x24
 80066d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066d6:	b1f3      	cbz	r3, 8006716 <_dtoa_r+0x7a6>
 80066d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80066da:	2b00      	cmp	r3, #0
 80066dc:	f000 80a0 	beq.w	8006820 <_dtoa_r+0x8b0>
 80066e0:	2c00      	cmp	r4, #0
 80066e2:	dd10      	ble.n	8006706 <_dtoa_r+0x796>
 80066e4:	4631      	mov	r1, r6
 80066e6:	4622      	mov	r2, r4
 80066e8:	4628      	mov	r0, r5
 80066ea:	f000 fcd5 	bl	8007098 <__pow5mult>
 80066ee:	4652      	mov	r2, sl
 80066f0:	4601      	mov	r1, r0
 80066f2:	4606      	mov	r6, r0
 80066f4:	4628      	mov	r0, r5
 80066f6:	f000 fc27 	bl	8006f48 <__multiply>
 80066fa:	4680      	mov	r8, r0
 80066fc:	4651      	mov	r1, sl
 80066fe:	4628      	mov	r0, r5
 8006700:	f000 fb56 	bl	8006db0 <_Bfree>
 8006704:	46c2      	mov	sl, r8
 8006706:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006708:	1b1a      	subs	r2, r3, r4
 800670a:	d004      	beq.n	8006716 <_dtoa_r+0x7a6>
 800670c:	4651      	mov	r1, sl
 800670e:	4628      	mov	r0, r5
 8006710:	f000 fcc2 	bl	8007098 <__pow5mult>
 8006714:	4682      	mov	sl, r0
 8006716:	2101      	movs	r1, #1
 8006718:	4628      	mov	r0, r5
 800671a:	f000 fbff 	bl	8006f1c <__i2b>
 800671e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006720:	4604      	mov	r4, r0
 8006722:	2b00      	cmp	r3, #0
 8006724:	f340 8082 	ble.w	800682c <_dtoa_r+0x8bc>
 8006728:	461a      	mov	r2, r3
 800672a:	4601      	mov	r1, r0
 800672c:	4628      	mov	r0, r5
 800672e:	f000 fcb3 	bl	8007098 <__pow5mult>
 8006732:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006734:	4604      	mov	r4, r0
 8006736:	2b01      	cmp	r3, #1
 8006738:	dd7b      	ble.n	8006832 <_dtoa_r+0x8c2>
 800673a:	f04f 0800 	mov.w	r8, #0
 800673e:	6923      	ldr	r3, [r4, #16]
 8006740:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006744:	6918      	ldr	r0, [r3, #16]
 8006746:	f000 fb9b 	bl	8006e80 <__hi0bits>
 800674a:	f1c0 0020 	rsb	r0, r0, #32
 800674e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006750:	4418      	add	r0, r3
 8006752:	f010 001f 	ands.w	r0, r0, #31
 8006756:	f000 8092 	beq.w	800687e <_dtoa_r+0x90e>
 800675a:	f1c0 0320 	rsb	r3, r0, #32
 800675e:	2b04      	cmp	r3, #4
 8006760:	f340 8085 	ble.w	800686e <_dtoa_r+0x8fe>
 8006764:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006766:	f1c0 001c 	rsb	r0, r0, #28
 800676a:	4403      	add	r3, r0
 800676c:	4481      	add	r9, r0
 800676e:	4407      	add	r7, r0
 8006770:	9309      	str	r3, [sp, #36]	; 0x24
 8006772:	f1b9 0f00 	cmp.w	r9, #0
 8006776:	dd05      	ble.n	8006784 <_dtoa_r+0x814>
 8006778:	4651      	mov	r1, sl
 800677a:	464a      	mov	r2, r9
 800677c:	4628      	mov	r0, r5
 800677e:	f000 fce5 	bl	800714c <__lshift>
 8006782:	4682      	mov	sl, r0
 8006784:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006786:	2b00      	cmp	r3, #0
 8006788:	dd05      	ble.n	8006796 <_dtoa_r+0x826>
 800678a:	4621      	mov	r1, r4
 800678c:	461a      	mov	r2, r3
 800678e:	4628      	mov	r0, r5
 8006790:	f000 fcdc 	bl	800714c <__lshift>
 8006794:	4604      	mov	r4, r0
 8006796:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006798:	2b00      	cmp	r3, #0
 800679a:	d072      	beq.n	8006882 <_dtoa_r+0x912>
 800679c:	4621      	mov	r1, r4
 800679e:	4650      	mov	r0, sl
 80067a0:	f000 fd40 	bl	8007224 <__mcmp>
 80067a4:	2800      	cmp	r0, #0
 80067a6:	da6c      	bge.n	8006882 <_dtoa_r+0x912>
 80067a8:	2300      	movs	r3, #0
 80067aa:	4651      	mov	r1, sl
 80067ac:	220a      	movs	r2, #10
 80067ae:	4628      	mov	r0, r5
 80067b0:	f000 fb20 	bl	8006df4 <__multadd>
 80067b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80067b6:	4682      	mov	sl, r0
 80067b8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80067bc:	2b00      	cmp	r3, #0
 80067be:	f000 81ac 	beq.w	8006b1a <_dtoa_r+0xbaa>
 80067c2:	2300      	movs	r3, #0
 80067c4:	4631      	mov	r1, r6
 80067c6:	220a      	movs	r2, #10
 80067c8:	4628      	mov	r0, r5
 80067ca:	f000 fb13 	bl	8006df4 <__multadd>
 80067ce:	9b06      	ldr	r3, [sp, #24]
 80067d0:	4606      	mov	r6, r0
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	f300 8093 	bgt.w	80068fe <_dtoa_r+0x98e>
 80067d8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80067da:	2b02      	cmp	r3, #2
 80067dc:	dc59      	bgt.n	8006892 <_dtoa_r+0x922>
 80067de:	e08e      	b.n	80068fe <_dtoa_r+0x98e>
 80067e0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80067e2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80067e6:	e75d      	b.n	80066a4 <_dtoa_r+0x734>
 80067e8:	9b08      	ldr	r3, [sp, #32]
 80067ea:	1e5c      	subs	r4, r3, #1
 80067ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067ee:	42a3      	cmp	r3, r4
 80067f0:	bfbf      	itttt	lt
 80067f2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80067f4:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 80067f6:	1ae3      	sublt	r3, r4, r3
 80067f8:	18d2      	addlt	r2, r2, r3
 80067fa:	bfa8      	it	ge
 80067fc:	1b1c      	subge	r4, r3, r4
 80067fe:	9b08      	ldr	r3, [sp, #32]
 8006800:	bfbe      	ittt	lt
 8006802:	940a      	strlt	r4, [sp, #40]	; 0x28
 8006804:	920e      	strlt	r2, [sp, #56]	; 0x38
 8006806:	2400      	movlt	r4, #0
 8006808:	2b00      	cmp	r3, #0
 800680a:	bfb5      	itete	lt
 800680c:	eba9 0703 	sublt.w	r7, r9, r3
 8006810:	464f      	movge	r7, r9
 8006812:	2300      	movlt	r3, #0
 8006814:	9b08      	ldrge	r3, [sp, #32]
 8006816:	e747      	b.n	80066a8 <_dtoa_r+0x738>
 8006818:	464f      	mov	r7, r9
 800681a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800681c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800681e:	e74c      	b.n	80066ba <_dtoa_r+0x74a>
 8006820:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006822:	e773      	b.n	800670c <_dtoa_r+0x79c>
 8006824:	3fe00000 	.word	0x3fe00000
 8006828:	40240000 	.word	0x40240000
 800682c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800682e:	2b01      	cmp	r3, #1
 8006830:	dc18      	bgt.n	8006864 <_dtoa_r+0x8f4>
 8006832:	9b04      	ldr	r3, [sp, #16]
 8006834:	b9b3      	cbnz	r3, 8006864 <_dtoa_r+0x8f4>
 8006836:	9b05      	ldr	r3, [sp, #20]
 8006838:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800683c:	b993      	cbnz	r3, 8006864 <_dtoa_r+0x8f4>
 800683e:	9b05      	ldr	r3, [sp, #20]
 8006840:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006844:	0d1b      	lsrs	r3, r3, #20
 8006846:	051b      	lsls	r3, r3, #20
 8006848:	b17b      	cbz	r3, 800686a <_dtoa_r+0x8fa>
 800684a:	f04f 0801 	mov.w	r8, #1
 800684e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006850:	f109 0901 	add.w	r9, r9, #1
 8006854:	3301      	adds	r3, #1
 8006856:	9309      	str	r3, [sp, #36]	; 0x24
 8006858:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800685a:	2b00      	cmp	r3, #0
 800685c:	f47f af6f 	bne.w	800673e <_dtoa_r+0x7ce>
 8006860:	2001      	movs	r0, #1
 8006862:	e774      	b.n	800674e <_dtoa_r+0x7de>
 8006864:	f04f 0800 	mov.w	r8, #0
 8006868:	e7f6      	b.n	8006858 <_dtoa_r+0x8e8>
 800686a:	4698      	mov	r8, r3
 800686c:	e7f4      	b.n	8006858 <_dtoa_r+0x8e8>
 800686e:	d080      	beq.n	8006772 <_dtoa_r+0x802>
 8006870:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006872:	331c      	adds	r3, #28
 8006874:	441a      	add	r2, r3
 8006876:	4499      	add	r9, r3
 8006878:	441f      	add	r7, r3
 800687a:	9209      	str	r2, [sp, #36]	; 0x24
 800687c:	e779      	b.n	8006772 <_dtoa_r+0x802>
 800687e:	4603      	mov	r3, r0
 8006880:	e7f6      	b.n	8006870 <_dtoa_r+0x900>
 8006882:	9b08      	ldr	r3, [sp, #32]
 8006884:	2b00      	cmp	r3, #0
 8006886:	dc34      	bgt.n	80068f2 <_dtoa_r+0x982>
 8006888:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800688a:	2b02      	cmp	r3, #2
 800688c:	dd31      	ble.n	80068f2 <_dtoa_r+0x982>
 800688e:	9b08      	ldr	r3, [sp, #32]
 8006890:	9306      	str	r3, [sp, #24]
 8006892:	9b06      	ldr	r3, [sp, #24]
 8006894:	b963      	cbnz	r3, 80068b0 <_dtoa_r+0x940>
 8006896:	4621      	mov	r1, r4
 8006898:	2205      	movs	r2, #5
 800689a:	4628      	mov	r0, r5
 800689c:	f000 faaa 	bl	8006df4 <__multadd>
 80068a0:	4601      	mov	r1, r0
 80068a2:	4604      	mov	r4, r0
 80068a4:	4650      	mov	r0, sl
 80068a6:	f000 fcbd 	bl	8007224 <__mcmp>
 80068aa:	2800      	cmp	r0, #0
 80068ac:	f73f adbf 	bgt.w	800642e <_dtoa_r+0x4be>
 80068b0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80068b2:	9f03      	ldr	r7, [sp, #12]
 80068b4:	ea6f 0b03 	mvn.w	fp, r3
 80068b8:	f04f 0800 	mov.w	r8, #0
 80068bc:	4621      	mov	r1, r4
 80068be:	4628      	mov	r0, r5
 80068c0:	f000 fa76 	bl	8006db0 <_Bfree>
 80068c4:	2e00      	cmp	r6, #0
 80068c6:	f43f aead 	beq.w	8006624 <_dtoa_r+0x6b4>
 80068ca:	f1b8 0f00 	cmp.w	r8, #0
 80068ce:	d005      	beq.n	80068dc <_dtoa_r+0x96c>
 80068d0:	45b0      	cmp	r8, r6
 80068d2:	d003      	beq.n	80068dc <_dtoa_r+0x96c>
 80068d4:	4641      	mov	r1, r8
 80068d6:	4628      	mov	r0, r5
 80068d8:	f000 fa6a 	bl	8006db0 <_Bfree>
 80068dc:	4631      	mov	r1, r6
 80068de:	4628      	mov	r0, r5
 80068e0:	f000 fa66 	bl	8006db0 <_Bfree>
 80068e4:	e69e      	b.n	8006624 <_dtoa_r+0x6b4>
 80068e6:	2400      	movs	r4, #0
 80068e8:	4626      	mov	r6, r4
 80068ea:	e7e1      	b.n	80068b0 <_dtoa_r+0x940>
 80068ec:	46c3      	mov	fp, r8
 80068ee:	4626      	mov	r6, r4
 80068f0:	e59d      	b.n	800642e <_dtoa_r+0x4be>
 80068f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	f000 80c8 	beq.w	8006a8a <_dtoa_r+0xb1a>
 80068fa:	9b08      	ldr	r3, [sp, #32]
 80068fc:	9306      	str	r3, [sp, #24]
 80068fe:	2f00      	cmp	r7, #0
 8006900:	dd05      	ble.n	800690e <_dtoa_r+0x99e>
 8006902:	4631      	mov	r1, r6
 8006904:	463a      	mov	r2, r7
 8006906:	4628      	mov	r0, r5
 8006908:	f000 fc20 	bl	800714c <__lshift>
 800690c:	4606      	mov	r6, r0
 800690e:	f1b8 0f00 	cmp.w	r8, #0
 8006912:	d05b      	beq.n	80069cc <_dtoa_r+0xa5c>
 8006914:	4628      	mov	r0, r5
 8006916:	6871      	ldr	r1, [r6, #4]
 8006918:	f000 fa0a 	bl	8006d30 <_Balloc>
 800691c:	4607      	mov	r7, r0
 800691e:	b928      	cbnz	r0, 800692c <_dtoa_r+0x9bc>
 8006920:	4602      	mov	r2, r0
 8006922:	f240 21ef 	movw	r1, #751	; 0x2ef
 8006926:	4b81      	ldr	r3, [pc, #516]	; (8006b2c <_dtoa_r+0xbbc>)
 8006928:	f7ff bb36 	b.w	8005f98 <_dtoa_r+0x28>
 800692c:	6932      	ldr	r2, [r6, #16]
 800692e:	f106 010c 	add.w	r1, r6, #12
 8006932:	3202      	adds	r2, #2
 8006934:	0092      	lsls	r2, r2, #2
 8006936:	300c      	adds	r0, #12
 8006938:	f000 ff9e 	bl	8007878 <memcpy>
 800693c:	2201      	movs	r2, #1
 800693e:	4639      	mov	r1, r7
 8006940:	4628      	mov	r0, r5
 8006942:	f000 fc03 	bl	800714c <__lshift>
 8006946:	46b0      	mov	r8, r6
 8006948:	4606      	mov	r6, r0
 800694a:	9b03      	ldr	r3, [sp, #12]
 800694c:	9a03      	ldr	r2, [sp, #12]
 800694e:	3301      	adds	r3, #1
 8006950:	9308      	str	r3, [sp, #32]
 8006952:	9b06      	ldr	r3, [sp, #24]
 8006954:	4413      	add	r3, r2
 8006956:	930b      	str	r3, [sp, #44]	; 0x2c
 8006958:	9b04      	ldr	r3, [sp, #16]
 800695a:	f003 0301 	and.w	r3, r3, #1
 800695e:	930a      	str	r3, [sp, #40]	; 0x28
 8006960:	9b08      	ldr	r3, [sp, #32]
 8006962:	4621      	mov	r1, r4
 8006964:	3b01      	subs	r3, #1
 8006966:	4650      	mov	r0, sl
 8006968:	9304      	str	r3, [sp, #16]
 800696a:	f7ff fa75 	bl	8005e58 <quorem>
 800696e:	4641      	mov	r1, r8
 8006970:	9006      	str	r0, [sp, #24]
 8006972:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006976:	4650      	mov	r0, sl
 8006978:	f000 fc54 	bl	8007224 <__mcmp>
 800697c:	4632      	mov	r2, r6
 800697e:	9009      	str	r0, [sp, #36]	; 0x24
 8006980:	4621      	mov	r1, r4
 8006982:	4628      	mov	r0, r5
 8006984:	f000 fc6a 	bl	800725c <__mdiff>
 8006988:	68c2      	ldr	r2, [r0, #12]
 800698a:	4607      	mov	r7, r0
 800698c:	bb02      	cbnz	r2, 80069d0 <_dtoa_r+0xa60>
 800698e:	4601      	mov	r1, r0
 8006990:	4650      	mov	r0, sl
 8006992:	f000 fc47 	bl	8007224 <__mcmp>
 8006996:	4602      	mov	r2, r0
 8006998:	4639      	mov	r1, r7
 800699a:	4628      	mov	r0, r5
 800699c:	920c      	str	r2, [sp, #48]	; 0x30
 800699e:	f000 fa07 	bl	8006db0 <_Bfree>
 80069a2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80069a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80069a6:	9f08      	ldr	r7, [sp, #32]
 80069a8:	ea43 0102 	orr.w	r1, r3, r2
 80069ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069ae:	4319      	orrs	r1, r3
 80069b0:	d110      	bne.n	80069d4 <_dtoa_r+0xa64>
 80069b2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80069b6:	d029      	beq.n	8006a0c <_dtoa_r+0xa9c>
 80069b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	dd02      	ble.n	80069c4 <_dtoa_r+0xa54>
 80069be:	9b06      	ldr	r3, [sp, #24]
 80069c0:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80069c4:	9b04      	ldr	r3, [sp, #16]
 80069c6:	f883 9000 	strb.w	r9, [r3]
 80069ca:	e777      	b.n	80068bc <_dtoa_r+0x94c>
 80069cc:	4630      	mov	r0, r6
 80069ce:	e7ba      	b.n	8006946 <_dtoa_r+0x9d6>
 80069d0:	2201      	movs	r2, #1
 80069d2:	e7e1      	b.n	8006998 <_dtoa_r+0xa28>
 80069d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	db04      	blt.n	80069e4 <_dtoa_r+0xa74>
 80069da:	9922      	ldr	r1, [sp, #136]	; 0x88
 80069dc:	430b      	orrs	r3, r1
 80069de:	990a      	ldr	r1, [sp, #40]	; 0x28
 80069e0:	430b      	orrs	r3, r1
 80069e2:	d120      	bne.n	8006a26 <_dtoa_r+0xab6>
 80069e4:	2a00      	cmp	r2, #0
 80069e6:	dded      	ble.n	80069c4 <_dtoa_r+0xa54>
 80069e8:	4651      	mov	r1, sl
 80069ea:	2201      	movs	r2, #1
 80069ec:	4628      	mov	r0, r5
 80069ee:	f000 fbad 	bl	800714c <__lshift>
 80069f2:	4621      	mov	r1, r4
 80069f4:	4682      	mov	sl, r0
 80069f6:	f000 fc15 	bl	8007224 <__mcmp>
 80069fa:	2800      	cmp	r0, #0
 80069fc:	dc03      	bgt.n	8006a06 <_dtoa_r+0xa96>
 80069fe:	d1e1      	bne.n	80069c4 <_dtoa_r+0xa54>
 8006a00:	f019 0f01 	tst.w	r9, #1
 8006a04:	d0de      	beq.n	80069c4 <_dtoa_r+0xa54>
 8006a06:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006a0a:	d1d8      	bne.n	80069be <_dtoa_r+0xa4e>
 8006a0c:	2339      	movs	r3, #57	; 0x39
 8006a0e:	9a04      	ldr	r2, [sp, #16]
 8006a10:	7013      	strb	r3, [r2, #0]
 8006a12:	463b      	mov	r3, r7
 8006a14:	461f      	mov	r7, r3
 8006a16:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8006a1a:	3b01      	subs	r3, #1
 8006a1c:	2a39      	cmp	r2, #57	; 0x39
 8006a1e:	d06b      	beq.n	8006af8 <_dtoa_r+0xb88>
 8006a20:	3201      	adds	r2, #1
 8006a22:	701a      	strb	r2, [r3, #0]
 8006a24:	e74a      	b.n	80068bc <_dtoa_r+0x94c>
 8006a26:	2a00      	cmp	r2, #0
 8006a28:	dd07      	ble.n	8006a3a <_dtoa_r+0xaca>
 8006a2a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006a2e:	d0ed      	beq.n	8006a0c <_dtoa_r+0xa9c>
 8006a30:	9a04      	ldr	r2, [sp, #16]
 8006a32:	f109 0301 	add.w	r3, r9, #1
 8006a36:	7013      	strb	r3, [r2, #0]
 8006a38:	e740      	b.n	80068bc <_dtoa_r+0x94c>
 8006a3a:	9b08      	ldr	r3, [sp, #32]
 8006a3c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006a3e:	f803 9c01 	strb.w	r9, [r3, #-1]
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d042      	beq.n	8006acc <_dtoa_r+0xb5c>
 8006a46:	4651      	mov	r1, sl
 8006a48:	2300      	movs	r3, #0
 8006a4a:	220a      	movs	r2, #10
 8006a4c:	4628      	mov	r0, r5
 8006a4e:	f000 f9d1 	bl	8006df4 <__multadd>
 8006a52:	45b0      	cmp	r8, r6
 8006a54:	4682      	mov	sl, r0
 8006a56:	f04f 0300 	mov.w	r3, #0
 8006a5a:	f04f 020a 	mov.w	r2, #10
 8006a5e:	4641      	mov	r1, r8
 8006a60:	4628      	mov	r0, r5
 8006a62:	d107      	bne.n	8006a74 <_dtoa_r+0xb04>
 8006a64:	f000 f9c6 	bl	8006df4 <__multadd>
 8006a68:	4680      	mov	r8, r0
 8006a6a:	4606      	mov	r6, r0
 8006a6c:	9b08      	ldr	r3, [sp, #32]
 8006a6e:	3301      	adds	r3, #1
 8006a70:	9308      	str	r3, [sp, #32]
 8006a72:	e775      	b.n	8006960 <_dtoa_r+0x9f0>
 8006a74:	f000 f9be 	bl	8006df4 <__multadd>
 8006a78:	4631      	mov	r1, r6
 8006a7a:	4680      	mov	r8, r0
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	220a      	movs	r2, #10
 8006a80:	4628      	mov	r0, r5
 8006a82:	f000 f9b7 	bl	8006df4 <__multadd>
 8006a86:	4606      	mov	r6, r0
 8006a88:	e7f0      	b.n	8006a6c <_dtoa_r+0xafc>
 8006a8a:	9b08      	ldr	r3, [sp, #32]
 8006a8c:	9306      	str	r3, [sp, #24]
 8006a8e:	9f03      	ldr	r7, [sp, #12]
 8006a90:	4621      	mov	r1, r4
 8006a92:	4650      	mov	r0, sl
 8006a94:	f7ff f9e0 	bl	8005e58 <quorem>
 8006a98:	9b03      	ldr	r3, [sp, #12]
 8006a9a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006a9e:	f807 9b01 	strb.w	r9, [r7], #1
 8006aa2:	1afa      	subs	r2, r7, r3
 8006aa4:	9b06      	ldr	r3, [sp, #24]
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	dd07      	ble.n	8006aba <_dtoa_r+0xb4a>
 8006aaa:	4651      	mov	r1, sl
 8006aac:	2300      	movs	r3, #0
 8006aae:	220a      	movs	r2, #10
 8006ab0:	4628      	mov	r0, r5
 8006ab2:	f000 f99f 	bl	8006df4 <__multadd>
 8006ab6:	4682      	mov	sl, r0
 8006ab8:	e7ea      	b.n	8006a90 <_dtoa_r+0xb20>
 8006aba:	9b06      	ldr	r3, [sp, #24]
 8006abc:	f04f 0800 	mov.w	r8, #0
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	bfcc      	ite	gt
 8006ac4:	461f      	movgt	r7, r3
 8006ac6:	2701      	movle	r7, #1
 8006ac8:	9b03      	ldr	r3, [sp, #12]
 8006aca:	441f      	add	r7, r3
 8006acc:	4651      	mov	r1, sl
 8006ace:	2201      	movs	r2, #1
 8006ad0:	4628      	mov	r0, r5
 8006ad2:	f000 fb3b 	bl	800714c <__lshift>
 8006ad6:	4621      	mov	r1, r4
 8006ad8:	4682      	mov	sl, r0
 8006ada:	f000 fba3 	bl	8007224 <__mcmp>
 8006ade:	2800      	cmp	r0, #0
 8006ae0:	dc97      	bgt.n	8006a12 <_dtoa_r+0xaa2>
 8006ae2:	d102      	bne.n	8006aea <_dtoa_r+0xb7a>
 8006ae4:	f019 0f01 	tst.w	r9, #1
 8006ae8:	d193      	bne.n	8006a12 <_dtoa_r+0xaa2>
 8006aea:	463b      	mov	r3, r7
 8006aec:	461f      	mov	r7, r3
 8006aee:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006af2:	2a30      	cmp	r2, #48	; 0x30
 8006af4:	d0fa      	beq.n	8006aec <_dtoa_r+0xb7c>
 8006af6:	e6e1      	b.n	80068bc <_dtoa_r+0x94c>
 8006af8:	9a03      	ldr	r2, [sp, #12]
 8006afa:	429a      	cmp	r2, r3
 8006afc:	d18a      	bne.n	8006a14 <_dtoa_r+0xaa4>
 8006afe:	2331      	movs	r3, #49	; 0x31
 8006b00:	f10b 0b01 	add.w	fp, fp, #1
 8006b04:	e797      	b.n	8006a36 <_dtoa_r+0xac6>
 8006b06:	4b0a      	ldr	r3, [pc, #40]	; (8006b30 <_dtoa_r+0xbc0>)
 8006b08:	f7ff ba9f 	b.w	800604a <_dtoa_r+0xda>
 8006b0c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	f47f aa77 	bne.w	8006002 <_dtoa_r+0x92>
 8006b14:	4b07      	ldr	r3, [pc, #28]	; (8006b34 <_dtoa_r+0xbc4>)
 8006b16:	f7ff ba98 	b.w	800604a <_dtoa_r+0xda>
 8006b1a:	9b06      	ldr	r3, [sp, #24]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	dcb6      	bgt.n	8006a8e <_dtoa_r+0xb1e>
 8006b20:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006b22:	2b02      	cmp	r3, #2
 8006b24:	f73f aeb5 	bgt.w	8006892 <_dtoa_r+0x922>
 8006b28:	e7b1      	b.n	8006a8e <_dtoa_r+0xb1e>
 8006b2a:	bf00      	nop
 8006b2c:	08009756 	.word	0x08009756
 8006b30:	080096b6 	.word	0x080096b6
 8006b34:	080096da 	.word	0x080096da

08006b38 <_free_r>:
 8006b38:	b538      	push	{r3, r4, r5, lr}
 8006b3a:	4605      	mov	r5, r0
 8006b3c:	2900      	cmp	r1, #0
 8006b3e:	d040      	beq.n	8006bc2 <_free_r+0x8a>
 8006b40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b44:	1f0c      	subs	r4, r1, #4
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	bfb8      	it	lt
 8006b4a:	18e4      	addlt	r4, r4, r3
 8006b4c:	f000 f8e4 	bl	8006d18 <__malloc_lock>
 8006b50:	4a1c      	ldr	r2, [pc, #112]	; (8006bc4 <_free_r+0x8c>)
 8006b52:	6813      	ldr	r3, [r2, #0]
 8006b54:	b933      	cbnz	r3, 8006b64 <_free_r+0x2c>
 8006b56:	6063      	str	r3, [r4, #4]
 8006b58:	6014      	str	r4, [r2, #0]
 8006b5a:	4628      	mov	r0, r5
 8006b5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006b60:	f000 b8e0 	b.w	8006d24 <__malloc_unlock>
 8006b64:	42a3      	cmp	r3, r4
 8006b66:	d908      	bls.n	8006b7a <_free_r+0x42>
 8006b68:	6820      	ldr	r0, [r4, #0]
 8006b6a:	1821      	adds	r1, r4, r0
 8006b6c:	428b      	cmp	r3, r1
 8006b6e:	bf01      	itttt	eq
 8006b70:	6819      	ldreq	r1, [r3, #0]
 8006b72:	685b      	ldreq	r3, [r3, #4]
 8006b74:	1809      	addeq	r1, r1, r0
 8006b76:	6021      	streq	r1, [r4, #0]
 8006b78:	e7ed      	b.n	8006b56 <_free_r+0x1e>
 8006b7a:	461a      	mov	r2, r3
 8006b7c:	685b      	ldr	r3, [r3, #4]
 8006b7e:	b10b      	cbz	r3, 8006b84 <_free_r+0x4c>
 8006b80:	42a3      	cmp	r3, r4
 8006b82:	d9fa      	bls.n	8006b7a <_free_r+0x42>
 8006b84:	6811      	ldr	r1, [r2, #0]
 8006b86:	1850      	adds	r0, r2, r1
 8006b88:	42a0      	cmp	r0, r4
 8006b8a:	d10b      	bne.n	8006ba4 <_free_r+0x6c>
 8006b8c:	6820      	ldr	r0, [r4, #0]
 8006b8e:	4401      	add	r1, r0
 8006b90:	1850      	adds	r0, r2, r1
 8006b92:	4283      	cmp	r3, r0
 8006b94:	6011      	str	r1, [r2, #0]
 8006b96:	d1e0      	bne.n	8006b5a <_free_r+0x22>
 8006b98:	6818      	ldr	r0, [r3, #0]
 8006b9a:	685b      	ldr	r3, [r3, #4]
 8006b9c:	4408      	add	r0, r1
 8006b9e:	6010      	str	r0, [r2, #0]
 8006ba0:	6053      	str	r3, [r2, #4]
 8006ba2:	e7da      	b.n	8006b5a <_free_r+0x22>
 8006ba4:	d902      	bls.n	8006bac <_free_r+0x74>
 8006ba6:	230c      	movs	r3, #12
 8006ba8:	602b      	str	r3, [r5, #0]
 8006baa:	e7d6      	b.n	8006b5a <_free_r+0x22>
 8006bac:	6820      	ldr	r0, [r4, #0]
 8006bae:	1821      	adds	r1, r4, r0
 8006bb0:	428b      	cmp	r3, r1
 8006bb2:	bf01      	itttt	eq
 8006bb4:	6819      	ldreq	r1, [r3, #0]
 8006bb6:	685b      	ldreq	r3, [r3, #4]
 8006bb8:	1809      	addeq	r1, r1, r0
 8006bba:	6021      	streq	r1, [r4, #0]
 8006bbc:	6063      	str	r3, [r4, #4]
 8006bbe:	6054      	str	r4, [r2, #4]
 8006bc0:	e7cb      	b.n	8006b5a <_free_r+0x22>
 8006bc2:	bd38      	pop	{r3, r4, r5, pc}
 8006bc4:	20000cf4 	.word	0x20000cf4

08006bc8 <malloc>:
 8006bc8:	4b02      	ldr	r3, [pc, #8]	; (8006bd4 <malloc+0xc>)
 8006bca:	4601      	mov	r1, r0
 8006bcc:	6818      	ldr	r0, [r3, #0]
 8006bce:	f000 b823 	b.w	8006c18 <_malloc_r>
 8006bd2:	bf00      	nop
 8006bd4:	20000064 	.word	0x20000064

08006bd8 <sbrk_aligned>:
 8006bd8:	b570      	push	{r4, r5, r6, lr}
 8006bda:	4e0e      	ldr	r6, [pc, #56]	; (8006c14 <sbrk_aligned+0x3c>)
 8006bdc:	460c      	mov	r4, r1
 8006bde:	6831      	ldr	r1, [r6, #0]
 8006be0:	4605      	mov	r5, r0
 8006be2:	b911      	cbnz	r1, 8006bea <sbrk_aligned+0x12>
 8006be4:	f000 fe38 	bl	8007858 <_sbrk_r>
 8006be8:	6030      	str	r0, [r6, #0]
 8006bea:	4621      	mov	r1, r4
 8006bec:	4628      	mov	r0, r5
 8006bee:	f000 fe33 	bl	8007858 <_sbrk_r>
 8006bf2:	1c43      	adds	r3, r0, #1
 8006bf4:	d00a      	beq.n	8006c0c <sbrk_aligned+0x34>
 8006bf6:	1cc4      	adds	r4, r0, #3
 8006bf8:	f024 0403 	bic.w	r4, r4, #3
 8006bfc:	42a0      	cmp	r0, r4
 8006bfe:	d007      	beq.n	8006c10 <sbrk_aligned+0x38>
 8006c00:	1a21      	subs	r1, r4, r0
 8006c02:	4628      	mov	r0, r5
 8006c04:	f000 fe28 	bl	8007858 <_sbrk_r>
 8006c08:	3001      	adds	r0, #1
 8006c0a:	d101      	bne.n	8006c10 <sbrk_aligned+0x38>
 8006c0c:	f04f 34ff 	mov.w	r4, #4294967295
 8006c10:	4620      	mov	r0, r4
 8006c12:	bd70      	pop	{r4, r5, r6, pc}
 8006c14:	20000cf8 	.word	0x20000cf8

08006c18 <_malloc_r>:
 8006c18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c1c:	1ccd      	adds	r5, r1, #3
 8006c1e:	f025 0503 	bic.w	r5, r5, #3
 8006c22:	3508      	adds	r5, #8
 8006c24:	2d0c      	cmp	r5, #12
 8006c26:	bf38      	it	cc
 8006c28:	250c      	movcc	r5, #12
 8006c2a:	2d00      	cmp	r5, #0
 8006c2c:	4607      	mov	r7, r0
 8006c2e:	db01      	blt.n	8006c34 <_malloc_r+0x1c>
 8006c30:	42a9      	cmp	r1, r5
 8006c32:	d905      	bls.n	8006c40 <_malloc_r+0x28>
 8006c34:	230c      	movs	r3, #12
 8006c36:	2600      	movs	r6, #0
 8006c38:	603b      	str	r3, [r7, #0]
 8006c3a:	4630      	mov	r0, r6
 8006c3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c40:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006d14 <_malloc_r+0xfc>
 8006c44:	f000 f868 	bl	8006d18 <__malloc_lock>
 8006c48:	f8d8 3000 	ldr.w	r3, [r8]
 8006c4c:	461c      	mov	r4, r3
 8006c4e:	bb5c      	cbnz	r4, 8006ca8 <_malloc_r+0x90>
 8006c50:	4629      	mov	r1, r5
 8006c52:	4638      	mov	r0, r7
 8006c54:	f7ff ffc0 	bl	8006bd8 <sbrk_aligned>
 8006c58:	1c43      	adds	r3, r0, #1
 8006c5a:	4604      	mov	r4, r0
 8006c5c:	d155      	bne.n	8006d0a <_malloc_r+0xf2>
 8006c5e:	f8d8 4000 	ldr.w	r4, [r8]
 8006c62:	4626      	mov	r6, r4
 8006c64:	2e00      	cmp	r6, #0
 8006c66:	d145      	bne.n	8006cf4 <_malloc_r+0xdc>
 8006c68:	2c00      	cmp	r4, #0
 8006c6a:	d048      	beq.n	8006cfe <_malloc_r+0xe6>
 8006c6c:	6823      	ldr	r3, [r4, #0]
 8006c6e:	4631      	mov	r1, r6
 8006c70:	4638      	mov	r0, r7
 8006c72:	eb04 0903 	add.w	r9, r4, r3
 8006c76:	f000 fdef 	bl	8007858 <_sbrk_r>
 8006c7a:	4581      	cmp	r9, r0
 8006c7c:	d13f      	bne.n	8006cfe <_malloc_r+0xe6>
 8006c7e:	6821      	ldr	r1, [r4, #0]
 8006c80:	4638      	mov	r0, r7
 8006c82:	1a6d      	subs	r5, r5, r1
 8006c84:	4629      	mov	r1, r5
 8006c86:	f7ff ffa7 	bl	8006bd8 <sbrk_aligned>
 8006c8a:	3001      	adds	r0, #1
 8006c8c:	d037      	beq.n	8006cfe <_malloc_r+0xe6>
 8006c8e:	6823      	ldr	r3, [r4, #0]
 8006c90:	442b      	add	r3, r5
 8006c92:	6023      	str	r3, [r4, #0]
 8006c94:	f8d8 3000 	ldr.w	r3, [r8]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d038      	beq.n	8006d0e <_malloc_r+0xf6>
 8006c9c:	685a      	ldr	r2, [r3, #4]
 8006c9e:	42a2      	cmp	r2, r4
 8006ca0:	d12b      	bne.n	8006cfa <_malloc_r+0xe2>
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	605a      	str	r2, [r3, #4]
 8006ca6:	e00f      	b.n	8006cc8 <_malloc_r+0xb0>
 8006ca8:	6822      	ldr	r2, [r4, #0]
 8006caa:	1b52      	subs	r2, r2, r5
 8006cac:	d41f      	bmi.n	8006cee <_malloc_r+0xd6>
 8006cae:	2a0b      	cmp	r2, #11
 8006cb0:	d917      	bls.n	8006ce2 <_malloc_r+0xca>
 8006cb2:	1961      	adds	r1, r4, r5
 8006cb4:	42a3      	cmp	r3, r4
 8006cb6:	6025      	str	r5, [r4, #0]
 8006cb8:	bf18      	it	ne
 8006cba:	6059      	strne	r1, [r3, #4]
 8006cbc:	6863      	ldr	r3, [r4, #4]
 8006cbe:	bf08      	it	eq
 8006cc0:	f8c8 1000 	streq.w	r1, [r8]
 8006cc4:	5162      	str	r2, [r4, r5]
 8006cc6:	604b      	str	r3, [r1, #4]
 8006cc8:	4638      	mov	r0, r7
 8006cca:	f104 060b 	add.w	r6, r4, #11
 8006cce:	f000 f829 	bl	8006d24 <__malloc_unlock>
 8006cd2:	f026 0607 	bic.w	r6, r6, #7
 8006cd6:	1d23      	adds	r3, r4, #4
 8006cd8:	1af2      	subs	r2, r6, r3
 8006cda:	d0ae      	beq.n	8006c3a <_malloc_r+0x22>
 8006cdc:	1b9b      	subs	r3, r3, r6
 8006cde:	50a3      	str	r3, [r4, r2]
 8006ce0:	e7ab      	b.n	8006c3a <_malloc_r+0x22>
 8006ce2:	42a3      	cmp	r3, r4
 8006ce4:	6862      	ldr	r2, [r4, #4]
 8006ce6:	d1dd      	bne.n	8006ca4 <_malloc_r+0x8c>
 8006ce8:	f8c8 2000 	str.w	r2, [r8]
 8006cec:	e7ec      	b.n	8006cc8 <_malloc_r+0xb0>
 8006cee:	4623      	mov	r3, r4
 8006cf0:	6864      	ldr	r4, [r4, #4]
 8006cf2:	e7ac      	b.n	8006c4e <_malloc_r+0x36>
 8006cf4:	4634      	mov	r4, r6
 8006cf6:	6876      	ldr	r6, [r6, #4]
 8006cf8:	e7b4      	b.n	8006c64 <_malloc_r+0x4c>
 8006cfa:	4613      	mov	r3, r2
 8006cfc:	e7cc      	b.n	8006c98 <_malloc_r+0x80>
 8006cfe:	230c      	movs	r3, #12
 8006d00:	4638      	mov	r0, r7
 8006d02:	603b      	str	r3, [r7, #0]
 8006d04:	f000 f80e 	bl	8006d24 <__malloc_unlock>
 8006d08:	e797      	b.n	8006c3a <_malloc_r+0x22>
 8006d0a:	6025      	str	r5, [r4, #0]
 8006d0c:	e7dc      	b.n	8006cc8 <_malloc_r+0xb0>
 8006d0e:	605b      	str	r3, [r3, #4]
 8006d10:	deff      	udf	#255	; 0xff
 8006d12:	bf00      	nop
 8006d14:	20000cf4 	.word	0x20000cf4

08006d18 <__malloc_lock>:
 8006d18:	4801      	ldr	r0, [pc, #4]	; (8006d20 <__malloc_lock+0x8>)
 8006d1a:	f7ff b88d 	b.w	8005e38 <__retarget_lock_acquire_recursive>
 8006d1e:	bf00      	nop
 8006d20:	20000cf0 	.word	0x20000cf0

08006d24 <__malloc_unlock>:
 8006d24:	4801      	ldr	r0, [pc, #4]	; (8006d2c <__malloc_unlock+0x8>)
 8006d26:	f7ff b888 	b.w	8005e3a <__retarget_lock_release_recursive>
 8006d2a:	bf00      	nop
 8006d2c:	20000cf0 	.word	0x20000cf0

08006d30 <_Balloc>:
 8006d30:	b570      	push	{r4, r5, r6, lr}
 8006d32:	69c6      	ldr	r6, [r0, #28]
 8006d34:	4604      	mov	r4, r0
 8006d36:	460d      	mov	r5, r1
 8006d38:	b976      	cbnz	r6, 8006d58 <_Balloc+0x28>
 8006d3a:	2010      	movs	r0, #16
 8006d3c:	f7ff ff44 	bl	8006bc8 <malloc>
 8006d40:	4602      	mov	r2, r0
 8006d42:	61e0      	str	r0, [r4, #28]
 8006d44:	b920      	cbnz	r0, 8006d50 <_Balloc+0x20>
 8006d46:	216b      	movs	r1, #107	; 0x6b
 8006d48:	4b17      	ldr	r3, [pc, #92]	; (8006da8 <_Balloc+0x78>)
 8006d4a:	4818      	ldr	r0, [pc, #96]	; (8006dac <_Balloc+0x7c>)
 8006d4c:	f000 fda2 	bl	8007894 <__assert_func>
 8006d50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006d54:	6006      	str	r6, [r0, #0]
 8006d56:	60c6      	str	r6, [r0, #12]
 8006d58:	69e6      	ldr	r6, [r4, #28]
 8006d5a:	68f3      	ldr	r3, [r6, #12]
 8006d5c:	b183      	cbz	r3, 8006d80 <_Balloc+0x50>
 8006d5e:	69e3      	ldr	r3, [r4, #28]
 8006d60:	68db      	ldr	r3, [r3, #12]
 8006d62:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006d66:	b9b8      	cbnz	r0, 8006d98 <_Balloc+0x68>
 8006d68:	2101      	movs	r1, #1
 8006d6a:	fa01 f605 	lsl.w	r6, r1, r5
 8006d6e:	1d72      	adds	r2, r6, #5
 8006d70:	4620      	mov	r0, r4
 8006d72:	0092      	lsls	r2, r2, #2
 8006d74:	f000 fdac 	bl	80078d0 <_calloc_r>
 8006d78:	b160      	cbz	r0, 8006d94 <_Balloc+0x64>
 8006d7a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006d7e:	e00e      	b.n	8006d9e <_Balloc+0x6e>
 8006d80:	2221      	movs	r2, #33	; 0x21
 8006d82:	2104      	movs	r1, #4
 8006d84:	4620      	mov	r0, r4
 8006d86:	f000 fda3 	bl	80078d0 <_calloc_r>
 8006d8a:	69e3      	ldr	r3, [r4, #28]
 8006d8c:	60f0      	str	r0, [r6, #12]
 8006d8e:	68db      	ldr	r3, [r3, #12]
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d1e4      	bne.n	8006d5e <_Balloc+0x2e>
 8006d94:	2000      	movs	r0, #0
 8006d96:	bd70      	pop	{r4, r5, r6, pc}
 8006d98:	6802      	ldr	r2, [r0, #0]
 8006d9a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006d9e:	2300      	movs	r3, #0
 8006da0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006da4:	e7f7      	b.n	8006d96 <_Balloc+0x66>
 8006da6:	bf00      	nop
 8006da8:	080096e7 	.word	0x080096e7
 8006dac:	08009767 	.word	0x08009767

08006db0 <_Bfree>:
 8006db0:	b570      	push	{r4, r5, r6, lr}
 8006db2:	69c6      	ldr	r6, [r0, #28]
 8006db4:	4605      	mov	r5, r0
 8006db6:	460c      	mov	r4, r1
 8006db8:	b976      	cbnz	r6, 8006dd8 <_Bfree+0x28>
 8006dba:	2010      	movs	r0, #16
 8006dbc:	f7ff ff04 	bl	8006bc8 <malloc>
 8006dc0:	4602      	mov	r2, r0
 8006dc2:	61e8      	str	r0, [r5, #28]
 8006dc4:	b920      	cbnz	r0, 8006dd0 <_Bfree+0x20>
 8006dc6:	218f      	movs	r1, #143	; 0x8f
 8006dc8:	4b08      	ldr	r3, [pc, #32]	; (8006dec <_Bfree+0x3c>)
 8006dca:	4809      	ldr	r0, [pc, #36]	; (8006df0 <_Bfree+0x40>)
 8006dcc:	f000 fd62 	bl	8007894 <__assert_func>
 8006dd0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006dd4:	6006      	str	r6, [r0, #0]
 8006dd6:	60c6      	str	r6, [r0, #12]
 8006dd8:	b13c      	cbz	r4, 8006dea <_Bfree+0x3a>
 8006dda:	69eb      	ldr	r3, [r5, #28]
 8006ddc:	6862      	ldr	r2, [r4, #4]
 8006dde:	68db      	ldr	r3, [r3, #12]
 8006de0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006de4:	6021      	str	r1, [r4, #0]
 8006de6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006dea:	bd70      	pop	{r4, r5, r6, pc}
 8006dec:	080096e7 	.word	0x080096e7
 8006df0:	08009767 	.word	0x08009767

08006df4 <__multadd>:
 8006df4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006df8:	4607      	mov	r7, r0
 8006dfa:	460c      	mov	r4, r1
 8006dfc:	461e      	mov	r6, r3
 8006dfe:	2000      	movs	r0, #0
 8006e00:	690d      	ldr	r5, [r1, #16]
 8006e02:	f101 0c14 	add.w	ip, r1, #20
 8006e06:	f8dc 3000 	ldr.w	r3, [ip]
 8006e0a:	3001      	adds	r0, #1
 8006e0c:	b299      	uxth	r1, r3
 8006e0e:	fb02 6101 	mla	r1, r2, r1, r6
 8006e12:	0c1e      	lsrs	r6, r3, #16
 8006e14:	0c0b      	lsrs	r3, r1, #16
 8006e16:	fb02 3306 	mla	r3, r2, r6, r3
 8006e1a:	b289      	uxth	r1, r1
 8006e1c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006e20:	4285      	cmp	r5, r0
 8006e22:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006e26:	f84c 1b04 	str.w	r1, [ip], #4
 8006e2a:	dcec      	bgt.n	8006e06 <__multadd+0x12>
 8006e2c:	b30e      	cbz	r6, 8006e72 <__multadd+0x7e>
 8006e2e:	68a3      	ldr	r3, [r4, #8]
 8006e30:	42ab      	cmp	r3, r5
 8006e32:	dc19      	bgt.n	8006e68 <__multadd+0x74>
 8006e34:	6861      	ldr	r1, [r4, #4]
 8006e36:	4638      	mov	r0, r7
 8006e38:	3101      	adds	r1, #1
 8006e3a:	f7ff ff79 	bl	8006d30 <_Balloc>
 8006e3e:	4680      	mov	r8, r0
 8006e40:	b928      	cbnz	r0, 8006e4e <__multadd+0x5a>
 8006e42:	4602      	mov	r2, r0
 8006e44:	21ba      	movs	r1, #186	; 0xba
 8006e46:	4b0c      	ldr	r3, [pc, #48]	; (8006e78 <__multadd+0x84>)
 8006e48:	480c      	ldr	r0, [pc, #48]	; (8006e7c <__multadd+0x88>)
 8006e4a:	f000 fd23 	bl	8007894 <__assert_func>
 8006e4e:	6922      	ldr	r2, [r4, #16]
 8006e50:	f104 010c 	add.w	r1, r4, #12
 8006e54:	3202      	adds	r2, #2
 8006e56:	0092      	lsls	r2, r2, #2
 8006e58:	300c      	adds	r0, #12
 8006e5a:	f000 fd0d 	bl	8007878 <memcpy>
 8006e5e:	4621      	mov	r1, r4
 8006e60:	4638      	mov	r0, r7
 8006e62:	f7ff ffa5 	bl	8006db0 <_Bfree>
 8006e66:	4644      	mov	r4, r8
 8006e68:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006e6c:	3501      	adds	r5, #1
 8006e6e:	615e      	str	r6, [r3, #20]
 8006e70:	6125      	str	r5, [r4, #16]
 8006e72:	4620      	mov	r0, r4
 8006e74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e78:	08009756 	.word	0x08009756
 8006e7c:	08009767 	.word	0x08009767

08006e80 <__hi0bits>:
 8006e80:	0c02      	lsrs	r2, r0, #16
 8006e82:	0412      	lsls	r2, r2, #16
 8006e84:	4603      	mov	r3, r0
 8006e86:	b9ca      	cbnz	r2, 8006ebc <__hi0bits+0x3c>
 8006e88:	0403      	lsls	r3, r0, #16
 8006e8a:	2010      	movs	r0, #16
 8006e8c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006e90:	bf04      	itt	eq
 8006e92:	021b      	lsleq	r3, r3, #8
 8006e94:	3008      	addeq	r0, #8
 8006e96:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006e9a:	bf04      	itt	eq
 8006e9c:	011b      	lsleq	r3, r3, #4
 8006e9e:	3004      	addeq	r0, #4
 8006ea0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006ea4:	bf04      	itt	eq
 8006ea6:	009b      	lsleq	r3, r3, #2
 8006ea8:	3002      	addeq	r0, #2
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	db05      	blt.n	8006eba <__hi0bits+0x3a>
 8006eae:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8006eb2:	f100 0001 	add.w	r0, r0, #1
 8006eb6:	bf08      	it	eq
 8006eb8:	2020      	moveq	r0, #32
 8006eba:	4770      	bx	lr
 8006ebc:	2000      	movs	r0, #0
 8006ebe:	e7e5      	b.n	8006e8c <__hi0bits+0xc>

08006ec0 <__lo0bits>:
 8006ec0:	6803      	ldr	r3, [r0, #0]
 8006ec2:	4602      	mov	r2, r0
 8006ec4:	f013 0007 	ands.w	r0, r3, #7
 8006ec8:	d00b      	beq.n	8006ee2 <__lo0bits+0x22>
 8006eca:	07d9      	lsls	r1, r3, #31
 8006ecc:	d421      	bmi.n	8006f12 <__lo0bits+0x52>
 8006ece:	0798      	lsls	r0, r3, #30
 8006ed0:	bf49      	itett	mi
 8006ed2:	085b      	lsrmi	r3, r3, #1
 8006ed4:	089b      	lsrpl	r3, r3, #2
 8006ed6:	2001      	movmi	r0, #1
 8006ed8:	6013      	strmi	r3, [r2, #0]
 8006eda:	bf5c      	itt	pl
 8006edc:	2002      	movpl	r0, #2
 8006ede:	6013      	strpl	r3, [r2, #0]
 8006ee0:	4770      	bx	lr
 8006ee2:	b299      	uxth	r1, r3
 8006ee4:	b909      	cbnz	r1, 8006eea <__lo0bits+0x2a>
 8006ee6:	2010      	movs	r0, #16
 8006ee8:	0c1b      	lsrs	r3, r3, #16
 8006eea:	b2d9      	uxtb	r1, r3
 8006eec:	b909      	cbnz	r1, 8006ef2 <__lo0bits+0x32>
 8006eee:	3008      	adds	r0, #8
 8006ef0:	0a1b      	lsrs	r3, r3, #8
 8006ef2:	0719      	lsls	r1, r3, #28
 8006ef4:	bf04      	itt	eq
 8006ef6:	091b      	lsreq	r3, r3, #4
 8006ef8:	3004      	addeq	r0, #4
 8006efa:	0799      	lsls	r1, r3, #30
 8006efc:	bf04      	itt	eq
 8006efe:	089b      	lsreq	r3, r3, #2
 8006f00:	3002      	addeq	r0, #2
 8006f02:	07d9      	lsls	r1, r3, #31
 8006f04:	d403      	bmi.n	8006f0e <__lo0bits+0x4e>
 8006f06:	085b      	lsrs	r3, r3, #1
 8006f08:	f100 0001 	add.w	r0, r0, #1
 8006f0c:	d003      	beq.n	8006f16 <__lo0bits+0x56>
 8006f0e:	6013      	str	r3, [r2, #0]
 8006f10:	4770      	bx	lr
 8006f12:	2000      	movs	r0, #0
 8006f14:	4770      	bx	lr
 8006f16:	2020      	movs	r0, #32
 8006f18:	4770      	bx	lr
	...

08006f1c <__i2b>:
 8006f1c:	b510      	push	{r4, lr}
 8006f1e:	460c      	mov	r4, r1
 8006f20:	2101      	movs	r1, #1
 8006f22:	f7ff ff05 	bl	8006d30 <_Balloc>
 8006f26:	4602      	mov	r2, r0
 8006f28:	b928      	cbnz	r0, 8006f36 <__i2b+0x1a>
 8006f2a:	f240 1145 	movw	r1, #325	; 0x145
 8006f2e:	4b04      	ldr	r3, [pc, #16]	; (8006f40 <__i2b+0x24>)
 8006f30:	4804      	ldr	r0, [pc, #16]	; (8006f44 <__i2b+0x28>)
 8006f32:	f000 fcaf 	bl	8007894 <__assert_func>
 8006f36:	2301      	movs	r3, #1
 8006f38:	6144      	str	r4, [r0, #20]
 8006f3a:	6103      	str	r3, [r0, #16]
 8006f3c:	bd10      	pop	{r4, pc}
 8006f3e:	bf00      	nop
 8006f40:	08009756 	.word	0x08009756
 8006f44:	08009767 	.word	0x08009767

08006f48 <__multiply>:
 8006f48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f4c:	4691      	mov	r9, r2
 8006f4e:	690a      	ldr	r2, [r1, #16]
 8006f50:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006f54:	460c      	mov	r4, r1
 8006f56:	429a      	cmp	r2, r3
 8006f58:	bfbe      	ittt	lt
 8006f5a:	460b      	movlt	r3, r1
 8006f5c:	464c      	movlt	r4, r9
 8006f5e:	4699      	movlt	r9, r3
 8006f60:	6927      	ldr	r7, [r4, #16]
 8006f62:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006f66:	68a3      	ldr	r3, [r4, #8]
 8006f68:	6861      	ldr	r1, [r4, #4]
 8006f6a:	eb07 060a 	add.w	r6, r7, sl
 8006f6e:	42b3      	cmp	r3, r6
 8006f70:	b085      	sub	sp, #20
 8006f72:	bfb8      	it	lt
 8006f74:	3101      	addlt	r1, #1
 8006f76:	f7ff fedb 	bl	8006d30 <_Balloc>
 8006f7a:	b930      	cbnz	r0, 8006f8a <__multiply+0x42>
 8006f7c:	4602      	mov	r2, r0
 8006f7e:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006f82:	4b43      	ldr	r3, [pc, #268]	; (8007090 <__multiply+0x148>)
 8006f84:	4843      	ldr	r0, [pc, #268]	; (8007094 <__multiply+0x14c>)
 8006f86:	f000 fc85 	bl	8007894 <__assert_func>
 8006f8a:	f100 0514 	add.w	r5, r0, #20
 8006f8e:	462b      	mov	r3, r5
 8006f90:	2200      	movs	r2, #0
 8006f92:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006f96:	4543      	cmp	r3, r8
 8006f98:	d321      	bcc.n	8006fde <__multiply+0x96>
 8006f9a:	f104 0314 	add.w	r3, r4, #20
 8006f9e:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006fa2:	f109 0314 	add.w	r3, r9, #20
 8006fa6:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006faa:	9202      	str	r2, [sp, #8]
 8006fac:	1b3a      	subs	r2, r7, r4
 8006fae:	3a15      	subs	r2, #21
 8006fb0:	f022 0203 	bic.w	r2, r2, #3
 8006fb4:	3204      	adds	r2, #4
 8006fb6:	f104 0115 	add.w	r1, r4, #21
 8006fba:	428f      	cmp	r7, r1
 8006fbc:	bf38      	it	cc
 8006fbe:	2204      	movcc	r2, #4
 8006fc0:	9201      	str	r2, [sp, #4]
 8006fc2:	9a02      	ldr	r2, [sp, #8]
 8006fc4:	9303      	str	r3, [sp, #12]
 8006fc6:	429a      	cmp	r2, r3
 8006fc8:	d80c      	bhi.n	8006fe4 <__multiply+0x9c>
 8006fca:	2e00      	cmp	r6, #0
 8006fcc:	dd03      	ble.n	8006fd6 <__multiply+0x8e>
 8006fce:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d05a      	beq.n	800708c <__multiply+0x144>
 8006fd6:	6106      	str	r6, [r0, #16]
 8006fd8:	b005      	add	sp, #20
 8006fda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fde:	f843 2b04 	str.w	r2, [r3], #4
 8006fe2:	e7d8      	b.n	8006f96 <__multiply+0x4e>
 8006fe4:	f8b3 a000 	ldrh.w	sl, [r3]
 8006fe8:	f1ba 0f00 	cmp.w	sl, #0
 8006fec:	d023      	beq.n	8007036 <__multiply+0xee>
 8006fee:	46a9      	mov	r9, r5
 8006ff0:	f04f 0c00 	mov.w	ip, #0
 8006ff4:	f104 0e14 	add.w	lr, r4, #20
 8006ff8:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006ffc:	f8d9 1000 	ldr.w	r1, [r9]
 8007000:	fa1f fb82 	uxth.w	fp, r2
 8007004:	b289      	uxth	r1, r1
 8007006:	fb0a 110b 	mla	r1, sl, fp, r1
 800700a:	4461      	add	r1, ip
 800700c:	f8d9 c000 	ldr.w	ip, [r9]
 8007010:	0c12      	lsrs	r2, r2, #16
 8007012:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8007016:	fb0a c202 	mla	r2, sl, r2, ip
 800701a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800701e:	b289      	uxth	r1, r1
 8007020:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007024:	4577      	cmp	r7, lr
 8007026:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800702a:	f849 1b04 	str.w	r1, [r9], #4
 800702e:	d8e3      	bhi.n	8006ff8 <__multiply+0xb0>
 8007030:	9a01      	ldr	r2, [sp, #4]
 8007032:	f845 c002 	str.w	ip, [r5, r2]
 8007036:	9a03      	ldr	r2, [sp, #12]
 8007038:	3304      	adds	r3, #4
 800703a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800703e:	f1b9 0f00 	cmp.w	r9, #0
 8007042:	d021      	beq.n	8007088 <__multiply+0x140>
 8007044:	46ae      	mov	lr, r5
 8007046:	f04f 0a00 	mov.w	sl, #0
 800704a:	6829      	ldr	r1, [r5, #0]
 800704c:	f104 0c14 	add.w	ip, r4, #20
 8007050:	f8bc b000 	ldrh.w	fp, [ip]
 8007054:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007058:	b289      	uxth	r1, r1
 800705a:	fb09 220b 	mla	r2, r9, fp, r2
 800705e:	4452      	add	r2, sl
 8007060:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007064:	f84e 1b04 	str.w	r1, [lr], #4
 8007068:	f85c 1b04 	ldr.w	r1, [ip], #4
 800706c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007070:	f8be 1000 	ldrh.w	r1, [lr]
 8007074:	4567      	cmp	r7, ip
 8007076:	fb09 110a 	mla	r1, r9, sl, r1
 800707a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800707e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007082:	d8e5      	bhi.n	8007050 <__multiply+0x108>
 8007084:	9a01      	ldr	r2, [sp, #4]
 8007086:	50a9      	str	r1, [r5, r2]
 8007088:	3504      	adds	r5, #4
 800708a:	e79a      	b.n	8006fc2 <__multiply+0x7a>
 800708c:	3e01      	subs	r6, #1
 800708e:	e79c      	b.n	8006fca <__multiply+0x82>
 8007090:	08009756 	.word	0x08009756
 8007094:	08009767 	.word	0x08009767

08007098 <__pow5mult>:
 8007098:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800709c:	4615      	mov	r5, r2
 800709e:	f012 0203 	ands.w	r2, r2, #3
 80070a2:	4606      	mov	r6, r0
 80070a4:	460f      	mov	r7, r1
 80070a6:	d007      	beq.n	80070b8 <__pow5mult+0x20>
 80070a8:	4c25      	ldr	r4, [pc, #148]	; (8007140 <__pow5mult+0xa8>)
 80070aa:	3a01      	subs	r2, #1
 80070ac:	2300      	movs	r3, #0
 80070ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80070b2:	f7ff fe9f 	bl	8006df4 <__multadd>
 80070b6:	4607      	mov	r7, r0
 80070b8:	10ad      	asrs	r5, r5, #2
 80070ba:	d03d      	beq.n	8007138 <__pow5mult+0xa0>
 80070bc:	69f4      	ldr	r4, [r6, #28]
 80070be:	b97c      	cbnz	r4, 80070e0 <__pow5mult+0x48>
 80070c0:	2010      	movs	r0, #16
 80070c2:	f7ff fd81 	bl	8006bc8 <malloc>
 80070c6:	4602      	mov	r2, r0
 80070c8:	61f0      	str	r0, [r6, #28]
 80070ca:	b928      	cbnz	r0, 80070d8 <__pow5mult+0x40>
 80070cc:	f240 11b3 	movw	r1, #435	; 0x1b3
 80070d0:	4b1c      	ldr	r3, [pc, #112]	; (8007144 <__pow5mult+0xac>)
 80070d2:	481d      	ldr	r0, [pc, #116]	; (8007148 <__pow5mult+0xb0>)
 80070d4:	f000 fbde 	bl	8007894 <__assert_func>
 80070d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80070dc:	6004      	str	r4, [r0, #0]
 80070de:	60c4      	str	r4, [r0, #12]
 80070e0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80070e4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80070e8:	b94c      	cbnz	r4, 80070fe <__pow5mult+0x66>
 80070ea:	f240 2171 	movw	r1, #625	; 0x271
 80070ee:	4630      	mov	r0, r6
 80070f0:	f7ff ff14 	bl	8006f1c <__i2b>
 80070f4:	2300      	movs	r3, #0
 80070f6:	4604      	mov	r4, r0
 80070f8:	f8c8 0008 	str.w	r0, [r8, #8]
 80070fc:	6003      	str	r3, [r0, #0]
 80070fe:	f04f 0900 	mov.w	r9, #0
 8007102:	07eb      	lsls	r3, r5, #31
 8007104:	d50a      	bpl.n	800711c <__pow5mult+0x84>
 8007106:	4639      	mov	r1, r7
 8007108:	4622      	mov	r2, r4
 800710a:	4630      	mov	r0, r6
 800710c:	f7ff ff1c 	bl	8006f48 <__multiply>
 8007110:	4680      	mov	r8, r0
 8007112:	4639      	mov	r1, r7
 8007114:	4630      	mov	r0, r6
 8007116:	f7ff fe4b 	bl	8006db0 <_Bfree>
 800711a:	4647      	mov	r7, r8
 800711c:	106d      	asrs	r5, r5, #1
 800711e:	d00b      	beq.n	8007138 <__pow5mult+0xa0>
 8007120:	6820      	ldr	r0, [r4, #0]
 8007122:	b938      	cbnz	r0, 8007134 <__pow5mult+0x9c>
 8007124:	4622      	mov	r2, r4
 8007126:	4621      	mov	r1, r4
 8007128:	4630      	mov	r0, r6
 800712a:	f7ff ff0d 	bl	8006f48 <__multiply>
 800712e:	6020      	str	r0, [r4, #0]
 8007130:	f8c0 9000 	str.w	r9, [r0]
 8007134:	4604      	mov	r4, r0
 8007136:	e7e4      	b.n	8007102 <__pow5mult+0x6a>
 8007138:	4638      	mov	r0, r7
 800713a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800713e:	bf00      	nop
 8007140:	080098b0 	.word	0x080098b0
 8007144:	080096e7 	.word	0x080096e7
 8007148:	08009767 	.word	0x08009767

0800714c <__lshift>:
 800714c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007150:	460c      	mov	r4, r1
 8007152:	4607      	mov	r7, r0
 8007154:	4691      	mov	r9, r2
 8007156:	6923      	ldr	r3, [r4, #16]
 8007158:	6849      	ldr	r1, [r1, #4]
 800715a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800715e:	68a3      	ldr	r3, [r4, #8]
 8007160:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007164:	f108 0601 	add.w	r6, r8, #1
 8007168:	42b3      	cmp	r3, r6
 800716a:	db0b      	blt.n	8007184 <__lshift+0x38>
 800716c:	4638      	mov	r0, r7
 800716e:	f7ff fddf 	bl	8006d30 <_Balloc>
 8007172:	4605      	mov	r5, r0
 8007174:	b948      	cbnz	r0, 800718a <__lshift+0x3e>
 8007176:	4602      	mov	r2, r0
 8007178:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800717c:	4b27      	ldr	r3, [pc, #156]	; (800721c <__lshift+0xd0>)
 800717e:	4828      	ldr	r0, [pc, #160]	; (8007220 <__lshift+0xd4>)
 8007180:	f000 fb88 	bl	8007894 <__assert_func>
 8007184:	3101      	adds	r1, #1
 8007186:	005b      	lsls	r3, r3, #1
 8007188:	e7ee      	b.n	8007168 <__lshift+0x1c>
 800718a:	2300      	movs	r3, #0
 800718c:	f100 0114 	add.w	r1, r0, #20
 8007190:	f100 0210 	add.w	r2, r0, #16
 8007194:	4618      	mov	r0, r3
 8007196:	4553      	cmp	r3, sl
 8007198:	db33      	blt.n	8007202 <__lshift+0xb6>
 800719a:	6920      	ldr	r0, [r4, #16]
 800719c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80071a0:	f104 0314 	add.w	r3, r4, #20
 80071a4:	f019 091f 	ands.w	r9, r9, #31
 80071a8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80071ac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80071b0:	d02b      	beq.n	800720a <__lshift+0xbe>
 80071b2:	468a      	mov	sl, r1
 80071b4:	2200      	movs	r2, #0
 80071b6:	f1c9 0e20 	rsb	lr, r9, #32
 80071ba:	6818      	ldr	r0, [r3, #0]
 80071bc:	fa00 f009 	lsl.w	r0, r0, r9
 80071c0:	4310      	orrs	r0, r2
 80071c2:	f84a 0b04 	str.w	r0, [sl], #4
 80071c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80071ca:	459c      	cmp	ip, r3
 80071cc:	fa22 f20e 	lsr.w	r2, r2, lr
 80071d0:	d8f3      	bhi.n	80071ba <__lshift+0x6e>
 80071d2:	ebac 0304 	sub.w	r3, ip, r4
 80071d6:	3b15      	subs	r3, #21
 80071d8:	f023 0303 	bic.w	r3, r3, #3
 80071dc:	3304      	adds	r3, #4
 80071de:	f104 0015 	add.w	r0, r4, #21
 80071e2:	4584      	cmp	ip, r0
 80071e4:	bf38      	it	cc
 80071e6:	2304      	movcc	r3, #4
 80071e8:	50ca      	str	r2, [r1, r3]
 80071ea:	b10a      	cbz	r2, 80071f0 <__lshift+0xa4>
 80071ec:	f108 0602 	add.w	r6, r8, #2
 80071f0:	3e01      	subs	r6, #1
 80071f2:	4638      	mov	r0, r7
 80071f4:	4621      	mov	r1, r4
 80071f6:	612e      	str	r6, [r5, #16]
 80071f8:	f7ff fdda 	bl	8006db0 <_Bfree>
 80071fc:	4628      	mov	r0, r5
 80071fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007202:	f842 0f04 	str.w	r0, [r2, #4]!
 8007206:	3301      	adds	r3, #1
 8007208:	e7c5      	b.n	8007196 <__lshift+0x4a>
 800720a:	3904      	subs	r1, #4
 800720c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007210:	459c      	cmp	ip, r3
 8007212:	f841 2f04 	str.w	r2, [r1, #4]!
 8007216:	d8f9      	bhi.n	800720c <__lshift+0xc0>
 8007218:	e7ea      	b.n	80071f0 <__lshift+0xa4>
 800721a:	bf00      	nop
 800721c:	08009756 	.word	0x08009756
 8007220:	08009767 	.word	0x08009767

08007224 <__mcmp>:
 8007224:	4603      	mov	r3, r0
 8007226:	690a      	ldr	r2, [r1, #16]
 8007228:	6900      	ldr	r0, [r0, #16]
 800722a:	b530      	push	{r4, r5, lr}
 800722c:	1a80      	subs	r0, r0, r2
 800722e:	d10d      	bne.n	800724c <__mcmp+0x28>
 8007230:	3314      	adds	r3, #20
 8007232:	3114      	adds	r1, #20
 8007234:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007238:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800723c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007240:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007244:	4295      	cmp	r5, r2
 8007246:	d002      	beq.n	800724e <__mcmp+0x2a>
 8007248:	d304      	bcc.n	8007254 <__mcmp+0x30>
 800724a:	2001      	movs	r0, #1
 800724c:	bd30      	pop	{r4, r5, pc}
 800724e:	42a3      	cmp	r3, r4
 8007250:	d3f4      	bcc.n	800723c <__mcmp+0x18>
 8007252:	e7fb      	b.n	800724c <__mcmp+0x28>
 8007254:	f04f 30ff 	mov.w	r0, #4294967295
 8007258:	e7f8      	b.n	800724c <__mcmp+0x28>
	...

0800725c <__mdiff>:
 800725c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007260:	460d      	mov	r5, r1
 8007262:	4607      	mov	r7, r0
 8007264:	4611      	mov	r1, r2
 8007266:	4628      	mov	r0, r5
 8007268:	4614      	mov	r4, r2
 800726a:	f7ff ffdb 	bl	8007224 <__mcmp>
 800726e:	1e06      	subs	r6, r0, #0
 8007270:	d111      	bne.n	8007296 <__mdiff+0x3a>
 8007272:	4631      	mov	r1, r6
 8007274:	4638      	mov	r0, r7
 8007276:	f7ff fd5b 	bl	8006d30 <_Balloc>
 800727a:	4602      	mov	r2, r0
 800727c:	b928      	cbnz	r0, 800728a <__mdiff+0x2e>
 800727e:	f240 2137 	movw	r1, #567	; 0x237
 8007282:	4b3a      	ldr	r3, [pc, #232]	; (800736c <__mdiff+0x110>)
 8007284:	483a      	ldr	r0, [pc, #232]	; (8007370 <__mdiff+0x114>)
 8007286:	f000 fb05 	bl	8007894 <__assert_func>
 800728a:	2301      	movs	r3, #1
 800728c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007290:	4610      	mov	r0, r2
 8007292:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007296:	bfa4      	itt	ge
 8007298:	4623      	movge	r3, r4
 800729a:	462c      	movge	r4, r5
 800729c:	4638      	mov	r0, r7
 800729e:	6861      	ldr	r1, [r4, #4]
 80072a0:	bfa6      	itte	ge
 80072a2:	461d      	movge	r5, r3
 80072a4:	2600      	movge	r6, #0
 80072a6:	2601      	movlt	r6, #1
 80072a8:	f7ff fd42 	bl	8006d30 <_Balloc>
 80072ac:	4602      	mov	r2, r0
 80072ae:	b918      	cbnz	r0, 80072b8 <__mdiff+0x5c>
 80072b0:	f240 2145 	movw	r1, #581	; 0x245
 80072b4:	4b2d      	ldr	r3, [pc, #180]	; (800736c <__mdiff+0x110>)
 80072b6:	e7e5      	b.n	8007284 <__mdiff+0x28>
 80072b8:	f102 0814 	add.w	r8, r2, #20
 80072bc:	46c2      	mov	sl, r8
 80072be:	f04f 0c00 	mov.w	ip, #0
 80072c2:	6927      	ldr	r7, [r4, #16]
 80072c4:	60c6      	str	r6, [r0, #12]
 80072c6:	692e      	ldr	r6, [r5, #16]
 80072c8:	f104 0014 	add.w	r0, r4, #20
 80072cc:	f105 0914 	add.w	r9, r5, #20
 80072d0:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80072d4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80072d8:	3410      	adds	r4, #16
 80072da:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80072de:	f859 3b04 	ldr.w	r3, [r9], #4
 80072e2:	fa1f f18b 	uxth.w	r1, fp
 80072e6:	4461      	add	r1, ip
 80072e8:	fa1f fc83 	uxth.w	ip, r3
 80072ec:	0c1b      	lsrs	r3, r3, #16
 80072ee:	eba1 010c 	sub.w	r1, r1, ip
 80072f2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80072f6:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80072fa:	b289      	uxth	r1, r1
 80072fc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8007300:	454e      	cmp	r6, r9
 8007302:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8007306:	f84a 1b04 	str.w	r1, [sl], #4
 800730a:	d8e6      	bhi.n	80072da <__mdiff+0x7e>
 800730c:	1b73      	subs	r3, r6, r5
 800730e:	3b15      	subs	r3, #21
 8007310:	f023 0303 	bic.w	r3, r3, #3
 8007314:	3515      	adds	r5, #21
 8007316:	3304      	adds	r3, #4
 8007318:	42ae      	cmp	r6, r5
 800731a:	bf38      	it	cc
 800731c:	2304      	movcc	r3, #4
 800731e:	4418      	add	r0, r3
 8007320:	4443      	add	r3, r8
 8007322:	461e      	mov	r6, r3
 8007324:	4605      	mov	r5, r0
 8007326:	4575      	cmp	r5, lr
 8007328:	d30e      	bcc.n	8007348 <__mdiff+0xec>
 800732a:	f10e 0103 	add.w	r1, lr, #3
 800732e:	1a09      	subs	r1, r1, r0
 8007330:	f021 0103 	bic.w	r1, r1, #3
 8007334:	3803      	subs	r0, #3
 8007336:	4586      	cmp	lr, r0
 8007338:	bf38      	it	cc
 800733a:	2100      	movcc	r1, #0
 800733c:	440b      	add	r3, r1
 800733e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007342:	b189      	cbz	r1, 8007368 <__mdiff+0x10c>
 8007344:	6117      	str	r7, [r2, #16]
 8007346:	e7a3      	b.n	8007290 <__mdiff+0x34>
 8007348:	f855 8b04 	ldr.w	r8, [r5], #4
 800734c:	fa1f f188 	uxth.w	r1, r8
 8007350:	4461      	add	r1, ip
 8007352:	140c      	asrs	r4, r1, #16
 8007354:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007358:	b289      	uxth	r1, r1
 800735a:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800735e:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8007362:	f846 1b04 	str.w	r1, [r6], #4
 8007366:	e7de      	b.n	8007326 <__mdiff+0xca>
 8007368:	3f01      	subs	r7, #1
 800736a:	e7e8      	b.n	800733e <__mdiff+0xe2>
 800736c:	08009756 	.word	0x08009756
 8007370:	08009767 	.word	0x08009767

08007374 <__d2b>:
 8007374:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007376:	2101      	movs	r1, #1
 8007378:	4617      	mov	r7, r2
 800737a:	461c      	mov	r4, r3
 800737c:	9e08      	ldr	r6, [sp, #32]
 800737e:	f7ff fcd7 	bl	8006d30 <_Balloc>
 8007382:	4605      	mov	r5, r0
 8007384:	b930      	cbnz	r0, 8007394 <__d2b+0x20>
 8007386:	4602      	mov	r2, r0
 8007388:	f240 310f 	movw	r1, #783	; 0x30f
 800738c:	4b22      	ldr	r3, [pc, #136]	; (8007418 <__d2b+0xa4>)
 800738e:	4823      	ldr	r0, [pc, #140]	; (800741c <__d2b+0xa8>)
 8007390:	f000 fa80 	bl	8007894 <__assert_func>
 8007394:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8007398:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800739c:	bb24      	cbnz	r4, 80073e8 <__d2b+0x74>
 800739e:	2f00      	cmp	r7, #0
 80073a0:	9301      	str	r3, [sp, #4]
 80073a2:	d026      	beq.n	80073f2 <__d2b+0x7e>
 80073a4:	4668      	mov	r0, sp
 80073a6:	9700      	str	r7, [sp, #0]
 80073a8:	f7ff fd8a 	bl	8006ec0 <__lo0bits>
 80073ac:	e9dd 1200 	ldrd	r1, r2, [sp]
 80073b0:	b1e8      	cbz	r0, 80073ee <__d2b+0x7a>
 80073b2:	f1c0 0320 	rsb	r3, r0, #32
 80073b6:	fa02 f303 	lsl.w	r3, r2, r3
 80073ba:	430b      	orrs	r3, r1
 80073bc:	40c2      	lsrs	r2, r0
 80073be:	616b      	str	r3, [r5, #20]
 80073c0:	9201      	str	r2, [sp, #4]
 80073c2:	9b01      	ldr	r3, [sp, #4]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	bf14      	ite	ne
 80073c8:	2102      	movne	r1, #2
 80073ca:	2101      	moveq	r1, #1
 80073cc:	61ab      	str	r3, [r5, #24]
 80073ce:	6129      	str	r1, [r5, #16]
 80073d0:	b1bc      	cbz	r4, 8007402 <__d2b+0x8e>
 80073d2:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80073d6:	4404      	add	r4, r0
 80073d8:	6034      	str	r4, [r6, #0]
 80073da:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80073de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073e0:	6018      	str	r0, [r3, #0]
 80073e2:	4628      	mov	r0, r5
 80073e4:	b003      	add	sp, #12
 80073e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80073e8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80073ec:	e7d7      	b.n	800739e <__d2b+0x2a>
 80073ee:	6169      	str	r1, [r5, #20]
 80073f0:	e7e7      	b.n	80073c2 <__d2b+0x4e>
 80073f2:	a801      	add	r0, sp, #4
 80073f4:	f7ff fd64 	bl	8006ec0 <__lo0bits>
 80073f8:	9b01      	ldr	r3, [sp, #4]
 80073fa:	2101      	movs	r1, #1
 80073fc:	616b      	str	r3, [r5, #20]
 80073fe:	3020      	adds	r0, #32
 8007400:	e7e5      	b.n	80073ce <__d2b+0x5a>
 8007402:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007406:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 800740a:	6030      	str	r0, [r6, #0]
 800740c:	6918      	ldr	r0, [r3, #16]
 800740e:	f7ff fd37 	bl	8006e80 <__hi0bits>
 8007412:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007416:	e7e2      	b.n	80073de <__d2b+0x6a>
 8007418:	08009756 	.word	0x08009756
 800741c:	08009767 	.word	0x08009767

08007420 <__ssputs_r>:
 8007420:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007424:	461f      	mov	r7, r3
 8007426:	688e      	ldr	r6, [r1, #8]
 8007428:	4682      	mov	sl, r0
 800742a:	42be      	cmp	r6, r7
 800742c:	460c      	mov	r4, r1
 800742e:	4690      	mov	r8, r2
 8007430:	680b      	ldr	r3, [r1, #0]
 8007432:	d82c      	bhi.n	800748e <__ssputs_r+0x6e>
 8007434:	898a      	ldrh	r2, [r1, #12]
 8007436:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800743a:	d026      	beq.n	800748a <__ssputs_r+0x6a>
 800743c:	6965      	ldr	r5, [r4, #20]
 800743e:	6909      	ldr	r1, [r1, #16]
 8007440:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007444:	eba3 0901 	sub.w	r9, r3, r1
 8007448:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800744c:	1c7b      	adds	r3, r7, #1
 800744e:	444b      	add	r3, r9
 8007450:	106d      	asrs	r5, r5, #1
 8007452:	429d      	cmp	r5, r3
 8007454:	bf38      	it	cc
 8007456:	461d      	movcc	r5, r3
 8007458:	0553      	lsls	r3, r2, #21
 800745a:	d527      	bpl.n	80074ac <__ssputs_r+0x8c>
 800745c:	4629      	mov	r1, r5
 800745e:	f7ff fbdb 	bl	8006c18 <_malloc_r>
 8007462:	4606      	mov	r6, r0
 8007464:	b360      	cbz	r0, 80074c0 <__ssputs_r+0xa0>
 8007466:	464a      	mov	r2, r9
 8007468:	6921      	ldr	r1, [r4, #16]
 800746a:	f000 fa05 	bl	8007878 <memcpy>
 800746e:	89a3      	ldrh	r3, [r4, #12]
 8007470:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007474:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007478:	81a3      	strh	r3, [r4, #12]
 800747a:	6126      	str	r6, [r4, #16]
 800747c:	444e      	add	r6, r9
 800747e:	6026      	str	r6, [r4, #0]
 8007480:	463e      	mov	r6, r7
 8007482:	6165      	str	r5, [r4, #20]
 8007484:	eba5 0509 	sub.w	r5, r5, r9
 8007488:	60a5      	str	r5, [r4, #8]
 800748a:	42be      	cmp	r6, r7
 800748c:	d900      	bls.n	8007490 <__ssputs_r+0x70>
 800748e:	463e      	mov	r6, r7
 8007490:	4632      	mov	r2, r6
 8007492:	4641      	mov	r1, r8
 8007494:	6820      	ldr	r0, [r4, #0]
 8007496:	f000 f9c5 	bl	8007824 <memmove>
 800749a:	2000      	movs	r0, #0
 800749c:	68a3      	ldr	r3, [r4, #8]
 800749e:	1b9b      	subs	r3, r3, r6
 80074a0:	60a3      	str	r3, [r4, #8]
 80074a2:	6823      	ldr	r3, [r4, #0]
 80074a4:	4433      	add	r3, r6
 80074a6:	6023      	str	r3, [r4, #0]
 80074a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074ac:	462a      	mov	r2, r5
 80074ae:	f000 fa35 	bl	800791c <_realloc_r>
 80074b2:	4606      	mov	r6, r0
 80074b4:	2800      	cmp	r0, #0
 80074b6:	d1e0      	bne.n	800747a <__ssputs_r+0x5a>
 80074b8:	4650      	mov	r0, sl
 80074ba:	6921      	ldr	r1, [r4, #16]
 80074bc:	f7ff fb3c 	bl	8006b38 <_free_r>
 80074c0:	230c      	movs	r3, #12
 80074c2:	f8ca 3000 	str.w	r3, [sl]
 80074c6:	89a3      	ldrh	r3, [r4, #12]
 80074c8:	f04f 30ff 	mov.w	r0, #4294967295
 80074cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80074d0:	81a3      	strh	r3, [r4, #12]
 80074d2:	e7e9      	b.n	80074a8 <__ssputs_r+0x88>

080074d4 <_svfiprintf_r>:
 80074d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074d8:	4698      	mov	r8, r3
 80074da:	898b      	ldrh	r3, [r1, #12]
 80074dc:	4607      	mov	r7, r0
 80074de:	061b      	lsls	r3, r3, #24
 80074e0:	460d      	mov	r5, r1
 80074e2:	4614      	mov	r4, r2
 80074e4:	b09d      	sub	sp, #116	; 0x74
 80074e6:	d50e      	bpl.n	8007506 <_svfiprintf_r+0x32>
 80074e8:	690b      	ldr	r3, [r1, #16]
 80074ea:	b963      	cbnz	r3, 8007506 <_svfiprintf_r+0x32>
 80074ec:	2140      	movs	r1, #64	; 0x40
 80074ee:	f7ff fb93 	bl	8006c18 <_malloc_r>
 80074f2:	6028      	str	r0, [r5, #0]
 80074f4:	6128      	str	r0, [r5, #16]
 80074f6:	b920      	cbnz	r0, 8007502 <_svfiprintf_r+0x2e>
 80074f8:	230c      	movs	r3, #12
 80074fa:	603b      	str	r3, [r7, #0]
 80074fc:	f04f 30ff 	mov.w	r0, #4294967295
 8007500:	e0d0      	b.n	80076a4 <_svfiprintf_r+0x1d0>
 8007502:	2340      	movs	r3, #64	; 0x40
 8007504:	616b      	str	r3, [r5, #20]
 8007506:	2300      	movs	r3, #0
 8007508:	9309      	str	r3, [sp, #36]	; 0x24
 800750a:	2320      	movs	r3, #32
 800750c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007510:	2330      	movs	r3, #48	; 0x30
 8007512:	f04f 0901 	mov.w	r9, #1
 8007516:	f8cd 800c 	str.w	r8, [sp, #12]
 800751a:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 80076bc <_svfiprintf_r+0x1e8>
 800751e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007522:	4623      	mov	r3, r4
 8007524:	469a      	mov	sl, r3
 8007526:	f813 2b01 	ldrb.w	r2, [r3], #1
 800752a:	b10a      	cbz	r2, 8007530 <_svfiprintf_r+0x5c>
 800752c:	2a25      	cmp	r2, #37	; 0x25
 800752e:	d1f9      	bne.n	8007524 <_svfiprintf_r+0x50>
 8007530:	ebba 0b04 	subs.w	fp, sl, r4
 8007534:	d00b      	beq.n	800754e <_svfiprintf_r+0x7a>
 8007536:	465b      	mov	r3, fp
 8007538:	4622      	mov	r2, r4
 800753a:	4629      	mov	r1, r5
 800753c:	4638      	mov	r0, r7
 800753e:	f7ff ff6f 	bl	8007420 <__ssputs_r>
 8007542:	3001      	adds	r0, #1
 8007544:	f000 80a9 	beq.w	800769a <_svfiprintf_r+0x1c6>
 8007548:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800754a:	445a      	add	r2, fp
 800754c:	9209      	str	r2, [sp, #36]	; 0x24
 800754e:	f89a 3000 	ldrb.w	r3, [sl]
 8007552:	2b00      	cmp	r3, #0
 8007554:	f000 80a1 	beq.w	800769a <_svfiprintf_r+0x1c6>
 8007558:	2300      	movs	r3, #0
 800755a:	f04f 32ff 	mov.w	r2, #4294967295
 800755e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007562:	f10a 0a01 	add.w	sl, sl, #1
 8007566:	9304      	str	r3, [sp, #16]
 8007568:	9307      	str	r3, [sp, #28]
 800756a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800756e:	931a      	str	r3, [sp, #104]	; 0x68
 8007570:	4654      	mov	r4, sl
 8007572:	2205      	movs	r2, #5
 8007574:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007578:	4850      	ldr	r0, [pc, #320]	; (80076bc <_svfiprintf_r+0x1e8>)
 800757a:	f7fe fc5f 	bl	8005e3c <memchr>
 800757e:	9a04      	ldr	r2, [sp, #16]
 8007580:	b9d8      	cbnz	r0, 80075ba <_svfiprintf_r+0xe6>
 8007582:	06d0      	lsls	r0, r2, #27
 8007584:	bf44      	itt	mi
 8007586:	2320      	movmi	r3, #32
 8007588:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800758c:	0711      	lsls	r1, r2, #28
 800758e:	bf44      	itt	mi
 8007590:	232b      	movmi	r3, #43	; 0x2b
 8007592:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007596:	f89a 3000 	ldrb.w	r3, [sl]
 800759a:	2b2a      	cmp	r3, #42	; 0x2a
 800759c:	d015      	beq.n	80075ca <_svfiprintf_r+0xf6>
 800759e:	4654      	mov	r4, sl
 80075a0:	2000      	movs	r0, #0
 80075a2:	f04f 0c0a 	mov.w	ip, #10
 80075a6:	9a07      	ldr	r2, [sp, #28]
 80075a8:	4621      	mov	r1, r4
 80075aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80075ae:	3b30      	subs	r3, #48	; 0x30
 80075b0:	2b09      	cmp	r3, #9
 80075b2:	d94d      	bls.n	8007650 <_svfiprintf_r+0x17c>
 80075b4:	b1b0      	cbz	r0, 80075e4 <_svfiprintf_r+0x110>
 80075b6:	9207      	str	r2, [sp, #28]
 80075b8:	e014      	b.n	80075e4 <_svfiprintf_r+0x110>
 80075ba:	eba0 0308 	sub.w	r3, r0, r8
 80075be:	fa09 f303 	lsl.w	r3, r9, r3
 80075c2:	4313      	orrs	r3, r2
 80075c4:	46a2      	mov	sl, r4
 80075c6:	9304      	str	r3, [sp, #16]
 80075c8:	e7d2      	b.n	8007570 <_svfiprintf_r+0x9c>
 80075ca:	9b03      	ldr	r3, [sp, #12]
 80075cc:	1d19      	adds	r1, r3, #4
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	9103      	str	r1, [sp, #12]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	bfbb      	ittet	lt
 80075d6:	425b      	neglt	r3, r3
 80075d8:	f042 0202 	orrlt.w	r2, r2, #2
 80075dc:	9307      	strge	r3, [sp, #28]
 80075de:	9307      	strlt	r3, [sp, #28]
 80075e0:	bfb8      	it	lt
 80075e2:	9204      	strlt	r2, [sp, #16]
 80075e4:	7823      	ldrb	r3, [r4, #0]
 80075e6:	2b2e      	cmp	r3, #46	; 0x2e
 80075e8:	d10c      	bne.n	8007604 <_svfiprintf_r+0x130>
 80075ea:	7863      	ldrb	r3, [r4, #1]
 80075ec:	2b2a      	cmp	r3, #42	; 0x2a
 80075ee:	d134      	bne.n	800765a <_svfiprintf_r+0x186>
 80075f0:	9b03      	ldr	r3, [sp, #12]
 80075f2:	3402      	adds	r4, #2
 80075f4:	1d1a      	adds	r2, r3, #4
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	9203      	str	r2, [sp, #12]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	bfb8      	it	lt
 80075fe:	f04f 33ff 	movlt.w	r3, #4294967295
 8007602:	9305      	str	r3, [sp, #20]
 8007604:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 80076c0 <_svfiprintf_r+0x1ec>
 8007608:	2203      	movs	r2, #3
 800760a:	4650      	mov	r0, sl
 800760c:	7821      	ldrb	r1, [r4, #0]
 800760e:	f7fe fc15 	bl	8005e3c <memchr>
 8007612:	b138      	cbz	r0, 8007624 <_svfiprintf_r+0x150>
 8007614:	2240      	movs	r2, #64	; 0x40
 8007616:	9b04      	ldr	r3, [sp, #16]
 8007618:	eba0 000a 	sub.w	r0, r0, sl
 800761c:	4082      	lsls	r2, r0
 800761e:	4313      	orrs	r3, r2
 8007620:	3401      	adds	r4, #1
 8007622:	9304      	str	r3, [sp, #16]
 8007624:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007628:	2206      	movs	r2, #6
 800762a:	4826      	ldr	r0, [pc, #152]	; (80076c4 <_svfiprintf_r+0x1f0>)
 800762c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007630:	f7fe fc04 	bl	8005e3c <memchr>
 8007634:	2800      	cmp	r0, #0
 8007636:	d038      	beq.n	80076aa <_svfiprintf_r+0x1d6>
 8007638:	4b23      	ldr	r3, [pc, #140]	; (80076c8 <_svfiprintf_r+0x1f4>)
 800763a:	bb1b      	cbnz	r3, 8007684 <_svfiprintf_r+0x1b0>
 800763c:	9b03      	ldr	r3, [sp, #12]
 800763e:	3307      	adds	r3, #7
 8007640:	f023 0307 	bic.w	r3, r3, #7
 8007644:	3308      	adds	r3, #8
 8007646:	9303      	str	r3, [sp, #12]
 8007648:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800764a:	4433      	add	r3, r6
 800764c:	9309      	str	r3, [sp, #36]	; 0x24
 800764e:	e768      	b.n	8007522 <_svfiprintf_r+0x4e>
 8007650:	460c      	mov	r4, r1
 8007652:	2001      	movs	r0, #1
 8007654:	fb0c 3202 	mla	r2, ip, r2, r3
 8007658:	e7a6      	b.n	80075a8 <_svfiprintf_r+0xd4>
 800765a:	2300      	movs	r3, #0
 800765c:	f04f 0c0a 	mov.w	ip, #10
 8007660:	4619      	mov	r1, r3
 8007662:	3401      	adds	r4, #1
 8007664:	9305      	str	r3, [sp, #20]
 8007666:	4620      	mov	r0, r4
 8007668:	f810 2b01 	ldrb.w	r2, [r0], #1
 800766c:	3a30      	subs	r2, #48	; 0x30
 800766e:	2a09      	cmp	r2, #9
 8007670:	d903      	bls.n	800767a <_svfiprintf_r+0x1a6>
 8007672:	2b00      	cmp	r3, #0
 8007674:	d0c6      	beq.n	8007604 <_svfiprintf_r+0x130>
 8007676:	9105      	str	r1, [sp, #20]
 8007678:	e7c4      	b.n	8007604 <_svfiprintf_r+0x130>
 800767a:	4604      	mov	r4, r0
 800767c:	2301      	movs	r3, #1
 800767e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007682:	e7f0      	b.n	8007666 <_svfiprintf_r+0x192>
 8007684:	ab03      	add	r3, sp, #12
 8007686:	9300      	str	r3, [sp, #0]
 8007688:	462a      	mov	r2, r5
 800768a:	4638      	mov	r0, r7
 800768c:	4b0f      	ldr	r3, [pc, #60]	; (80076cc <_svfiprintf_r+0x1f8>)
 800768e:	a904      	add	r1, sp, #16
 8007690:	f7fd fe80 	bl	8005394 <_printf_float>
 8007694:	1c42      	adds	r2, r0, #1
 8007696:	4606      	mov	r6, r0
 8007698:	d1d6      	bne.n	8007648 <_svfiprintf_r+0x174>
 800769a:	89ab      	ldrh	r3, [r5, #12]
 800769c:	065b      	lsls	r3, r3, #25
 800769e:	f53f af2d 	bmi.w	80074fc <_svfiprintf_r+0x28>
 80076a2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80076a4:	b01d      	add	sp, #116	; 0x74
 80076a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076aa:	ab03      	add	r3, sp, #12
 80076ac:	9300      	str	r3, [sp, #0]
 80076ae:	462a      	mov	r2, r5
 80076b0:	4638      	mov	r0, r7
 80076b2:	4b06      	ldr	r3, [pc, #24]	; (80076cc <_svfiprintf_r+0x1f8>)
 80076b4:	a904      	add	r1, sp, #16
 80076b6:	f7fe f90d 	bl	80058d4 <_printf_i>
 80076ba:	e7eb      	b.n	8007694 <_svfiprintf_r+0x1c0>
 80076bc:	080098bc 	.word	0x080098bc
 80076c0:	080098c2 	.word	0x080098c2
 80076c4:	080098c6 	.word	0x080098c6
 80076c8:	08005395 	.word	0x08005395
 80076cc:	08007421 	.word	0x08007421

080076d0 <__sflush_r>:
 80076d0:	898a      	ldrh	r2, [r1, #12]
 80076d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076d4:	4605      	mov	r5, r0
 80076d6:	0710      	lsls	r0, r2, #28
 80076d8:	460c      	mov	r4, r1
 80076da:	d457      	bmi.n	800778c <__sflush_r+0xbc>
 80076dc:	684b      	ldr	r3, [r1, #4]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	dc04      	bgt.n	80076ec <__sflush_r+0x1c>
 80076e2:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	dc01      	bgt.n	80076ec <__sflush_r+0x1c>
 80076e8:	2000      	movs	r0, #0
 80076ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80076ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80076ee:	2e00      	cmp	r6, #0
 80076f0:	d0fa      	beq.n	80076e8 <__sflush_r+0x18>
 80076f2:	2300      	movs	r3, #0
 80076f4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80076f8:	682f      	ldr	r7, [r5, #0]
 80076fa:	6a21      	ldr	r1, [r4, #32]
 80076fc:	602b      	str	r3, [r5, #0]
 80076fe:	d032      	beq.n	8007766 <__sflush_r+0x96>
 8007700:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007702:	89a3      	ldrh	r3, [r4, #12]
 8007704:	075a      	lsls	r2, r3, #29
 8007706:	d505      	bpl.n	8007714 <__sflush_r+0x44>
 8007708:	6863      	ldr	r3, [r4, #4]
 800770a:	1ac0      	subs	r0, r0, r3
 800770c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800770e:	b10b      	cbz	r3, 8007714 <__sflush_r+0x44>
 8007710:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007712:	1ac0      	subs	r0, r0, r3
 8007714:	2300      	movs	r3, #0
 8007716:	4602      	mov	r2, r0
 8007718:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800771a:	4628      	mov	r0, r5
 800771c:	6a21      	ldr	r1, [r4, #32]
 800771e:	47b0      	blx	r6
 8007720:	1c43      	adds	r3, r0, #1
 8007722:	89a3      	ldrh	r3, [r4, #12]
 8007724:	d106      	bne.n	8007734 <__sflush_r+0x64>
 8007726:	6829      	ldr	r1, [r5, #0]
 8007728:	291d      	cmp	r1, #29
 800772a:	d82b      	bhi.n	8007784 <__sflush_r+0xb4>
 800772c:	4a28      	ldr	r2, [pc, #160]	; (80077d0 <__sflush_r+0x100>)
 800772e:	410a      	asrs	r2, r1
 8007730:	07d6      	lsls	r6, r2, #31
 8007732:	d427      	bmi.n	8007784 <__sflush_r+0xb4>
 8007734:	2200      	movs	r2, #0
 8007736:	6062      	str	r2, [r4, #4]
 8007738:	6922      	ldr	r2, [r4, #16]
 800773a:	04d9      	lsls	r1, r3, #19
 800773c:	6022      	str	r2, [r4, #0]
 800773e:	d504      	bpl.n	800774a <__sflush_r+0x7a>
 8007740:	1c42      	adds	r2, r0, #1
 8007742:	d101      	bne.n	8007748 <__sflush_r+0x78>
 8007744:	682b      	ldr	r3, [r5, #0]
 8007746:	b903      	cbnz	r3, 800774a <__sflush_r+0x7a>
 8007748:	6560      	str	r0, [r4, #84]	; 0x54
 800774a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800774c:	602f      	str	r7, [r5, #0]
 800774e:	2900      	cmp	r1, #0
 8007750:	d0ca      	beq.n	80076e8 <__sflush_r+0x18>
 8007752:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007756:	4299      	cmp	r1, r3
 8007758:	d002      	beq.n	8007760 <__sflush_r+0x90>
 800775a:	4628      	mov	r0, r5
 800775c:	f7ff f9ec 	bl	8006b38 <_free_r>
 8007760:	2000      	movs	r0, #0
 8007762:	6360      	str	r0, [r4, #52]	; 0x34
 8007764:	e7c1      	b.n	80076ea <__sflush_r+0x1a>
 8007766:	2301      	movs	r3, #1
 8007768:	4628      	mov	r0, r5
 800776a:	47b0      	blx	r6
 800776c:	1c41      	adds	r1, r0, #1
 800776e:	d1c8      	bne.n	8007702 <__sflush_r+0x32>
 8007770:	682b      	ldr	r3, [r5, #0]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d0c5      	beq.n	8007702 <__sflush_r+0x32>
 8007776:	2b1d      	cmp	r3, #29
 8007778:	d001      	beq.n	800777e <__sflush_r+0xae>
 800777a:	2b16      	cmp	r3, #22
 800777c:	d101      	bne.n	8007782 <__sflush_r+0xb2>
 800777e:	602f      	str	r7, [r5, #0]
 8007780:	e7b2      	b.n	80076e8 <__sflush_r+0x18>
 8007782:	89a3      	ldrh	r3, [r4, #12]
 8007784:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007788:	81a3      	strh	r3, [r4, #12]
 800778a:	e7ae      	b.n	80076ea <__sflush_r+0x1a>
 800778c:	690f      	ldr	r7, [r1, #16]
 800778e:	2f00      	cmp	r7, #0
 8007790:	d0aa      	beq.n	80076e8 <__sflush_r+0x18>
 8007792:	0793      	lsls	r3, r2, #30
 8007794:	bf18      	it	ne
 8007796:	2300      	movne	r3, #0
 8007798:	680e      	ldr	r6, [r1, #0]
 800779a:	bf08      	it	eq
 800779c:	694b      	ldreq	r3, [r1, #20]
 800779e:	1bf6      	subs	r6, r6, r7
 80077a0:	600f      	str	r7, [r1, #0]
 80077a2:	608b      	str	r3, [r1, #8]
 80077a4:	2e00      	cmp	r6, #0
 80077a6:	dd9f      	ble.n	80076e8 <__sflush_r+0x18>
 80077a8:	4633      	mov	r3, r6
 80077aa:	463a      	mov	r2, r7
 80077ac:	4628      	mov	r0, r5
 80077ae:	6a21      	ldr	r1, [r4, #32]
 80077b0:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80077b4:	47e0      	blx	ip
 80077b6:	2800      	cmp	r0, #0
 80077b8:	dc06      	bgt.n	80077c8 <__sflush_r+0xf8>
 80077ba:	89a3      	ldrh	r3, [r4, #12]
 80077bc:	f04f 30ff 	mov.w	r0, #4294967295
 80077c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80077c4:	81a3      	strh	r3, [r4, #12]
 80077c6:	e790      	b.n	80076ea <__sflush_r+0x1a>
 80077c8:	4407      	add	r7, r0
 80077ca:	1a36      	subs	r6, r6, r0
 80077cc:	e7ea      	b.n	80077a4 <__sflush_r+0xd4>
 80077ce:	bf00      	nop
 80077d0:	dfbffffe 	.word	0xdfbffffe

080077d4 <_fflush_r>:
 80077d4:	b538      	push	{r3, r4, r5, lr}
 80077d6:	690b      	ldr	r3, [r1, #16]
 80077d8:	4605      	mov	r5, r0
 80077da:	460c      	mov	r4, r1
 80077dc:	b913      	cbnz	r3, 80077e4 <_fflush_r+0x10>
 80077de:	2500      	movs	r5, #0
 80077e0:	4628      	mov	r0, r5
 80077e2:	bd38      	pop	{r3, r4, r5, pc}
 80077e4:	b118      	cbz	r0, 80077ee <_fflush_r+0x1a>
 80077e6:	6a03      	ldr	r3, [r0, #32]
 80077e8:	b90b      	cbnz	r3, 80077ee <_fflush_r+0x1a>
 80077ea:	f7fe fa0f 	bl	8005c0c <__sinit>
 80077ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d0f3      	beq.n	80077de <_fflush_r+0xa>
 80077f6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80077f8:	07d0      	lsls	r0, r2, #31
 80077fa:	d404      	bmi.n	8007806 <_fflush_r+0x32>
 80077fc:	0599      	lsls	r1, r3, #22
 80077fe:	d402      	bmi.n	8007806 <_fflush_r+0x32>
 8007800:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007802:	f7fe fb19 	bl	8005e38 <__retarget_lock_acquire_recursive>
 8007806:	4628      	mov	r0, r5
 8007808:	4621      	mov	r1, r4
 800780a:	f7ff ff61 	bl	80076d0 <__sflush_r>
 800780e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007810:	4605      	mov	r5, r0
 8007812:	07da      	lsls	r2, r3, #31
 8007814:	d4e4      	bmi.n	80077e0 <_fflush_r+0xc>
 8007816:	89a3      	ldrh	r3, [r4, #12]
 8007818:	059b      	lsls	r3, r3, #22
 800781a:	d4e1      	bmi.n	80077e0 <_fflush_r+0xc>
 800781c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800781e:	f7fe fb0c 	bl	8005e3a <__retarget_lock_release_recursive>
 8007822:	e7dd      	b.n	80077e0 <_fflush_r+0xc>

08007824 <memmove>:
 8007824:	4288      	cmp	r0, r1
 8007826:	b510      	push	{r4, lr}
 8007828:	eb01 0402 	add.w	r4, r1, r2
 800782c:	d902      	bls.n	8007834 <memmove+0x10>
 800782e:	4284      	cmp	r4, r0
 8007830:	4623      	mov	r3, r4
 8007832:	d807      	bhi.n	8007844 <memmove+0x20>
 8007834:	1e43      	subs	r3, r0, #1
 8007836:	42a1      	cmp	r1, r4
 8007838:	d008      	beq.n	800784c <memmove+0x28>
 800783a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800783e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007842:	e7f8      	b.n	8007836 <memmove+0x12>
 8007844:	4601      	mov	r1, r0
 8007846:	4402      	add	r2, r0
 8007848:	428a      	cmp	r2, r1
 800784a:	d100      	bne.n	800784e <memmove+0x2a>
 800784c:	bd10      	pop	{r4, pc}
 800784e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007852:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007856:	e7f7      	b.n	8007848 <memmove+0x24>

08007858 <_sbrk_r>:
 8007858:	b538      	push	{r3, r4, r5, lr}
 800785a:	2300      	movs	r3, #0
 800785c:	4d05      	ldr	r5, [pc, #20]	; (8007874 <_sbrk_r+0x1c>)
 800785e:	4604      	mov	r4, r0
 8007860:	4608      	mov	r0, r1
 8007862:	602b      	str	r3, [r5, #0]
 8007864:	f7fa ffae 	bl	80027c4 <_sbrk>
 8007868:	1c43      	adds	r3, r0, #1
 800786a:	d102      	bne.n	8007872 <_sbrk_r+0x1a>
 800786c:	682b      	ldr	r3, [r5, #0]
 800786e:	b103      	cbz	r3, 8007872 <_sbrk_r+0x1a>
 8007870:	6023      	str	r3, [r4, #0]
 8007872:	bd38      	pop	{r3, r4, r5, pc}
 8007874:	20000cec 	.word	0x20000cec

08007878 <memcpy>:
 8007878:	440a      	add	r2, r1
 800787a:	4291      	cmp	r1, r2
 800787c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007880:	d100      	bne.n	8007884 <memcpy+0xc>
 8007882:	4770      	bx	lr
 8007884:	b510      	push	{r4, lr}
 8007886:	f811 4b01 	ldrb.w	r4, [r1], #1
 800788a:	4291      	cmp	r1, r2
 800788c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007890:	d1f9      	bne.n	8007886 <memcpy+0xe>
 8007892:	bd10      	pop	{r4, pc}

08007894 <__assert_func>:
 8007894:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007896:	4614      	mov	r4, r2
 8007898:	461a      	mov	r2, r3
 800789a:	4b09      	ldr	r3, [pc, #36]	; (80078c0 <__assert_func+0x2c>)
 800789c:	4605      	mov	r5, r0
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	68d8      	ldr	r0, [r3, #12]
 80078a2:	b14c      	cbz	r4, 80078b8 <__assert_func+0x24>
 80078a4:	4b07      	ldr	r3, [pc, #28]	; (80078c4 <__assert_func+0x30>)
 80078a6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80078aa:	9100      	str	r1, [sp, #0]
 80078ac:	462b      	mov	r3, r5
 80078ae:	4906      	ldr	r1, [pc, #24]	; (80078c8 <__assert_func+0x34>)
 80078b0:	f000 f870 	bl	8007994 <fiprintf>
 80078b4:	f000 f880 	bl	80079b8 <abort>
 80078b8:	4b04      	ldr	r3, [pc, #16]	; (80078cc <__assert_func+0x38>)
 80078ba:	461c      	mov	r4, r3
 80078bc:	e7f3      	b.n	80078a6 <__assert_func+0x12>
 80078be:	bf00      	nop
 80078c0:	20000064 	.word	0x20000064
 80078c4:	080098d7 	.word	0x080098d7
 80078c8:	080098e4 	.word	0x080098e4
 80078cc:	08009912 	.word	0x08009912

080078d0 <_calloc_r>:
 80078d0:	b570      	push	{r4, r5, r6, lr}
 80078d2:	fba1 5402 	umull	r5, r4, r1, r2
 80078d6:	b934      	cbnz	r4, 80078e6 <_calloc_r+0x16>
 80078d8:	4629      	mov	r1, r5
 80078da:	f7ff f99d 	bl	8006c18 <_malloc_r>
 80078de:	4606      	mov	r6, r0
 80078e0:	b928      	cbnz	r0, 80078ee <_calloc_r+0x1e>
 80078e2:	4630      	mov	r0, r6
 80078e4:	bd70      	pop	{r4, r5, r6, pc}
 80078e6:	220c      	movs	r2, #12
 80078e8:	2600      	movs	r6, #0
 80078ea:	6002      	str	r2, [r0, #0]
 80078ec:	e7f9      	b.n	80078e2 <_calloc_r+0x12>
 80078ee:	462a      	mov	r2, r5
 80078f0:	4621      	mov	r1, r4
 80078f2:	f7fe fa24 	bl	8005d3e <memset>
 80078f6:	e7f4      	b.n	80078e2 <_calloc_r+0x12>

080078f8 <__ascii_mbtowc>:
 80078f8:	b082      	sub	sp, #8
 80078fa:	b901      	cbnz	r1, 80078fe <__ascii_mbtowc+0x6>
 80078fc:	a901      	add	r1, sp, #4
 80078fe:	b142      	cbz	r2, 8007912 <__ascii_mbtowc+0x1a>
 8007900:	b14b      	cbz	r3, 8007916 <__ascii_mbtowc+0x1e>
 8007902:	7813      	ldrb	r3, [r2, #0]
 8007904:	600b      	str	r3, [r1, #0]
 8007906:	7812      	ldrb	r2, [r2, #0]
 8007908:	1e10      	subs	r0, r2, #0
 800790a:	bf18      	it	ne
 800790c:	2001      	movne	r0, #1
 800790e:	b002      	add	sp, #8
 8007910:	4770      	bx	lr
 8007912:	4610      	mov	r0, r2
 8007914:	e7fb      	b.n	800790e <__ascii_mbtowc+0x16>
 8007916:	f06f 0001 	mvn.w	r0, #1
 800791a:	e7f8      	b.n	800790e <__ascii_mbtowc+0x16>

0800791c <_realloc_r>:
 800791c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007920:	4680      	mov	r8, r0
 8007922:	4614      	mov	r4, r2
 8007924:	460e      	mov	r6, r1
 8007926:	b921      	cbnz	r1, 8007932 <_realloc_r+0x16>
 8007928:	4611      	mov	r1, r2
 800792a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800792e:	f7ff b973 	b.w	8006c18 <_malloc_r>
 8007932:	b92a      	cbnz	r2, 8007940 <_realloc_r+0x24>
 8007934:	f7ff f900 	bl	8006b38 <_free_r>
 8007938:	4625      	mov	r5, r4
 800793a:	4628      	mov	r0, r5
 800793c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007940:	f000 f841 	bl	80079c6 <_malloc_usable_size_r>
 8007944:	4284      	cmp	r4, r0
 8007946:	4607      	mov	r7, r0
 8007948:	d802      	bhi.n	8007950 <_realloc_r+0x34>
 800794a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800794e:	d812      	bhi.n	8007976 <_realloc_r+0x5a>
 8007950:	4621      	mov	r1, r4
 8007952:	4640      	mov	r0, r8
 8007954:	f7ff f960 	bl	8006c18 <_malloc_r>
 8007958:	4605      	mov	r5, r0
 800795a:	2800      	cmp	r0, #0
 800795c:	d0ed      	beq.n	800793a <_realloc_r+0x1e>
 800795e:	42bc      	cmp	r4, r7
 8007960:	4622      	mov	r2, r4
 8007962:	4631      	mov	r1, r6
 8007964:	bf28      	it	cs
 8007966:	463a      	movcs	r2, r7
 8007968:	f7ff ff86 	bl	8007878 <memcpy>
 800796c:	4631      	mov	r1, r6
 800796e:	4640      	mov	r0, r8
 8007970:	f7ff f8e2 	bl	8006b38 <_free_r>
 8007974:	e7e1      	b.n	800793a <_realloc_r+0x1e>
 8007976:	4635      	mov	r5, r6
 8007978:	e7df      	b.n	800793a <_realloc_r+0x1e>

0800797a <__ascii_wctomb>:
 800797a:	4603      	mov	r3, r0
 800797c:	4608      	mov	r0, r1
 800797e:	b141      	cbz	r1, 8007992 <__ascii_wctomb+0x18>
 8007980:	2aff      	cmp	r2, #255	; 0xff
 8007982:	d904      	bls.n	800798e <__ascii_wctomb+0x14>
 8007984:	228a      	movs	r2, #138	; 0x8a
 8007986:	f04f 30ff 	mov.w	r0, #4294967295
 800798a:	601a      	str	r2, [r3, #0]
 800798c:	4770      	bx	lr
 800798e:	2001      	movs	r0, #1
 8007990:	700a      	strb	r2, [r1, #0]
 8007992:	4770      	bx	lr

08007994 <fiprintf>:
 8007994:	b40e      	push	{r1, r2, r3}
 8007996:	b503      	push	{r0, r1, lr}
 8007998:	4601      	mov	r1, r0
 800799a:	ab03      	add	r3, sp, #12
 800799c:	4805      	ldr	r0, [pc, #20]	; (80079b4 <fiprintf+0x20>)
 800799e:	f853 2b04 	ldr.w	r2, [r3], #4
 80079a2:	6800      	ldr	r0, [r0, #0]
 80079a4:	9301      	str	r3, [sp, #4]
 80079a6:	f000 f83d 	bl	8007a24 <_vfiprintf_r>
 80079aa:	b002      	add	sp, #8
 80079ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80079b0:	b003      	add	sp, #12
 80079b2:	4770      	bx	lr
 80079b4:	20000064 	.word	0x20000064

080079b8 <abort>:
 80079b8:	2006      	movs	r0, #6
 80079ba:	b508      	push	{r3, lr}
 80079bc:	f000 fa0a 	bl	8007dd4 <raise>
 80079c0:	2001      	movs	r0, #1
 80079c2:	f7fa fe8c 	bl	80026de <_exit>

080079c6 <_malloc_usable_size_r>:
 80079c6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80079ca:	1f18      	subs	r0, r3, #4
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	bfbc      	itt	lt
 80079d0:	580b      	ldrlt	r3, [r1, r0]
 80079d2:	18c0      	addlt	r0, r0, r3
 80079d4:	4770      	bx	lr

080079d6 <__sfputc_r>:
 80079d6:	6893      	ldr	r3, [r2, #8]
 80079d8:	b410      	push	{r4}
 80079da:	3b01      	subs	r3, #1
 80079dc:	2b00      	cmp	r3, #0
 80079de:	6093      	str	r3, [r2, #8]
 80079e0:	da07      	bge.n	80079f2 <__sfputc_r+0x1c>
 80079e2:	6994      	ldr	r4, [r2, #24]
 80079e4:	42a3      	cmp	r3, r4
 80079e6:	db01      	blt.n	80079ec <__sfputc_r+0x16>
 80079e8:	290a      	cmp	r1, #10
 80079ea:	d102      	bne.n	80079f2 <__sfputc_r+0x1c>
 80079ec:	bc10      	pop	{r4}
 80079ee:	f000 b933 	b.w	8007c58 <__swbuf_r>
 80079f2:	6813      	ldr	r3, [r2, #0]
 80079f4:	1c58      	adds	r0, r3, #1
 80079f6:	6010      	str	r0, [r2, #0]
 80079f8:	7019      	strb	r1, [r3, #0]
 80079fa:	4608      	mov	r0, r1
 80079fc:	bc10      	pop	{r4}
 80079fe:	4770      	bx	lr

08007a00 <__sfputs_r>:
 8007a00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a02:	4606      	mov	r6, r0
 8007a04:	460f      	mov	r7, r1
 8007a06:	4614      	mov	r4, r2
 8007a08:	18d5      	adds	r5, r2, r3
 8007a0a:	42ac      	cmp	r4, r5
 8007a0c:	d101      	bne.n	8007a12 <__sfputs_r+0x12>
 8007a0e:	2000      	movs	r0, #0
 8007a10:	e007      	b.n	8007a22 <__sfputs_r+0x22>
 8007a12:	463a      	mov	r2, r7
 8007a14:	4630      	mov	r0, r6
 8007a16:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a1a:	f7ff ffdc 	bl	80079d6 <__sfputc_r>
 8007a1e:	1c43      	adds	r3, r0, #1
 8007a20:	d1f3      	bne.n	8007a0a <__sfputs_r+0xa>
 8007a22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007a24 <_vfiprintf_r>:
 8007a24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a28:	460d      	mov	r5, r1
 8007a2a:	4614      	mov	r4, r2
 8007a2c:	4698      	mov	r8, r3
 8007a2e:	4606      	mov	r6, r0
 8007a30:	b09d      	sub	sp, #116	; 0x74
 8007a32:	b118      	cbz	r0, 8007a3c <_vfiprintf_r+0x18>
 8007a34:	6a03      	ldr	r3, [r0, #32]
 8007a36:	b90b      	cbnz	r3, 8007a3c <_vfiprintf_r+0x18>
 8007a38:	f7fe f8e8 	bl	8005c0c <__sinit>
 8007a3c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007a3e:	07d9      	lsls	r1, r3, #31
 8007a40:	d405      	bmi.n	8007a4e <_vfiprintf_r+0x2a>
 8007a42:	89ab      	ldrh	r3, [r5, #12]
 8007a44:	059a      	lsls	r2, r3, #22
 8007a46:	d402      	bmi.n	8007a4e <_vfiprintf_r+0x2a>
 8007a48:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007a4a:	f7fe f9f5 	bl	8005e38 <__retarget_lock_acquire_recursive>
 8007a4e:	89ab      	ldrh	r3, [r5, #12]
 8007a50:	071b      	lsls	r3, r3, #28
 8007a52:	d501      	bpl.n	8007a58 <_vfiprintf_r+0x34>
 8007a54:	692b      	ldr	r3, [r5, #16]
 8007a56:	b99b      	cbnz	r3, 8007a80 <_vfiprintf_r+0x5c>
 8007a58:	4629      	mov	r1, r5
 8007a5a:	4630      	mov	r0, r6
 8007a5c:	f000 f93a 	bl	8007cd4 <__swsetup_r>
 8007a60:	b170      	cbz	r0, 8007a80 <_vfiprintf_r+0x5c>
 8007a62:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007a64:	07dc      	lsls	r4, r3, #31
 8007a66:	d504      	bpl.n	8007a72 <_vfiprintf_r+0x4e>
 8007a68:	f04f 30ff 	mov.w	r0, #4294967295
 8007a6c:	b01d      	add	sp, #116	; 0x74
 8007a6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a72:	89ab      	ldrh	r3, [r5, #12]
 8007a74:	0598      	lsls	r0, r3, #22
 8007a76:	d4f7      	bmi.n	8007a68 <_vfiprintf_r+0x44>
 8007a78:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007a7a:	f7fe f9de 	bl	8005e3a <__retarget_lock_release_recursive>
 8007a7e:	e7f3      	b.n	8007a68 <_vfiprintf_r+0x44>
 8007a80:	2300      	movs	r3, #0
 8007a82:	9309      	str	r3, [sp, #36]	; 0x24
 8007a84:	2320      	movs	r3, #32
 8007a86:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007a8a:	2330      	movs	r3, #48	; 0x30
 8007a8c:	f04f 0901 	mov.w	r9, #1
 8007a90:	f8cd 800c 	str.w	r8, [sp, #12]
 8007a94:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8007c44 <_vfiprintf_r+0x220>
 8007a98:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007a9c:	4623      	mov	r3, r4
 8007a9e:	469a      	mov	sl, r3
 8007aa0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007aa4:	b10a      	cbz	r2, 8007aaa <_vfiprintf_r+0x86>
 8007aa6:	2a25      	cmp	r2, #37	; 0x25
 8007aa8:	d1f9      	bne.n	8007a9e <_vfiprintf_r+0x7a>
 8007aaa:	ebba 0b04 	subs.w	fp, sl, r4
 8007aae:	d00b      	beq.n	8007ac8 <_vfiprintf_r+0xa4>
 8007ab0:	465b      	mov	r3, fp
 8007ab2:	4622      	mov	r2, r4
 8007ab4:	4629      	mov	r1, r5
 8007ab6:	4630      	mov	r0, r6
 8007ab8:	f7ff ffa2 	bl	8007a00 <__sfputs_r>
 8007abc:	3001      	adds	r0, #1
 8007abe:	f000 80a9 	beq.w	8007c14 <_vfiprintf_r+0x1f0>
 8007ac2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007ac4:	445a      	add	r2, fp
 8007ac6:	9209      	str	r2, [sp, #36]	; 0x24
 8007ac8:	f89a 3000 	ldrb.w	r3, [sl]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	f000 80a1 	beq.w	8007c14 <_vfiprintf_r+0x1f0>
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	f04f 32ff 	mov.w	r2, #4294967295
 8007ad8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007adc:	f10a 0a01 	add.w	sl, sl, #1
 8007ae0:	9304      	str	r3, [sp, #16]
 8007ae2:	9307      	str	r3, [sp, #28]
 8007ae4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007ae8:	931a      	str	r3, [sp, #104]	; 0x68
 8007aea:	4654      	mov	r4, sl
 8007aec:	2205      	movs	r2, #5
 8007aee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007af2:	4854      	ldr	r0, [pc, #336]	; (8007c44 <_vfiprintf_r+0x220>)
 8007af4:	f7fe f9a2 	bl	8005e3c <memchr>
 8007af8:	9a04      	ldr	r2, [sp, #16]
 8007afa:	b9d8      	cbnz	r0, 8007b34 <_vfiprintf_r+0x110>
 8007afc:	06d1      	lsls	r1, r2, #27
 8007afe:	bf44      	itt	mi
 8007b00:	2320      	movmi	r3, #32
 8007b02:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b06:	0713      	lsls	r3, r2, #28
 8007b08:	bf44      	itt	mi
 8007b0a:	232b      	movmi	r3, #43	; 0x2b
 8007b0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b10:	f89a 3000 	ldrb.w	r3, [sl]
 8007b14:	2b2a      	cmp	r3, #42	; 0x2a
 8007b16:	d015      	beq.n	8007b44 <_vfiprintf_r+0x120>
 8007b18:	4654      	mov	r4, sl
 8007b1a:	2000      	movs	r0, #0
 8007b1c:	f04f 0c0a 	mov.w	ip, #10
 8007b20:	9a07      	ldr	r2, [sp, #28]
 8007b22:	4621      	mov	r1, r4
 8007b24:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007b28:	3b30      	subs	r3, #48	; 0x30
 8007b2a:	2b09      	cmp	r3, #9
 8007b2c:	d94d      	bls.n	8007bca <_vfiprintf_r+0x1a6>
 8007b2e:	b1b0      	cbz	r0, 8007b5e <_vfiprintf_r+0x13a>
 8007b30:	9207      	str	r2, [sp, #28]
 8007b32:	e014      	b.n	8007b5e <_vfiprintf_r+0x13a>
 8007b34:	eba0 0308 	sub.w	r3, r0, r8
 8007b38:	fa09 f303 	lsl.w	r3, r9, r3
 8007b3c:	4313      	orrs	r3, r2
 8007b3e:	46a2      	mov	sl, r4
 8007b40:	9304      	str	r3, [sp, #16]
 8007b42:	e7d2      	b.n	8007aea <_vfiprintf_r+0xc6>
 8007b44:	9b03      	ldr	r3, [sp, #12]
 8007b46:	1d19      	adds	r1, r3, #4
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	9103      	str	r1, [sp, #12]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	bfbb      	ittet	lt
 8007b50:	425b      	neglt	r3, r3
 8007b52:	f042 0202 	orrlt.w	r2, r2, #2
 8007b56:	9307      	strge	r3, [sp, #28]
 8007b58:	9307      	strlt	r3, [sp, #28]
 8007b5a:	bfb8      	it	lt
 8007b5c:	9204      	strlt	r2, [sp, #16]
 8007b5e:	7823      	ldrb	r3, [r4, #0]
 8007b60:	2b2e      	cmp	r3, #46	; 0x2e
 8007b62:	d10c      	bne.n	8007b7e <_vfiprintf_r+0x15a>
 8007b64:	7863      	ldrb	r3, [r4, #1]
 8007b66:	2b2a      	cmp	r3, #42	; 0x2a
 8007b68:	d134      	bne.n	8007bd4 <_vfiprintf_r+0x1b0>
 8007b6a:	9b03      	ldr	r3, [sp, #12]
 8007b6c:	3402      	adds	r4, #2
 8007b6e:	1d1a      	adds	r2, r3, #4
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	9203      	str	r2, [sp, #12]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	bfb8      	it	lt
 8007b78:	f04f 33ff 	movlt.w	r3, #4294967295
 8007b7c:	9305      	str	r3, [sp, #20]
 8007b7e:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007c48 <_vfiprintf_r+0x224>
 8007b82:	2203      	movs	r2, #3
 8007b84:	4650      	mov	r0, sl
 8007b86:	7821      	ldrb	r1, [r4, #0]
 8007b88:	f7fe f958 	bl	8005e3c <memchr>
 8007b8c:	b138      	cbz	r0, 8007b9e <_vfiprintf_r+0x17a>
 8007b8e:	2240      	movs	r2, #64	; 0x40
 8007b90:	9b04      	ldr	r3, [sp, #16]
 8007b92:	eba0 000a 	sub.w	r0, r0, sl
 8007b96:	4082      	lsls	r2, r0
 8007b98:	4313      	orrs	r3, r2
 8007b9a:	3401      	adds	r4, #1
 8007b9c:	9304      	str	r3, [sp, #16]
 8007b9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ba2:	2206      	movs	r2, #6
 8007ba4:	4829      	ldr	r0, [pc, #164]	; (8007c4c <_vfiprintf_r+0x228>)
 8007ba6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007baa:	f7fe f947 	bl	8005e3c <memchr>
 8007bae:	2800      	cmp	r0, #0
 8007bb0:	d03f      	beq.n	8007c32 <_vfiprintf_r+0x20e>
 8007bb2:	4b27      	ldr	r3, [pc, #156]	; (8007c50 <_vfiprintf_r+0x22c>)
 8007bb4:	bb1b      	cbnz	r3, 8007bfe <_vfiprintf_r+0x1da>
 8007bb6:	9b03      	ldr	r3, [sp, #12]
 8007bb8:	3307      	adds	r3, #7
 8007bba:	f023 0307 	bic.w	r3, r3, #7
 8007bbe:	3308      	adds	r3, #8
 8007bc0:	9303      	str	r3, [sp, #12]
 8007bc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bc4:	443b      	add	r3, r7
 8007bc6:	9309      	str	r3, [sp, #36]	; 0x24
 8007bc8:	e768      	b.n	8007a9c <_vfiprintf_r+0x78>
 8007bca:	460c      	mov	r4, r1
 8007bcc:	2001      	movs	r0, #1
 8007bce:	fb0c 3202 	mla	r2, ip, r2, r3
 8007bd2:	e7a6      	b.n	8007b22 <_vfiprintf_r+0xfe>
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	f04f 0c0a 	mov.w	ip, #10
 8007bda:	4619      	mov	r1, r3
 8007bdc:	3401      	adds	r4, #1
 8007bde:	9305      	str	r3, [sp, #20]
 8007be0:	4620      	mov	r0, r4
 8007be2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007be6:	3a30      	subs	r2, #48	; 0x30
 8007be8:	2a09      	cmp	r2, #9
 8007bea:	d903      	bls.n	8007bf4 <_vfiprintf_r+0x1d0>
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d0c6      	beq.n	8007b7e <_vfiprintf_r+0x15a>
 8007bf0:	9105      	str	r1, [sp, #20]
 8007bf2:	e7c4      	b.n	8007b7e <_vfiprintf_r+0x15a>
 8007bf4:	4604      	mov	r4, r0
 8007bf6:	2301      	movs	r3, #1
 8007bf8:	fb0c 2101 	mla	r1, ip, r1, r2
 8007bfc:	e7f0      	b.n	8007be0 <_vfiprintf_r+0x1bc>
 8007bfe:	ab03      	add	r3, sp, #12
 8007c00:	9300      	str	r3, [sp, #0]
 8007c02:	462a      	mov	r2, r5
 8007c04:	4630      	mov	r0, r6
 8007c06:	4b13      	ldr	r3, [pc, #76]	; (8007c54 <_vfiprintf_r+0x230>)
 8007c08:	a904      	add	r1, sp, #16
 8007c0a:	f7fd fbc3 	bl	8005394 <_printf_float>
 8007c0e:	4607      	mov	r7, r0
 8007c10:	1c78      	adds	r0, r7, #1
 8007c12:	d1d6      	bne.n	8007bc2 <_vfiprintf_r+0x19e>
 8007c14:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c16:	07d9      	lsls	r1, r3, #31
 8007c18:	d405      	bmi.n	8007c26 <_vfiprintf_r+0x202>
 8007c1a:	89ab      	ldrh	r3, [r5, #12]
 8007c1c:	059a      	lsls	r2, r3, #22
 8007c1e:	d402      	bmi.n	8007c26 <_vfiprintf_r+0x202>
 8007c20:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007c22:	f7fe f90a 	bl	8005e3a <__retarget_lock_release_recursive>
 8007c26:	89ab      	ldrh	r3, [r5, #12]
 8007c28:	065b      	lsls	r3, r3, #25
 8007c2a:	f53f af1d 	bmi.w	8007a68 <_vfiprintf_r+0x44>
 8007c2e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007c30:	e71c      	b.n	8007a6c <_vfiprintf_r+0x48>
 8007c32:	ab03      	add	r3, sp, #12
 8007c34:	9300      	str	r3, [sp, #0]
 8007c36:	462a      	mov	r2, r5
 8007c38:	4630      	mov	r0, r6
 8007c3a:	4b06      	ldr	r3, [pc, #24]	; (8007c54 <_vfiprintf_r+0x230>)
 8007c3c:	a904      	add	r1, sp, #16
 8007c3e:	f7fd fe49 	bl	80058d4 <_printf_i>
 8007c42:	e7e4      	b.n	8007c0e <_vfiprintf_r+0x1ea>
 8007c44:	080098bc 	.word	0x080098bc
 8007c48:	080098c2 	.word	0x080098c2
 8007c4c:	080098c6 	.word	0x080098c6
 8007c50:	08005395 	.word	0x08005395
 8007c54:	08007a01 	.word	0x08007a01

08007c58 <__swbuf_r>:
 8007c58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c5a:	460e      	mov	r6, r1
 8007c5c:	4614      	mov	r4, r2
 8007c5e:	4605      	mov	r5, r0
 8007c60:	b118      	cbz	r0, 8007c6a <__swbuf_r+0x12>
 8007c62:	6a03      	ldr	r3, [r0, #32]
 8007c64:	b90b      	cbnz	r3, 8007c6a <__swbuf_r+0x12>
 8007c66:	f7fd ffd1 	bl	8005c0c <__sinit>
 8007c6a:	69a3      	ldr	r3, [r4, #24]
 8007c6c:	60a3      	str	r3, [r4, #8]
 8007c6e:	89a3      	ldrh	r3, [r4, #12]
 8007c70:	071a      	lsls	r2, r3, #28
 8007c72:	d525      	bpl.n	8007cc0 <__swbuf_r+0x68>
 8007c74:	6923      	ldr	r3, [r4, #16]
 8007c76:	b31b      	cbz	r3, 8007cc0 <__swbuf_r+0x68>
 8007c78:	6823      	ldr	r3, [r4, #0]
 8007c7a:	6922      	ldr	r2, [r4, #16]
 8007c7c:	b2f6      	uxtb	r6, r6
 8007c7e:	1a98      	subs	r0, r3, r2
 8007c80:	6963      	ldr	r3, [r4, #20]
 8007c82:	4637      	mov	r7, r6
 8007c84:	4283      	cmp	r3, r0
 8007c86:	dc04      	bgt.n	8007c92 <__swbuf_r+0x3a>
 8007c88:	4621      	mov	r1, r4
 8007c8a:	4628      	mov	r0, r5
 8007c8c:	f7ff fda2 	bl	80077d4 <_fflush_r>
 8007c90:	b9e0      	cbnz	r0, 8007ccc <__swbuf_r+0x74>
 8007c92:	68a3      	ldr	r3, [r4, #8]
 8007c94:	3b01      	subs	r3, #1
 8007c96:	60a3      	str	r3, [r4, #8]
 8007c98:	6823      	ldr	r3, [r4, #0]
 8007c9a:	1c5a      	adds	r2, r3, #1
 8007c9c:	6022      	str	r2, [r4, #0]
 8007c9e:	701e      	strb	r6, [r3, #0]
 8007ca0:	6962      	ldr	r2, [r4, #20]
 8007ca2:	1c43      	adds	r3, r0, #1
 8007ca4:	429a      	cmp	r2, r3
 8007ca6:	d004      	beq.n	8007cb2 <__swbuf_r+0x5a>
 8007ca8:	89a3      	ldrh	r3, [r4, #12]
 8007caa:	07db      	lsls	r3, r3, #31
 8007cac:	d506      	bpl.n	8007cbc <__swbuf_r+0x64>
 8007cae:	2e0a      	cmp	r6, #10
 8007cb0:	d104      	bne.n	8007cbc <__swbuf_r+0x64>
 8007cb2:	4621      	mov	r1, r4
 8007cb4:	4628      	mov	r0, r5
 8007cb6:	f7ff fd8d 	bl	80077d4 <_fflush_r>
 8007cba:	b938      	cbnz	r0, 8007ccc <__swbuf_r+0x74>
 8007cbc:	4638      	mov	r0, r7
 8007cbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007cc0:	4621      	mov	r1, r4
 8007cc2:	4628      	mov	r0, r5
 8007cc4:	f000 f806 	bl	8007cd4 <__swsetup_r>
 8007cc8:	2800      	cmp	r0, #0
 8007cca:	d0d5      	beq.n	8007c78 <__swbuf_r+0x20>
 8007ccc:	f04f 37ff 	mov.w	r7, #4294967295
 8007cd0:	e7f4      	b.n	8007cbc <__swbuf_r+0x64>
	...

08007cd4 <__swsetup_r>:
 8007cd4:	b538      	push	{r3, r4, r5, lr}
 8007cd6:	4b2a      	ldr	r3, [pc, #168]	; (8007d80 <__swsetup_r+0xac>)
 8007cd8:	4605      	mov	r5, r0
 8007cda:	6818      	ldr	r0, [r3, #0]
 8007cdc:	460c      	mov	r4, r1
 8007cde:	b118      	cbz	r0, 8007ce8 <__swsetup_r+0x14>
 8007ce0:	6a03      	ldr	r3, [r0, #32]
 8007ce2:	b90b      	cbnz	r3, 8007ce8 <__swsetup_r+0x14>
 8007ce4:	f7fd ff92 	bl	8005c0c <__sinit>
 8007ce8:	89a3      	ldrh	r3, [r4, #12]
 8007cea:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007cee:	0718      	lsls	r0, r3, #28
 8007cf0:	d422      	bmi.n	8007d38 <__swsetup_r+0x64>
 8007cf2:	06d9      	lsls	r1, r3, #27
 8007cf4:	d407      	bmi.n	8007d06 <__swsetup_r+0x32>
 8007cf6:	2309      	movs	r3, #9
 8007cf8:	602b      	str	r3, [r5, #0]
 8007cfa:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007cfe:	f04f 30ff 	mov.w	r0, #4294967295
 8007d02:	81a3      	strh	r3, [r4, #12]
 8007d04:	e034      	b.n	8007d70 <__swsetup_r+0x9c>
 8007d06:	0758      	lsls	r0, r3, #29
 8007d08:	d512      	bpl.n	8007d30 <__swsetup_r+0x5c>
 8007d0a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007d0c:	b141      	cbz	r1, 8007d20 <__swsetup_r+0x4c>
 8007d0e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007d12:	4299      	cmp	r1, r3
 8007d14:	d002      	beq.n	8007d1c <__swsetup_r+0x48>
 8007d16:	4628      	mov	r0, r5
 8007d18:	f7fe ff0e 	bl	8006b38 <_free_r>
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	6363      	str	r3, [r4, #52]	; 0x34
 8007d20:	89a3      	ldrh	r3, [r4, #12]
 8007d22:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007d26:	81a3      	strh	r3, [r4, #12]
 8007d28:	2300      	movs	r3, #0
 8007d2a:	6063      	str	r3, [r4, #4]
 8007d2c:	6923      	ldr	r3, [r4, #16]
 8007d2e:	6023      	str	r3, [r4, #0]
 8007d30:	89a3      	ldrh	r3, [r4, #12]
 8007d32:	f043 0308 	orr.w	r3, r3, #8
 8007d36:	81a3      	strh	r3, [r4, #12]
 8007d38:	6923      	ldr	r3, [r4, #16]
 8007d3a:	b94b      	cbnz	r3, 8007d50 <__swsetup_r+0x7c>
 8007d3c:	89a3      	ldrh	r3, [r4, #12]
 8007d3e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007d42:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007d46:	d003      	beq.n	8007d50 <__swsetup_r+0x7c>
 8007d48:	4621      	mov	r1, r4
 8007d4a:	4628      	mov	r0, r5
 8007d4c:	f000 f883 	bl	8007e56 <__smakebuf_r>
 8007d50:	89a0      	ldrh	r0, [r4, #12]
 8007d52:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007d56:	f010 0301 	ands.w	r3, r0, #1
 8007d5a:	d00a      	beq.n	8007d72 <__swsetup_r+0x9e>
 8007d5c:	2300      	movs	r3, #0
 8007d5e:	60a3      	str	r3, [r4, #8]
 8007d60:	6963      	ldr	r3, [r4, #20]
 8007d62:	425b      	negs	r3, r3
 8007d64:	61a3      	str	r3, [r4, #24]
 8007d66:	6923      	ldr	r3, [r4, #16]
 8007d68:	b943      	cbnz	r3, 8007d7c <__swsetup_r+0xa8>
 8007d6a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007d6e:	d1c4      	bne.n	8007cfa <__swsetup_r+0x26>
 8007d70:	bd38      	pop	{r3, r4, r5, pc}
 8007d72:	0781      	lsls	r1, r0, #30
 8007d74:	bf58      	it	pl
 8007d76:	6963      	ldrpl	r3, [r4, #20]
 8007d78:	60a3      	str	r3, [r4, #8]
 8007d7a:	e7f4      	b.n	8007d66 <__swsetup_r+0x92>
 8007d7c:	2000      	movs	r0, #0
 8007d7e:	e7f7      	b.n	8007d70 <__swsetup_r+0x9c>
 8007d80:	20000064 	.word	0x20000064

08007d84 <_raise_r>:
 8007d84:	291f      	cmp	r1, #31
 8007d86:	b538      	push	{r3, r4, r5, lr}
 8007d88:	4604      	mov	r4, r0
 8007d8a:	460d      	mov	r5, r1
 8007d8c:	d904      	bls.n	8007d98 <_raise_r+0x14>
 8007d8e:	2316      	movs	r3, #22
 8007d90:	6003      	str	r3, [r0, #0]
 8007d92:	f04f 30ff 	mov.w	r0, #4294967295
 8007d96:	bd38      	pop	{r3, r4, r5, pc}
 8007d98:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8007d9a:	b112      	cbz	r2, 8007da2 <_raise_r+0x1e>
 8007d9c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007da0:	b94b      	cbnz	r3, 8007db6 <_raise_r+0x32>
 8007da2:	4620      	mov	r0, r4
 8007da4:	f000 f830 	bl	8007e08 <_getpid_r>
 8007da8:	462a      	mov	r2, r5
 8007daa:	4601      	mov	r1, r0
 8007dac:	4620      	mov	r0, r4
 8007dae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007db2:	f000 b817 	b.w	8007de4 <_kill_r>
 8007db6:	2b01      	cmp	r3, #1
 8007db8:	d00a      	beq.n	8007dd0 <_raise_r+0x4c>
 8007dba:	1c59      	adds	r1, r3, #1
 8007dbc:	d103      	bne.n	8007dc6 <_raise_r+0x42>
 8007dbe:	2316      	movs	r3, #22
 8007dc0:	6003      	str	r3, [r0, #0]
 8007dc2:	2001      	movs	r0, #1
 8007dc4:	e7e7      	b.n	8007d96 <_raise_r+0x12>
 8007dc6:	2400      	movs	r4, #0
 8007dc8:	4628      	mov	r0, r5
 8007dca:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007dce:	4798      	blx	r3
 8007dd0:	2000      	movs	r0, #0
 8007dd2:	e7e0      	b.n	8007d96 <_raise_r+0x12>

08007dd4 <raise>:
 8007dd4:	4b02      	ldr	r3, [pc, #8]	; (8007de0 <raise+0xc>)
 8007dd6:	4601      	mov	r1, r0
 8007dd8:	6818      	ldr	r0, [r3, #0]
 8007dda:	f7ff bfd3 	b.w	8007d84 <_raise_r>
 8007dde:	bf00      	nop
 8007de0:	20000064 	.word	0x20000064

08007de4 <_kill_r>:
 8007de4:	b538      	push	{r3, r4, r5, lr}
 8007de6:	2300      	movs	r3, #0
 8007de8:	4d06      	ldr	r5, [pc, #24]	; (8007e04 <_kill_r+0x20>)
 8007dea:	4604      	mov	r4, r0
 8007dec:	4608      	mov	r0, r1
 8007dee:	4611      	mov	r1, r2
 8007df0:	602b      	str	r3, [r5, #0]
 8007df2:	f7fa fc64 	bl	80026be <_kill>
 8007df6:	1c43      	adds	r3, r0, #1
 8007df8:	d102      	bne.n	8007e00 <_kill_r+0x1c>
 8007dfa:	682b      	ldr	r3, [r5, #0]
 8007dfc:	b103      	cbz	r3, 8007e00 <_kill_r+0x1c>
 8007dfe:	6023      	str	r3, [r4, #0]
 8007e00:	bd38      	pop	{r3, r4, r5, pc}
 8007e02:	bf00      	nop
 8007e04:	20000cec 	.word	0x20000cec

08007e08 <_getpid_r>:
 8007e08:	f7fa bc52 	b.w	80026b0 <_getpid>

08007e0c <__swhatbuf_r>:
 8007e0c:	b570      	push	{r4, r5, r6, lr}
 8007e0e:	460c      	mov	r4, r1
 8007e10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e14:	4615      	mov	r5, r2
 8007e16:	2900      	cmp	r1, #0
 8007e18:	461e      	mov	r6, r3
 8007e1a:	b096      	sub	sp, #88	; 0x58
 8007e1c:	da0c      	bge.n	8007e38 <__swhatbuf_r+0x2c>
 8007e1e:	89a3      	ldrh	r3, [r4, #12]
 8007e20:	2100      	movs	r1, #0
 8007e22:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007e26:	bf0c      	ite	eq
 8007e28:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8007e2c:	2340      	movne	r3, #64	; 0x40
 8007e2e:	2000      	movs	r0, #0
 8007e30:	6031      	str	r1, [r6, #0]
 8007e32:	602b      	str	r3, [r5, #0]
 8007e34:	b016      	add	sp, #88	; 0x58
 8007e36:	bd70      	pop	{r4, r5, r6, pc}
 8007e38:	466a      	mov	r2, sp
 8007e3a:	f000 f849 	bl	8007ed0 <_fstat_r>
 8007e3e:	2800      	cmp	r0, #0
 8007e40:	dbed      	blt.n	8007e1e <__swhatbuf_r+0x12>
 8007e42:	9901      	ldr	r1, [sp, #4]
 8007e44:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8007e48:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8007e4c:	4259      	negs	r1, r3
 8007e4e:	4159      	adcs	r1, r3
 8007e50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007e54:	e7eb      	b.n	8007e2e <__swhatbuf_r+0x22>

08007e56 <__smakebuf_r>:
 8007e56:	898b      	ldrh	r3, [r1, #12]
 8007e58:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007e5a:	079d      	lsls	r5, r3, #30
 8007e5c:	4606      	mov	r6, r0
 8007e5e:	460c      	mov	r4, r1
 8007e60:	d507      	bpl.n	8007e72 <__smakebuf_r+0x1c>
 8007e62:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007e66:	6023      	str	r3, [r4, #0]
 8007e68:	6123      	str	r3, [r4, #16]
 8007e6a:	2301      	movs	r3, #1
 8007e6c:	6163      	str	r3, [r4, #20]
 8007e6e:	b002      	add	sp, #8
 8007e70:	bd70      	pop	{r4, r5, r6, pc}
 8007e72:	466a      	mov	r2, sp
 8007e74:	ab01      	add	r3, sp, #4
 8007e76:	f7ff ffc9 	bl	8007e0c <__swhatbuf_r>
 8007e7a:	9900      	ldr	r1, [sp, #0]
 8007e7c:	4605      	mov	r5, r0
 8007e7e:	4630      	mov	r0, r6
 8007e80:	f7fe feca 	bl	8006c18 <_malloc_r>
 8007e84:	b948      	cbnz	r0, 8007e9a <__smakebuf_r+0x44>
 8007e86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e8a:	059a      	lsls	r2, r3, #22
 8007e8c:	d4ef      	bmi.n	8007e6e <__smakebuf_r+0x18>
 8007e8e:	f023 0303 	bic.w	r3, r3, #3
 8007e92:	f043 0302 	orr.w	r3, r3, #2
 8007e96:	81a3      	strh	r3, [r4, #12]
 8007e98:	e7e3      	b.n	8007e62 <__smakebuf_r+0xc>
 8007e9a:	89a3      	ldrh	r3, [r4, #12]
 8007e9c:	6020      	str	r0, [r4, #0]
 8007e9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ea2:	81a3      	strh	r3, [r4, #12]
 8007ea4:	9b00      	ldr	r3, [sp, #0]
 8007ea6:	6120      	str	r0, [r4, #16]
 8007ea8:	6163      	str	r3, [r4, #20]
 8007eaa:	9b01      	ldr	r3, [sp, #4]
 8007eac:	b15b      	cbz	r3, 8007ec6 <__smakebuf_r+0x70>
 8007eae:	4630      	mov	r0, r6
 8007eb0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007eb4:	f000 f81e 	bl	8007ef4 <_isatty_r>
 8007eb8:	b128      	cbz	r0, 8007ec6 <__smakebuf_r+0x70>
 8007eba:	89a3      	ldrh	r3, [r4, #12]
 8007ebc:	f023 0303 	bic.w	r3, r3, #3
 8007ec0:	f043 0301 	orr.w	r3, r3, #1
 8007ec4:	81a3      	strh	r3, [r4, #12]
 8007ec6:	89a3      	ldrh	r3, [r4, #12]
 8007ec8:	431d      	orrs	r5, r3
 8007eca:	81a5      	strh	r5, [r4, #12]
 8007ecc:	e7cf      	b.n	8007e6e <__smakebuf_r+0x18>
	...

08007ed0 <_fstat_r>:
 8007ed0:	b538      	push	{r3, r4, r5, lr}
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	4d06      	ldr	r5, [pc, #24]	; (8007ef0 <_fstat_r+0x20>)
 8007ed6:	4604      	mov	r4, r0
 8007ed8:	4608      	mov	r0, r1
 8007eda:	4611      	mov	r1, r2
 8007edc:	602b      	str	r3, [r5, #0]
 8007ede:	f7fa fc4c 	bl	800277a <_fstat>
 8007ee2:	1c43      	adds	r3, r0, #1
 8007ee4:	d102      	bne.n	8007eec <_fstat_r+0x1c>
 8007ee6:	682b      	ldr	r3, [r5, #0]
 8007ee8:	b103      	cbz	r3, 8007eec <_fstat_r+0x1c>
 8007eea:	6023      	str	r3, [r4, #0]
 8007eec:	bd38      	pop	{r3, r4, r5, pc}
 8007eee:	bf00      	nop
 8007ef0:	20000cec 	.word	0x20000cec

08007ef4 <_isatty_r>:
 8007ef4:	b538      	push	{r3, r4, r5, lr}
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	4d05      	ldr	r5, [pc, #20]	; (8007f10 <_isatty_r+0x1c>)
 8007efa:	4604      	mov	r4, r0
 8007efc:	4608      	mov	r0, r1
 8007efe:	602b      	str	r3, [r5, #0]
 8007f00:	f7fa fc4a 	bl	8002798 <_isatty>
 8007f04:	1c43      	adds	r3, r0, #1
 8007f06:	d102      	bne.n	8007f0e <_isatty_r+0x1a>
 8007f08:	682b      	ldr	r3, [r5, #0]
 8007f0a:	b103      	cbz	r3, 8007f0e <_isatty_r+0x1a>
 8007f0c:	6023      	str	r3, [r4, #0]
 8007f0e:	bd38      	pop	{r3, r4, r5, pc}
 8007f10:	20000cec 	.word	0x20000cec

08007f14 <pow>:
 8007f14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f18:	4614      	mov	r4, r2
 8007f1a:	461d      	mov	r5, r3
 8007f1c:	4680      	mov	r8, r0
 8007f1e:	4689      	mov	r9, r1
 8007f20:	f000 faf2 	bl	8008508 <__ieee754_pow>
 8007f24:	4622      	mov	r2, r4
 8007f26:	4606      	mov	r6, r0
 8007f28:	460f      	mov	r7, r1
 8007f2a:	462b      	mov	r3, r5
 8007f2c:	4620      	mov	r0, r4
 8007f2e:	4629      	mov	r1, r5
 8007f30:	f7f8 fd6c 	bl	8000a0c <__aeabi_dcmpun>
 8007f34:	bbc8      	cbnz	r0, 8007faa <pow+0x96>
 8007f36:	2200      	movs	r2, #0
 8007f38:	2300      	movs	r3, #0
 8007f3a:	4640      	mov	r0, r8
 8007f3c:	4649      	mov	r1, r9
 8007f3e:	f7f8 fd33 	bl	80009a8 <__aeabi_dcmpeq>
 8007f42:	b1b8      	cbz	r0, 8007f74 <pow+0x60>
 8007f44:	2200      	movs	r2, #0
 8007f46:	2300      	movs	r3, #0
 8007f48:	4620      	mov	r0, r4
 8007f4a:	4629      	mov	r1, r5
 8007f4c:	f7f8 fd2c 	bl	80009a8 <__aeabi_dcmpeq>
 8007f50:	2800      	cmp	r0, #0
 8007f52:	d141      	bne.n	8007fd8 <pow+0xc4>
 8007f54:	4620      	mov	r0, r4
 8007f56:	4629      	mov	r1, r5
 8007f58:	f000 f9f8 	bl	800834c <finite>
 8007f5c:	b328      	cbz	r0, 8007faa <pow+0x96>
 8007f5e:	2200      	movs	r2, #0
 8007f60:	2300      	movs	r3, #0
 8007f62:	4620      	mov	r0, r4
 8007f64:	4629      	mov	r1, r5
 8007f66:	f7f8 fd29 	bl	80009bc <__aeabi_dcmplt>
 8007f6a:	b1f0      	cbz	r0, 8007faa <pow+0x96>
 8007f6c:	f7fd ff3a 	bl	8005de4 <__errno>
 8007f70:	2322      	movs	r3, #34	; 0x22
 8007f72:	e019      	b.n	8007fa8 <pow+0x94>
 8007f74:	4630      	mov	r0, r6
 8007f76:	4639      	mov	r1, r7
 8007f78:	f000 f9e8 	bl	800834c <finite>
 8007f7c:	b9c8      	cbnz	r0, 8007fb2 <pow+0x9e>
 8007f7e:	4640      	mov	r0, r8
 8007f80:	4649      	mov	r1, r9
 8007f82:	f000 f9e3 	bl	800834c <finite>
 8007f86:	b1a0      	cbz	r0, 8007fb2 <pow+0x9e>
 8007f88:	4620      	mov	r0, r4
 8007f8a:	4629      	mov	r1, r5
 8007f8c:	f000 f9de 	bl	800834c <finite>
 8007f90:	b178      	cbz	r0, 8007fb2 <pow+0x9e>
 8007f92:	4632      	mov	r2, r6
 8007f94:	463b      	mov	r3, r7
 8007f96:	4630      	mov	r0, r6
 8007f98:	4639      	mov	r1, r7
 8007f9a:	f7f8 fd37 	bl	8000a0c <__aeabi_dcmpun>
 8007f9e:	2800      	cmp	r0, #0
 8007fa0:	d0e4      	beq.n	8007f6c <pow+0x58>
 8007fa2:	f7fd ff1f 	bl	8005de4 <__errno>
 8007fa6:	2321      	movs	r3, #33	; 0x21
 8007fa8:	6003      	str	r3, [r0, #0]
 8007faa:	4630      	mov	r0, r6
 8007fac:	4639      	mov	r1, r7
 8007fae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	4630      	mov	r0, r6
 8007fb8:	4639      	mov	r1, r7
 8007fba:	f7f8 fcf5 	bl	80009a8 <__aeabi_dcmpeq>
 8007fbe:	2800      	cmp	r0, #0
 8007fc0:	d0f3      	beq.n	8007faa <pow+0x96>
 8007fc2:	4640      	mov	r0, r8
 8007fc4:	4649      	mov	r1, r9
 8007fc6:	f000 f9c1 	bl	800834c <finite>
 8007fca:	2800      	cmp	r0, #0
 8007fcc:	d0ed      	beq.n	8007faa <pow+0x96>
 8007fce:	4620      	mov	r0, r4
 8007fd0:	4629      	mov	r1, r5
 8007fd2:	f000 f9bb 	bl	800834c <finite>
 8007fd6:	e7c8      	b.n	8007f6a <pow+0x56>
 8007fd8:	2600      	movs	r6, #0
 8007fda:	4f01      	ldr	r7, [pc, #4]	; (8007fe0 <pow+0xcc>)
 8007fdc:	e7e5      	b.n	8007faa <pow+0x96>
 8007fde:	bf00      	nop
 8007fe0:	3ff00000 	.word	0x3ff00000

08007fe4 <sqrt>:
 8007fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fe6:	4606      	mov	r6, r0
 8007fe8:	460f      	mov	r7, r1
 8007fea:	f000 f9b5 	bl	8008358 <__ieee754_sqrt>
 8007fee:	4632      	mov	r2, r6
 8007ff0:	4604      	mov	r4, r0
 8007ff2:	460d      	mov	r5, r1
 8007ff4:	463b      	mov	r3, r7
 8007ff6:	4630      	mov	r0, r6
 8007ff8:	4639      	mov	r1, r7
 8007ffa:	f7f8 fd07 	bl	8000a0c <__aeabi_dcmpun>
 8007ffe:	b990      	cbnz	r0, 8008026 <sqrt+0x42>
 8008000:	2200      	movs	r2, #0
 8008002:	2300      	movs	r3, #0
 8008004:	4630      	mov	r0, r6
 8008006:	4639      	mov	r1, r7
 8008008:	f7f8 fcd8 	bl	80009bc <__aeabi_dcmplt>
 800800c:	b158      	cbz	r0, 8008026 <sqrt+0x42>
 800800e:	f7fd fee9 	bl	8005de4 <__errno>
 8008012:	2321      	movs	r3, #33	; 0x21
 8008014:	2200      	movs	r2, #0
 8008016:	6003      	str	r3, [r0, #0]
 8008018:	2300      	movs	r3, #0
 800801a:	4610      	mov	r0, r2
 800801c:	4619      	mov	r1, r3
 800801e:	f7f8 fb85 	bl	800072c <__aeabi_ddiv>
 8008022:	4604      	mov	r4, r0
 8008024:	460d      	mov	r5, r1
 8008026:	4620      	mov	r0, r4
 8008028:	4629      	mov	r1, r5
 800802a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800802c:	0000      	movs	r0, r0
	...

08008030 <atan>:
 8008030:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008034:	4bb6      	ldr	r3, [pc, #728]	; (8008310 <atan+0x2e0>)
 8008036:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800803a:	429e      	cmp	r6, r3
 800803c:	4604      	mov	r4, r0
 800803e:	460d      	mov	r5, r1
 8008040:	468b      	mov	fp, r1
 8008042:	dd17      	ble.n	8008074 <atan+0x44>
 8008044:	4bb3      	ldr	r3, [pc, #716]	; (8008314 <atan+0x2e4>)
 8008046:	429e      	cmp	r6, r3
 8008048:	dc01      	bgt.n	800804e <atan+0x1e>
 800804a:	d109      	bne.n	8008060 <atan+0x30>
 800804c:	b140      	cbz	r0, 8008060 <atan+0x30>
 800804e:	4622      	mov	r2, r4
 8008050:	462b      	mov	r3, r5
 8008052:	4620      	mov	r0, r4
 8008054:	4629      	mov	r1, r5
 8008056:	f7f8 f889 	bl	800016c <__adddf3>
 800805a:	4604      	mov	r4, r0
 800805c:	460d      	mov	r5, r1
 800805e:	e005      	b.n	800806c <atan+0x3c>
 8008060:	f1bb 0f00 	cmp.w	fp, #0
 8008064:	4cac      	ldr	r4, [pc, #688]	; (8008318 <atan+0x2e8>)
 8008066:	f300 8121 	bgt.w	80082ac <atan+0x27c>
 800806a:	4dac      	ldr	r5, [pc, #688]	; (800831c <atan+0x2ec>)
 800806c:	4620      	mov	r0, r4
 800806e:	4629      	mov	r1, r5
 8008070:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008074:	4baa      	ldr	r3, [pc, #680]	; (8008320 <atan+0x2f0>)
 8008076:	429e      	cmp	r6, r3
 8008078:	dc11      	bgt.n	800809e <atan+0x6e>
 800807a:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800807e:	429e      	cmp	r6, r3
 8008080:	dc0a      	bgt.n	8008098 <atan+0x68>
 8008082:	a38b      	add	r3, pc, #556	; (adr r3, 80082b0 <atan+0x280>)
 8008084:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008088:	f7f8 f870 	bl	800016c <__adddf3>
 800808c:	2200      	movs	r2, #0
 800808e:	4ba5      	ldr	r3, [pc, #660]	; (8008324 <atan+0x2f4>)
 8008090:	f7f8 fcb2 	bl	80009f8 <__aeabi_dcmpgt>
 8008094:	2800      	cmp	r0, #0
 8008096:	d1e9      	bne.n	800806c <atan+0x3c>
 8008098:	f04f 3aff 	mov.w	sl, #4294967295
 800809c:	e027      	b.n	80080ee <atan+0xbe>
 800809e:	f000 f951 	bl	8008344 <fabs>
 80080a2:	4ba1      	ldr	r3, [pc, #644]	; (8008328 <atan+0x2f8>)
 80080a4:	4604      	mov	r4, r0
 80080a6:	429e      	cmp	r6, r3
 80080a8:	460d      	mov	r5, r1
 80080aa:	f300 80b8 	bgt.w	800821e <atan+0x1ee>
 80080ae:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 80080b2:	429e      	cmp	r6, r3
 80080b4:	f300 809c 	bgt.w	80081f0 <atan+0x1c0>
 80080b8:	4602      	mov	r2, r0
 80080ba:	460b      	mov	r3, r1
 80080bc:	f7f8 f856 	bl	800016c <__adddf3>
 80080c0:	2200      	movs	r2, #0
 80080c2:	4b98      	ldr	r3, [pc, #608]	; (8008324 <atan+0x2f4>)
 80080c4:	f7f8 f850 	bl	8000168 <__aeabi_dsub>
 80080c8:	2200      	movs	r2, #0
 80080ca:	4606      	mov	r6, r0
 80080cc:	460f      	mov	r7, r1
 80080ce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80080d2:	4620      	mov	r0, r4
 80080d4:	4629      	mov	r1, r5
 80080d6:	f7f8 f849 	bl	800016c <__adddf3>
 80080da:	4602      	mov	r2, r0
 80080dc:	460b      	mov	r3, r1
 80080de:	4630      	mov	r0, r6
 80080e0:	4639      	mov	r1, r7
 80080e2:	f7f8 fb23 	bl	800072c <__aeabi_ddiv>
 80080e6:	f04f 0a00 	mov.w	sl, #0
 80080ea:	4604      	mov	r4, r0
 80080ec:	460d      	mov	r5, r1
 80080ee:	4622      	mov	r2, r4
 80080f0:	462b      	mov	r3, r5
 80080f2:	4620      	mov	r0, r4
 80080f4:	4629      	mov	r1, r5
 80080f6:	f7f8 f9ef 	bl	80004d8 <__aeabi_dmul>
 80080fa:	4602      	mov	r2, r0
 80080fc:	460b      	mov	r3, r1
 80080fe:	4680      	mov	r8, r0
 8008100:	4689      	mov	r9, r1
 8008102:	f7f8 f9e9 	bl	80004d8 <__aeabi_dmul>
 8008106:	a36c      	add	r3, pc, #432	; (adr r3, 80082b8 <atan+0x288>)
 8008108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800810c:	4606      	mov	r6, r0
 800810e:	460f      	mov	r7, r1
 8008110:	f7f8 f9e2 	bl	80004d8 <__aeabi_dmul>
 8008114:	a36a      	add	r3, pc, #424	; (adr r3, 80082c0 <atan+0x290>)
 8008116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800811a:	f7f8 f827 	bl	800016c <__adddf3>
 800811e:	4632      	mov	r2, r6
 8008120:	463b      	mov	r3, r7
 8008122:	f7f8 f9d9 	bl	80004d8 <__aeabi_dmul>
 8008126:	a368      	add	r3, pc, #416	; (adr r3, 80082c8 <atan+0x298>)
 8008128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800812c:	f7f8 f81e 	bl	800016c <__adddf3>
 8008130:	4632      	mov	r2, r6
 8008132:	463b      	mov	r3, r7
 8008134:	f7f8 f9d0 	bl	80004d8 <__aeabi_dmul>
 8008138:	a365      	add	r3, pc, #404	; (adr r3, 80082d0 <atan+0x2a0>)
 800813a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800813e:	f7f8 f815 	bl	800016c <__adddf3>
 8008142:	4632      	mov	r2, r6
 8008144:	463b      	mov	r3, r7
 8008146:	f7f8 f9c7 	bl	80004d8 <__aeabi_dmul>
 800814a:	a363      	add	r3, pc, #396	; (adr r3, 80082d8 <atan+0x2a8>)
 800814c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008150:	f7f8 f80c 	bl	800016c <__adddf3>
 8008154:	4632      	mov	r2, r6
 8008156:	463b      	mov	r3, r7
 8008158:	f7f8 f9be 	bl	80004d8 <__aeabi_dmul>
 800815c:	a360      	add	r3, pc, #384	; (adr r3, 80082e0 <atan+0x2b0>)
 800815e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008162:	f7f8 f803 	bl	800016c <__adddf3>
 8008166:	4642      	mov	r2, r8
 8008168:	464b      	mov	r3, r9
 800816a:	f7f8 f9b5 	bl	80004d8 <__aeabi_dmul>
 800816e:	a35e      	add	r3, pc, #376	; (adr r3, 80082e8 <atan+0x2b8>)
 8008170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008174:	4680      	mov	r8, r0
 8008176:	4689      	mov	r9, r1
 8008178:	4630      	mov	r0, r6
 800817a:	4639      	mov	r1, r7
 800817c:	f7f8 f9ac 	bl	80004d8 <__aeabi_dmul>
 8008180:	a35b      	add	r3, pc, #364	; (adr r3, 80082f0 <atan+0x2c0>)
 8008182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008186:	f7f7 ffef 	bl	8000168 <__aeabi_dsub>
 800818a:	4632      	mov	r2, r6
 800818c:	463b      	mov	r3, r7
 800818e:	f7f8 f9a3 	bl	80004d8 <__aeabi_dmul>
 8008192:	a359      	add	r3, pc, #356	; (adr r3, 80082f8 <atan+0x2c8>)
 8008194:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008198:	f7f7 ffe6 	bl	8000168 <__aeabi_dsub>
 800819c:	4632      	mov	r2, r6
 800819e:	463b      	mov	r3, r7
 80081a0:	f7f8 f99a 	bl	80004d8 <__aeabi_dmul>
 80081a4:	a356      	add	r3, pc, #344	; (adr r3, 8008300 <atan+0x2d0>)
 80081a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081aa:	f7f7 ffdd 	bl	8000168 <__aeabi_dsub>
 80081ae:	4632      	mov	r2, r6
 80081b0:	463b      	mov	r3, r7
 80081b2:	f7f8 f991 	bl	80004d8 <__aeabi_dmul>
 80081b6:	a354      	add	r3, pc, #336	; (adr r3, 8008308 <atan+0x2d8>)
 80081b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081bc:	f7f7 ffd4 	bl	8000168 <__aeabi_dsub>
 80081c0:	4632      	mov	r2, r6
 80081c2:	463b      	mov	r3, r7
 80081c4:	f7f8 f988 	bl	80004d8 <__aeabi_dmul>
 80081c8:	4602      	mov	r2, r0
 80081ca:	460b      	mov	r3, r1
 80081cc:	4640      	mov	r0, r8
 80081ce:	4649      	mov	r1, r9
 80081d0:	f7f7 ffcc 	bl	800016c <__adddf3>
 80081d4:	4622      	mov	r2, r4
 80081d6:	462b      	mov	r3, r5
 80081d8:	f7f8 f97e 	bl	80004d8 <__aeabi_dmul>
 80081dc:	f1ba 3fff 	cmp.w	sl, #4294967295
 80081e0:	4602      	mov	r2, r0
 80081e2:	460b      	mov	r3, r1
 80081e4:	d144      	bne.n	8008270 <atan+0x240>
 80081e6:	4620      	mov	r0, r4
 80081e8:	4629      	mov	r1, r5
 80081ea:	f7f7 ffbd 	bl	8000168 <__aeabi_dsub>
 80081ee:	e734      	b.n	800805a <atan+0x2a>
 80081f0:	2200      	movs	r2, #0
 80081f2:	4b4c      	ldr	r3, [pc, #304]	; (8008324 <atan+0x2f4>)
 80081f4:	f7f7 ffb8 	bl	8000168 <__aeabi_dsub>
 80081f8:	2200      	movs	r2, #0
 80081fa:	4606      	mov	r6, r0
 80081fc:	460f      	mov	r7, r1
 80081fe:	4620      	mov	r0, r4
 8008200:	4629      	mov	r1, r5
 8008202:	4b48      	ldr	r3, [pc, #288]	; (8008324 <atan+0x2f4>)
 8008204:	f7f7 ffb2 	bl	800016c <__adddf3>
 8008208:	4602      	mov	r2, r0
 800820a:	460b      	mov	r3, r1
 800820c:	4630      	mov	r0, r6
 800820e:	4639      	mov	r1, r7
 8008210:	f7f8 fa8c 	bl	800072c <__aeabi_ddiv>
 8008214:	f04f 0a01 	mov.w	sl, #1
 8008218:	4604      	mov	r4, r0
 800821a:	460d      	mov	r5, r1
 800821c:	e767      	b.n	80080ee <atan+0xbe>
 800821e:	4b43      	ldr	r3, [pc, #268]	; (800832c <atan+0x2fc>)
 8008220:	429e      	cmp	r6, r3
 8008222:	da1a      	bge.n	800825a <atan+0x22a>
 8008224:	2200      	movs	r2, #0
 8008226:	4b42      	ldr	r3, [pc, #264]	; (8008330 <atan+0x300>)
 8008228:	f7f7 ff9e 	bl	8000168 <__aeabi_dsub>
 800822c:	2200      	movs	r2, #0
 800822e:	4606      	mov	r6, r0
 8008230:	460f      	mov	r7, r1
 8008232:	4620      	mov	r0, r4
 8008234:	4629      	mov	r1, r5
 8008236:	4b3e      	ldr	r3, [pc, #248]	; (8008330 <atan+0x300>)
 8008238:	f7f8 f94e 	bl	80004d8 <__aeabi_dmul>
 800823c:	2200      	movs	r2, #0
 800823e:	4b39      	ldr	r3, [pc, #228]	; (8008324 <atan+0x2f4>)
 8008240:	f7f7 ff94 	bl	800016c <__adddf3>
 8008244:	4602      	mov	r2, r0
 8008246:	460b      	mov	r3, r1
 8008248:	4630      	mov	r0, r6
 800824a:	4639      	mov	r1, r7
 800824c:	f7f8 fa6e 	bl	800072c <__aeabi_ddiv>
 8008250:	f04f 0a02 	mov.w	sl, #2
 8008254:	4604      	mov	r4, r0
 8008256:	460d      	mov	r5, r1
 8008258:	e749      	b.n	80080ee <atan+0xbe>
 800825a:	4602      	mov	r2, r0
 800825c:	460b      	mov	r3, r1
 800825e:	2000      	movs	r0, #0
 8008260:	4934      	ldr	r1, [pc, #208]	; (8008334 <atan+0x304>)
 8008262:	f7f8 fa63 	bl	800072c <__aeabi_ddiv>
 8008266:	f04f 0a03 	mov.w	sl, #3
 800826a:	4604      	mov	r4, r0
 800826c:	460d      	mov	r5, r1
 800826e:	e73e      	b.n	80080ee <atan+0xbe>
 8008270:	4b31      	ldr	r3, [pc, #196]	; (8008338 <atan+0x308>)
 8008272:	4e32      	ldr	r6, [pc, #200]	; (800833c <atan+0x30c>)
 8008274:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800827c:	f7f7 ff74 	bl	8000168 <__aeabi_dsub>
 8008280:	4622      	mov	r2, r4
 8008282:	462b      	mov	r3, r5
 8008284:	f7f7 ff70 	bl	8000168 <__aeabi_dsub>
 8008288:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800828c:	4602      	mov	r2, r0
 800828e:	460b      	mov	r3, r1
 8008290:	e9d6 0100 	ldrd	r0, r1, [r6]
 8008294:	f7f7 ff68 	bl	8000168 <__aeabi_dsub>
 8008298:	f1bb 0f00 	cmp.w	fp, #0
 800829c:	4604      	mov	r4, r0
 800829e:	460d      	mov	r5, r1
 80082a0:	f6bf aee4 	bge.w	800806c <atan+0x3c>
 80082a4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80082a8:	461d      	mov	r5, r3
 80082aa:	e6df      	b.n	800806c <atan+0x3c>
 80082ac:	4d24      	ldr	r5, [pc, #144]	; (8008340 <atan+0x310>)
 80082ae:	e6dd      	b.n	800806c <atan+0x3c>
 80082b0:	8800759c 	.word	0x8800759c
 80082b4:	7e37e43c 	.word	0x7e37e43c
 80082b8:	e322da11 	.word	0xe322da11
 80082bc:	3f90ad3a 	.word	0x3f90ad3a
 80082c0:	24760deb 	.word	0x24760deb
 80082c4:	3fa97b4b 	.word	0x3fa97b4b
 80082c8:	a0d03d51 	.word	0xa0d03d51
 80082cc:	3fb10d66 	.word	0x3fb10d66
 80082d0:	c54c206e 	.word	0xc54c206e
 80082d4:	3fb745cd 	.word	0x3fb745cd
 80082d8:	920083ff 	.word	0x920083ff
 80082dc:	3fc24924 	.word	0x3fc24924
 80082e0:	5555550d 	.word	0x5555550d
 80082e4:	3fd55555 	.word	0x3fd55555
 80082e8:	2c6a6c2f 	.word	0x2c6a6c2f
 80082ec:	bfa2b444 	.word	0xbfa2b444
 80082f0:	52defd9a 	.word	0x52defd9a
 80082f4:	3fadde2d 	.word	0x3fadde2d
 80082f8:	af749a6d 	.word	0xaf749a6d
 80082fc:	3fb3b0f2 	.word	0x3fb3b0f2
 8008300:	fe231671 	.word	0xfe231671
 8008304:	3fbc71c6 	.word	0x3fbc71c6
 8008308:	9998ebc4 	.word	0x9998ebc4
 800830c:	3fc99999 	.word	0x3fc99999
 8008310:	440fffff 	.word	0x440fffff
 8008314:	7ff00000 	.word	0x7ff00000
 8008318:	54442d18 	.word	0x54442d18
 800831c:	bff921fb 	.word	0xbff921fb
 8008320:	3fdbffff 	.word	0x3fdbffff
 8008324:	3ff00000 	.word	0x3ff00000
 8008328:	3ff2ffff 	.word	0x3ff2ffff
 800832c:	40038000 	.word	0x40038000
 8008330:	3ff80000 	.word	0x3ff80000
 8008334:	bff00000 	.word	0xbff00000
 8008338:	08009a38 	.word	0x08009a38
 800833c:	08009a18 	.word	0x08009a18
 8008340:	3ff921fb 	.word	0x3ff921fb

08008344 <fabs>:
 8008344:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008348:	4619      	mov	r1, r3
 800834a:	4770      	bx	lr

0800834c <finite>:
 800834c:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 8008350:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8008354:	0fc0      	lsrs	r0, r0, #31
 8008356:	4770      	bx	lr

08008358 <__ieee754_sqrt>:
 8008358:	f8df c1a0 	ldr.w	ip, [pc, #416]	; 80084fc <__ieee754_sqrt+0x1a4>
 800835c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008360:	ea3c 0c01 	bics.w	ip, ip, r1
 8008364:	460b      	mov	r3, r1
 8008366:	4606      	mov	r6, r0
 8008368:	460d      	mov	r5, r1
 800836a:	460a      	mov	r2, r1
 800836c:	4604      	mov	r4, r0
 800836e:	d10e      	bne.n	800838e <__ieee754_sqrt+0x36>
 8008370:	4602      	mov	r2, r0
 8008372:	f7f8 f8b1 	bl	80004d8 <__aeabi_dmul>
 8008376:	4602      	mov	r2, r0
 8008378:	460b      	mov	r3, r1
 800837a:	4630      	mov	r0, r6
 800837c:	4629      	mov	r1, r5
 800837e:	f7f7 fef5 	bl	800016c <__adddf3>
 8008382:	4606      	mov	r6, r0
 8008384:	460d      	mov	r5, r1
 8008386:	4630      	mov	r0, r6
 8008388:	4629      	mov	r1, r5
 800838a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800838e:	2900      	cmp	r1, #0
 8008390:	dc0d      	bgt.n	80083ae <__ieee754_sqrt+0x56>
 8008392:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8008396:	ea5c 0c00 	orrs.w	ip, ip, r0
 800839a:	d0f4      	beq.n	8008386 <__ieee754_sqrt+0x2e>
 800839c:	b139      	cbz	r1, 80083ae <__ieee754_sqrt+0x56>
 800839e:	4602      	mov	r2, r0
 80083a0:	f7f7 fee2 	bl	8000168 <__aeabi_dsub>
 80083a4:	4602      	mov	r2, r0
 80083a6:	460b      	mov	r3, r1
 80083a8:	f7f8 f9c0 	bl	800072c <__aeabi_ddiv>
 80083ac:	e7e9      	b.n	8008382 <__ieee754_sqrt+0x2a>
 80083ae:	1512      	asrs	r2, r2, #20
 80083b0:	f000 8089 	beq.w	80084c6 <__ieee754_sqrt+0x16e>
 80083b4:	2500      	movs	r5, #0
 80083b6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80083ba:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 80083be:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80083c2:	07d2      	lsls	r2, r2, #31
 80083c4:	bf5c      	itt	pl
 80083c6:	005b      	lslpl	r3, r3, #1
 80083c8:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 80083cc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80083d0:	bf58      	it	pl
 80083d2:	0064      	lslpl	r4, r4, #1
 80083d4:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 80083d8:	0062      	lsls	r2, r4, #1
 80083da:	2016      	movs	r0, #22
 80083dc:	4629      	mov	r1, r5
 80083de:	f44f 1400 	mov.w	r4, #2097152	; 0x200000
 80083e2:	1076      	asrs	r6, r6, #1
 80083e4:	190f      	adds	r7, r1, r4
 80083e6:	429f      	cmp	r7, r3
 80083e8:	bfde      	ittt	le
 80083ea:	1bdb      	suble	r3, r3, r7
 80083ec:	1939      	addle	r1, r7, r4
 80083ee:	192d      	addle	r5, r5, r4
 80083f0:	005b      	lsls	r3, r3, #1
 80083f2:	3801      	subs	r0, #1
 80083f4:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 80083f8:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80083fc:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8008400:	d1f0      	bne.n	80083e4 <__ieee754_sqrt+0x8c>
 8008402:	4604      	mov	r4, r0
 8008404:	2720      	movs	r7, #32
 8008406:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800840a:	428b      	cmp	r3, r1
 800840c:	eb0c 0e00 	add.w	lr, ip, r0
 8008410:	dc02      	bgt.n	8008418 <__ieee754_sqrt+0xc0>
 8008412:	d113      	bne.n	800843c <__ieee754_sqrt+0xe4>
 8008414:	4596      	cmp	lr, r2
 8008416:	d811      	bhi.n	800843c <__ieee754_sqrt+0xe4>
 8008418:	f1be 0f00 	cmp.w	lr, #0
 800841c:	eb0e 000c 	add.w	r0, lr, ip
 8008420:	da56      	bge.n	80084d0 <__ieee754_sqrt+0x178>
 8008422:	2800      	cmp	r0, #0
 8008424:	db54      	blt.n	80084d0 <__ieee754_sqrt+0x178>
 8008426:	f101 0801 	add.w	r8, r1, #1
 800842a:	1a5b      	subs	r3, r3, r1
 800842c:	4641      	mov	r1, r8
 800842e:	4596      	cmp	lr, r2
 8008430:	bf88      	it	hi
 8008432:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8008436:	eba2 020e 	sub.w	r2, r2, lr
 800843a:	4464      	add	r4, ip
 800843c:	005b      	lsls	r3, r3, #1
 800843e:	3f01      	subs	r7, #1
 8008440:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8008444:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8008448:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800844c:	d1dd      	bne.n	800840a <__ieee754_sqrt+0xb2>
 800844e:	4313      	orrs	r3, r2
 8008450:	d01b      	beq.n	800848a <__ieee754_sqrt+0x132>
 8008452:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 8008500 <__ieee754_sqrt+0x1a8>
 8008456:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 8008504 <__ieee754_sqrt+0x1ac>
 800845a:	e9da 0100 	ldrd	r0, r1, [sl]
 800845e:	e9db 2300 	ldrd	r2, r3, [fp]
 8008462:	f7f7 fe81 	bl	8000168 <__aeabi_dsub>
 8008466:	e9da 8900 	ldrd	r8, r9, [sl]
 800846a:	4602      	mov	r2, r0
 800846c:	460b      	mov	r3, r1
 800846e:	4640      	mov	r0, r8
 8008470:	4649      	mov	r1, r9
 8008472:	f7f8 faad 	bl	80009d0 <__aeabi_dcmple>
 8008476:	b140      	cbz	r0, 800848a <__ieee754_sqrt+0x132>
 8008478:	e9da 0100 	ldrd	r0, r1, [sl]
 800847c:	e9db 2300 	ldrd	r2, r3, [fp]
 8008480:	f1b4 3fff 	cmp.w	r4, #4294967295
 8008484:	d126      	bne.n	80084d4 <__ieee754_sqrt+0x17c>
 8008486:	463c      	mov	r4, r7
 8008488:	3501      	adds	r5, #1
 800848a:	106b      	asrs	r3, r5, #1
 800848c:	0864      	lsrs	r4, r4, #1
 800848e:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8008492:	07ea      	lsls	r2, r5, #31
 8008494:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8008498:	bf48      	it	mi
 800849a:	f044 4400 	orrmi.w	r4, r4, #2147483648	; 0x80000000
 800849e:	4620      	mov	r0, r4
 80084a0:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 80084a4:	e76d      	b.n	8008382 <__ieee754_sqrt+0x2a>
 80084a6:	0ae3      	lsrs	r3, r4, #11
 80084a8:	3915      	subs	r1, #21
 80084aa:	0564      	lsls	r4, r4, #21
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d0fa      	beq.n	80084a6 <__ieee754_sqrt+0x14e>
 80084b0:	02d8      	lsls	r0, r3, #11
 80084b2:	d50a      	bpl.n	80084ca <__ieee754_sqrt+0x172>
 80084b4:	f1c2 0020 	rsb	r0, r2, #32
 80084b8:	fa24 f000 	lsr.w	r0, r4, r0
 80084bc:	1e55      	subs	r5, r2, #1
 80084be:	4094      	lsls	r4, r2
 80084c0:	4303      	orrs	r3, r0
 80084c2:	1b4a      	subs	r2, r1, r5
 80084c4:	e776      	b.n	80083b4 <__ieee754_sqrt+0x5c>
 80084c6:	4611      	mov	r1, r2
 80084c8:	e7f0      	b.n	80084ac <__ieee754_sqrt+0x154>
 80084ca:	005b      	lsls	r3, r3, #1
 80084cc:	3201      	adds	r2, #1
 80084ce:	e7ef      	b.n	80084b0 <__ieee754_sqrt+0x158>
 80084d0:	4688      	mov	r8, r1
 80084d2:	e7aa      	b.n	800842a <__ieee754_sqrt+0xd2>
 80084d4:	f7f7 fe4a 	bl	800016c <__adddf3>
 80084d8:	e9da 8900 	ldrd	r8, r9, [sl]
 80084dc:	4602      	mov	r2, r0
 80084de:	460b      	mov	r3, r1
 80084e0:	4640      	mov	r0, r8
 80084e2:	4649      	mov	r1, r9
 80084e4:	f7f8 fa6a 	bl	80009bc <__aeabi_dcmplt>
 80084e8:	b120      	cbz	r0, 80084f4 <__ieee754_sqrt+0x19c>
 80084ea:	1ca1      	adds	r1, r4, #2
 80084ec:	bf08      	it	eq
 80084ee:	3501      	addeq	r5, #1
 80084f0:	3402      	adds	r4, #2
 80084f2:	e7ca      	b.n	800848a <__ieee754_sqrt+0x132>
 80084f4:	3401      	adds	r4, #1
 80084f6:	f024 0401 	bic.w	r4, r4, #1
 80084fa:	e7c6      	b.n	800848a <__ieee754_sqrt+0x132>
 80084fc:	7ff00000 	.word	0x7ff00000
 8008500:	200001d8 	.word	0x200001d8
 8008504:	200001e0 	.word	0x200001e0

08008508 <__ieee754_pow>:
 8008508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800850c:	b093      	sub	sp, #76	; 0x4c
 800850e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008512:	e9dd 2702 	ldrd	r2, r7, [sp, #8]
 8008516:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 800851a:	4689      	mov	r9, r1
 800851c:	ea56 0102 	orrs.w	r1, r6, r2
 8008520:	4680      	mov	r8, r0
 8008522:	d111      	bne.n	8008548 <__ieee754_pow+0x40>
 8008524:	1803      	adds	r3, r0, r0
 8008526:	f489 2200 	eor.w	r2, r9, #524288	; 0x80000
 800852a:	4152      	adcs	r2, r2
 800852c:	4299      	cmp	r1, r3
 800852e:	4b82      	ldr	r3, [pc, #520]	; (8008738 <__ieee754_pow+0x230>)
 8008530:	4193      	sbcs	r3, r2
 8008532:	f080 84ba 	bcs.w	8008eaa <__ieee754_pow+0x9a2>
 8008536:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800853a:	4640      	mov	r0, r8
 800853c:	4649      	mov	r1, r9
 800853e:	f7f7 fe15 	bl	800016c <__adddf3>
 8008542:	4683      	mov	fp, r0
 8008544:	468c      	mov	ip, r1
 8008546:	e06f      	b.n	8008628 <__ieee754_pow+0x120>
 8008548:	4b7c      	ldr	r3, [pc, #496]	; (800873c <__ieee754_pow+0x234>)
 800854a:	f029 4400 	bic.w	r4, r9, #2147483648	; 0x80000000
 800854e:	429c      	cmp	r4, r3
 8008550:	464d      	mov	r5, r9
 8008552:	4682      	mov	sl, r0
 8008554:	dc06      	bgt.n	8008564 <__ieee754_pow+0x5c>
 8008556:	d101      	bne.n	800855c <__ieee754_pow+0x54>
 8008558:	2800      	cmp	r0, #0
 800855a:	d1ec      	bne.n	8008536 <__ieee754_pow+0x2e>
 800855c:	429e      	cmp	r6, r3
 800855e:	dc01      	bgt.n	8008564 <__ieee754_pow+0x5c>
 8008560:	d10f      	bne.n	8008582 <__ieee754_pow+0x7a>
 8008562:	b172      	cbz	r2, 8008582 <__ieee754_pow+0x7a>
 8008564:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8008568:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800856c:	ea55 050a 	orrs.w	r5, r5, sl
 8008570:	d1e1      	bne.n	8008536 <__ieee754_pow+0x2e>
 8008572:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8008576:	18db      	adds	r3, r3, r3
 8008578:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800857c:	4152      	adcs	r2, r2
 800857e:	429d      	cmp	r5, r3
 8008580:	e7d5      	b.n	800852e <__ieee754_pow+0x26>
 8008582:	2d00      	cmp	r5, #0
 8008584:	da39      	bge.n	80085fa <__ieee754_pow+0xf2>
 8008586:	4b6e      	ldr	r3, [pc, #440]	; (8008740 <__ieee754_pow+0x238>)
 8008588:	429e      	cmp	r6, r3
 800858a:	dc52      	bgt.n	8008632 <__ieee754_pow+0x12a>
 800858c:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8008590:	429e      	cmp	r6, r3
 8008592:	f340 849d 	ble.w	8008ed0 <__ieee754_pow+0x9c8>
 8008596:	1533      	asrs	r3, r6, #20
 8008598:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800859c:	2b14      	cmp	r3, #20
 800859e:	dd0f      	ble.n	80085c0 <__ieee754_pow+0xb8>
 80085a0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80085a4:	fa22 f103 	lsr.w	r1, r2, r3
 80085a8:	fa01 f303 	lsl.w	r3, r1, r3
 80085ac:	4293      	cmp	r3, r2
 80085ae:	f040 848f 	bne.w	8008ed0 <__ieee754_pow+0x9c8>
 80085b2:	f001 0101 	and.w	r1, r1, #1
 80085b6:	f1c1 0302 	rsb	r3, r1, #2
 80085ba:	9300      	str	r3, [sp, #0]
 80085bc:	b182      	cbz	r2, 80085e0 <__ieee754_pow+0xd8>
 80085be:	e05d      	b.n	800867c <__ieee754_pow+0x174>
 80085c0:	2a00      	cmp	r2, #0
 80085c2:	d159      	bne.n	8008678 <__ieee754_pow+0x170>
 80085c4:	f1c3 0314 	rsb	r3, r3, #20
 80085c8:	fa46 f103 	asr.w	r1, r6, r3
 80085cc:	fa01 f303 	lsl.w	r3, r1, r3
 80085d0:	42b3      	cmp	r3, r6
 80085d2:	f040 847a 	bne.w	8008eca <__ieee754_pow+0x9c2>
 80085d6:	f001 0101 	and.w	r1, r1, #1
 80085da:	f1c1 0302 	rsb	r3, r1, #2
 80085de:	9300      	str	r3, [sp, #0]
 80085e0:	4b58      	ldr	r3, [pc, #352]	; (8008744 <__ieee754_pow+0x23c>)
 80085e2:	429e      	cmp	r6, r3
 80085e4:	d132      	bne.n	800864c <__ieee754_pow+0x144>
 80085e6:	2f00      	cmp	r7, #0
 80085e8:	f280 846b 	bge.w	8008ec2 <__ieee754_pow+0x9ba>
 80085ec:	4642      	mov	r2, r8
 80085ee:	464b      	mov	r3, r9
 80085f0:	2000      	movs	r0, #0
 80085f2:	4954      	ldr	r1, [pc, #336]	; (8008744 <__ieee754_pow+0x23c>)
 80085f4:	f7f8 f89a 	bl	800072c <__aeabi_ddiv>
 80085f8:	e7a3      	b.n	8008542 <__ieee754_pow+0x3a>
 80085fa:	2300      	movs	r3, #0
 80085fc:	9300      	str	r3, [sp, #0]
 80085fe:	2a00      	cmp	r2, #0
 8008600:	d13c      	bne.n	800867c <__ieee754_pow+0x174>
 8008602:	4b4e      	ldr	r3, [pc, #312]	; (800873c <__ieee754_pow+0x234>)
 8008604:	429e      	cmp	r6, r3
 8008606:	d1eb      	bne.n	80085e0 <__ieee754_pow+0xd8>
 8008608:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800860c:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8008610:	ea53 030a 	orrs.w	r3, r3, sl
 8008614:	f000 8449 	beq.w	8008eaa <__ieee754_pow+0x9a2>
 8008618:	4b4b      	ldr	r3, [pc, #300]	; (8008748 <__ieee754_pow+0x240>)
 800861a:	429c      	cmp	r4, r3
 800861c:	dd0b      	ble.n	8008636 <__ieee754_pow+0x12e>
 800861e:	2f00      	cmp	r7, #0
 8008620:	f2c0 8449 	blt.w	8008eb6 <__ieee754_pow+0x9ae>
 8008624:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 8008628:	4658      	mov	r0, fp
 800862a:	4661      	mov	r1, ip
 800862c:	b013      	add	sp, #76	; 0x4c
 800862e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008632:	2302      	movs	r3, #2
 8008634:	e7e2      	b.n	80085fc <__ieee754_pow+0xf4>
 8008636:	2f00      	cmp	r7, #0
 8008638:	f04f 0b00 	mov.w	fp, #0
 800863c:	f04f 0c00 	mov.w	ip, #0
 8008640:	daf2      	bge.n	8008628 <__ieee754_pow+0x120>
 8008642:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 8008646:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 800864a:	e7ed      	b.n	8008628 <__ieee754_pow+0x120>
 800864c:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 8008650:	d106      	bne.n	8008660 <__ieee754_pow+0x158>
 8008652:	4642      	mov	r2, r8
 8008654:	464b      	mov	r3, r9
 8008656:	4640      	mov	r0, r8
 8008658:	4649      	mov	r1, r9
 800865a:	f7f7 ff3d 	bl	80004d8 <__aeabi_dmul>
 800865e:	e770      	b.n	8008542 <__ieee754_pow+0x3a>
 8008660:	4b3a      	ldr	r3, [pc, #232]	; (800874c <__ieee754_pow+0x244>)
 8008662:	429f      	cmp	r7, r3
 8008664:	d10a      	bne.n	800867c <__ieee754_pow+0x174>
 8008666:	2d00      	cmp	r5, #0
 8008668:	db08      	blt.n	800867c <__ieee754_pow+0x174>
 800866a:	4640      	mov	r0, r8
 800866c:	4649      	mov	r1, r9
 800866e:	b013      	add	sp, #76	; 0x4c
 8008670:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008674:	f7ff be70 	b.w	8008358 <__ieee754_sqrt>
 8008678:	2300      	movs	r3, #0
 800867a:	9300      	str	r3, [sp, #0]
 800867c:	4640      	mov	r0, r8
 800867e:	4649      	mov	r1, r9
 8008680:	f7ff fe60 	bl	8008344 <fabs>
 8008684:	4683      	mov	fp, r0
 8008686:	468c      	mov	ip, r1
 8008688:	f1ba 0f00 	cmp.w	sl, #0
 800868c:	d128      	bne.n	80086e0 <__ieee754_pow+0x1d8>
 800868e:	b124      	cbz	r4, 800869a <__ieee754_pow+0x192>
 8008690:	4b2c      	ldr	r3, [pc, #176]	; (8008744 <__ieee754_pow+0x23c>)
 8008692:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8008696:	429a      	cmp	r2, r3
 8008698:	d122      	bne.n	80086e0 <__ieee754_pow+0x1d8>
 800869a:	2f00      	cmp	r7, #0
 800869c:	da07      	bge.n	80086ae <__ieee754_pow+0x1a6>
 800869e:	465a      	mov	r2, fp
 80086a0:	4663      	mov	r3, ip
 80086a2:	2000      	movs	r0, #0
 80086a4:	4927      	ldr	r1, [pc, #156]	; (8008744 <__ieee754_pow+0x23c>)
 80086a6:	f7f8 f841 	bl	800072c <__aeabi_ddiv>
 80086aa:	4683      	mov	fp, r0
 80086ac:	468c      	mov	ip, r1
 80086ae:	2d00      	cmp	r5, #0
 80086b0:	daba      	bge.n	8008628 <__ieee754_pow+0x120>
 80086b2:	9b00      	ldr	r3, [sp, #0]
 80086b4:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80086b8:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80086bc:	431c      	orrs	r4, r3
 80086be:	d108      	bne.n	80086d2 <__ieee754_pow+0x1ca>
 80086c0:	465a      	mov	r2, fp
 80086c2:	4663      	mov	r3, ip
 80086c4:	4658      	mov	r0, fp
 80086c6:	4661      	mov	r1, ip
 80086c8:	f7f7 fd4e 	bl	8000168 <__aeabi_dsub>
 80086cc:	4602      	mov	r2, r0
 80086ce:	460b      	mov	r3, r1
 80086d0:	e790      	b.n	80085f4 <__ieee754_pow+0xec>
 80086d2:	9b00      	ldr	r3, [sp, #0]
 80086d4:	2b01      	cmp	r3, #1
 80086d6:	d1a7      	bne.n	8008628 <__ieee754_pow+0x120>
 80086d8:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 80086dc:	469c      	mov	ip, r3
 80086de:	e7a3      	b.n	8008628 <__ieee754_pow+0x120>
 80086e0:	0feb      	lsrs	r3, r5, #31
 80086e2:	3b01      	subs	r3, #1
 80086e4:	930c      	str	r3, [sp, #48]	; 0x30
 80086e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80086e8:	9b00      	ldr	r3, [sp, #0]
 80086ea:	4313      	orrs	r3, r2
 80086ec:	d104      	bne.n	80086f8 <__ieee754_pow+0x1f0>
 80086ee:	4642      	mov	r2, r8
 80086f0:	464b      	mov	r3, r9
 80086f2:	4640      	mov	r0, r8
 80086f4:	4649      	mov	r1, r9
 80086f6:	e7e7      	b.n	80086c8 <__ieee754_pow+0x1c0>
 80086f8:	4b15      	ldr	r3, [pc, #84]	; (8008750 <__ieee754_pow+0x248>)
 80086fa:	429e      	cmp	r6, r3
 80086fc:	f340 80f6 	ble.w	80088ec <__ieee754_pow+0x3e4>
 8008700:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8008704:	429e      	cmp	r6, r3
 8008706:	4b10      	ldr	r3, [pc, #64]	; (8008748 <__ieee754_pow+0x240>)
 8008708:	dd09      	ble.n	800871e <__ieee754_pow+0x216>
 800870a:	429c      	cmp	r4, r3
 800870c:	dc0c      	bgt.n	8008728 <__ieee754_pow+0x220>
 800870e:	2f00      	cmp	r7, #0
 8008710:	da0c      	bge.n	800872c <__ieee754_pow+0x224>
 8008712:	2000      	movs	r0, #0
 8008714:	b013      	add	sp, #76	; 0x4c
 8008716:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800871a:	f000 bcae 	b.w	800907a <__math_oflow>
 800871e:	429c      	cmp	r4, r3
 8008720:	dbf5      	blt.n	800870e <__ieee754_pow+0x206>
 8008722:	4b08      	ldr	r3, [pc, #32]	; (8008744 <__ieee754_pow+0x23c>)
 8008724:	429c      	cmp	r4, r3
 8008726:	dd15      	ble.n	8008754 <__ieee754_pow+0x24c>
 8008728:	2f00      	cmp	r7, #0
 800872a:	dcf2      	bgt.n	8008712 <__ieee754_pow+0x20a>
 800872c:	2000      	movs	r0, #0
 800872e:	b013      	add	sp, #76	; 0x4c
 8008730:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008734:	f000 bc9c 	b.w	8009070 <__math_uflow>
 8008738:	fff00000 	.word	0xfff00000
 800873c:	7ff00000 	.word	0x7ff00000
 8008740:	433fffff 	.word	0x433fffff
 8008744:	3ff00000 	.word	0x3ff00000
 8008748:	3fefffff 	.word	0x3fefffff
 800874c:	3fe00000 	.word	0x3fe00000
 8008750:	41e00000 	.word	0x41e00000
 8008754:	4661      	mov	r1, ip
 8008756:	2200      	movs	r2, #0
 8008758:	4658      	mov	r0, fp
 800875a:	4b5f      	ldr	r3, [pc, #380]	; (80088d8 <__ieee754_pow+0x3d0>)
 800875c:	f7f7 fd04 	bl	8000168 <__aeabi_dsub>
 8008760:	a355      	add	r3, pc, #340	; (adr r3, 80088b8 <__ieee754_pow+0x3b0>)
 8008762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008766:	4604      	mov	r4, r0
 8008768:	460d      	mov	r5, r1
 800876a:	f7f7 feb5 	bl	80004d8 <__aeabi_dmul>
 800876e:	a354      	add	r3, pc, #336	; (adr r3, 80088c0 <__ieee754_pow+0x3b8>)
 8008770:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008774:	4606      	mov	r6, r0
 8008776:	460f      	mov	r7, r1
 8008778:	4620      	mov	r0, r4
 800877a:	4629      	mov	r1, r5
 800877c:	f7f7 feac 	bl	80004d8 <__aeabi_dmul>
 8008780:	2200      	movs	r2, #0
 8008782:	4682      	mov	sl, r0
 8008784:	468b      	mov	fp, r1
 8008786:	4620      	mov	r0, r4
 8008788:	4629      	mov	r1, r5
 800878a:	4b54      	ldr	r3, [pc, #336]	; (80088dc <__ieee754_pow+0x3d4>)
 800878c:	f7f7 fea4 	bl	80004d8 <__aeabi_dmul>
 8008790:	4602      	mov	r2, r0
 8008792:	460b      	mov	r3, r1
 8008794:	a14c      	add	r1, pc, #304	; (adr r1, 80088c8 <__ieee754_pow+0x3c0>)
 8008796:	e9d1 0100 	ldrd	r0, r1, [r1]
 800879a:	f7f7 fce5 	bl	8000168 <__aeabi_dsub>
 800879e:	4622      	mov	r2, r4
 80087a0:	462b      	mov	r3, r5
 80087a2:	f7f7 fe99 	bl	80004d8 <__aeabi_dmul>
 80087a6:	4602      	mov	r2, r0
 80087a8:	460b      	mov	r3, r1
 80087aa:	2000      	movs	r0, #0
 80087ac:	494c      	ldr	r1, [pc, #304]	; (80088e0 <__ieee754_pow+0x3d8>)
 80087ae:	f7f7 fcdb 	bl	8000168 <__aeabi_dsub>
 80087b2:	4622      	mov	r2, r4
 80087b4:	462b      	mov	r3, r5
 80087b6:	4680      	mov	r8, r0
 80087b8:	4689      	mov	r9, r1
 80087ba:	4620      	mov	r0, r4
 80087bc:	4629      	mov	r1, r5
 80087be:	f7f7 fe8b 	bl	80004d8 <__aeabi_dmul>
 80087c2:	4602      	mov	r2, r0
 80087c4:	460b      	mov	r3, r1
 80087c6:	4640      	mov	r0, r8
 80087c8:	4649      	mov	r1, r9
 80087ca:	f7f7 fe85 	bl	80004d8 <__aeabi_dmul>
 80087ce:	a340      	add	r3, pc, #256	; (adr r3, 80088d0 <__ieee754_pow+0x3c8>)
 80087d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087d4:	f7f7 fe80 	bl	80004d8 <__aeabi_dmul>
 80087d8:	4602      	mov	r2, r0
 80087da:	460b      	mov	r3, r1
 80087dc:	4650      	mov	r0, sl
 80087de:	4659      	mov	r1, fp
 80087e0:	f7f7 fcc2 	bl	8000168 <__aeabi_dsub>
 80087e4:	4602      	mov	r2, r0
 80087e6:	460b      	mov	r3, r1
 80087e8:	4604      	mov	r4, r0
 80087ea:	460d      	mov	r5, r1
 80087ec:	4630      	mov	r0, r6
 80087ee:	4639      	mov	r1, r7
 80087f0:	f7f7 fcbc 	bl	800016c <__adddf3>
 80087f4:	2000      	movs	r0, #0
 80087f6:	4632      	mov	r2, r6
 80087f8:	463b      	mov	r3, r7
 80087fa:	4682      	mov	sl, r0
 80087fc:	468b      	mov	fp, r1
 80087fe:	f7f7 fcb3 	bl	8000168 <__aeabi_dsub>
 8008802:	4602      	mov	r2, r0
 8008804:	460b      	mov	r3, r1
 8008806:	4620      	mov	r0, r4
 8008808:	4629      	mov	r1, r5
 800880a:	f7f7 fcad 	bl	8000168 <__aeabi_dsub>
 800880e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008812:	9b00      	ldr	r3, [sp, #0]
 8008814:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008816:	3b01      	subs	r3, #1
 8008818:	4313      	orrs	r3, r2
 800881a:	f04f 0600 	mov.w	r6, #0
 800881e:	f04f 0200 	mov.w	r2, #0
 8008822:	bf0c      	ite	eq
 8008824:	4b2f      	ldreq	r3, [pc, #188]	; (80088e4 <__ieee754_pow+0x3dc>)
 8008826:	4b2c      	ldrne	r3, [pc, #176]	; (80088d8 <__ieee754_pow+0x3d0>)
 8008828:	4604      	mov	r4, r0
 800882a:	460d      	mov	r5, r1
 800882c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008830:	e9cd 2300 	strd	r2, r3, [sp]
 8008834:	4632      	mov	r2, r6
 8008836:	463b      	mov	r3, r7
 8008838:	f7f7 fc96 	bl	8000168 <__aeabi_dsub>
 800883c:	4652      	mov	r2, sl
 800883e:	465b      	mov	r3, fp
 8008840:	f7f7 fe4a 	bl	80004d8 <__aeabi_dmul>
 8008844:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008848:	4680      	mov	r8, r0
 800884a:	4689      	mov	r9, r1
 800884c:	4620      	mov	r0, r4
 800884e:	4629      	mov	r1, r5
 8008850:	f7f7 fe42 	bl	80004d8 <__aeabi_dmul>
 8008854:	4602      	mov	r2, r0
 8008856:	460b      	mov	r3, r1
 8008858:	4640      	mov	r0, r8
 800885a:	4649      	mov	r1, r9
 800885c:	f7f7 fc86 	bl	800016c <__adddf3>
 8008860:	4632      	mov	r2, r6
 8008862:	463b      	mov	r3, r7
 8008864:	4680      	mov	r8, r0
 8008866:	4689      	mov	r9, r1
 8008868:	4650      	mov	r0, sl
 800886a:	4659      	mov	r1, fp
 800886c:	f7f7 fe34 	bl	80004d8 <__aeabi_dmul>
 8008870:	4604      	mov	r4, r0
 8008872:	460d      	mov	r5, r1
 8008874:	460b      	mov	r3, r1
 8008876:	4602      	mov	r2, r0
 8008878:	4649      	mov	r1, r9
 800887a:	4640      	mov	r0, r8
 800887c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8008880:	f7f7 fc74 	bl	800016c <__adddf3>
 8008884:	4b18      	ldr	r3, [pc, #96]	; (80088e8 <__ieee754_pow+0x3e0>)
 8008886:	4682      	mov	sl, r0
 8008888:	4299      	cmp	r1, r3
 800888a:	460f      	mov	r7, r1
 800888c:	460e      	mov	r6, r1
 800888e:	f340 82e7 	ble.w	8008e60 <__ieee754_pow+0x958>
 8008892:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8008896:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800889a:	4303      	orrs	r3, r0
 800889c:	f000 81e2 	beq.w	8008c64 <__ieee754_pow+0x75c>
 80088a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80088a4:	2200      	movs	r2, #0
 80088a6:	2300      	movs	r3, #0
 80088a8:	f7f8 f888 	bl	80009bc <__aeabi_dcmplt>
 80088ac:	3800      	subs	r0, #0
 80088ae:	bf18      	it	ne
 80088b0:	2001      	movne	r0, #1
 80088b2:	e72f      	b.n	8008714 <__ieee754_pow+0x20c>
 80088b4:	f3af 8000 	nop.w
 80088b8:	60000000 	.word	0x60000000
 80088bc:	3ff71547 	.word	0x3ff71547
 80088c0:	f85ddf44 	.word	0xf85ddf44
 80088c4:	3e54ae0b 	.word	0x3e54ae0b
 80088c8:	55555555 	.word	0x55555555
 80088cc:	3fd55555 	.word	0x3fd55555
 80088d0:	652b82fe 	.word	0x652b82fe
 80088d4:	3ff71547 	.word	0x3ff71547
 80088d8:	3ff00000 	.word	0x3ff00000
 80088dc:	3fd00000 	.word	0x3fd00000
 80088e0:	3fe00000 	.word	0x3fe00000
 80088e4:	bff00000 	.word	0xbff00000
 80088e8:	408fffff 	.word	0x408fffff
 80088ec:	4bd4      	ldr	r3, [pc, #848]	; (8008c40 <__ieee754_pow+0x738>)
 80088ee:	2200      	movs	r2, #0
 80088f0:	402b      	ands	r3, r5
 80088f2:	b943      	cbnz	r3, 8008906 <__ieee754_pow+0x3fe>
 80088f4:	4658      	mov	r0, fp
 80088f6:	4661      	mov	r1, ip
 80088f8:	4bd2      	ldr	r3, [pc, #840]	; (8008c44 <__ieee754_pow+0x73c>)
 80088fa:	f7f7 fded 	bl	80004d8 <__aeabi_dmul>
 80088fe:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8008902:	4683      	mov	fp, r0
 8008904:	460c      	mov	r4, r1
 8008906:	1523      	asrs	r3, r4, #20
 8008908:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800890c:	4413      	add	r3, r2
 800890e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008910:	4bcd      	ldr	r3, [pc, #820]	; (8008c48 <__ieee754_pow+0x740>)
 8008912:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8008916:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800891a:	429c      	cmp	r4, r3
 800891c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8008920:	dd08      	ble.n	8008934 <__ieee754_pow+0x42c>
 8008922:	4bca      	ldr	r3, [pc, #808]	; (8008c4c <__ieee754_pow+0x744>)
 8008924:	429c      	cmp	r4, r3
 8008926:	f340 8164 	ble.w	8008bf2 <__ieee754_pow+0x6ea>
 800892a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800892c:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8008930:	3301      	adds	r3, #1
 8008932:	930b      	str	r3, [sp, #44]	; 0x2c
 8008934:	2600      	movs	r6, #0
 8008936:	00f3      	lsls	r3, r6, #3
 8008938:	930d      	str	r3, [sp, #52]	; 0x34
 800893a:	4bc5      	ldr	r3, [pc, #788]	; (8008c50 <__ieee754_pow+0x748>)
 800893c:	4658      	mov	r0, fp
 800893e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008942:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008946:	4629      	mov	r1, r5
 8008948:	461a      	mov	r2, r3
 800894a:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800894e:	4623      	mov	r3, r4
 8008950:	f7f7 fc0a 	bl	8000168 <__aeabi_dsub>
 8008954:	46da      	mov	sl, fp
 8008956:	462b      	mov	r3, r5
 8008958:	4652      	mov	r2, sl
 800895a:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800895e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008962:	f7f7 fc03 	bl	800016c <__adddf3>
 8008966:	4602      	mov	r2, r0
 8008968:	460b      	mov	r3, r1
 800896a:	2000      	movs	r0, #0
 800896c:	49b9      	ldr	r1, [pc, #740]	; (8008c54 <__ieee754_pow+0x74c>)
 800896e:	f7f7 fedd 	bl	800072c <__aeabi_ddiv>
 8008972:	4602      	mov	r2, r0
 8008974:	460b      	mov	r3, r1
 8008976:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800897a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800897e:	f7f7 fdab 	bl	80004d8 <__aeabi_dmul>
 8008982:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008986:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800898a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800898e:	2300      	movs	r3, #0
 8008990:	2200      	movs	r2, #0
 8008992:	46ab      	mov	fp, r5
 8008994:	106d      	asrs	r5, r5, #1
 8008996:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800899a:	9304      	str	r3, [sp, #16]
 800899c:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80089a0:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80089a4:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 80089a8:	4640      	mov	r0, r8
 80089aa:	4649      	mov	r1, r9
 80089ac:	4614      	mov	r4, r2
 80089ae:	461d      	mov	r5, r3
 80089b0:	f7f7 fd92 	bl	80004d8 <__aeabi_dmul>
 80089b4:	4602      	mov	r2, r0
 80089b6:	460b      	mov	r3, r1
 80089b8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80089bc:	f7f7 fbd4 	bl	8000168 <__aeabi_dsub>
 80089c0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80089c4:	4606      	mov	r6, r0
 80089c6:	460f      	mov	r7, r1
 80089c8:	4620      	mov	r0, r4
 80089ca:	4629      	mov	r1, r5
 80089cc:	f7f7 fbcc 	bl	8000168 <__aeabi_dsub>
 80089d0:	4602      	mov	r2, r0
 80089d2:	460b      	mov	r3, r1
 80089d4:	4650      	mov	r0, sl
 80089d6:	4659      	mov	r1, fp
 80089d8:	f7f7 fbc6 	bl	8000168 <__aeabi_dsub>
 80089dc:	4642      	mov	r2, r8
 80089de:	464b      	mov	r3, r9
 80089e0:	f7f7 fd7a 	bl	80004d8 <__aeabi_dmul>
 80089e4:	4602      	mov	r2, r0
 80089e6:	460b      	mov	r3, r1
 80089e8:	4630      	mov	r0, r6
 80089ea:	4639      	mov	r1, r7
 80089ec:	f7f7 fbbc 	bl	8000168 <__aeabi_dsub>
 80089f0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80089f4:	f7f7 fd70 	bl	80004d8 <__aeabi_dmul>
 80089f8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80089fc:	4682      	mov	sl, r0
 80089fe:	468b      	mov	fp, r1
 8008a00:	4610      	mov	r0, r2
 8008a02:	4619      	mov	r1, r3
 8008a04:	f7f7 fd68 	bl	80004d8 <__aeabi_dmul>
 8008a08:	a37b      	add	r3, pc, #492	; (adr r3, 8008bf8 <__ieee754_pow+0x6f0>)
 8008a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a0e:	4604      	mov	r4, r0
 8008a10:	460d      	mov	r5, r1
 8008a12:	f7f7 fd61 	bl	80004d8 <__aeabi_dmul>
 8008a16:	a37a      	add	r3, pc, #488	; (adr r3, 8008c00 <__ieee754_pow+0x6f8>)
 8008a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a1c:	f7f7 fba6 	bl	800016c <__adddf3>
 8008a20:	4622      	mov	r2, r4
 8008a22:	462b      	mov	r3, r5
 8008a24:	f7f7 fd58 	bl	80004d8 <__aeabi_dmul>
 8008a28:	a377      	add	r3, pc, #476	; (adr r3, 8008c08 <__ieee754_pow+0x700>)
 8008a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a2e:	f7f7 fb9d 	bl	800016c <__adddf3>
 8008a32:	4622      	mov	r2, r4
 8008a34:	462b      	mov	r3, r5
 8008a36:	f7f7 fd4f 	bl	80004d8 <__aeabi_dmul>
 8008a3a:	a375      	add	r3, pc, #468	; (adr r3, 8008c10 <__ieee754_pow+0x708>)
 8008a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a40:	f7f7 fb94 	bl	800016c <__adddf3>
 8008a44:	4622      	mov	r2, r4
 8008a46:	462b      	mov	r3, r5
 8008a48:	f7f7 fd46 	bl	80004d8 <__aeabi_dmul>
 8008a4c:	a372      	add	r3, pc, #456	; (adr r3, 8008c18 <__ieee754_pow+0x710>)
 8008a4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a52:	f7f7 fb8b 	bl	800016c <__adddf3>
 8008a56:	4622      	mov	r2, r4
 8008a58:	462b      	mov	r3, r5
 8008a5a:	f7f7 fd3d 	bl	80004d8 <__aeabi_dmul>
 8008a5e:	a370      	add	r3, pc, #448	; (adr r3, 8008c20 <__ieee754_pow+0x718>)
 8008a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a64:	f7f7 fb82 	bl	800016c <__adddf3>
 8008a68:	4622      	mov	r2, r4
 8008a6a:	4606      	mov	r6, r0
 8008a6c:	460f      	mov	r7, r1
 8008a6e:	462b      	mov	r3, r5
 8008a70:	4620      	mov	r0, r4
 8008a72:	4629      	mov	r1, r5
 8008a74:	f7f7 fd30 	bl	80004d8 <__aeabi_dmul>
 8008a78:	4602      	mov	r2, r0
 8008a7a:	460b      	mov	r3, r1
 8008a7c:	4630      	mov	r0, r6
 8008a7e:	4639      	mov	r1, r7
 8008a80:	f7f7 fd2a 	bl	80004d8 <__aeabi_dmul>
 8008a84:	4604      	mov	r4, r0
 8008a86:	460d      	mov	r5, r1
 8008a88:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008a8c:	4642      	mov	r2, r8
 8008a8e:	464b      	mov	r3, r9
 8008a90:	f7f7 fb6c 	bl	800016c <__adddf3>
 8008a94:	4652      	mov	r2, sl
 8008a96:	465b      	mov	r3, fp
 8008a98:	f7f7 fd1e 	bl	80004d8 <__aeabi_dmul>
 8008a9c:	4622      	mov	r2, r4
 8008a9e:	462b      	mov	r3, r5
 8008aa0:	f7f7 fb64 	bl	800016c <__adddf3>
 8008aa4:	4642      	mov	r2, r8
 8008aa6:	4606      	mov	r6, r0
 8008aa8:	460f      	mov	r7, r1
 8008aaa:	464b      	mov	r3, r9
 8008aac:	4640      	mov	r0, r8
 8008aae:	4649      	mov	r1, r9
 8008ab0:	f7f7 fd12 	bl	80004d8 <__aeabi_dmul>
 8008ab4:	4602      	mov	r2, r0
 8008ab6:	460b      	mov	r3, r1
 8008ab8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008abc:	2200      	movs	r2, #0
 8008abe:	4b66      	ldr	r3, [pc, #408]	; (8008c58 <__ieee754_pow+0x750>)
 8008ac0:	f7f7 fb54 	bl	800016c <__adddf3>
 8008ac4:	4632      	mov	r2, r6
 8008ac6:	463b      	mov	r3, r7
 8008ac8:	f7f7 fb50 	bl	800016c <__adddf3>
 8008acc:	2400      	movs	r4, #0
 8008ace:	460d      	mov	r5, r1
 8008ad0:	4622      	mov	r2, r4
 8008ad2:	460b      	mov	r3, r1
 8008ad4:	4640      	mov	r0, r8
 8008ad6:	4649      	mov	r1, r9
 8008ad8:	f7f7 fcfe 	bl	80004d8 <__aeabi_dmul>
 8008adc:	2200      	movs	r2, #0
 8008ade:	4680      	mov	r8, r0
 8008ae0:	4689      	mov	r9, r1
 8008ae2:	4620      	mov	r0, r4
 8008ae4:	4629      	mov	r1, r5
 8008ae6:	4b5c      	ldr	r3, [pc, #368]	; (8008c58 <__ieee754_pow+0x750>)
 8008ae8:	f7f7 fb3e 	bl	8000168 <__aeabi_dsub>
 8008aec:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008af0:	f7f7 fb3a 	bl	8000168 <__aeabi_dsub>
 8008af4:	4602      	mov	r2, r0
 8008af6:	460b      	mov	r3, r1
 8008af8:	4630      	mov	r0, r6
 8008afa:	4639      	mov	r1, r7
 8008afc:	f7f7 fb34 	bl	8000168 <__aeabi_dsub>
 8008b00:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008b04:	f7f7 fce8 	bl	80004d8 <__aeabi_dmul>
 8008b08:	4622      	mov	r2, r4
 8008b0a:	4606      	mov	r6, r0
 8008b0c:	460f      	mov	r7, r1
 8008b0e:	462b      	mov	r3, r5
 8008b10:	4650      	mov	r0, sl
 8008b12:	4659      	mov	r1, fp
 8008b14:	f7f7 fce0 	bl	80004d8 <__aeabi_dmul>
 8008b18:	4602      	mov	r2, r0
 8008b1a:	460b      	mov	r3, r1
 8008b1c:	4630      	mov	r0, r6
 8008b1e:	4639      	mov	r1, r7
 8008b20:	f7f7 fb24 	bl	800016c <__adddf3>
 8008b24:	2400      	movs	r4, #0
 8008b26:	4606      	mov	r6, r0
 8008b28:	460f      	mov	r7, r1
 8008b2a:	4602      	mov	r2, r0
 8008b2c:	460b      	mov	r3, r1
 8008b2e:	4640      	mov	r0, r8
 8008b30:	4649      	mov	r1, r9
 8008b32:	f7f7 fb1b 	bl	800016c <__adddf3>
 8008b36:	a33c      	add	r3, pc, #240	; (adr r3, 8008c28 <__ieee754_pow+0x720>)
 8008b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b3c:	4620      	mov	r0, r4
 8008b3e:	460d      	mov	r5, r1
 8008b40:	f7f7 fcca 	bl	80004d8 <__aeabi_dmul>
 8008b44:	4642      	mov	r2, r8
 8008b46:	464b      	mov	r3, r9
 8008b48:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008b4c:	4620      	mov	r0, r4
 8008b4e:	4629      	mov	r1, r5
 8008b50:	f7f7 fb0a 	bl	8000168 <__aeabi_dsub>
 8008b54:	4602      	mov	r2, r0
 8008b56:	460b      	mov	r3, r1
 8008b58:	4630      	mov	r0, r6
 8008b5a:	4639      	mov	r1, r7
 8008b5c:	f7f7 fb04 	bl	8000168 <__aeabi_dsub>
 8008b60:	a333      	add	r3, pc, #204	; (adr r3, 8008c30 <__ieee754_pow+0x728>)
 8008b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b66:	f7f7 fcb7 	bl	80004d8 <__aeabi_dmul>
 8008b6a:	a333      	add	r3, pc, #204	; (adr r3, 8008c38 <__ieee754_pow+0x730>)
 8008b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b70:	4606      	mov	r6, r0
 8008b72:	460f      	mov	r7, r1
 8008b74:	4620      	mov	r0, r4
 8008b76:	4629      	mov	r1, r5
 8008b78:	f7f7 fcae 	bl	80004d8 <__aeabi_dmul>
 8008b7c:	4602      	mov	r2, r0
 8008b7e:	460b      	mov	r3, r1
 8008b80:	4630      	mov	r0, r6
 8008b82:	4639      	mov	r1, r7
 8008b84:	f7f7 faf2 	bl	800016c <__adddf3>
 8008b88:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008b8a:	4b34      	ldr	r3, [pc, #208]	; (8008c5c <__ieee754_pow+0x754>)
 8008b8c:	4413      	add	r3, r2
 8008b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b92:	f7f7 faeb 	bl	800016c <__adddf3>
 8008b96:	4680      	mov	r8, r0
 8008b98:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8008b9a:	4689      	mov	r9, r1
 8008b9c:	f7f7 fc32 	bl	8000404 <__aeabi_i2d>
 8008ba0:	4604      	mov	r4, r0
 8008ba2:	460d      	mov	r5, r1
 8008ba4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008ba8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008baa:	4b2d      	ldr	r3, [pc, #180]	; (8008c60 <__ieee754_pow+0x758>)
 8008bac:	4413      	add	r3, r2
 8008bae:	e9d3 6700 	ldrd	r6, r7, [r3]
 8008bb2:	4642      	mov	r2, r8
 8008bb4:	464b      	mov	r3, r9
 8008bb6:	f7f7 fad9 	bl	800016c <__adddf3>
 8008bba:	4632      	mov	r2, r6
 8008bbc:	463b      	mov	r3, r7
 8008bbe:	f7f7 fad5 	bl	800016c <__adddf3>
 8008bc2:	4622      	mov	r2, r4
 8008bc4:	462b      	mov	r3, r5
 8008bc6:	f7f7 fad1 	bl	800016c <__adddf3>
 8008bca:	2000      	movs	r0, #0
 8008bcc:	4622      	mov	r2, r4
 8008bce:	462b      	mov	r3, r5
 8008bd0:	4682      	mov	sl, r0
 8008bd2:	468b      	mov	fp, r1
 8008bd4:	f7f7 fac8 	bl	8000168 <__aeabi_dsub>
 8008bd8:	4632      	mov	r2, r6
 8008bda:	463b      	mov	r3, r7
 8008bdc:	f7f7 fac4 	bl	8000168 <__aeabi_dsub>
 8008be0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008be4:	f7f7 fac0 	bl	8000168 <__aeabi_dsub>
 8008be8:	4602      	mov	r2, r0
 8008bea:	460b      	mov	r3, r1
 8008bec:	4640      	mov	r0, r8
 8008bee:	4649      	mov	r1, r9
 8008bf0:	e60b      	b.n	800880a <__ieee754_pow+0x302>
 8008bf2:	2601      	movs	r6, #1
 8008bf4:	e69f      	b.n	8008936 <__ieee754_pow+0x42e>
 8008bf6:	bf00      	nop
 8008bf8:	4a454eef 	.word	0x4a454eef
 8008bfc:	3fca7e28 	.word	0x3fca7e28
 8008c00:	93c9db65 	.word	0x93c9db65
 8008c04:	3fcd864a 	.word	0x3fcd864a
 8008c08:	a91d4101 	.word	0xa91d4101
 8008c0c:	3fd17460 	.word	0x3fd17460
 8008c10:	518f264d 	.word	0x518f264d
 8008c14:	3fd55555 	.word	0x3fd55555
 8008c18:	db6fabff 	.word	0xdb6fabff
 8008c1c:	3fdb6db6 	.word	0x3fdb6db6
 8008c20:	33333303 	.word	0x33333303
 8008c24:	3fe33333 	.word	0x3fe33333
 8008c28:	e0000000 	.word	0xe0000000
 8008c2c:	3feec709 	.word	0x3feec709
 8008c30:	dc3a03fd 	.word	0xdc3a03fd
 8008c34:	3feec709 	.word	0x3feec709
 8008c38:	145b01f5 	.word	0x145b01f5
 8008c3c:	be3e2fe0 	.word	0xbe3e2fe0
 8008c40:	7ff00000 	.word	0x7ff00000
 8008c44:	43400000 	.word	0x43400000
 8008c48:	0003988e 	.word	0x0003988e
 8008c4c:	000bb679 	.word	0x000bb679
 8008c50:	08009a58 	.word	0x08009a58
 8008c54:	3ff00000 	.word	0x3ff00000
 8008c58:	40080000 	.word	0x40080000
 8008c5c:	08009a78 	.word	0x08009a78
 8008c60:	08009a68 	.word	0x08009a68
 8008c64:	a39c      	add	r3, pc, #624	; (adr r3, 8008ed8 <__ieee754_pow+0x9d0>)
 8008c66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c6a:	4640      	mov	r0, r8
 8008c6c:	4649      	mov	r1, r9
 8008c6e:	f7f7 fa7d 	bl	800016c <__adddf3>
 8008c72:	4622      	mov	r2, r4
 8008c74:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008c78:	462b      	mov	r3, r5
 8008c7a:	4650      	mov	r0, sl
 8008c7c:	4639      	mov	r1, r7
 8008c7e:	f7f7 fa73 	bl	8000168 <__aeabi_dsub>
 8008c82:	4602      	mov	r2, r0
 8008c84:	460b      	mov	r3, r1
 8008c86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c8a:	f7f7 feb5 	bl	80009f8 <__aeabi_dcmpgt>
 8008c8e:	2800      	cmp	r0, #0
 8008c90:	f47f ae06 	bne.w	80088a0 <__ieee754_pow+0x398>
 8008c94:	4aa2      	ldr	r2, [pc, #648]	; (8008f20 <__ieee754_pow+0xa18>)
 8008c96:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8008c9a:	4293      	cmp	r3, r2
 8008c9c:	f340 8100 	ble.w	8008ea0 <__ieee754_pow+0x998>
 8008ca0:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8008ca4:	151b      	asrs	r3, r3, #20
 8008ca6:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8008caa:	fa4a fa03 	asr.w	sl, sl, r3
 8008cae:	44b2      	add	sl, r6
 8008cb0:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8008cb4:	489b      	ldr	r0, [pc, #620]	; (8008f24 <__ieee754_pow+0xa1c>)
 8008cb6:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8008cba:	4108      	asrs	r0, r1
 8008cbc:	ea00 030a 	and.w	r3, r0, sl
 8008cc0:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8008cc4:	f1c1 0114 	rsb	r1, r1, #20
 8008cc8:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8008ccc:	fa4a fa01 	asr.w	sl, sl, r1
 8008cd0:	2e00      	cmp	r6, #0
 8008cd2:	f04f 0200 	mov.w	r2, #0
 8008cd6:	4620      	mov	r0, r4
 8008cd8:	4629      	mov	r1, r5
 8008cda:	bfb8      	it	lt
 8008cdc:	f1ca 0a00 	rsblt	sl, sl, #0
 8008ce0:	f7f7 fa42 	bl	8000168 <__aeabi_dsub>
 8008ce4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008ce8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008cec:	2400      	movs	r4, #0
 8008cee:	4642      	mov	r2, r8
 8008cf0:	464b      	mov	r3, r9
 8008cf2:	f7f7 fa3b 	bl	800016c <__adddf3>
 8008cf6:	a37a      	add	r3, pc, #488	; (adr r3, 8008ee0 <__ieee754_pow+0x9d8>)
 8008cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cfc:	4620      	mov	r0, r4
 8008cfe:	460d      	mov	r5, r1
 8008d00:	f7f7 fbea 	bl	80004d8 <__aeabi_dmul>
 8008d04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008d08:	4606      	mov	r6, r0
 8008d0a:	460f      	mov	r7, r1
 8008d0c:	4620      	mov	r0, r4
 8008d0e:	4629      	mov	r1, r5
 8008d10:	f7f7 fa2a 	bl	8000168 <__aeabi_dsub>
 8008d14:	4602      	mov	r2, r0
 8008d16:	460b      	mov	r3, r1
 8008d18:	4640      	mov	r0, r8
 8008d1a:	4649      	mov	r1, r9
 8008d1c:	f7f7 fa24 	bl	8000168 <__aeabi_dsub>
 8008d20:	a371      	add	r3, pc, #452	; (adr r3, 8008ee8 <__ieee754_pow+0x9e0>)
 8008d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d26:	f7f7 fbd7 	bl	80004d8 <__aeabi_dmul>
 8008d2a:	a371      	add	r3, pc, #452	; (adr r3, 8008ef0 <__ieee754_pow+0x9e8>)
 8008d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d30:	4680      	mov	r8, r0
 8008d32:	4689      	mov	r9, r1
 8008d34:	4620      	mov	r0, r4
 8008d36:	4629      	mov	r1, r5
 8008d38:	f7f7 fbce 	bl	80004d8 <__aeabi_dmul>
 8008d3c:	4602      	mov	r2, r0
 8008d3e:	460b      	mov	r3, r1
 8008d40:	4640      	mov	r0, r8
 8008d42:	4649      	mov	r1, r9
 8008d44:	f7f7 fa12 	bl	800016c <__adddf3>
 8008d48:	4604      	mov	r4, r0
 8008d4a:	460d      	mov	r5, r1
 8008d4c:	4602      	mov	r2, r0
 8008d4e:	460b      	mov	r3, r1
 8008d50:	4630      	mov	r0, r6
 8008d52:	4639      	mov	r1, r7
 8008d54:	f7f7 fa0a 	bl	800016c <__adddf3>
 8008d58:	4632      	mov	r2, r6
 8008d5a:	463b      	mov	r3, r7
 8008d5c:	4680      	mov	r8, r0
 8008d5e:	4689      	mov	r9, r1
 8008d60:	f7f7 fa02 	bl	8000168 <__aeabi_dsub>
 8008d64:	4602      	mov	r2, r0
 8008d66:	460b      	mov	r3, r1
 8008d68:	4620      	mov	r0, r4
 8008d6a:	4629      	mov	r1, r5
 8008d6c:	f7f7 f9fc 	bl	8000168 <__aeabi_dsub>
 8008d70:	4642      	mov	r2, r8
 8008d72:	4606      	mov	r6, r0
 8008d74:	460f      	mov	r7, r1
 8008d76:	464b      	mov	r3, r9
 8008d78:	4640      	mov	r0, r8
 8008d7a:	4649      	mov	r1, r9
 8008d7c:	f7f7 fbac 	bl	80004d8 <__aeabi_dmul>
 8008d80:	a35d      	add	r3, pc, #372	; (adr r3, 8008ef8 <__ieee754_pow+0x9f0>)
 8008d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d86:	4604      	mov	r4, r0
 8008d88:	460d      	mov	r5, r1
 8008d8a:	f7f7 fba5 	bl	80004d8 <__aeabi_dmul>
 8008d8e:	a35c      	add	r3, pc, #368	; (adr r3, 8008f00 <__ieee754_pow+0x9f8>)
 8008d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d94:	f7f7 f9e8 	bl	8000168 <__aeabi_dsub>
 8008d98:	4622      	mov	r2, r4
 8008d9a:	462b      	mov	r3, r5
 8008d9c:	f7f7 fb9c 	bl	80004d8 <__aeabi_dmul>
 8008da0:	a359      	add	r3, pc, #356	; (adr r3, 8008f08 <__ieee754_pow+0xa00>)
 8008da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008da6:	f7f7 f9e1 	bl	800016c <__adddf3>
 8008daa:	4622      	mov	r2, r4
 8008dac:	462b      	mov	r3, r5
 8008dae:	f7f7 fb93 	bl	80004d8 <__aeabi_dmul>
 8008db2:	a357      	add	r3, pc, #348	; (adr r3, 8008f10 <__ieee754_pow+0xa08>)
 8008db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008db8:	f7f7 f9d6 	bl	8000168 <__aeabi_dsub>
 8008dbc:	4622      	mov	r2, r4
 8008dbe:	462b      	mov	r3, r5
 8008dc0:	f7f7 fb8a 	bl	80004d8 <__aeabi_dmul>
 8008dc4:	a354      	add	r3, pc, #336	; (adr r3, 8008f18 <__ieee754_pow+0xa10>)
 8008dc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dca:	f7f7 f9cf 	bl	800016c <__adddf3>
 8008dce:	4622      	mov	r2, r4
 8008dd0:	462b      	mov	r3, r5
 8008dd2:	f7f7 fb81 	bl	80004d8 <__aeabi_dmul>
 8008dd6:	4602      	mov	r2, r0
 8008dd8:	460b      	mov	r3, r1
 8008dda:	4640      	mov	r0, r8
 8008ddc:	4649      	mov	r1, r9
 8008dde:	f7f7 f9c3 	bl	8000168 <__aeabi_dsub>
 8008de2:	4604      	mov	r4, r0
 8008de4:	460d      	mov	r5, r1
 8008de6:	4602      	mov	r2, r0
 8008de8:	460b      	mov	r3, r1
 8008dea:	4640      	mov	r0, r8
 8008dec:	4649      	mov	r1, r9
 8008dee:	f7f7 fb73 	bl	80004d8 <__aeabi_dmul>
 8008df2:	2200      	movs	r2, #0
 8008df4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008df8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008dfc:	4620      	mov	r0, r4
 8008dfe:	4629      	mov	r1, r5
 8008e00:	f7f7 f9b2 	bl	8000168 <__aeabi_dsub>
 8008e04:	4602      	mov	r2, r0
 8008e06:	460b      	mov	r3, r1
 8008e08:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008e0c:	f7f7 fc8e 	bl	800072c <__aeabi_ddiv>
 8008e10:	4632      	mov	r2, r6
 8008e12:	4604      	mov	r4, r0
 8008e14:	460d      	mov	r5, r1
 8008e16:	463b      	mov	r3, r7
 8008e18:	4640      	mov	r0, r8
 8008e1a:	4649      	mov	r1, r9
 8008e1c:	f7f7 fb5c 	bl	80004d8 <__aeabi_dmul>
 8008e20:	4632      	mov	r2, r6
 8008e22:	463b      	mov	r3, r7
 8008e24:	f7f7 f9a2 	bl	800016c <__adddf3>
 8008e28:	4602      	mov	r2, r0
 8008e2a:	460b      	mov	r3, r1
 8008e2c:	4620      	mov	r0, r4
 8008e2e:	4629      	mov	r1, r5
 8008e30:	f7f7 f99a 	bl	8000168 <__aeabi_dsub>
 8008e34:	4642      	mov	r2, r8
 8008e36:	464b      	mov	r3, r9
 8008e38:	f7f7 f996 	bl	8000168 <__aeabi_dsub>
 8008e3c:	4602      	mov	r2, r0
 8008e3e:	460b      	mov	r3, r1
 8008e40:	2000      	movs	r0, #0
 8008e42:	4939      	ldr	r1, [pc, #228]	; (8008f28 <__ieee754_pow+0xa20>)
 8008e44:	f7f7 f990 	bl	8000168 <__aeabi_dsub>
 8008e48:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8008e4c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8008e50:	da29      	bge.n	8008ea6 <__ieee754_pow+0x99e>
 8008e52:	4652      	mov	r2, sl
 8008e54:	f000 f870 	bl	8008f38 <scalbn>
 8008e58:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008e5c:	f7ff bbfd 	b.w	800865a <__ieee754_pow+0x152>
 8008e60:	4b32      	ldr	r3, [pc, #200]	; (8008f2c <__ieee754_pow+0xa24>)
 8008e62:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8008e66:	429f      	cmp	r7, r3
 8008e68:	f77f af14 	ble.w	8008c94 <__ieee754_pow+0x78c>
 8008e6c:	4b30      	ldr	r3, [pc, #192]	; (8008f30 <__ieee754_pow+0xa28>)
 8008e6e:	440b      	add	r3, r1
 8008e70:	4303      	orrs	r3, r0
 8008e72:	d009      	beq.n	8008e88 <__ieee754_pow+0x980>
 8008e74:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008e78:	2200      	movs	r2, #0
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	f7f7 fd9e 	bl	80009bc <__aeabi_dcmplt>
 8008e80:	3800      	subs	r0, #0
 8008e82:	bf18      	it	ne
 8008e84:	2001      	movne	r0, #1
 8008e86:	e452      	b.n	800872e <__ieee754_pow+0x226>
 8008e88:	4622      	mov	r2, r4
 8008e8a:	462b      	mov	r3, r5
 8008e8c:	f7f7 f96c 	bl	8000168 <__aeabi_dsub>
 8008e90:	4642      	mov	r2, r8
 8008e92:	464b      	mov	r3, r9
 8008e94:	f7f7 fda6 	bl	80009e4 <__aeabi_dcmpge>
 8008e98:	2800      	cmp	r0, #0
 8008e9a:	f43f aefb 	beq.w	8008c94 <__ieee754_pow+0x78c>
 8008e9e:	e7e9      	b.n	8008e74 <__ieee754_pow+0x96c>
 8008ea0:	f04f 0a00 	mov.w	sl, #0
 8008ea4:	e720      	b.n	8008ce8 <__ieee754_pow+0x7e0>
 8008ea6:	4621      	mov	r1, r4
 8008ea8:	e7d6      	b.n	8008e58 <__ieee754_pow+0x950>
 8008eaa:	f04f 0b00 	mov.w	fp, #0
 8008eae:	f8df c078 	ldr.w	ip, [pc, #120]	; 8008f28 <__ieee754_pow+0xa20>
 8008eb2:	f7ff bbb9 	b.w	8008628 <__ieee754_pow+0x120>
 8008eb6:	f04f 0b00 	mov.w	fp, #0
 8008eba:	f04f 0c00 	mov.w	ip, #0
 8008ebe:	f7ff bbb3 	b.w	8008628 <__ieee754_pow+0x120>
 8008ec2:	4640      	mov	r0, r8
 8008ec4:	4649      	mov	r1, r9
 8008ec6:	f7ff bb3c 	b.w	8008542 <__ieee754_pow+0x3a>
 8008eca:	9200      	str	r2, [sp, #0]
 8008ecc:	f7ff bb88 	b.w	80085e0 <__ieee754_pow+0xd8>
 8008ed0:	2300      	movs	r3, #0
 8008ed2:	f7ff bb72 	b.w	80085ba <__ieee754_pow+0xb2>
 8008ed6:	bf00      	nop
 8008ed8:	652b82fe 	.word	0x652b82fe
 8008edc:	3c971547 	.word	0x3c971547
 8008ee0:	00000000 	.word	0x00000000
 8008ee4:	3fe62e43 	.word	0x3fe62e43
 8008ee8:	fefa39ef 	.word	0xfefa39ef
 8008eec:	3fe62e42 	.word	0x3fe62e42
 8008ef0:	0ca86c39 	.word	0x0ca86c39
 8008ef4:	be205c61 	.word	0xbe205c61
 8008ef8:	72bea4d0 	.word	0x72bea4d0
 8008efc:	3e663769 	.word	0x3e663769
 8008f00:	c5d26bf1 	.word	0xc5d26bf1
 8008f04:	3ebbbd41 	.word	0x3ebbbd41
 8008f08:	af25de2c 	.word	0xaf25de2c
 8008f0c:	3f11566a 	.word	0x3f11566a
 8008f10:	16bebd93 	.word	0x16bebd93
 8008f14:	3f66c16c 	.word	0x3f66c16c
 8008f18:	5555553e 	.word	0x5555553e
 8008f1c:	3fc55555 	.word	0x3fc55555
 8008f20:	3fe00000 	.word	0x3fe00000
 8008f24:	fff00000 	.word	0xfff00000
 8008f28:	3ff00000 	.word	0x3ff00000
 8008f2c:	4090cbff 	.word	0x4090cbff
 8008f30:	3f6f3400 	.word	0x3f6f3400
 8008f34:	00000000 	.word	0x00000000

08008f38 <scalbn>:
 8008f38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f3a:	4616      	mov	r6, r2
 8008f3c:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8008f40:	4604      	mov	r4, r0
 8008f42:	460d      	mov	r5, r1
 8008f44:	460b      	mov	r3, r1
 8008f46:	b992      	cbnz	r2, 8008f6e <scalbn+0x36>
 8008f48:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008f4c:	4303      	orrs	r3, r0
 8008f4e:	d03c      	beq.n	8008fca <scalbn+0x92>
 8008f50:	4b31      	ldr	r3, [pc, #196]	; (8009018 <scalbn+0xe0>)
 8008f52:	2200      	movs	r2, #0
 8008f54:	f7f7 fac0 	bl	80004d8 <__aeabi_dmul>
 8008f58:	4b30      	ldr	r3, [pc, #192]	; (800901c <scalbn+0xe4>)
 8008f5a:	4604      	mov	r4, r0
 8008f5c:	429e      	cmp	r6, r3
 8008f5e:	460d      	mov	r5, r1
 8008f60:	da0f      	bge.n	8008f82 <scalbn+0x4a>
 8008f62:	a329      	add	r3, pc, #164	; (adr r3, 8009008 <scalbn+0xd0>)
 8008f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f68:	f7f7 fab6 	bl	80004d8 <__aeabi_dmul>
 8008f6c:	e006      	b.n	8008f7c <scalbn+0x44>
 8008f6e:	f240 77ff 	movw	r7, #2047	; 0x7ff
 8008f72:	42ba      	cmp	r2, r7
 8008f74:	d109      	bne.n	8008f8a <scalbn+0x52>
 8008f76:	4602      	mov	r2, r0
 8008f78:	f7f7 f8f8 	bl	800016c <__adddf3>
 8008f7c:	4604      	mov	r4, r0
 8008f7e:	460d      	mov	r5, r1
 8008f80:	e023      	b.n	8008fca <scalbn+0x92>
 8008f82:	460b      	mov	r3, r1
 8008f84:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8008f88:	3a36      	subs	r2, #54	; 0x36
 8008f8a:	f24c 3150 	movw	r1, #50000	; 0xc350
 8008f8e:	428e      	cmp	r6, r1
 8008f90:	dd0e      	ble.n	8008fb0 <scalbn+0x78>
 8008f92:	a31f      	add	r3, pc, #124	; (adr r3, 8009010 <scalbn+0xd8>)
 8008f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f98:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8008f9c:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 8008fa0:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 8008fa4:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 8008fa8:	481d      	ldr	r0, [pc, #116]	; (8009020 <scalbn+0xe8>)
 8008faa:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 8008fae:	e7db      	b.n	8008f68 <scalbn+0x30>
 8008fb0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8008fb4:	4432      	add	r2, r6
 8008fb6:	428a      	cmp	r2, r1
 8008fb8:	dceb      	bgt.n	8008f92 <scalbn+0x5a>
 8008fba:	2a00      	cmp	r2, #0
 8008fbc:	dd08      	ble.n	8008fd0 <scalbn+0x98>
 8008fbe:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008fc2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008fc6:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008fca:	4620      	mov	r0, r4
 8008fcc:	4629      	mov	r1, r5
 8008fce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008fd0:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8008fd4:	da0c      	bge.n	8008ff0 <scalbn+0xb8>
 8008fd6:	a30c      	add	r3, pc, #48	; (adr r3, 8009008 <scalbn+0xd0>)
 8008fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fdc:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8008fe0:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 8008fe4:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 8008fe8:	480e      	ldr	r0, [pc, #56]	; (8009024 <scalbn+0xec>)
 8008fea:	f041 011f 	orr.w	r1, r1, #31
 8008fee:	e7bb      	b.n	8008f68 <scalbn+0x30>
 8008ff0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008ff4:	3236      	adds	r2, #54	; 0x36
 8008ff6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008ffa:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008ffe:	4620      	mov	r0, r4
 8009000:	4629      	mov	r1, r5
 8009002:	2200      	movs	r2, #0
 8009004:	4b08      	ldr	r3, [pc, #32]	; (8009028 <scalbn+0xf0>)
 8009006:	e7af      	b.n	8008f68 <scalbn+0x30>
 8009008:	c2f8f359 	.word	0xc2f8f359
 800900c:	01a56e1f 	.word	0x01a56e1f
 8009010:	8800759c 	.word	0x8800759c
 8009014:	7e37e43c 	.word	0x7e37e43c
 8009018:	43500000 	.word	0x43500000
 800901c:	ffff3cb0 	.word	0xffff3cb0
 8009020:	8800759c 	.word	0x8800759c
 8009024:	c2f8f359 	.word	0xc2f8f359
 8009028:	3c900000 	.word	0x3c900000

0800902c <with_errno>:
 800902c:	b570      	push	{r4, r5, r6, lr}
 800902e:	4604      	mov	r4, r0
 8009030:	460d      	mov	r5, r1
 8009032:	4616      	mov	r6, r2
 8009034:	f7fc fed6 	bl	8005de4 <__errno>
 8009038:	4629      	mov	r1, r5
 800903a:	6006      	str	r6, [r0, #0]
 800903c:	4620      	mov	r0, r4
 800903e:	bd70      	pop	{r4, r5, r6, pc}

08009040 <xflow>:
 8009040:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009042:	4615      	mov	r5, r2
 8009044:	461c      	mov	r4, r3
 8009046:	b180      	cbz	r0, 800906a <xflow+0x2a>
 8009048:	4610      	mov	r0, r2
 800904a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800904e:	e9cd 0100 	strd	r0, r1, [sp]
 8009052:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009056:	4628      	mov	r0, r5
 8009058:	4621      	mov	r1, r4
 800905a:	f7f7 fa3d 	bl	80004d8 <__aeabi_dmul>
 800905e:	2222      	movs	r2, #34	; 0x22
 8009060:	b003      	add	sp, #12
 8009062:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009066:	f7ff bfe1 	b.w	800902c <with_errno>
 800906a:	4610      	mov	r0, r2
 800906c:	4619      	mov	r1, r3
 800906e:	e7ee      	b.n	800904e <xflow+0xe>

08009070 <__math_uflow>:
 8009070:	2200      	movs	r2, #0
 8009072:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009076:	f7ff bfe3 	b.w	8009040 <xflow>

0800907a <__math_oflow>:
 800907a:	2200      	movs	r2, #0
 800907c:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8009080:	f7ff bfde 	b.w	8009040 <xflow>

08009084 <_init>:
 8009084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009086:	bf00      	nop
 8009088:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800908a:	bc08      	pop	{r3}
 800908c:	469e      	mov	lr, r3
 800908e:	4770      	bx	lr

08009090 <_fini>:
 8009090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009092:	bf00      	nop
 8009094:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009096:	bc08      	pop	{r3}
 8009098:	469e      	mov	lr, r3
 800909a:	4770      	bx	lr
