{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 08 16:30:26 2015 " "Info: Processing started: Thu Oct 08 16:30:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off scomp -c scomp --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off scomp -c scomp --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "scomp.vhd" "" { Text "E:/Lab_7_SCOMP/scomp.vhd" 11 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK memory altsyncram:MEMORY\|altsyncram_6dt3:auto_generated\|ram_block1a4~porta_we_reg register AC\[11\] 62.99 MHz 15.876 ns Internal " "Info: Clock \"CLOCK\" has Internal fmax of 62.99 MHz between source memory \"altsyncram:MEMORY\|altsyncram_6dt3:auto_generated\|ram_block1a4~porta_we_reg\" and destination register \"AC\[11\]\" (period= 15.876 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.699 ns + Longest memory register " "Info: + Longest memory to register delay is 7.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:MEMORY\|altsyncram_6dt3:auto_generated\|ram_block1a4~porta_we_reg 1 MEM M4K_X26_Y28 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y28; Fanout = 4; MEM Node = 'altsyncram:MEMORY\|altsyncram_6dt3:auto_generated\|ram_block1a4~porta_we_reg'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_6dt3.tdf" "" { Text "E:/Lab_7_SCOMP/db/altsyncram_6dt3.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns altsyncram:MEMORY\|altsyncram_6dt3:auto_generated\|q_a\[7\] 2 MEM M4K_X26_Y28 5 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y28; Fanout = 5; MEM Node = 'altsyncram:MEMORY\|altsyncram_6dt3:auto_generated\|q_a\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a4~porta_we_reg altsyncram:MEMORY|altsyncram_6dt3:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_6dt3.tdf" "" { Text "E:/Lab_7_SCOMP/db/altsyncram_6dt3.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.150 ns) 4.113 ns Add1~41 3 COMB LCCOMB_X27_Y26_N24 1 " "Info: 3: + IC(0.970 ns) + CELL(0.150 ns) = 4.113 ns; Loc. = LCCOMB_X27_Y26_N24; Fanout = 1; COMB Node = 'Add1~41'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.120 ns" { altsyncram:MEMORY|altsyncram_6dt3:auto_generated|q_a[7] Add1~41 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.150 ns) 4.928 ns Add1~42 4 COMB LCCOMB_X29_Y26_N6 2 " "Info: 4: + IC(0.665 ns) + CELL(0.150 ns) = 4.928 ns; Loc. = LCCOMB_X29_Y26_N6; Fanout = 2; COMB Node = 'Add1~42'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add1~41 Add1~42 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.414 ns) 6.095 ns Add1~44 5 COMB LCCOMB_X28_Y25_N0 2 " "Info: 5: + IC(0.753 ns) + CELL(0.414 ns) = 6.095 ns; Loc. = LCCOMB_X28_Y25_N0; Fanout = 2; COMB Node = 'Add1~44'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { Add1~42 Add1~44 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.166 ns Add1~49 6 COMB LCCOMB_X28_Y25_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 6.166 ns; Loc. = LCCOMB_X28_Y25_N2; Fanout = 2; COMB Node = 'Add1~49'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~44 Add1~49 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.237 ns Add1~54 7 COMB LCCOMB_X28_Y25_N4 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 6.237 ns; Loc. = LCCOMB_X28_Y25_N4; Fanout = 2; COMB Node = 'Add1~54'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~49 Add1~54 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.308 ns Add1~59 8 COMB LCCOMB_X28_Y25_N6 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 6.308 ns; Loc. = LCCOMB_X28_Y25_N6; Fanout = 2; COMB Node = 'Add1~59'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~54 Add1~59 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.718 ns Add1~63 9 COMB LCCOMB_X28_Y25_N8 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 6.718 ns; Loc. = LCCOMB_X28_Y25_N8; Fanout = 1; COMB Node = 'Add1~63'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add1~59 Add1~63 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.150 ns) 7.615 ns Selector15~2 10 COMB LCCOMB_X29_Y27_N4 1 " "Info: 10: + IC(0.747 ns) + CELL(0.150 ns) = 7.615 ns; Loc. = LCCOMB_X29_Y27_N4; Fanout = 1; COMB Node = 'Selector15~2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { Add1~63 Selector15~2 } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_7_SCOMP/scomp.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.699 ns AC\[11\] 11 REG LCFF_X29_Y27_N5 6 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 7.699 ns; Loc. = LCFF_X29_Y27_N5; Fanout = 6; REG Node = 'AC\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector15~2 AC[11] } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_7_SCOMP/scomp.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.564 ns ( 59.28 % ) " "Info: Total cell delay = 4.564 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.135 ns ( 40.72 % ) " "Info: Total interconnect delay = 3.135 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.699 ns" { altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a4~porta_we_reg altsyncram:MEMORY|altsyncram_6dt3:auto_generated|q_a[7] Add1~41 Add1~42 Add1~44 Add1~49 Add1~54 Add1~59 Add1~63 Selector15~2 AC[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "7.699 ns" { altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a4~porta_we_reg {} altsyncram:MEMORY|altsyncram_6dt3:auto_generated|q_a[7] {} Add1~41 {} Add1~42 {} Add1~44 {} Add1~49 {} Add1~54 {} Add1~59 {} Add1~63 {} Selector15~2 {} AC[11] {} } { 0.000ns 0.000ns 0.970ns 0.665ns 0.753ns 0.000ns 0.000ns 0.000ns 0.000ns 0.747ns 0.000ns } { 0.000ns 2.993ns 0.150ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.066 ns - Smallest " "Info: - Smallest clock skew is -0.066 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.656 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 2.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_7_SCOMP/scomp.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 135 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 135; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_7_SCOMP/scomp.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.537 ns) 2.656 ns AC\[11\] 3 REG LCFF_X29_Y27_N5 6 " "Info: 3: + IC(1.002 ns) + CELL(0.537 ns) = 2.656 ns; Loc. = LCFF_X29_Y27_N5; Fanout = 6; REG Node = 'AC\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { CLOCK~clkctrl AC[11] } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_7_SCOMP/scomp.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.83 % ) " "Info: Total cell delay = 1.536 ns ( 57.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.120 ns ( 42.17 % ) " "Info: Total interconnect delay = 1.120 ns ( 42.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { CLOCK CLOCK~clkctrl AC[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} AC[11] {} } { 0.000ns 0.000ns 0.118ns 1.002ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.722 ns - Longest memory " "Info: - Longest clock path from clock \"CLOCK\" to source memory is 2.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_7_SCOMP/scomp.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 135 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 135; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_7_SCOMP/scomp.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.944 ns) + CELL(0.661 ns) 2.722 ns altsyncram:MEMORY\|altsyncram_6dt3:auto_generated\|ram_block1a4~porta_we_reg 3 MEM M4K_X26_Y28 4 " "Info: 3: + IC(0.944 ns) + CELL(0.661 ns) = 2.722 ns; Loc. = M4K_X26_Y28; Fanout = 4; MEM Node = 'altsyncram:MEMORY\|altsyncram_6dt3:auto_generated\|ram_block1a4~porta_we_reg'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { CLOCK~clkctrl altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_6dt3.tdf" "" { Text "E:/Lab_7_SCOMP/db/altsyncram_6dt3.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.98 % ) " "Info: Total cell delay = 1.660 ns ( 60.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.062 ns ( 39.02 % ) " "Info: Total interconnect delay = 1.062 ns ( 39.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { CLOCK CLOCK~clkctrl altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.722 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a4~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.944ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { CLOCK CLOCK~clkctrl AC[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} AC[11] {} } { 0.000ns 0.000ns 0.118ns 1.002ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { CLOCK CLOCK~clkctrl altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.722 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a4~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.944ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_6dt3.tdf" "" { Text "E:/Lab_7_SCOMP/db/altsyncram_6dt3.tdf" 120 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "scomp.vhd" "" { Text "E:/Lab_7_SCOMP/scomp.vhd" 95 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_6dt3.tdf" "" { Text "E:/Lab_7_SCOMP/db/altsyncram_6dt3.tdf" 120 2 0 } } { "scomp.vhd" "" { Text "E:/Lab_7_SCOMP/scomp.vhd" 95 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.699 ns" { altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a4~porta_we_reg altsyncram:MEMORY|altsyncram_6dt3:auto_generated|q_a[7] Add1~41 Add1~42 Add1~44 Add1~49 Add1~54 Add1~59 Add1~63 Selector15~2 AC[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "7.699 ns" { altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a4~porta_we_reg {} altsyncram:MEMORY|altsyncram_6dt3:auto_generated|q_a[7] {} Add1~41 {} Add1~42 {} Add1~44 {} Add1~49 {} Add1~54 {} Add1~59 {} Add1~63 {} Selector15~2 {} AC[11] {} } { 0.000ns 0.000ns 0.970ns 0.665ns 0.753ns 0.000ns 0.000ns 0.000ns 0.000ns 0.747ns 0.000ns } { 0.000ns 2.993ns 0.150ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { CLOCK CLOCK~clkctrl AC[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} AC[11] {} } { 0.000ns 0.000ns 0.118ns 1.002ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { CLOCK CLOCK~clkctrl altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.722 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a4~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.944ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "AC\[5\] RESETN CLOCK 3.808 ns register " "Info: tsu for register \"AC\[5\]\" (data pin = \"RESETN\", clock pin = \"CLOCK\") is 3.808 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.510 ns + Longest pin register " "Info: + Longest pin to register delay is 6.510 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RESETN 1 PIN PIN_P1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 5; PIN Node = 'RESETN'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESETN } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_7_SCOMP/scomp.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.980 ns) + CELL(0.275 ns) 3.254 ns AC\[3\]~1 2 COMB LCCOMB_X28_Y27_N10 1 " "Info: 2: + IC(1.980 ns) + CELL(0.275 ns) = 3.254 ns; Loc. = LCCOMB_X28_Y27_N10; Fanout = 1; COMB Node = 'AC\[3\]~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.255 ns" { RESETN AC[3]~1 } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_7_SCOMP/scomp.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.437 ns) 4.385 ns AC\[3\]~3 3 COMB LCCOMB_X28_Y27_N22 16 " "Info: 3: + IC(0.694 ns) + CELL(0.437 ns) = 4.385 ns; Loc. = LCCOMB_X28_Y27_N22; Fanout = 16; COMB Node = 'AC\[3\]~3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.131 ns" { AC[3]~1 AC[3]~3 } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_7_SCOMP/scomp.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.465 ns) + CELL(0.660 ns) 6.510 ns AC\[5\] 4 REG LCFF_X29_Y26_N25 6 " "Info: 4: + IC(1.465 ns) + CELL(0.660 ns) = 6.510 ns; Loc. = LCFF_X29_Y26_N25; Fanout = 6; REG Node = 'AC\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.125 ns" { AC[3]~3 AC[5] } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_7_SCOMP/scomp.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.371 ns ( 36.42 % ) " "Info: Total cell delay = 2.371 ns ( 36.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.139 ns ( 63.58 % ) " "Info: Total interconnect delay = 4.139 ns ( 63.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.510 ns" { RESETN AC[3]~1 AC[3]~3 AC[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.510 ns" { RESETN {} RESETN~combout {} AC[3]~1 {} AC[3]~3 {} AC[5] {} } { 0.000ns 0.000ns 1.980ns 0.694ns 1.465ns } { 0.000ns 0.999ns 0.275ns 0.437ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "scomp.vhd" "" { Text "E:/Lab_7_SCOMP/scomp.vhd" 95 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.666 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to destination register is 2.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_7_SCOMP/scomp.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 135 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 135; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_7_SCOMP/scomp.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 2.666 ns AC\[5\] 3 REG LCFF_X29_Y26_N25 6 " "Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X29_Y26_N25; Fanout = 6; REG Node = 'AC\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { CLOCK~clkctrl AC[5] } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_7_SCOMP/scomp.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.61 % ) " "Info: Total cell delay = 1.536 ns ( 57.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 42.39 % ) " "Info: Total interconnect delay = 1.130 ns ( 42.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { CLOCK CLOCK~clkctrl AC[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} AC[5] {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.510 ns" { RESETN AC[3]~1 AC[3]~3 AC[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.510 ns" { RESETN {} RESETN~combout {} AC[3]~1 {} AC[3]~3 {} AC[5] {} } { 0.000ns 0.000ns 1.980ns 0.694ns 1.465ns } { 0.000ns 0.999ns 0.275ns 0.437ns 0.660ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { CLOCK CLOCK~clkctrl AC[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} AC[5] {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK MDR_OUT\[2\] altsyncram:MEMORY\|altsyncram_6dt3:auto_generated\|ram_block1a0~porta_we_reg 11.105 ns memory " "Info: tco from clock \"CLOCK\" to destination pin \"MDR_OUT\[2\]\" through memory \"altsyncram:MEMORY\|altsyncram_6dt3:auto_generated\|ram_block1a0~porta_we_reg\" is 11.105 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.722 ns + Longest memory " "Info: + Longest clock path from clock \"CLOCK\" to source memory is 2.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_7_SCOMP/scomp.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 135 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 135; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_7_SCOMP/scomp.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.944 ns) + CELL(0.661 ns) 2.722 ns altsyncram:MEMORY\|altsyncram_6dt3:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X26_Y26 4 " "Info: 3: + IC(0.944 ns) + CELL(0.661 ns) = 2.722 ns; Loc. = M4K_X26_Y26; Fanout = 4; MEM Node = 'altsyncram:MEMORY\|altsyncram_6dt3:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { CLOCK~clkctrl altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_6dt3.tdf" "" { Text "E:/Lab_7_SCOMP/db/altsyncram_6dt3.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.98 % ) " "Info: Total cell delay = 1.660 ns ( 60.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.062 ns ( 39.02 % ) " "Info: Total interconnect delay = 1.062 ns ( 39.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { CLOCK CLOCK~clkctrl altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.722 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.944ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_6dt3.tdf" "" { Text "E:/Lab_7_SCOMP/db/altsyncram_6dt3.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.174 ns + Longest memory pin " "Info: + Longest memory to pin delay is 8.174 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:MEMORY\|altsyncram_6dt3:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X26_Y26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y26; Fanout = 4; MEM Node = 'altsyncram:MEMORY\|altsyncram_6dt3:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_6dt3.tdf" "" { Text "E:/Lab_7_SCOMP/db/altsyncram_6dt3.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns altsyncram:MEMORY\|altsyncram_6dt3:auto_generated\|q_a\[2\] 2 MEM M4K_X26_Y26 5 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y26; Fanout = 5; MEM Node = 'altsyncram:MEMORY\|altsyncram_6dt3:auto_generated\|q_a\[2\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a0~porta_we_reg altsyncram:MEMORY|altsyncram_6dt3:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_6dt3.tdf" "" { Text "E:/Lab_7_SCOMP/db/altsyncram_6dt3.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.383 ns) + CELL(2.798 ns) 8.174 ns MDR_OUT\[2\] 3 PIN PIN_B17 0 " "Info: 3: + IC(2.383 ns) + CELL(2.798 ns) = 8.174 ns; Loc. = PIN_B17; Fanout = 0; PIN Node = 'MDR_OUT\[2\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.181 ns" { altsyncram:MEMORY|altsyncram_6dt3:auto_generated|q_a[2] MDR_OUT[2] } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_7_SCOMP/scomp.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.791 ns ( 70.85 % ) " "Info: Total cell delay = 5.791 ns ( 70.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.383 ns ( 29.15 % ) " "Info: Total interconnect delay = 2.383 ns ( 29.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.174 ns" { altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a0~porta_we_reg altsyncram:MEMORY|altsyncram_6dt3:auto_generated|q_a[2] MDR_OUT[2] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.174 ns" { altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a0~porta_we_reg {} altsyncram:MEMORY|altsyncram_6dt3:auto_generated|q_a[2] {} MDR_OUT[2] {} } { 0.000ns 0.000ns 2.383ns } { 0.000ns 2.993ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { CLOCK CLOCK~clkctrl altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.722 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.944ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.174 ns" { altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a0~porta_we_reg altsyncram:MEMORY|altsyncram_6dt3:auto_generated|q_a[2] MDR_OUT[2] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.174 ns" { altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a0~porta_we_reg {} altsyncram:MEMORY|altsyncram_6dt3:auto_generated|q_a[2] {} MDR_OUT[2] {} } { 0.000ns 0.000ns 2.383ns } { 0.000ns 2.993ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "MW RESETN CLOCK -0.656 ns register " "Info: th for register \"MW\" (data pin = \"RESETN\", clock pin = \"CLOCK\") is -0.656 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.652 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 2.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_7_SCOMP/scomp.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 135 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 135; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_7_SCOMP/scomp.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 2.652 ns MW 3 REG LCFF_X25_Y27_N17 5 " "Info: 3: + IC(0.998 ns) + CELL(0.537 ns) = 2.652 ns; Loc. = LCFF_X25_Y27_N17; Fanout = 5; REG Node = 'MW'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { CLOCK~clkctrl MW } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_7_SCOMP/scomp.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.92 % ) " "Info: Total cell delay = 1.536 ns ( 57.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.116 ns ( 42.08 % ) " "Info: Total interconnect delay = 1.116 ns ( 42.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { CLOCK CLOCK~clkctrl MW } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} MW {} } { 0.000ns 0.000ns 0.118ns 0.998ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "scomp.vhd" "" { Text "E:/Lab_7_SCOMP/scomp.vhd" 51 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.574 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.574 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RESETN 1 PIN PIN_P1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 5; PIN Node = 'RESETN'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESETN } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_7_SCOMP/scomp.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.915 ns) + CELL(0.660 ns) 3.574 ns MW 2 REG LCFF_X25_Y27_N17 5 " "Info: 2: + IC(1.915 ns) + CELL(0.660 ns) = 3.574 ns; Loc. = LCFF_X25_Y27_N17; Fanout = 5; REG Node = 'MW'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.575 ns" { RESETN MW } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_7_SCOMP/scomp.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 46.42 % ) " "Info: Total cell delay = 1.659 ns ( 46.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.915 ns ( 53.58 % ) " "Info: Total interconnect delay = 1.915 ns ( 53.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.574 ns" { RESETN MW } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.574 ns" { RESETN {} RESETN~combout {} MW {} } { 0.000ns 0.000ns 1.915ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { CLOCK CLOCK~clkctrl MW } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} MW {} } { 0.000ns 0.000ns 0.118ns 0.998ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.574 ns" { RESETN MW } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.574 ns" { RESETN {} RESETN~combout {} MW {} } { 0.000ns 0.000ns 1.915ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 08 16:30:28 2015 " "Info: Processing ended: Thu Oct 08 16:30:28 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
