{"Youngsoo Shin": [0.9997629821300507, ["Pulse width allocation with clock skew scheduling for optimizing pulsed latch-based sequential circuits", ["Hyein Lee", "Seungwhun Paik", "Youngsoo Shin"], "https://doi.org/10.1109/ICCAD.2008.4681578", 6, "iccad", 2008]], "Taewhan Kim": [1, ["Simultaneous control of power/ground current, wakeup time and transistor overhead in power gated circuits", ["Yongho Lee", "Deog-Kyoon Jeong", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2008.4681569", 4, "iccad", 2008], ["Clock buffer polarity assignment combined with clock tree generation for power/ground noise minimization", ["Yesin Ryu", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2008.4681608", 4, "iccad", 2008]], "Yung-Chung Chang": [0.8654912859201431, ["Constraint graph-based macro placement for modern mixed-size circuit designs", ["Hsin-Chen Chen", "Yi-Lin Chuang", "Yao-Wen Chang", "Yung-Chung Chang"], "https://doi.org/10.1109/ICCAD.2008.4681577", 6, "iccad", 2008]], "Naehyuck Chang": [0.999998927116394, ["System-level power estimation using an on-chip bus performance monitoring unit", ["Youngjin Cho", "Younghyun Kim", "Sangyoung Park", "Naehyuck Chang"], "https://doi.org/10.1109/ICCAD.2008.4681566", 6, "iccad", 2008]]}