// Seed: 511928151
module module_0;
endmodule
module module_1 #(
    parameter id_4 = 32'd68
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5
);
  output wire id_5;
  input wire _id_4;
  inout logic [7:0] id_3;
  input wire id_2;
  output wire id_1;
  always id_3[id_4] = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout reg id_2;
  output logic [7:0] id_1;
  always id_2 = 1;
  assign id_1[1] = id_2;
  or primCall (id_1, id_2, id_3, id_5);
  always disable id_5;
  module_0 modCall_1 ();
endmodule
