
*** Running vivado
    with args -log Zynq_Example_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Zynq_Example_wrapper.tcl -notrace



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Sep 26 16:08:19 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source Zynq_Example_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top Zynq_Example_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/OneDrive/Documents/GitHub/Zynq_Tutorial/Zynq_Tutorial.gen/sources_1/bd/Zynq_Example/ip/Zynq_Example_axi_bram_ctrl_0_0/Zynq_Example_axi_bram_ctrl_0_0.dcp' for cell 'Zynq_Example_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/OneDrive/Documents/GitHub/Zynq_Tutorial/Zynq_Tutorial.gen/sources_1/bd/Zynq_Example/ip/Zynq_Example_axi_gpio_0_0/Zynq_Example_axi_gpio_0_0.dcp' for cell 'Zynq_Example_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/OneDrive/Documents/GitHub/Zynq_Tutorial/Zynq_Tutorial.gen/sources_1/bd/Zynq_Example/ip/Zynq_Example_blk_mem_gen_0_0/Zynq_Example_blk_mem_gen_0_0.dcp' for cell 'Zynq_Example_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/OneDrive/Documents/GitHub/Zynq_Tutorial/Zynq_Tutorial.gen/sources_1/bd/Zynq_Example/ip/Zynq_Example_proc_sys_reset_0_0/Zynq_Example_proc_sys_reset_0_0.dcp' for cell 'Zynq_Example_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/OneDrive/Documents/GitHub/Zynq_Tutorial/Zynq_Tutorial.gen/sources_1/bd/Zynq_Example/ip/Zynq_Example_processing_system7_0_0/Zynq_Example_processing_system7_0_0.dcp' for cell 'Zynq_Example_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/OneDrive/Documents/GitHub/Zynq_Tutorial/Zynq_Tutorial.gen/sources_1/bd/Zynq_Example/ip/Zynq_Example_xbar_0/Zynq_Example_xbar_0.dcp' for cell 'Zynq_Example_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/OneDrive/Documents/GitHub/Zynq_Tutorial/Zynq_Tutorial.gen/sources_1/bd/Zynq_Example/ip/Zynq_Example_auto_pc_0/Zynq_Example_auto_pc_0.dcp' for cell 'Zynq_Example_i/axi_interconnect_0/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/OneDrive/Documents/GitHub/Zynq_Tutorial/Zynq_Tutorial.gen/sources_1/bd/Zynq_Example/ip/Zynq_Example_auto_pc_1/Zynq_Example_auto_pc_1.dcp' for cell 'Zynq_Example_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1148.484 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/andre/OneDrive/Documents/GitHub/Zynq_Tutorial/Zynq_Tutorial.gen/sources_1/bd/Zynq_Example/ip/Zynq_Example_processing_system7_0_0/Zynq_Example_processing_system7_0_0.xdc] for cell 'Zynq_Example_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/andre/OneDrive/Documents/GitHub/Zynq_Tutorial/Zynq_Tutorial.gen/sources_1/bd/Zynq_Example/ip/Zynq_Example_processing_system7_0_0/Zynq_Example_processing_system7_0_0.xdc] for cell 'Zynq_Example_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/andre/OneDrive/Documents/GitHub/Zynq_Tutorial/Zynq_Tutorial.gen/sources_1/bd/Zynq_Example/ip/Zynq_Example_proc_sys_reset_0_0/Zynq_Example_proc_sys_reset_0_0_board.xdc] for cell 'Zynq_Example_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/andre/OneDrive/Documents/GitHub/Zynq_Tutorial/Zynq_Tutorial.gen/sources_1/bd/Zynq_Example/ip/Zynq_Example_proc_sys_reset_0_0/Zynq_Example_proc_sys_reset_0_0_board.xdc] for cell 'Zynq_Example_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/andre/OneDrive/Documents/GitHub/Zynq_Tutorial/Zynq_Tutorial.gen/sources_1/bd/Zynq_Example/ip/Zynq_Example_proc_sys_reset_0_0/Zynq_Example_proc_sys_reset_0_0.xdc] for cell 'Zynq_Example_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/andre/OneDrive/Documents/GitHub/Zynq_Tutorial/Zynq_Tutorial.gen/sources_1/bd/Zynq_Example/ip/Zynq_Example_proc_sys_reset_0_0/Zynq_Example_proc_sys_reset_0_0.xdc] for cell 'Zynq_Example_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/andre/OneDrive/Documents/GitHub/Zynq_Tutorial/Zynq_Tutorial.gen/sources_1/bd/Zynq_Example/ip/Zynq_Example_axi_gpio_0_0/Zynq_Example_axi_gpio_0_0_board.xdc] for cell 'Zynq_Example_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/andre/OneDrive/Documents/GitHub/Zynq_Tutorial/Zynq_Tutorial.gen/sources_1/bd/Zynq_Example/ip/Zynq_Example_axi_gpio_0_0/Zynq_Example_axi_gpio_0_0_board.xdc] for cell 'Zynq_Example_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/andre/OneDrive/Documents/GitHub/Zynq_Tutorial/Zynq_Tutorial.gen/sources_1/bd/Zynq_Example/ip/Zynq_Example_axi_gpio_0_0/Zynq_Example_axi_gpio_0_0.xdc] for cell 'Zynq_Example_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/andre/OneDrive/Documents/GitHub/Zynq_Tutorial/Zynq_Tutorial.gen/sources_1/bd/Zynq_Example/ip/Zynq_Example_axi_gpio_0_0/Zynq_Example_axi_gpio_0_0.xdc] for cell 'Zynq_Example_i/axi_gpio_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'Zynq_Example_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1296.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1296.688 ; gain = 608.664
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.527 . Memory (MB): peak = 1327.422 ; gain = 30.734

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 23246f6ec

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1872.395 ; gain = 544.973

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 23246f6ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2250.645 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 23246f6ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2250.645 ; gain = 0.000
Phase 1 Initialization | Checksum: 23246f6ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2250.645 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 23246f6ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2250.645 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 23246f6ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2250.645 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 23246f6ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2250.645 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 15 inverters resulting in an inversion of 122 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1540404fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 2250.645 ; gain = 0.000
Retarget | Checksum: 1540404fb
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 48 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
Phase 4 Constant propagation | Checksum: 18760c461

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 2250.645 ; gain = 0.000
Constant propagation | Checksum: 18760c461
INFO: [Opt 31-389] Phase Constant propagation created 35 cells and removed 104 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 139b68c52

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.206 . Memory (MB): peak = 2250.645 ; gain = 0.000
Sweep | Checksum: 139b68c52
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 231 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 139b68c52

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.232 . Memory (MB): peak = 2250.645 ; gain = 0.000
BUFG optimization | Checksum: 139b68c52
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 139b68c52

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.236 . Memory (MB): peak = 2250.645 ; gain = 0.000
Shift Register Optimization | Checksum: 139b68c52
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 11e7c6d25

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.246 . Memory (MB): peak = 2250.645 ; gain = 0.000
Post Processing Netlist | Checksum: 11e7c6d25
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b16194b9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.307 . Memory (MB): peak = 2250.645 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2250.645 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b16194b9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.310 . Memory (MB): peak = 2250.645 ; gain = 0.000
Phase 9 Finalization | Checksum: 1b16194b9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.311 . Memory (MB): peak = 2250.645 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              48  |                                              2  |
|  Constant propagation         |              35  |             104  |                                              0  |
|  Sweep                        |               4  |             231  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b16194b9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.312 . Memory (MB): peak = 2250.645 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1b16194b9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2317.805 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1b16194b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.582 . Memory (MB): peak = 2317.805 ; gain = 67.160

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b16194b9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2317.805 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2317.805 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1b16194b9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2317.805 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2317.805 ; gain = 1021.117
INFO: [Vivado 12-24828] Executing command : report_drc -file Zynq_Example_wrapper_drc_opted.rpt -pb Zynq_Example_wrapper_drc_opted.pb -rpx Zynq_Example_wrapper_drc_opted.rpx
Command: report_drc -file Zynq_Example_wrapper_drc_opted.rpt -pb Zynq_Example_wrapper_drc_opted.pb -rpx Zynq_Example_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/andre/OneDrive/Documents/GitHub/Zynq_Tutorial/Zynq_Tutorial.runs/impl_1/Zynq_Example_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2317.805 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2317.805 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2317.805 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2317.805 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2317.805 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2317.805 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2317.805 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/andre/OneDrive/Documents/GitHub/Zynq_Tutorial/Zynq_Tutorial.runs/impl_1/Zynq_Example_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2317.805 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c489c16f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2317.805 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2317.805 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18ce01902

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.321 . Memory (MB): peak = 2317.805 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: da068e1d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.568 . Memory (MB): peak = 2317.805 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: da068e1d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.571 . Memory (MB): peak = 2317.805 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: da068e1d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.576 . Memory (MB): peak = 2317.805 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: deff7948

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.649 . Memory (MB): peak = 2317.805 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: d1861401

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.712 . Memory (MB): peak = 2317.805 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: d1861401

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.716 . Memory (MB): peak = 2317.805 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: f5c5577d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2317.805 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 45 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 0, total 1, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 21 nets or LUTs. Breaked 1 LUT, combined 20 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2317.805 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |             20  |                    21  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |             20  |                    21  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: efb67a43

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2317.805 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 114c852a0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2317.805 ; gain = 0.000
Phase 2 Global Placement | Checksum: 114c852a0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2317.805 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11f1c90bc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2317.805 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ab798d67

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2317.805 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13978566c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2317.805 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13fd4ddc4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2317.805 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 70d14835

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2317.805 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 7065c6fa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2317.805 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 74fd83a2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2317.805 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 74fd83a2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2317.805 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: cbfd8280

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.243 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1946627c6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2317.805 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 164561d6f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 2317.805 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: cbfd8280

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2317.805 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.243. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: ea28799a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2317.805 ; gain = 0.000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2317.805 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: ea28799a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2317.805 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ea28799a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2317.805 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: ea28799a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2317.805 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: ea28799a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2317.805 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2317.805 ; gain = 0.000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2317.805 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 182c2471d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2317.805 ; gain = 0.000
Ending Placer Task | Checksum: 1101817a8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2317.805 ; gain = 0.000
87 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Zynq_Example_wrapper_utilization_placed.rpt -pb Zynq_Example_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file Zynq_Example_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2317.805 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_io -file Zynq_Example_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2317.805 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2317.805 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.103 . Memory (MB): peak = 2317.805 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2317.805 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2317.805 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2317.805 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2317.805 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.132 . Memory (MB): peak = 2317.805 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/andre/OneDrive/Documents/GitHub/Zynq_Tutorial/Zynq_Tutorial.runs/impl_1/Zynq_Example_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 2317.805 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.243 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2317.805 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 2323.707 ; gain = 5.902
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2323.707 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2323.707 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2323.707 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2323.707 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 2323.707 ; gain = 5.902
INFO: [Common 17-1381] The checkpoint 'C:/Users/andre/OneDrive/Documents/GitHub/Zynq_Tutorial/Zynq_Tutorial.runs/impl_1/Zynq_Example_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e75bb14 ConstDB: 0 ShapeSum: eba8e9a4 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: b95ae5e1 | NumContArr: 3b3238e4 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 279df13ff

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2431.367 ; gain = 107.660

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 279df13ff

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2431.367 ; gain = 107.660

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 279df13ff

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2431.367 ; gain = 107.660
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 229793ae0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2504.605 ; gain = 180.898
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.321  | TNS=0.000  | WHS=-0.300 | THS=-37.114|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2614
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2614
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 254748654

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2513.141 ; gain = 189.434

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 254748654

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2513.141 ; gain = 189.434

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 237e76ca0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2513.141 ; gain = 189.434
Phase 4 Initial Routing | Checksum: 237e76ca0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2513.141 ; gain = 189.434

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 404
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.229  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 192b557fb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2513.141 ; gain = 189.434
Phase 5 Rip-up And Reroute | Checksum: 192b557fb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2513.141 ; gain = 189.434

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d400258f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2513.141 ; gain = 189.434
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.265  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 1d400258f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2513.141 ; gain = 189.434

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1d400258f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2513.141 ; gain = 189.434
Phase 6 Delay and Skew Optimization | Checksum: 1d400258f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2513.141 ; gain = 189.434

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.265  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 195e82750

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2513.141 ; gain = 189.434
Phase 7 Post Hold Fix | Checksum: 195e82750

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2513.141 ; gain = 189.434

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.390908 %
  Global Horizontal Routing Utilization  = 0.566599 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 195e82750

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2513.141 ; gain = 189.434

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 195e82750

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2513.141 ; gain = 189.434

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2422131b5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2513.141 ; gain = 189.434

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2422131b5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2513.141 ; gain = 189.434

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.265  | TNS=0.000  | WHS=0.039  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2422131b5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2513.141 ; gain = 189.434
Total Elapsed time in route_design: 13.907 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1d4e252ee

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2513.141 ; gain = 189.434
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1d4e252ee

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2513.141 ; gain = 189.434

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2513.141 ; gain = 189.434
INFO: [Vivado 12-24828] Executing command : report_drc -file Zynq_Example_wrapper_drc_routed.rpt -pb Zynq_Example_wrapper_drc_routed.pb -rpx Zynq_Example_wrapper_drc_routed.rpx
Command: report_drc -file Zynq_Example_wrapper_drc_routed.rpt -pb Zynq_Example_wrapper_drc_routed.pb -rpx Zynq_Example_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/andre/OneDrive/Documents/GitHub/Zynq_Tutorial/Zynq_Tutorial.runs/impl_1/Zynq_Example_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file Zynq_Example_wrapper_methodology_drc_routed.rpt -pb Zynq_Example_wrapper_methodology_drc_routed.pb -rpx Zynq_Example_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Zynq_Example_wrapper_methodology_drc_routed.rpt -pb Zynq_Example_wrapper_methodology_drc_routed.pb -rpx Zynq_Example_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/andre/OneDrive/Documents/GitHub/Zynq_Tutorial/Zynq_Tutorial.runs/impl_1/Zynq_Example_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file Zynq_Example_wrapper_timing_summary_routed.rpt -pb Zynq_Example_wrapper_timing_summary_routed.pb -rpx Zynq_Example_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file Zynq_Example_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file Zynq_Example_wrapper_route_status.rpt -pb Zynq_Example_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file Zynq_Example_wrapper_power_routed.rpt -pb Zynq_Example_wrapper_power_summary_routed.pb -rpx Zynq_Example_wrapper_power_routed.rpx
Command: report_power -file Zynq_Example_wrapper_power_routed.rpt -pb Zynq_Example_wrapper_power_summary_routed.pb -rpx Zynq_Example_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
130 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file Zynq_Example_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file Zynq_Example_wrapper_bus_skew_routed.rpt -pb Zynq_Example_wrapper_bus_skew_routed.pb -rpx Zynq_Example_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2513.141 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 2513.141 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2513.141 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2513.141 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2513.141 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2513.141 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 2513.141 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/andre/OneDrive/Documents/GitHub/Zynq_Tutorial/Zynq_Tutorial.runs/impl_1/Zynq_Example_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force Zynq_Example_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Zynq_Example_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
145 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2930.430 ; gain = 417.289
INFO: [Common 17-206] Exiting Vivado at Thu Sep 26 16:09:11 2024...
