Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Tue Apr 25 12:27:43 2017
| Host         : ux305 running 64-bit Debian GNU/Linux 9.0 (stretch)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file dds_gnuradio_wrapper_timing_summary_routed.rpt -rpx dds_gnuradio_wrapper_timing_summary_routed.rpx
| Design       : dds_gnuradio_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.696        0.000                      0                 3317        0.022        0.000                      0                 3317        1.845        0.000                       0                  1591  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
adc_clk         {0.000 4.000}        8.000           125.000         
  dac_2clk_out  {0.000 2.000}        4.000           250.000         
  dac_2ph_out   {-0.500 1.500}       4.000           250.000         
  dac_clk_fb    {0.000 4.000}        8.000           125.000         
  dac_clk_out   {0.000 4.000}        8.000           125.000         
clk_fpga_0      {0.000 4.000}        8.000           125.000         
clk_fpga_1      {0.000 2.000}        4.000           250.000         
clk_fpga_2      {0.000 10.000}       20.000          50.000          
clk_fpga_3      {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk               2.756        0.000                      0                  696        0.049        0.000                      0                  696        2.000        0.000                       0                   425  
  dac_2clk_out                                                                                                                                                    1.845        0.000                       0                     3  
  dac_2ph_out                                                                                                                                                     1.845        0.000                       0                     3  
  dac_clk_fb                                                                                                                                                      5.845        0.000                       0                     3  
  dac_clk_out         0.696        0.000                      0                   73        0.143        0.000                      0                   73        3.500        0.000                       0                    75  
clk_fpga_0            0.892        0.000                      0                 2315        0.022        0.000                      0                 2315        3.020        0.000                       0                  1082  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk             2.194        0.000                      0                  224        0.205        0.000                      0                  224  
adc_clk       clk_fpga_0          4.157        0.000                      0                    2        0.687        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         adc_clk                  1.583        0.000                      0                   29        0.478        0.000                      0                   29  
**async_default**  clk_fpga_0         clk_fpga_0               2.948        0.000                      0                  112        1.387        0.000                      0                  112  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.756ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.756ns  (required time - arrival time)
  Source:                 nco_counter_0/U0/nco_inst1/counter_s_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/data_a_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 1.537ns (35.590%)  route 2.782ns (64.410%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 12.444 - 8.000 ) 
    Source Clock Delay      (SCD):    4.835ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.674     4.835    nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X21Y48         FDRE                                         r  nco_counter_0/U0/nco_inst1/counter_s_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.456     5.291 f  nco_counter_0/U0/nco_inst1/counter_s_reg[30]/Q
                         net (fo=5, routed)           0.980     6.271    nco_counter_0/U0/nco_inst1/counter_scale_s__0[8]
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.395 r  nco_counter_0/U0/nco_inst1/minusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.395    nco_counter_0/U0/nco_inst1/minusOp_carry_i_2_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.622 r  nco_counter_0/U0/nco_inst1/minusOp_carry/O[1]
                         net (fo=2, routed)           1.113     7.735    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/O[1]
    SLICE_X24Y51         LUT2 (Prop_lut2_I0_O)        0.303     8.038 r  nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/counter_sin_off_s_carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.038    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst_n_31
    SLICE_X24Y51         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     8.465 r  nco_counter_0/U0/nco_inst1/counter_sin_off_s_carry__1/O[1]
                         net (fo=1, routed)           0.689     9.154    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/ADDRBWRADDR[8]
    RAMB18_X1Y20         RAMB18E1                                     r  nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/data_a_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.532    12.444    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/ref_clk_i
    RAMB18_X1Y20         RAMB18E1                                     r  nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/data_a_reg/CLKBWRCLK
                         clock pessimism              0.249    12.693    
                         clock uncertainty           -0.035    12.658    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    11.910    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/data_a_reg
  -------------------------------------------------------------------
                         required time                         11.910    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                  2.756    

Slack (MET) :             2.959ns  (required time - arrival time)
  Source:                 nco_counter_0/U0/nco_inst1/counter_s_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/data_a_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 1.362ns (33.002%)  route 2.765ns (66.998%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 12.444 - 8.000 ) 
    Source Clock Delay      (SCD):    4.835ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.674     4.835    nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X21Y48         FDRE                                         r  nco_counter_0/U0/nco_inst1/counter_s_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.456     5.291 f  nco_counter_0/U0/nco_inst1/counter_s_reg[30]/Q
                         net (fo=5, routed)           0.980     6.271    nco_counter_0/U0/nco_inst1/counter_scale_s__0[8]
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.395 r  nco_counter_0/U0/nco_inst1/minusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.395    nco_counter_0/U0/nco_inst1/minusOp_carry_i_2_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.622 r  nco_counter_0/U0/nco_inst1/minusOp_carry/O[1]
                         net (fo=2, routed)           1.113     7.735    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/O[1]
    SLICE_X24Y51         LUT2 (Prop_lut2_I0_O)        0.303     8.038 r  nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/counter_sin_off_s_carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.038    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst_n_31
    SLICE_X24Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.290 r  nco_counter_0/U0/nco_inst1/counter_sin_off_s_carry__1/O[0]
                         net (fo=1, routed)           0.672     8.962    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/ADDRBWRADDR[7]
    RAMB18_X1Y20         RAMB18E1                                     r  nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/data_a_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.532    12.444    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/ref_clk_i
    RAMB18_X1Y20         RAMB18E1                                     r  nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/data_a_reg/CLKBWRCLK
                         clock pessimism              0.249    12.693    
                         clock uncertainty           -0.035    12.658    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.737    11.921    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/data_a_reg
  -------------------------------------------------------------------
                         required time                         11.921    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             3.306ns  (required time - arrival time)
  Source:                 nco_counter_0/U0/nco_inst1/counter_s_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/data_a_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 1.425ns (37.814%)  route 2.343ns (62.186%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 12.443 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.673     4.834    nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X21Y46         FDRE                                         r  nco_counter_0/U0/nco_inst1/counter_s_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456     5.290 r  nco_counter_0/U0/nco_inst1/counter_s_reg[22]/Q
                         net (fo=6, routed)           1.446     6.736    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/counter_scale_s__0[0]
    SLICE_X25Y49         LUT2 (Prop_lut2_I0_O)        0.124     6.860 r  nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/counter_cos_off_s_carry_i_4/O
                         net (fo=1, routed)           0.000     6.860    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst_n_47
    SLICE_X25Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.392 r  nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry/CO[3]
                         net (fo=1, routed)           0.001     7.393    nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.706 r  nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry__0/O[3]
                         net (fo=1, routed)           0.897     8.603    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/ADDRARDADDR[7]
    RAMB18_X1Y20         RAMB18E1                                     r  nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/data_a_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.531    12.443    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/ref_clk_i
    RAMB18_X1Y20         RAMB18E1                                     r  nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/data_a_reg/CLKARDCLK
                         clock pessimism              0.249    12.692    
                         clock uncertainty           -0.035    12.657    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.748    11.909    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/data_a_reg
  -------------------------------------------------------------------
                         required time                         11.909    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                  3.306    

Slack (MET) :             3.383ns  (required time - arrival time)
  Source:                 nco_counter_0/U0/nco_inst1/counter_s_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/data_a_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 1.560ns (42.217%)  route 2.135ns (57.783%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 12.443 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.673     4.834    nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X21Y46         FDRE                                         r  nco_counter_0/U0/nco_inst1/counter_s_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456     5.290 r  nco_counter_0/U0/nco_inst1/counter_s_reg[22]/Q
                         net (fo=6, routed)           1.446     6.736    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/counter_scale_s__0[0]
    SLICE_X25Y49         LUT2 (Prop_lut2_I0_O)        0.124     6.860 r  nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/counter_cos_off_s_carry_i_4/O
                         net (fo=1, routed)           0.000     6.860    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst_n_47
    SLICE_X25Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.392 r  nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry/CO[3]
                         net (fo=1, routed)           0.001     7.393    nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.507    nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry__0_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.841 r  nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry__1/O[1]
                         net (fo=1, routed)           0.689     8.529    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/ADDRARDADDR[9]
    RAMB18_X1Y20         RAMB18E1                                     r  nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/data_a_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.531    12.443    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/ref_clk_i
    RAMB18_X1Y20         RAMB18E1                                     r  nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/data_a_reg/CLKARDCLK
                         clock pessimism              0.249    12.692    
                         clock uncertainty           -0.035    12.657    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.745    11.912    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/data_a_reg
  -------------------------------------------------------------------
                         required time                         11.912    
                         arrival time                          -8.529    
  -------------------------------------------------------------------
                         slack                                  3.383    

Slack (MET) :             3.476ns  (required time - arrival time)
  Source:                 nco_counter_0/U0/nco_inst1/counter_s_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/data_a_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 1.334ns (36.992%)  route 2.272ns (63.009%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 12.443 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.673     4.834    nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X21Y46         FDRE                                         r  nco_counter_0/U0/nco_inst1/counter_s_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456     5.290 r  nco_counter_0/U0/nco_inst1/counter_s_reg[22]/Q
                         net (fo=6, routed)           1.446     6.736    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/counter_scale_s__0[0]
    SLICE_X25Y49         LUT2 (Prop_lut2_I0_O)        0.124     6.860 r  nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/counter_cos_off_s_carry_i_4/O
                         net (fo=1, routed)           0.000     6.860    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst_n_47
    SLICE_X25Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.392 r  nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry/CO[3]
                         net (fo=1, routed)           0.001     7.393    nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.615 r  nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry__0/O[0]
                         net (fo=1, routed)           0.826     8.440    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/ADDRARDADDR[4]
    RAMB18_X1Y20         RAMB18E1                                     r  nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/data_a_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.531    12.443    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/ref_clk_i
    RAMB18_X1Y20         RAMB18E1                                     r  nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/data_a_reg/CLKARDCLK
                         clock pessimism              0.249    12.692    
                         clock uncertainty           -0.035    12.657    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.741    11.916    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/data_a_reg
  -------------------------------------------------------------------
                         required time                         11.916    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                  3.476    

Slack (MET) :             3.495ns  (required time - arrival time)
  Source:                 nco_counter_0/U0/nco_inst1/counter_s_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/data_a_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 1.446ns (40.360%)  route 2.137ns (59.640%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 12.443 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.673     4.834    nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X21Y46         FDRE                                         r  nco_counter_0/U0/nco_inst1/counter_s_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456     5.290 r  nco_counter_0/U0/nco_inst1/counter_s_reg[22]/Q
                         net (fo=6, routed)           1.446     6.736    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/counter_scale_s__0[0]
    SLICE_X25Y49         LUT2 (Prop_lut2_I0_O)        0.124     6.860 r  nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/counter_cos_off_s_carry_i_4/O
                         net (fo=1, routed)           0.000     6.860    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst_n_47
    SLICE_X25Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.392 r  nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry/CO[3]
                         net (fo=1, routed)           0.001     7.393    nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.727 r  nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry__0/O[1]
                         net (fo=1, routed)           0.690     8.417    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/ADDRARDADDR[5]
    RAMB18_X1Y20         RAMB18E1                                     r  nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/data_a_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.531    12.443    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/ref_clk_i
    RAMB18_X1Y20         RAMB18E1                                     r  nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/data_a_reg/CLKARDCLK
                         clock pessimism              0.249    12.692    
                         clock uncertainty           -0.035    12.657    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.745    11.912    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/data_a_reg
  -------------------------------------------------------------------
                         required time                         11.912    
                         arrival time                          -8.417    
  -------------------------------------------------------------------
                         slack                                  3.495    

Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 nco_counter_0/U0/nco_inst1/counter_s_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/data_a_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 1.223ns (34.263%)  route 2.346ns (65.737%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 12.444 - 8.000 ) 
    Source Clock Delay      (SCD):    4.835ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.674     4.835    nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X21Y47         FDRE                                         r  nco_counter_0/U0/nco_inst1/counter_s_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.456     5.291 r  nco_counter_0/U0/nco_inst1/counter_s_reg[27]/Q
                         net (fo=5, routed)           1.468     6.759    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/counter_scale_s__0[5]
    SLICE_X24Y50         LUT2 (Prop_lut2_I0_O)        0.124     6.883 r  nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/counter_sin_off_s_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.883    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst_n_38
    SLICE_X24Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.526 r  nco_counter_0/U0/nco_inst1/counter_sin_off_s_carry__0/O[3]
                         net (fo=1, routed)           0.879     8.405    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/ADDRBWRADDR[6]
    RAMB18_X1Y20         RAMB18E1                                     r  nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/data_a_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.532    12.444    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/ref_clk_i
    RAMB18_X1Y20         RAMB18E1                                     r  nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/data_a_reg/CLKBWRCLK
                         clock pessimism              0.249    12.693    
                         clock uncertainty           -0.035    12.658    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.749    11.909    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/data_a_reg
  -------------------------------------------------------------------
                         required time                         11.909    
                         arrival time                          -8.405    
  -------------------------------------------------------------------
                         slack                                  3.504    

Slack (MET) :             3.515ns  (required time - arrival time)
  Source:                 twoInMult_0/U0/data_s_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_offset/U0/add_constLogic/data_s_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 3.312ns (74.543%)  route 1.131ns (25.457%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.754     4.915    twoInMult_0/U0/data1_clk_i
    DSP48_X1Y20          DSP48E1                                      r  twoInMult_0/U0/data_s_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      2.215     7.130 r  twoInMult_0/U0/data_s_reg/P[18]
                         net (fo=2, routed)           1.131     8.261    dds_offset/U0/add_constLogic/data_i[5]
    SLICE_X32Y53         LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  dds_offset/U0/add_constLogic/data_s[7]_i_4/O
                         net (fo=1, routed)           0.000     8.385    dds_offset/U0/add_constLogic/data_s[7]_i_4_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  dds_offset/U0/add_constLogic/data_s_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.918    dds_offset/U0/add_constLogic/data_s_reg[7]_i_1_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  dds_offset/U0/add_constLogic/data_s_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.035    dds_offset/U0/add_constLogic/data_s_reg[11]_i_1_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.358 r  dds_offset/U0/add_constLogic/data_s_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.358    dds_offset/U0/add_constLogic/data_in_s[13]
    SLICE_X32Y55         FDRE                                         r  dds_offset/U0/add_constLogic/data_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.490    12.402    dds_offset/U0/add_constLogic/data_clk_i
    SLICE_X32Y55         FDRE                                         r  dds_offset/U0/add_constLogic/data_s_reg[13]/C
                         clock pessimism              0.397    12.799    
                         clock uncertainty           -0.035    12.764    
    SLICE_X32Y55         FDRE (Setup_fdre_C_D)        0.109    12.873    dds_offset/U0/add_constLogic/data_s_reg[13]
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                          -9.358    
  -------------------------------------------------------------------
                         slack                                  3.515    

Slack (MET) :             3.522ns  (required time - arrival time)
  Source:                 nco_counter_0/U0/nco_inst1/counter_s_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/data_a_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 1.448ns (40.677%)  route 2.112ns (59.323%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 12.443 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.673     4.834    nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X21Y46         FDRE                                         r  nco_counter_0/U0/nco_inst1/counter_s_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456     5.290 r  nco_counter_0/U0/nco_inst1/counter_s_reg[22]/Q
                         net (fo=6, routed)           1.446     6.736    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/counter_scale_s__0[0]
    SLICE_X25Y49         LUT2 (Prop_lut2_I0_O)        0.124     6.860 r  nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/counter_cos_off_s_carry_i_4/O
                         net (fo=1, routed)           0.000     6.860    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst_n_47
    SLICE_X25Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.392 r  nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry/CO[3]
                         net (fo=1, routed)           0.001     7.393    nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.507    nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry__0_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.729 r  nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry__1/O[0]
                         net (fo=1, routed)           0.665     8.394    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/ADDRARDADDR[8]
    RAMB18_X1Y20         RAMB18E1                                     r  nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/data_a_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.531    12.443    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/ref_clk_i
    RAMB18_X1Y20         RAMB18E1                                     r  nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/data_a_reg/CLKARDCLK
                         clock pessimism              0.249    12.692    
                         clock uncertainty           -0.035    12.657    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.741    11.916    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/data_a_reg
  -------------------------------------------------------------------
                         required time                         11.916    
                         arrival time                          -8.394    
  -------------------------------------------------------------------
                         slack                                  3.522    

Slack (MET) :             3.569ns  (required time - arrival time)
  Source:                 nco_counter_0/U0/nco_inst1/ready_s_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco_counter_0/U0/nco_inst1/counter_s_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.580ns (15.229%)  route 3.228ns (84.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    4.819ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.658     4.819    nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X23Y53         FDRE                                         r  nco_counter_0/U0/nco_inst1/ready_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y53         FDRE (Prop_fdre_C_Q)         0.456     5.275 f  nco_counter_0/U0/nco_inst1/ready_s_reg/Q
                         net (fo=17, routed)          0.994     6.269    nco_counter_0/U0/nco_inst1/wave_en_o
    SLICE_X23Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.393 r  nco_counter_0/U0/nco_inst1/counter_s[0]_i_1/O
                         net (fo=32, routed)          2.235     8.628    nco_counter_0/U0/nco_inst1/counter_s[0]_i_1_n_0
    SLICE_X21Y43         FDRE                                         r  nco_counter_0/U0/nco_inst1/counter_s_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.499    12.411    nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X21Y43         FDRE                                         r  nco_counter_0/U0/nco_inst1/counter_s_reg[10]/C
                         clock pessimism              0.249    12.661    
                         clock uncertainty           -0.035    12.625    
    SLICE_X21Y43         FDRE (Setup_fdre_C_R)       -0.429    12.196    nco_counter_0/U0/nco_inst1/counter_s_reg[10]
  -------------------------------------------------------------------
                         required time                         12.196    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                  3.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dds_ampl/U0/add_constLogic/add_val2_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_ampl/U0/add_constLogic/data_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.251ns (59.616%)  route 0.170ns (40.384%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.564     1.619    dds_ampl/U0/add_constLogic/data_clk_i
    SLICE_X27Y49         FDRE                                         r  dds_ampl/U0/add_constLogic/add_val2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     1.760 r  dds_ampl/U0/add_constLogic/add_val2_s_reg[1]/Q
                         net (fo=1, routed)           0.170     1.930    dds_ampl/U0/add_constLogic/add_val2_s[1]
    SLICE_X27Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.040 r  dds_ampl/U0/add_constLogic/data_s_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.040    dds_ampl/U0/add_constLogic/data_in_s[1]
    SLICE_X27Y50         FDRE                                         r  dds_ampl/U0/add_constLogic/data_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.831     1.977    dds_ampl/U0/add_constLogic/data_clk_i
    SLICE_X27Y50         FDRE                                         r  dds_ampl/U0/add_constLogic/data_s_reg[1]/C
                         clock pessimism             -0.090     1.887    
    SLICE_X27Y50         FDRE (Hold_fdre_C_D)         0.105     1.992    dds_ampl/U0/add_constLogic/data_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 nco_counter_0/U0/nco_inst1/cpt_inc_s_reg[31]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco_counter_0/U0/nco_inst1/counter_s_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.309ns (72.480%)  route 0.117ns (27.520%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.559     1.614    nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X20Y50         FDRE                                         r  nco_counter_0/U0/nco_inst1/cpt_inc_s_reg[31]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.148     1.762 r  nco_counter_0/U0/nco_inst1/cpt_inc_s_reg[31]__0/Q
                         net (fo=1, routed)           0.117     1.880    nco_counter_0/U0/nco_inst1/in[31]
    SLICE_X21Y48         LUT2 (Prop_lut2_I0_O)        0.098     1.978 r  nco_counter_0/U0/nco_inst1/counter_s[28]_i_2/O
                         net (fo=1, routed)           0.000     1.978    nco_counter_0/U0/nco_inst1/counter_s[28]_i_2_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.041 r  nco_counter_0/U0/nco_inst1/counter_s_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.041    nco_counter_0/U0/nco_inst1/counter_s_reg[28]_i_1_n_4
    SLICE_X21Y48         FDRE                                         r  nco_counter_0/U0/nco_inst1/counter_s_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.831     1.977    nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X21Y48         FDRE                                         r  nco_counter_0/U0/nco_inst1/counter_s_reg[31]/C
                         clock pessimism             -0.090     1.887    
    SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.105     1.992    nco_counter_0/U0/nco_inst1/counter_s_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 nco_counter_0/U0/nco_inst1/cpt_inc_s_reg[28]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco_counter_0/U0/nco_inst1/counter_s_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.316ns (71.622%)  route 0.125ns (28.378%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.559     1.614    nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X20Y50         FDRE                                         r  nco_counter_0/U0/nco_inst1/cpt_inc_s_reg[28]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.148     1.762 r  nco_counter_0/U0/nco_inst1/cpt_inc_s_reg[28]__0/Q
                         net (fo=2, routed)           0.125     1.887    nco_counter_0/U0/nco_inst1/in[28]
    SLICE_X21Y48         LUT2 (Prop_lut2_I0_O)        0.098     1.985 r  nco_counter_0/U0/nco_inst1/counter_s[28]_i_5/O
                         net (fo=1, routed)           0.000     1.985    nco_counter_0/U0/nco_inst1/counter_s[28]_i_5_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.055 r  nco_counter_0/U0/nco_inst1/counter_s_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.055    nco_counter_0/U0/nco_inst1/counter_s_reg[28]_i_1_n_7
    SLICE_X21Y48         FDRE                                         r  nco_counter_0/U0/nco_inst1/counter_s_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.831     1.977    nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X21Y48         FDRE                                         r  nco_counter_0/U0/nco_inst1/counter_s_reg[28]/C
                         clock pessimism             -0.090     1.887    
    SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.105     1.992    nco_counter_0/U0/nco_inst1/counter_s_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dds_ampl/U0/add_constLogic/add_val2_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_ampl/U0/add_constLogic/data_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.256ns (56.686%)  route 0.196ns (43.314%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.564     1.619    dds_ampl/U0/add_constLogic/data_clk_i
    SLICE_X27Y49         FDRE                                         r  dds_ampl/U0/add_constLogic/add_val2_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     1.760 r  dds_ampl/U0/add_constLogic/add_val2_s_reg[0]/Q
                         net (fo=1, routed)           0.196     1.956    dds_ampl/U0/add_constLogic/add_val2_s[0]
    SLICE_X27Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.071 r  dds_ampl/U0/add_constLogic/data_s_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.071    dds_ampl/U0/add_constLogic/data_in_s[0]
    SLICE_X27Y50         FDRE                                         r  dds_ampl/U0/add_constLogic/data_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.831     1.977    dds_ampl/U0/add_constLogic/data_clk_i
    SLICE_X27Y50         FDRE                                         r  dds_ampl/U0/add_constLogic/data_s_reg[0]/C
                         clock pessimism             -0.090     1.887    
    SLICE_X27Y50         FDRE (Hold_fdre_C_D)         0.105     1.992    dds_ampl/U0/add_constLogic/data_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_1/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.148ns (35.790%)  route 0.266ns (64.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.565     1.620    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/data1_clk_i
    SLICE_X10Y42         FDRE                                         r  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.148     1.768 r  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[15]/Q
                         net (fo=1, routed)           0.266     2.034    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/din_a[15]
    RAMB36_X0Y8          RAMB36E1                                     r  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_1/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.876     2.022    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/data1_clk_i
    RAMB36_X0Y8          RAMB36E1                                     r  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.324     1.699    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.243     1.942    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 nco_counter_0/U0/nco_inst1/cpt_inc_s_reg[28]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco_counter_0/U0/nco_inst1/counter_s_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.352ns (73.763%)  route 0.125ns (26.237%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.559     1.614    nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X20Y50         FDRE                                         r  nco_counter_0/U0/nco_inst1/cpt_inc_s_reg[28]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.148     1.762 r  nco_counter_0/U0/nco_inst1/cpt_inc_s_reg[28]__0/Q
                         net (fo=2, routed)           0.125     1.887    nco_counter_0/U0/nco_inst1/in[28]
    SLICE_X21Y48         LUT2 (Prop_lut2_I0_O)        0.098     1.985 r  nco_counter_0/U0/nco_inst1/counter_s[28]_i_5/O
                         net (fo=1, routed)           0.000     1.985    nco_counter_0/U0/nco_inst1/counter_s[28]_i_5_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.091 r  nco_counter_0/U0/nco_inst1/counter_s_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.091    nco_counter_0/U0/nco_inst1/counter_s_reg[28]_i_1_n_6
    SLICE_X21Y48         FDRE                                         r  nco_counter_0/U0/nco_inst1/counter_s_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.831     1.977    nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X21Y48         FDRE                                         r  nco_counter_0/U0/nco_inst1/counter_s_reg[29]/C
                         clock pessimism             -0.090     1.887    
    SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.105     1.992    nco_counter_0/U0/nco_inst1/counter_s_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.128ns (43.884%)  route 0.164ns (56.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.563     1.618    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_clk_i
    SLICE_X26Y43         FDRE                                         r  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDRE (Prop_fdre_C_Q)         0.128     1.746 r  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[9]/Q
                         net (fo=2, routed)           0.164     1.910    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/addr_a[9]
    RAMB36_X1Y8          RAMB36E1                                     r  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.873     2.019    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/data2_clk_i
    RAMB36_X1Y8          RAMB36E1                                     r  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.343     1.677    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130     1.807    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.683%)  route 0.165ns (56.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.562     1.617    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_clk_i
    SLICE_X26Y41         FDRE                                         r  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.128     1.745 r  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[1]/Q
                         net (fo=2, routed)           0.165     1.910    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/addr_a[1]
    RAMB36_X1Y8          RAMB36E1                                     r  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.873     2.019    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/data2_clk_i
    RAMB36_X1Y8          RAMB36E1                                     r  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.343     1.677    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.130     1.807    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.440%)  route 0.174ns (57.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.562     1.617    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_clk_i
    SLICE_X26Y42         FDRE                                         r  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.128     1.745 r  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[7]/Q
                         net (fo=2, routed)           0.174     1.919    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/addr_a[7]
    RAMB36_X1Y8          RAMB36E1                                     r  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.873     2.019    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/data2_clk_i
    RAMB36_X1Y8          RAMB36E1                                     r  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.343     1.677    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130     1.807    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dds_ampl/U0/add_constLogic/add_val2_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_ampl/U0/add_constLogic/data_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.249ns (50.835%)  route 0.241ns (49.165%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.561     1.616    dds_ampl/U0/add_constLogic/data_clk_i
    SLICE_X25Y49         FDRE                                         r  dds_ampl/U0/add_constLogic/add_val2_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  dds_ampl/U0/add_constLogic/add_val2_s_reg[3]/Q
                         net (fo=1, routed)           0.241     1.998    dds_ampl/U0/add_constLogic/add_val2_s[3]
    SLICE_X27Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.106 r  dds_ampl/U0/add_constLogic/data_s_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.106    dds_ampl/U0/add_constLogic/data_in_s[3]
    SLICE_X27Y50         FDRE                                         r  dds_ampl/U0/add_constLogic/data_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.831     1.977    dds_ampl/U0/add_constLogic/data_clk_i
    SLICE_X27Y50         FDRE                                         r  dds_ampl/U0/add_constLogic/data_s_reg[3]/C
                         clock pessimism             -0.090     1.887    
    SLICE_X27Y50         FDRE (Hold_fdre_C_D)         0.105     1.992    dds_ampl/U0/add_constLogic/data_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y8     data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y9     data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y20    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/data_a_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y20    nco_counter_0/U0/nco_inst1/rom_10.rom10_inst/data_a_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y9     data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y8     data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1   redpitaya_adc_dac_clk_0/inst/i_adc_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X1Y20     twoInMult_0/U0/data_s_reg/CLK
Min Period        n/a     FDCE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y35    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y39    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y42    nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y42    nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y44    nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y44    nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[11]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y44    nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[12]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y44    nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[13]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y44    nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[14]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y44    nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[15]_srl2/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y44    nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y44    nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y44    nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y44    nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[13]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y44    nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[14]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y44    nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[15]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y46    nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[16]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y46    nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[17]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dac_2clk_out
  To Clock:  dac_2clk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2clk_out
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y3   redpitaya_adc_dac_clk_0/inst/i_dac2_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    ad9767_0/inst/i_dac_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  dac_2ph_out
  To Clock:  dac_2ph_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2ph_out
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   redpitaya_adc_dac_clk_0/inst/i_dac2ph_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    ad9767_0/inst/i_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_fb
  To Clock:  dac_clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y5   redpitaya_adc_dac_clk_0/inst/i_dacfb_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_out
  To Clock:  dac_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        0.696ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_3/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 0.456ns (19.441%)  route 1.890ns (80.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.905ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.744     4.905    ad9767_0/inst/dac_clk_i
    SLICE_X43Y52         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     5.361 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.890     7.251    ad9767_0/inst/dac_rst
    OLOGIC_X0Y81         ODDR                                         r  ad9767_0/inst/i_dac_3/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.538     8.450    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y81         ODDR                                         f  ad9767_0/inst/i_dac_3/C
                         clock pessimism              0.363     8.814    
                         clock uncertainty           -0.069     8.745    
    OLOGIC_X0Y81         ODDR (Setup_oddr_C_R)       -0.798     7.947    ad9767_0/inst/i_dac_3
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -7.251    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_13/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.321ns  (logic 0.456ns (19.646%)  route 1.865ns (80.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.905ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.744     4.905    ad9767_0/inst/dac_clk_i
    SLICE_X43Y52         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     5.361 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.865     7.226    ad9767_0/inst/dac_rst
    OLOGIC_X0Y92         ODDR                                         r  ad9767_0/inst/i_dac_13/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.544     8.456    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y92         ODDR                                         f  ad9767_0/inst/i_dac_13/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.069     8.751    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_R)       -0.798     7.953    ad9767_0/inst/i_dac_13
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -7.226    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_12/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.456ns (19.714%)  route 1.857ns (80.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.905ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.744     4.905    ad9767_0/inst/dac_clk_i
    SLICE_X43Y52         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     5.361 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.857     7.218    ad9767_0/inst/dac_rst
    OLOGIC_X0Y91         ODDR                                         r  ad9767_0/inst/i_dac_12/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.544     8.456    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y91         ODDR                                         f  ad9767_0/inst/i_dac_12/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.069     8.751    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_R)       -0.798     7.953    ad9767_0/inst/i_dac_12
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -7.218    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_0/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.456ns (20.151%)  route 1.807ns (79.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.905ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.744     4.905    ad9767_0/inst/dac_clk_i
    SLICE_X43Y52         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     5.361 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.807     7.168    ad9767_0/inst/dac_rst
    OLOGIC_X0Y86         ODDR                                         r  ad9767_0/inst/i_dac_0/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.540     8.452    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y86         ODDR                                         f  ad9767_0/inst/i_dac_0/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_R)       -0.798     7.949    ad9767_0/inst/i_dac_0
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_4/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.456ns (20.523%)  route 1.766ns (79.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.905ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.744     4.905    ad9767_0/inst/dac_clk_i
    SLICE_X43Y52         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     5.361 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.766     7.127    ad9767_0/inst/dac_rst
    OLOGIC_X0Y80         ODDR                                         r  ad9767_0/inst/i_dac_4/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.535     8.447    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y80         ODDR                                         f  ad9767_0/inst/i_dac_4/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_R)       -0.798     7.944    ad9767_0/inst/i_dac_4
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.127    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.841ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_8/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.456ns (20.707%)  route 1.746ns (79.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.905ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.744     4.905    ad9767_0/inst/dac_clk_i
    SLICE_X43Y52         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     5.361 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.746     7.107    ad9767_0/inst/dac_rst
    OLOGIC_X0Y64         ODDR                                         r  ad9767_0/inst/i_dac_8/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.540     8.452    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y64         ODDR                                         f  ad9767_0/inst/i_dac_8/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y64         ODDR (Setup_oddr_C_R)       -0.798     7.949    ad9767_0/inst/i_dac_8
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.107    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_2/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.456ns (20.744%)  route 1.742ns (79.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.905ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.744     4.905    ad9767_0/inst/dac_clk_i
    SLICE_X43Y52         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     5.361 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.742     7.103    ad9767_0/inst/dac_rst
    OLOGIC_X0Y82         ODDR                                         r  ad9767_0/inst/i_dac_2/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.538     8.450    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y82         ODDR                                         f  ad9767_0/inst/i_dac_2/C
                         clock pessimism              0.363     8.814    
                         clock uncertainty           -0.069     8.745    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_R)       -0.798     7.947    ad9767_0/inst/i_dac_2
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -7.103    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_7/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.456ns (20.756%)  route 1.741ns (79.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 8.451 - 4.000 ) 
    Source Clock Delay      (SCD):    4.905ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.744     4.905    ad9767_0/inst/dac_clk_i
    SLICE_X43Y52         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     5.361 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.741     7.102    ad9767_0/inst/dac_rst
    OLOGIC_X0Y65         ODDR                                         r  ad9767_0/inst/i_dac_7/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.539     8.451    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y65         ODDR                                         f  ad9767_0/inst/i_dac_7/C
                         clock pessimism              0.363     8.815    
                         clock uncertainty           -0.069     8.746    
    OLOGIC_X0Y65         ODDR (Setup_oddr_C_R)       -0.798     7.948    ad9767_0/inst/i_dac_7
  -------------------------------------------------------------------
                         required time                          7.948    
                         arrival time                          -7.102    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_5/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.456ns (20.871%)  route 1.729ns (79.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.905ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.744     4.905    ad9767_0/inst/dac_clk_i
    SLICE_X43Y52         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     5.361 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.729     7.090    ad9767_0/inst/dac_rst
    OLOGIC_X0Y79         ODDR                                         r  ad9767_0/inst/i_dac_5/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.535     8.447    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y79         ODDR                                         f  ad9767_0/inst/i_dac_5/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y79         ODDR (Setup_oddr_C_R)       -0.798     7.944    ad9767_0/inst/i_dac_5
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.090    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_10/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.456ns (20.908%)  route 1.725ns (79.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.905ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.744     4.905    ad9767_0/inst/dac_clk_i
    SLICE_X43Y52         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     5.361 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.725     7.086    ad9767_0/inst/dac_rst
    OLOGIC_X0Y70         ODDR                                         r  ad9767_0/inst/i_dac_10/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.535     8.447    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y70         ODDR                                         f  ad9767_0/inst/i_dac_10/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y70         ODDR (Setup_oddr_C_R)       -0.798     7.944    ad9767_0/inst/i_dac_10
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.086    
  -------------------------------------------------------------------
                         slack                                  0.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_b_s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_b_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.921%)  route 0.347ns (65.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.592     1.647    ad9767_0/inst/dac_clk_i
    SLICE_X41Y45         FDRE                                         r  ad9767_0/inst/dac_dat_b_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141     1.788 f  ad9767_0/inst/dac_dat_b_s_reg[11]/Q
                         net (fo=1, routed)           0.347     2.135    ad9767_0/inst/dac_dat_b_s[11]
    SLICE_X42Y52         LUT1 (Prop_lut1_I0_O)        0.045     2.180 r  ad9767_0/inst/dac_dat_b[11]_i_1/O
                         net (fo=1, routed)           0.000     2.180    ad9767_0/inst/p_1_out[11]
    SLICE_X42Y52         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.861     2.007    ad9767_0/inst/dac_clk_i
    SLICE_X42Y52         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[11]/C
                         clock pessimism             -0.090     1.917    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.120     2.037    ad9767_0/inst/dac_dat_b_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_b_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.252%)  route 0.357ns (65.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.592     1.647    ad9767_0/inst/dac_clk_i
    SLICE_X40Y45         FDRE                                         r  ad9767_0/inst/dac_dat_b_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     1.788 f  ad9767_0/inst/dac_dat_b_s_reg[2]/Q
                         net (fo=1, routed)           0.357     2.145    ad9767_0/inst/dac_dat_b_s[2]
    SLICE_X42Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.190 r  ad9767_0/inst/dac_dat_b[2]_i_1/O
                         net (fo=1, routed)           0.000     2.190    ad9767_0/inst/p_1_out[2]
    SLICE_X42Y59         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.859     2.005    ad9767_0/inst/dac_clk_i
    SLICE_X42Y59         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[2]/C
                         clock pessimism             -0.090     1.915    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.121     2.036    ad9767_0/inst/dac_dat_b_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_b_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.226ns (41.018%)  route 0.325ns (58.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.592     1.647    ad9767_0/inst/dac_clk_i
    SLICE_X41Y45         FDRE                                         r  ad9767_0/inst/dac_dat_b_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.128     1.775 f  ad9767_0/inst/dac_dat_b_s_reg[4]/Q
                         net (fo=1, routed)           0.325     2.100    ad9767_0/inst/dac_dat_b_s[4]
    SLICE_X42Y59         LUT1 (Prop_lut1_I0_O)        0.098     2.198 r  ad9767_0/inst/dac_dat_b[4]_i_1/O
                         net (fo=1, routed)           0.000     2.198    ad9767_0/inst/p_1_out[4]
    SLICE_X42Y59         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.859     2.005    ad9767_0/inst/dac_clk_i
    SLICE_X42Y59         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[4]/C
                         clock pessimism             -0.090     1.915    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.121     2.036    ad9767_0/inst/dac_dat_b_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_b_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_b_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.226ns (39.049%)  route 0.353ns (60.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.592     1.647    ad9767_0/inst/dac_clk_i
    SLICE_X41Y45         FDRE                                         r  ad9767_0/inst/dac_dat_b_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.128     1.775 f  ad9767_0/inst/dac_dat_b_s_reg[9]/Q
                         net (fo=1, routed)           0.353     2.128    ad9767_0/inst/dac_dat_b_s[9]
    SLICE_X42Y52         LUT1 (Prop_lut1_I0_O)        0.098     2.226 r  ad9767_0/inst/dac_dat_b[9]_i_1/O
                         net (fo=1, routed)           0.000     2.226    ad9767_0/inst/p_1_out[9]
    SLICE_X42Y52         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.861     2.007    ad9767_0/inst/dac_clk_i
    SLICE_X42Y52         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[9]/C
                         clock pessimism             -0.090     1.917    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.121     2.038    ad9767_0/inst/dac_dat_b_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_b_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.101%)  route 0.412ns (68.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.592     1.647    ad9767_0/inst/dac_clk_i
    SLICE_X40Y45         FDRE                                         r  ad9767_0/inst/dac_dat_b_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     1.788 f  ad9767_0/inst/dac_dat_b_s_reg[3]/Q
                         net (fo=1, routed)           0.412     2.200    ad9767_0/inst/dac_dat_b_s[3]
    SLICE_X42Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.245 r  ad9767_0/inst/dac_dat_b[3]_i_1/O
                         net (fo=1, routed)           0.000     2.245    ad9767_0/inst/p_1_out[3]
    SLICE_X42Y59         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.859     2.005    ad9767_0/inst/dac_clk_i
    SLICE_X42Y59         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[3]/C
                         clock pessimism             -0.090     1.915    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.121     2.036    ad9767_0/inst/dac_dat_b_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_6/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.141ns (19.335%)  route 0.588ns (80.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.591     1.646    ad9767_0/inst/dac_clk_i
    SLICE_X43Y52         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141     1.787 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.588     2.376    ad9767_0/inst/dac_rst
    OLOGIC_X0Y66         ODDR                                         r  ad9767_0/inst/i_dac_6/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.851     1.997    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y66         ODDR                                         r  ad9767_0/inst/i_dac_6/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y66         ODDR (Hold_oddr_C_R)         0.476     2.148    ad9767_0/inst/i_dac_6
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_b_s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.226ns (36.648%)  route 0.391ns (63.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.592     1.647    ad9767_0/inst/dac_clk_i
    SLICE_X40Y45         FDRE                                         r  ad9767_0/inst/dac_dat_b_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.128     1.775 f  ad9767_0/inst/dac_dat_b_s_reg[7]/Q
                         net (fo=1, routed)           0.391     2.166    ad9767_0/inst/dac_dat_b_s[7]
    SLICE_X42Y55         LUT1 (Prop_lut1_I0_O)        0.098     2.264 r  ad9767_0/inst/dac_dat_b[7]_i_1/O
                         net (fo=1, routed)           0.000     2.264    ad9767_0/inst/p_1_out[7]
    SLICE_X42Y55         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.860     2.006    ad9767_0/inst/dac_clk_i
    SLICE_X42Y55         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[7]/C
                         clock pessimism             -0.090     1.916    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.121     2.037    ad9767_0/inst/dac_dat_b_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_b_s_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_b_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.141ns (25.539%)  route 0.411ns (74.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.592     1.647    ad9767_0/inst/dac_clk_i
    SLICE_X41Y45         FDRE                                         r  ad9767_0/inst/dac_dat_b_s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  ad9767_0/inst/dac_dat_b_s_reg[13]/Q
                         net (fo=1, routed)           0.411     2.199    ad9767_0/inst/dac_dat_b_s[13]
    SLICE_X42Y64         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.855     2.001    ad9767_0/inst/dac_clk_i
    SLICE_X42Y64         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[13]/C
                         clock pessimism             -0.090     1.911    
    SLICE_X42Y64         FDRE (Hold_fdre_C_D)         0.060     1.971    ad9767_0/inst/dac_dat_b_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_b_s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.186ns (29.942%)  route 0.435ns (70.058%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.592     1.647    ad9767_0/inst/dac_clk_i
    SLICE_X41Y45         FDRE                                         r  ad9767_0/inst/dac_dat_b_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141     1.788 f  ad9767_0/inst/dac_dat_b_s_reg[10]/Q
                         net (fo=1, routed)           0.435     2.223    ad9767_0/inst/dac_dat_b_s[10]
    SLICE_X42Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.268 r  ad9767_0/inst/dac_dat_b[10]_i_1/O
                         net (fo=1, routed)           0.000     2.268    ad9767_0/inst/p_1_out[10]
    SLICE_X42Y59         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.859     2.005    ad9767_0/inst/dac_clk_i
    SLICE_X42Y59         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[10]/C
                         clock pessimism             -0.090     1.915    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.120     2.035    ad9767_0/inst/dac_dat_b_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_b_s_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_b_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.186ns (28.783%)  route 0.460ns (71.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.592     1.647    ad9767_0/inst/dac_clk_i
    SLICE_X40Y45         FDRE                                         r  ad9767_0/inst/dac_dat_b_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     1.788 f  ad9767_0/inst/dac_dat_b_s_reg[12]/Q
                         net (fo=1, routed)           0.460     2.248    ad9767_0/inst/dac_dat_b_s[12]
    SLICE_X42Y64         LUT1 (Prop_lut1_I0_O)        0.045     2.293 r  ad9767_0/inst/dac_dat_b[12]_i_1/O
                         net (fo=1, routed)           0.000     2.293    ad9767_0/inst/p_1_out[12]
    SLICE_X42Y64         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.855     2.001    ad9767_0/inst/dac_clk_i
    SLICE_X42Y64         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[12]/C
                         clock pessimism             -0.090     1.911    
    SLICE_X42Y64         FDRE (Hold_fdre_C_D)         0.121     2.032    ad9767_0/inst/dac_dat_b_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   redpitaya_adc_dac_clk_0/inst/i_dac1_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    ad9767_0/inst/i_dac_0/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    ad9767_0/inst/i_dac_1/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    ad9767_0/inst/i_dac_10/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    ad9767_0/inst/i_dac_11/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91    ad9767_0/inst/i_dac_12/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92    ad9767_0/inst/i_dac_13/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82    ad9767_0/inst/i_dac_2/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    ad9767_0/inst/i_dac_3/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    ad9767_0/inst/i_dac_4/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y59    ad9767_0/inst/dac_dat_b_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y59    ad9767_0/inst/dac_dat_b_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y59    ad9767_0/inst/dac_dat_b_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y59    ad9767_0/inst/dac_dat_b_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y69    ad9767_0/inst/dac_dat_a_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y66    ad9767_0/inst/dac_dat_a_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y60    ad9767_0/inst/dac_dat_a_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y73    ad9767_0/inst/dac_dat_a_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y73    ad9767_0/inst/dac_dat_a_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y69    ad9767_0/inst/dac_dat_a_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y69    ad9767_0/inst/dac_dat_a_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y73    ad9767_0/inst/dac_dat_a_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y73    ad9767_0/inst/dac_dat_a_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y69    ad9767_0/inst/dac_dat_a_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y69    ad9767_0/inst/dac_dat_a_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y69    ad9767_0/inst/dac_dat_a_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X34Y59    ad9767_0/inst/dac_dat_a_reg[9]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X32Y57    ad9767_0/inst/dac_dat_a_s_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X35Y57    ad9767_0/inst/dac_dat_a_s_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X35Y57    ad9767_0/inst/dac_dat_a_s_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.892ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.629ns  (logic 2.063ns (31.123%)  route 4.566ns (68.877%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.638     6.045    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X13Y50         LUT5 (Prop_lut5_I4_O)        0.154     6.199 f  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=4, routed)           0.630     6.829    data16_multi_to_ram_0/U0/handle_comm/s00_axi_wvalid
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.327     7.156 r  data16_multi_to_ram_0/U0/handle_comm/start_o_i_2/O
                         net (fo=6, routed)           0.429     7.585    data16_multi_to_ram_0/U0/handle_comm/start_o_i_2_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I3_O)        0.124     7.709 r  data16_multi_to_ram_0/U0/handle_comm/addr_reg[1]_i_1/O
                         net (fo=36, routed)          1.026     8.735    data16_multi_to_ram_0/U0/handle_comm/addr_reg_reg[2]_0[1]
    SLICE_X13Y46         LUT5 (Prop_lut5_I0_O)        0.124     8.859 r  data16_multi_to_ram_0/U0/handle_comm/readdata_s[31]_i_1/O
                         net (fo=32, routed)          0.843     9.701    data16_multi_to_ram_0/U0/wb_inst/E[0]
    SLICE_X17Y45         FDRE                                         r  data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.500    10.692    data16_multi_to_ram_0/U0/wb_inst/s00_axi_aclk
    SLICE_X17Y45         FDRE                                         r  data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[17]/C
                         clock pessimism              0.230    10.923    
                         clock uncertainty           -0.125    10.798    
    SLICE_X17Y45         FDRE (Setup_fdre_C_CE)      -0.205    10.593    data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[17]
  -------------------------------------------------------------------
                         required time                         10.593    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.892ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.629ns  (logic 2.063ns (31.123%)  route 4.566ns (68.877%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.638     6.045    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X13Y50         LUT5 (Prop_lut5_I4_O)        0.154     6.199 f  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=4, routed)           0.630     6.829    data16_multi_to_ram_0/U0/handle_comm/s00_axi_wvalid
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.327     7.156 r  data16_multi_to_ram_0/U0/handle_comm/start_o_i_2/O
                         net (fo=6, routed)           0.429     7.585    data16_multi_to_ram_0/U0/handle_comm/start_o_i_2_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I3_O)        0.124     7.709 r  data16_multi_to_ram_0/U0/handle_comm/addr_reg[1]_i_1/O
                         net (fo=36, routed)          1.026     8.735    data16_multi_to_ram_0/U0/handle_comm/addr_reg_reg[2]_0[1]
    SLICE_X13Y46         LUT5 (Prop_lut5_I0_O)        0.124     8.859 r  data16_multi_to_ram_0/U0/handle_comm/readdata_s[31]_i_1/O
                         net (fo=32, routed)          0.843     9.701    data16_multi_to_ram_0/U0/wb_inst/E[0]
    SLICE_X17Y45         FDRE                                         r  data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.500    10.692    data16_multi_to_ram_0/U0/wb_inst/s00_axi_aclk
    SLICE_X17Y45         FDRE                                         r  data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[20]/C
                         clock pessimism              0.230    10.923    
                         clock uncertainty           -0.125    10.798    
    SLICE_X17Y45         FDRE (Setup_fdre_C_CE)      -0.205    10.593    data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[20]
  -------------------------------------------------------------------
                         required time                         10.593    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.892ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.629ns  (logic 2.063ns (31.123%)  route 4.566ns (68.877%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.638     6.045    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X13Y50         LUT5 (Prop_lut5_I4_O)        0.154     6.199 f  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=4, routed)           0.630     6.829    data16_multi_to_ram_0/U0/handle_comm/s00_axi_wvalid
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.327     7.156 r  data16_multi_to_ram_0/U0/handle_comm/start_o_i_2/O
                         net (fo=6, routed)           0.429     7.585    data16_multi_to_ram_0/U0/handle_comm/start_o_i_2_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I3_O)        0.124     7.709 r  data16_multi_to_ram_0/U0/handle_comm/addr_reg[1]_i_1/O
                         net (fo=36, routed)          1.026     8.735    data16_multi_to_ram_0/U0/handle_comm/addr_reg_reg[2]_0[1]
    SLICE_X13Y46         LUT5 (Prop_lut5_I0_O)        0.124     8.859 r  data16_multi_to_ram_0/U0/handle_comm/readdata_s[31]_i_1/O
                         net (fo=32, routed)          0.843     9.701    data16_multi_to_ram_0/U0/wb_inst/E[0]
    SLICE_X17Y45         FDRE                                         r  data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.500    10.692    data16_multi_to_ram_0/U0/wb_inst/s00_axi_aclk
    SLICE_X17Y45         FDRE                                         r  data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[21]/C
                         clock pessimism              0.230    10.923    
                         clock uncertainty           -0.125    10.798    
    SLICE_X17Y45         FDRE (Setup_fdre_C_CE)      -0.205    10.593    data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[21]
  -------------------------------------------------------------------
                         required time                         10.593    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.892ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.629ns  (logic 2.063ns (31.123%)  route 4.566ns (68.877%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.638     6.045    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X13Y50         LUT5 (Prop_lut5_I4_O)        0.154     6.199 f  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=4, routed)           0.630     6.829    data16_multi_to_ram_0/U0/handle_comm/s00_axi_wvalid
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.327     7.156 r  data16_multi_to_ram_0/U0/handle_comm/start_o_i_2/O
                         net (fo=6, routed)           0.429     7.585    data16_multi_to_ram_0/U0/handle_comm/start_o_i_2_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I3_O)        0.124     7.709 r  data16_multi_to_ram_0/U0/handle_comm/addr_reg[1]_i_1/O
                         net (fo=36, routed)          1.026     8.735    data16_multi_to_ram_0/U0/handle_comm/addr_reg_reg[2]_0[1]
    SLICE_X13Y46         LUT5 (Prop_lut5_I0_O)        0.124     8.859 r  data16_multi_to_ram_0/U0/handle_comm/readdata_s[31]_i_1/O
                         net (fo=32, routed)          0.843     9.701    data16_multi_to_ram_0/U0/wb_inst/E[0]
    SLICE_X17Y45         FDRE                                         r  data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.500    10.692    data16_multi_to_ram_0/U0/wb_inst/s00_axi_aclk
    SLICE_X17Y45         FDRE                                         r  data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[26]/C
                         clock pessimism              0.230    10.923    
                         clock uncertainty           -0.125    10.798    
    SLICE_X17Y45         FDRE (Setup_fdre_C_CE)      -0.205    10.593    data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[26]
  -------------------------------------------------------------------
                         required time                         10.593    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 2.063ns (31.819%)  route 4.421ns (68.181%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.638     6.045    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X13Y50         LUT5 (Prop_lut5_I4_O)        0.154     6.199 f  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=4, routed)           0.630     6.829    data16_multi_to_ram_0/U0/handle_comm/s00_axi_wvalid
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.327     7.156 r  data16_multi_to_ram_0/U0/handle_comm/start_o_i_2/O
                         net (fo=6, routed)           0.429     7.585    data16_multi_to_ram_0/U0/handle_comm/start_o_i_2_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I3_O)        0.124     7.709 r  data16_multi_to_ram_0/U0/handle_comm/addr_reg[1]_i_1/O
                         net (fo=36, routed)          1.026     8.735    data16_multi_to_ram_0/U0/handle_comm/addr_reg_reg[2]_0[1]
    SLICE_X13Y46         LUT5 (Prop_lut5_I0_O)        0.124     8.859 r  data16_multi_to_ram_0/U0/handle_comm/readdata_s[31]_i_1/O
                         net (fo=32, routed)          0.698     9.556    data16_multi_to_ram_0/U0/wb_inst/E[0]
    SLICE_X14Y46         FDRE                                         r  data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.501    10.693    data16_multi_to_ram_0/U0/wb_inst/s00_axi_aclk
    SLICE_X14Y46         FDRE                                         r  data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[1]/C
                         clock pessimism              0.230    10.924    
                         clock uncertainty           -0.125    10.799    
    SLICE_X14Y46         FDRE (Setup_fdre_C_CE)      -0.205    10.594    data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[1]
  -------------------------------------------------------------------
                         required time                         10.594    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 2.063ns (31.819%)  route 4.421ns (68.181%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.638     6.045    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X13Y50         LUT5 (Prop_lut5_I4_O)        0.154     6.199 f  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=4, routed)           0.630     6.829    data16_multi_to_ram_0/U0/handle_comm/s00_axi_wvalid
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.327     7.156 r  data16_multi_to_ram_0/U0/handle_comm/start_o_i_2/O
                         net (fo=6, routed)           0.429     7.585    data16_multi_to_ram_0/U0/handle_comm/start_o_i_2_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I3_O)        0.124     7.709 r  data16_multi_to_ram_0/U0/handle_comm/addr_reg[1]_i_1/O
                         net (fo=36, routed)          1.026     8.735    data16_multi_to_ram_0/U0/handle_comm/addr_reg_reg[2]_0[1]
    SLICE_X13Y46         LUT5 (Prop_lut5_I0_O)        0.124     8.859 r  data16_multi_to_ram_0/U0/handle_comm/readdata_s[31]_i_1/O
                         net (fo=32, routed)          0.698     9.556    data16_multi_to_ram_0/U0/wb_inst/E[0]
    SLICE_X15Y46         FDRE                                         r  data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.501    10.693    data16_multi_to_ram_0/U0/wb_inst/s00_axi_aclk
    SLICE_X15Y46         FDRE                                         r  data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[23]/C
                         clock pessimism              0.230    10.924    
                         clock uncertainty           -0.125    10.799    
    SLICE_X15Y46         FDRE (Setup_fdre_C_CE)      -0.205    10.594    data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[23]
  -------------------------------------------------------------------
                         required time                         10.594    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 2.063ns (31.819%)  route 4.421ns (68.181%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.638     6.045    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X13Y50         LUT5 (Prop_lut5_I4_O)        0.154     6.199 f  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=4, routed)           0.630     6.829    data16_multi_to_ram_0/U0/handle_comm/s00_axi_wvalid
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.327     7.156 r  data16_multi_to_ram_0/U0/handle_comm/start_o_i_2/O
                         net (fo=6, routed)           0.429     7.585    data16_multi_to_ram_0/U0/handle_comm/start_o_i_2_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I3_O)        0.124     7.709 r  data16_multi_to_ram_0/U0/handle_comm/addr_reg[1]_i_1/O
                         net (fo=36, routed)          1.026     8.735    data16_multi_to_ram_0/U0/handle_comm/addr_reg_reg[2]_0[1]
    SLICE_X13Y46         LUT5 (Prop_lut5_I0_O)        0.124     8.859 r  data16_multi_to_ram_0/U0/handle_comm/readdata_s[31]_i_1/O
                         net (fo=32, routed)          0.698     9.556    data16_multi_to_ram_0/U0/wb_inst/E[0]
    SLICE_X15Y46         FDRE                                         r  data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.501    10.693    data16_multi_to_ram_0/U0/wb_inst/s00_axi_aclk
    SLICE_X15Y46         FDRE                                         r  data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[24]/C
                         clock pessimism              0.230    10.924    
                         clock uncertainty           -0.125    10.799    
    SLICE_X15Y46         FDRE (Setup_fdre_C_CE)      -0.205    10.594    data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[24]
  -------------------------------------------------------------------
                         required time                         10.594    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 2.063ns (31.819%)  route 4.421ns (68.181%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.638     6.045    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X13Y50         LUT5 (Prop_lut5_I4_O)        0.154     6.199 f  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=4, routed)           0.630     6.829    data16_multi_to_ram_0/U0/handle_comm/s00_axi_wvalid
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.327     7.156 r  data16_multi_to_ram_0/U0/handle_comm/start_o_i_2/O
                         net (fo=6, routed)           0.429     7.585    data16_multi_to_ram_0/U0/handle_comm/start_o_i_2_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I3_O)        0.124     7.709 r  data16_multi_to_ram_0/U0/handle_comm/addr_reg[1]_i_1/O
                         net (fo=36, routed)          1.026     8.735    data16_multi_to_ram_0/U0/handle_comm/addr_reg_reg[2]_0[1]
    SLICE_X13Y46         LUT5 (Prop_lut5_I0_O)        0.124     8.859 r  data16_multi_to_ram_0/U0/handle_comm/readdata_s[31]_i_1/O
                         net (fo=32, routed)          0.698     9.556    data16_multi_to_ram_0/U0/wb_inst/E[0]
    SLICE_X14Y46         FDRE                                         r  data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.501    10.693    data16_multi_to_ram_0/U0/wb_inst/s00_axi_aclk
    SLICE_X14Y46         FDRE                                         r  data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[25]/C
                         clock pessimism              0.230    10.924    
                         clock uncertainty           -0.125    10.799    
    SLICE_X14Y46         FDRE (Setup_fdre_C_CE)      -0.205    10.594    data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[25]
  -------------------------------------------------------------------
                         required time                         10.594    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 2.063ns (31.819%)  route 4.421ns (68.181%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.638     6.045    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X13Y50         LUT5 (Prop_lut5_I4_O)        0.154     6.199 f  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=4, routed)           0.630     6.829    data16_multi_to_ram_0/U0/handle_comm/s00_axi_wvalid
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.327     7.156 r  data16_multi_to_ram_0/U0/handle_comm/start_o_i_2/O
                         net (fo=6, routed)           0.429     7.585    data16_multi_to_ram_0/U0/handle_comm/start_o_i_2_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I3_O)        0.124     7.709 r  data16_multi_to_ram_0/U0/handle_comm/addr_reg[1]_i_1/O
                         net (fo=36, routed)          1.026     8.735    data16_multi_to_ram_0/U0/handle_comm/addr_reg_reg[2]_0[1]
    SLICE_X13Y46         LUT5 (Prop_lut5_I0_O)        0.124     8.859 r  data16_multi_to_ram_0/U0/handle_comm/readdata_s[31]_i_1/O
                         net (fo=32, routed)          0.698     9.556    data16_multi_to_ram_0/U0/wb_inst/E[0]
    SLICE_X14Y46         FDRE                                         r  data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.501    10.693    data16_multi_to_ram_0/U0/wb_inst/s00_axi_aclk
    SLICE_X14Y46         FDRE                                         r  data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[28]/C
                         clock pessimism              0.230    10.924    
                         clock uncertainty           -0.125    10.799    
    SLICE_X14Y46         FDRE (Setup_fdre_C_CE)      -0.205    10.594    data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[28]
  -------------------------------------------------------------------
                         required time                         10.594    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 2.063ns (31.819%)  route 4.421ns (68.181%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.638     6.045    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X13Y50         LUT5 (Prop_lut5_I4_O)        0.154     6.199 f  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=4, routed)           0.630     6.829    data16_multi_to_ram_0/U0/handle_comm/s00_axi_wvalid
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.327     7.156 r  data16_multi_to_ram_0/U0/handle_comm/start_o_i_2/O
                         net (fo=6, routed)           0.429     7.585    data16_multi_to_ram_0/U0/handle_comm/start_o_i_2_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I3_O)        0.124     7.709 r  data16_multi_to_ram_0/U0/handle_comm/addr_reg[1]_i_1/O
                         net (fo=36, routed)          1.026     8.735    data16_multi_to_ram_0/U0/handle_comm/addr_reg_reg[2]_0[1]
    SLICE_X13Y46         LUT5 (Prop_lut5_I0_O)        0.124     8.859 r  data16_multi_to_ram_0/U0/handle_comm/readdata_s[31]_i_1/O
                         net (fo=32, routed)          0.698     9.556    data16_multi_to_ram_0/U0/wb_inst/E[0]
    SLICE_X14Y46         FDRE                                         r  data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.501    10.693    data16_multi_to_ram_0/U0/wb_inst/s00_axi_aclk
    SLICE_X14Y46         FDRE                                         r  data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[29]/C
                         clock pessimism              0.230    10.924    
                         clock uncertainty           -0.125    10.799    
    SLICE_X14Y46         FDRE (Setup_fdre_C_CE)      -0.205    10.594    data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[29]
  -------------------------------------------------------------------
                         required time                         10.594    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                  1.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.789%)  route 0.220ns (63.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.582     0.923    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y50          FDRE                                         r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.220     1.271    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X4Y48          SRL16E                                       r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.854     1.224    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y48          SRL16E                                       r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y48          SRL16E (Hold_srl16e_CLK_D)
                                                      0.054     1.249    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 adc1_offset/U0/add_constHandComm/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc1_offset/U0/add_constHandComm/addr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.816%)  route 0.211ns (53.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.564     0.905    adc1_offset/U0/add_constHandComm/s00_axi_aclk
    SLICE_X18Y49         FDSE                                         r  adc1_offset/U0/add_constHandComm/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDSE (Prop_fdse_C_Q)         0.141     1.046 r  adc1_offset/U0/add_constHandComm/axi_araddr_reg[2]/Q
                         net (fo=3, routed)           0.211     1.257    adc1_offset/U0/add_constHandComm/read_addr_s[0]
    SLICE_X18Y50         LUT5 (Prop_lut5_I0_O)        0.045     1.302 r  adc1_offset/U0/add_constHandComm/addr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.302    adc1_offset/U0/add_constHandComm/addr_s[0]
    SLICE_X18Y50         FDRE                                         r  adc1_offset/U0/add_constHandComm/addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.831     1.201    adc1_offset/U0/add_constHandComm/s00_axi_aclk
    SLICE_X18Y50         FDRE                                         r  adc1_offset/U0/add_constHandComm/addr_reg_reg[0]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X18Y50         FDRE (Hold_fdre_C_D)         0.091     1.263    adc1_offset/U0/add_constHandComm/addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.436%)  route 0.217ns (60.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.584     0.925    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.217     1.282    processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.893     1.263    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.582     0.923    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y50          FDRE                                         r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.174    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X0Y50          SRL16E                                       r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.851     1.221    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y50          SRL16E                                       r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.285     0.936    
    SLICE_X0Y50          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.119    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.209ns (43.867%)  route 0.267ns (56.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.586     0.927    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X4Y47          FDRE                                         r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.164     1.091 r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[6]/Q
                         net (fo=5, routed)           0.267     1.358    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/Q[6]
    SLICE_X4Y53          LUT4 (Prop_lut4_I0_O)        0.045     1.403 r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/wrap_boundary_axaddr_r[6]_i_1/O
                         net (fo=1, routed)           0.000     1.403    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[6][6]
    SLICE_X4Y53          FDRE                                         r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.852     1.222    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X4Y53          FDRE                                         r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X4Y53          FDRE (Hold_fdre_C_D)         0.120     1.313    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (54.107%)  route 0.109ns (45.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.584     0.925    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y42          FDRE                                         r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.109     1.161    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X4Y41          SRLC32E                                      r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.852     1.222    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y41          SRLC32E                                      r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.071    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.209ns (46.490%)  route 0.241ns (53.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.586     0.927    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X4Y47          FDRE                                         r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.164     1.091 r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[6]/Q
                         net (fo=5, routed)           0.241     1.331    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[47][6]
    SLICE_X3Y54          LUT5 (Prop_lut5_I0_O)        0.045     1.376 r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[6]_i_1/O
                         net (fo=1, routed)           0.000     1.376    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[6]_i_1_n_0
    SLICE_X3Y54          FDRE                                         r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.852     1.222    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X3Y54          FDRE                                         r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.091     1.284    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.251%)  route 0.225ns (63.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.584     0.925    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.225     1.278    processing_system7_0/inst/M_AXI_GP0_BID[7]
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.893     1.263    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[7])
                                                     -0.053     1.181    processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.663%)  route 0.231ns (64.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.586     0.927    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y47          FDRE                                         r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[50]/Q
                         net (fo=1, routed)           0.231     1.285    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][19]
    SLICE_X1Y50          FDRE                                         r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.851     1.221    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y50          FDRE                                         r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)        -0.007     1.185    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.567     0.908    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y49         FDRE                                         r  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]/Q
                         net (fo=1, routed)           0.054     1.103    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[32]
    SLICE_X10Y49         LUT4 (Prop_lut4_I3_O)        0.045     1.148 r  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_1/O
                         net (fo=1, routed)           0.000     1.148    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]
    SLICE_X10Y49         FDRE                                         r  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.835     1.205    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y49         FDRE                                         r  axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                         clock pessimism             -0.284     0.921    
    SLICE_X10Y49         FDRE (Hold_fdre_C_D)         0.121     1.042    axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y8    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y9    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y9    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y8    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X3Y49    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X3Y49    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X3Y49    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X5Y51    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X5Y51    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[9]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X8Y50    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y48    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y48    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y48    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y48    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y50    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y50    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y50    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y50    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y50    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y44   axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y44   axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y44   axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y44   axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y45    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y43    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y43    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y43    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y45    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y46    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco_counter_0/U0/nco_inst1/counter_s_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.684ns  (logic 0.580ns (8.678%)  route 6.104ns (91.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.672     2.980    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y42         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=420, routed)         3.869     7.305    nco_counter_0/U0/nco_inst1/ref_rst_i
    SLICE_X23Y49         LUT2 (Prop_lut2_I0_O)        0.124     7.429 r  nco_counter_0/U0/nco_inst1/counter_s[0]_i_1/O
                         net (fo=32, routed)          2.235     9.664    nco_counter_0/U0/nco_inst1/counter_s[0]_i_1_n_0
    SLICE_X21Y43         FDRE                                         r  nco_counter_0/U0/nco_inst1/counter_s_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.499    12.411    nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X21Y43         FDRE                                         r  nco_counter_0/U0/nco_inst1/counter_s_reg[10]/C
                         clock pessimism              0.000    12.411    
                         clock uncertainty           -0.125    12.286    
    SLICE_X21Y43         FDRE (Setup_fdre_C_R)       -0.429    11.857    nco_counter_0/U0/nco_inst1/counter_s_reg[10]
  -------------------------------------------------------------------
                         required time                         11.857    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco_counter_0/U0/nco_inst1/counter_s_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.684ns  (logic 0.580ns (8.678%)  route 6.104ns (91.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.672     2.980    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y42         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=420, routed)         3.869     7.305    nco_counter_0/U0/nco_inst1/ref_rst_i
    SLICE_X23Y49         LUT2 (Prop_lut2_I0_O)        0.124     7.429 r  nco_counter_0/U0/nco_inst1/counter_s[0]_i_1/O
                         net (fo=32, routed)          2.235     9.664    nco_counter_0/U0/nco_inst1/counter_s[0]_i_1_n_0
    SLICE_X21Y43         FDRE                                         r  nco_counter_0/U0/nco_inst1/counter_s_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.499    12.411    nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X21Y43         FDRE                                         r  nco_counter_0/U0/nco_inst1/counter_s_reg[11]/C
                         clock pessimism              0.000    12.411    
                         clock uncertainty           -0.125    12.286    
    SLICE_X21Y43         FDRE (Setup_fdre_C_R)       -0.429    11.857    nco_counter_0/U0/nco_inst1/counter_s_reg[11]
  -------------------------------------------------------------------
                         required time                         11.857    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco_counter_0/U0/nco_inst1/counter_s_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.684ns  (logic 0.580ns (8.678%)  route 6.104ns (91.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.672     2.980    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y42         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=420, routed)         3.869     7.305    nco_counter_0/U0/nco_inst1/ref_rst_i
    SLICE_X23Y49         LUT2 (Prop_lut2_I0_O)        0.124     7.429 r  nco_counter_0/U0/nco_inst1/counter_s[0]_i_1/O
                         net (fo=32, routed)          2.235     9.664    nco_counter_0/U0/nco_inst1/counter_s[0]_i_1_n_0
    SLICE_X21Y43         FDRE                                         r  nco_counter_0/U0/nco_inst1/counter_s_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.499    12.411    nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X21Y43         FDRE                                         r  nco_counter_0/U0/nco_inst1/counter_s_reg[8]/C
                         clock pessimism              0.000    12.411    
                         clock uncertainty           -0.125    12.286    
    SLICE_X21Y43         FDRE (Setup_fdre_C_R)       -0.429    11.857    nco_counter_0/U0/nco_inst1/counter_s_reg[8]
  -------------------------------------------------------------------
                         required time                         11.857    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco_counter_0/U0/nco_inst1/counter_s_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.684ns  (logic 0.580ns (8.678%)  route 6.104ns (91.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.672     2.980    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y42         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=420, routed)         3.869     7.305    nco_counter_0/U0/nco_inst1/ref_rst_i
    SLICE_X23Y49         LUT2 (Prop_lut2_I0_O)        0.124     7.429 r  nco_counter_0/U0/nco_inst1/counter_s[0]_i_1/O
                         net (fo=32, routed)          2.235     9.664    nco_counter_0/U0/nco_inst1/counter_s[0]_i_1_n_0
    SLICE_X21Y43         FDRE                                         r  nco_counter_0/U0/nco_inst1/counter_s_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.499    12.411    nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X21Y43         FDRE                                         r  nco_counter_0/U0/nco_inst1/counter_s_reg[9]/C
                         clock pessimism              0.000    12.411    
                         clock uncertainty           -0.125    12.286    
    SLICE_X21Y43         FDRE (Setup_fdre_C_R)       -0.429    11.857    nco_counter_0/U0/nco_inst1/counter_s_reg[9]
  -------------------------------------------------------------------
                         required time                         11.857    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco_counter_0/U0/nco_inst1/counter_s_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.644ns  (logic 0.580ns (8.730%)  route 6.064ns (91.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.672     2.980    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y42         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=420, routed)         3.869     7.305    nco_counter_0/U0/nco_inst1/ref_rst_i
    SLICE_X23Y49         LUT2 (Prop_lut2_I0_O)        0.124     7.429 r  nco_counter_0/U0/nco_inst1/counter_s[0]_i_1/O
                         net (fo=32, routed)          2.195     9.624    nco_counter_0/U0/nco_inst1/counter_s[0]_i_1_n_0
    SLICE_X21Y42         FDRE                                         r  nco_counter_0/U0/nco_inst1/counter_s_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.498    12.410    nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X21Y42         FDRE                                         r  nco_counter_0/U0/nco_inst1/counter_s_reg[4]/C
                         clock pessimism              0.000    12.410    
                         clock uncertainty           -0.125    12.285    
    SLICE_X21Y42         FDRE (Setup_fdre_C_R)       -0.429    11.856    nco_counter_0/U0/nco_inst1/counter_s_reg[4]
  -------------------------------------------------------------------
                         required time                         11.856    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco_counter_0/U0/nco_inst1/counter_s_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.644ns  (logic 0.580ns (8.730%)  route 6.064ns (91.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.672     2.980    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y42         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=420, routed)         3.869     7.305    nco_counter_0/U0/nco_inst1/ref_rst_i
    SLICE_X23Y49         LUT2 (Prop_lut2_I0_O)        0.124     7.429 r  nco_counter_0/U0/nco_inst1/counter_s[0]_i_1/O
                         net (fo=32, routed)          2.195     9.624    nco_counter_0/U0/nco_inst1/counter_s[0]_i_1_n_0
    SLICE_X21Y42         FDRE                                         r  nco_counter_0/U0/nco_inst1/counter_s_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.498    12.410    nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X21Y42         FDRE                                         r  nco_counter_0/U0/nco_inst1/counter_s_reg[5]/C
                         clock pessimism              0.000    12.410    
                         clock uncertainty           -0.125    12.285    
    SLICE_X21Y42         FDRE (Setup_fdre_C_R)       -0.429    11.856    nco_counter_0/U0/nco_inst1/counter_s_reg[5]
  -------------------------------------------------------------------
                         required time                         11.856    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco_counter_0/U0/nco_inst1/counter_s_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.644ns  (logic 0.580ns (8.730%)  route 6.064ns (91.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.672     2.980    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y42         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=420, routed)         3.869     7.305    nco_counter_0/U0/nco_inst1/ref_rst_i
    SLICE_X23Y49         LUT2 (Prop_lut2_I0_O)        0.124     7.429 r  nco_counter_0/U0/nco_inst1/counter_s[0]_i_1/O
                         net (fo=32, routed)          2.195     9.624    nco_counter_0/U0/nco_inst1/counter_s[0]_i_1_n_0
    SLICE_X21Y42         FDRE                                         r  nco_counter_0/U0/nco_inst1/counter_s_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.498    12.410    nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X21Y42         FDRE                                         r  nco_counter_0/U0/nco_inst1/counter_s_reg[6]/C
                         clock pessimism              0.000    12.410    
                         clock uncertainty           -0.125    12.285    
    SLICE_X21Y42         FDRE (Setup_fdre_C_R)       -0.429    11.856    nco_counter_0/U0/nco_inst1/counter_s_reg[6]
  -------------------------------------------------------------------
                         required time                         11.856    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco_counter_0/U0/nco_inst1/counter_s_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.644ns  (logic 0.580ns (8.730%)  route 6.064ns (91.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.672     2.980    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y42         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=420, routed)         3.869     7.305    nco_counter_0/U0/nco_inst1/ref_rst_i
    SLICE_X23Y49         LUT2 (Prop_lut2_I0_O)        0.124     7.429 r  nco_counter_0/U0/nco_inst1/counter_s[0]_i_1/O
                         net (fo=32, routed)          2.195     9.624    nco_counter_0/U0/nco_inst1/counter_s[0]_i_1_n_0
    SLICE_X21Y42         FDRE                                         r  nco_counter_0/U0/nco_inst1/counter_s_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.498    12.410    nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X21Y42         FDRE                                         r  nco_counter_0/U0/nco_inst1/counter_s_reg[7]/C
                         clock pessimism              0.000    12.410    
                         clock uncertainty           -0.125    12.285    
    SLICE_X21Y42         FDRE (Setup_fdre_C_R)       -0.429    11.856    nco_counter_0/U0/nco_inst1/counter_s_reg[7]
  -------------------------------------------------------------------
                         required time                         11.856    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco_counter_0/U0/nco_inst1/counter_s_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 0.580ns (8.877%)  route 5.953ns (91.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.672     2.980    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y42         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=420, routed)         3.869     7.305    nco_counter_0/U0/nco_inst1/ref_rst_i
    SLICE_X23Y49         LUT2 (Prop_lut2_I0_O)        0.124     7.429 r  nco_counter_0/U0/nco_inst1/counter_s[0]_i_1/O
                         net (fo=32, routed)          2.085     9.513    nco_counter_0/U0/nco_inst1/counter_s[0]_i_1_n_0
    SLICE_X21Y44         FDRE                                         r  nco_counter_0/U0/nco_inst1/counter_s_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.499    12.411    nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X21Y44         FDRE                                         r  nco_counter_0/U0/nco_inst1/counter_s_reg[12]/C
                         clock pessimism              0.000    12.411    
                         clock uncertainty           -0.125    12.286    
    SLICE_X21Y44         FDRE (Setup_fdre_C_R)       -0.429    11.857    nco_counter_0/U0/nco_inst1/counter_s_reg[12]
  -------------------------------------------------------------------
                         required time                         11.857    
                         arrival time                          -9.513    
  -------------------------------------------------------------------
                         slack                                  2.344    

Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco_counter_0/U0/nco_inst1/counter_s_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 0.580ns (8.877%)  route 5.953ns (91.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.672     2.980    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y42         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=420, routed)         3.869     7.305    nco_counter_0/U0/nco_inst1/ref_rst_i
    SLICE_X23Y49         LUT2 (Prop_lut2_I0_O)        0.124     7.429 r  nco_counter_0/U0/nco_inst1/counter_s[0]_i_1/O
                         net (fo=32, routed)          2.085     9.513    nco_counter_0/U0/nco_inst1/counter_s[0]_i_1_n_0
    SLICE_X21Y44         FDRE                                         r  nco_counter_0/U0/nco_inst1/counter_s_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.499    12.411    nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X21Y44         FDRE                                         r  nco_counter_0/U0/nco_inst1/counter_s_reg[13]/C
                         clock pessimism              0.000    12.411    
                         clock uncertainty           -0.125    12.286    
    SLICE_X21Y44         FDRE (Setup_fdre_C_R)       -0.429    11.857    nco_counter_0/U0/nco_inst1/counter_s_reg[13]
  -------------------------------------------------------------------
                         required time                         11.857    
                         arrival time                          -9.513    
  -------------------------------------------------------------------
                         slack                                  2.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/start_acquisition3_s_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.141ns (9.562%)  route 1.334ns (90.438%))
  Logic Levels:           0  
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.563     0.904    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/s00_axi_aclk
    SLICE_X27Y44         FDRE                                         r  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg/Q
                         net (fo=2, routed)           1.334     2.378    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg_n_0
    SLICE_X27Y43         FDRE                                         r  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/start_acquisition3_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.831     1.977    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/data2_clk_i
    SLICE_X27Y43         FDRE                                         r  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/start_acquisition3_s_reg/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X27Y43         FDRE (Hold_fdre_C_D)         0.071     2.173    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/start_acquisition3_s_reg
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[29]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.516ns  (logic 0.247ns (16.291%)  route 1.269ns (83.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.565     0.906    nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X12Y52         FDRE                                         r  nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.148     1.054 r  nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[29]/Q
                         net (fo=2, routed)           0.657     1.711    nco_counter_0/U0/wb_nco_inst/cpt_step_s[29]
    SLICE_X18Y52         LUT2 (Prop_lut2_I0_O)        0.099     1.810 r  nco_counter_0/U0/wb_nco_inst/cpt_inc2_s_reg[29]_srl2_i_1/O
                         net (fo=1, routed)           0.612     2.422    nco_counter_0/U0/nco_inst1/cpt_step_mux_s[29]
    SLICE_X20Y50         SRL16E                                       r  nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[29]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.830     1.976    nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X20Y50         SRL16E                                       r  nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[29]_srl2/CLK
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X20Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.048     2.149    nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[29]_srl2
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[3]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.207ns (13.736%)  route 1.300ns (86.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.561     0.902    nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X20Y47         FDRE                                         r  nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[3]/Q
                         net (fo=2, routed)           0.697     1.763    nco_counter_0/U0/wb_nco_inst/cpt_step_s[3]
    SLICE_X20Y45         LUT2 (Prop_lut2_I0_O)        0.043     1.806 r  nco_counter_0/U0/wb_nco_inst/cpt_inc2_s_reg[3]_srl2_i_1/O
                         net (fo=1, routed)           0.603     2.408    nco_counter_0/U0/nco_inst1/cpt_step_mux_s[3]
    SLICE_X20Y42         SRL16E                                       r  nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[3]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.829     1.975    nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X20Y42         SRL16E                                       r  nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[3]_srl2/CLK
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.125     2.100    
    SLICE_X20Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.035     2.135    nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[3]_srl2
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 nco_counter_0/U0/wb_nco_inst/cpt_off_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco_counter_0/U0/nco_inst1/cpt_off2_s_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.186ns (11.745%)  route 1.398ns (88.255%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.564     0.905    nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X18Y47         FDRE                                         r  nco_counter_0/U0/wb_nco_inst/cpt_off_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  nco_counter_0/U0/wb_nco_inst/cpt_off_s_reg[0]/Q
                         net (fo=2, routed)           0.900     1.945    nco_counter_0/U0/wb_nco_inst/cpt_off_s_reg_n_0_[0]
    SLICE_X21Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.990 r  nco_counter_0/U0/wb_nco_inst/cpt_off2_s_reg[0]_srl2_i_1/O
                         net (fo=1, routed)           0.498     2.488    nco_counter_0/U0/nco_inst1/cpt_off_mux_s[0]
    SLICE_X20Y49         SRL16E                                       r  nco_counter_0/U0/nco_inst1/cpt_off2_s_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.831     1.977    nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X20Y49         SRL16E                                       r  nco_counter_0/U0/nco_inst1/cpt_off2_s_reg[0]_srl2/CLK
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X20Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.204    nco_counter_0/U0/nco_inst1/cpt_off2_s_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 nco_counter_0/U0/wb_nco_inst/cpt_off_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco_counter_0/U0/nco_inst1/cpt_off2_s_reg[6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.186ns (11.680%)  route 1.406ns (88.320%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.564     0.905    nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X18Y47         FDRE                                         r  nco_counter_0/U0/wb_nco_inst/cpt_off_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  nco_counter_0/U0/wb_nco_inst/cpt_off_s_reg[6]/Q
                         net (fo=2, routed)           0.754     1.800    nco_counter_0/U0/wb_nco_inst/cpt_off_s_reg_n_0_[6]
    SLICE_X19Y48         LUT2 (Prop_lut2_I0_O)        0.045     1.845 r  nco_counter_0/U0/wb_nco_inst/cpt_off2_s_reg[6]_srl2_i_1/O
                         net (fo=1, routed)           0.652     2.497    nco_counter_0/U0/nco_inst1/cpt_off_mux_s[6]
    SLICE_X20Y49         SRL16E                                       r  nco_counter_0/U0/nco_inst1/cpt_off2_s_reg[6]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.831     1.977    nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X20Y49         SRL16E                                       r  nco_counter_0/U0/nco_inst1/cpt_off2_s_reg[6]_srl2/CLK
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X20Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.211    nco_counter_0/U0/nco_inst1/cpt_off2_s_reg[6]_srl2
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[27]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.208ns (13.571%)  route 1.325ns (86.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.565     0.906    nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X12Y52         FDSE                                         r  nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDSE (Prop_fdse_C_Q)         0.164     1.070 r  nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[27]/Q
                         net (fo=2, routed)           0.774     1.843    nco_counter_0/U0/wb_nco_inst/cpt_step_s[27]
    SLICE_X18Y52         LUT2 (Prop_lut2_I0_O)        0.044     1.887 r  nco_counter_0/U0/wb_nco_inst/cpt_inc2_s_reg[27]_srl2_i_1/O
                         net (fo=1, routed)           0.551     2.438    nco_counter_0/U0/nco_inst1/cpt_step_mux_s[27]
    SLICE_X20Y50         SRL16E                                       r  nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[27]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.830     1.976    nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X20Y50         SRL16E                                       r  nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[27]_srl2/CLK
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X20Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.046     2.147    nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[27]_srl2
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[31]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.245ns (15.185%)  route 1.368ns (84.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.565     0.906    nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X12Y52         FDRE                                         r  nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.148     1.054 r  nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[31]/Q
                         net (fo=2, routed)           0.802     1.856    nco_counter_0/U0/wb_nco_inst/cpt_step_s[31]
    SLICE_X19Y51         LUT2 (Prop_lut2_I0_O)        0.097     1.953 r  nco_counter_0/U0/wb_nco_inst/cpt_inc2_s_reg[31]_srl2_i_1/O
                         net (fo=1, routed)           0.566     2.519    nco_counter_0/U0/nco_inst1/cpt_step_mux_s[31]
    SLICE_X20Y50         SRL16E                                       r  nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[31]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.830     1.976    nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X20Y50         SRL16E                                       r  nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[31]_srl2/CLK
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X20Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.121     2.222    nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[31]_srl2
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[30]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.246ns (15.198%)  route 1.373ns (84.802%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.565     0.906    nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X12Y52         FDRE                                         r  nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.148     1.054 r  nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[30]/Q
                         net (fo=2, routed)           0.755     1.808    nco_counter_0/U0/wb_nco_inst/cpt_step_s[30]
    SLICE_X19Y51         LUT2 (Prop_lut2_I0_O)        0.098     1.906 r  nco_counter_0/U0/wb_nco_inst/cpt_inc2_s_reg[30]_srl2_i_1/O
                         net (fo=1, routed)           0.618     2.524    nco_counter_0/U0/nco_inst1/cpt_step_mux_s[30]
    SLICE_X20Y50         SRL16E                                       r  nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[30]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.830     1.976    nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X20Y50         SRL16E                                       r  nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[30]_srl2/CLK
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X20Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.210    nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[30]_srl2
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[16]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.209ns (12.962%)  route 1.403ns (87.038%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.567     0.908    nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X12Y47         FDSE                                         r  nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDSE (Prop_fdse_C_Q)         0.164     1.072 r  nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[16]/Q
                         net (fo=2, routed)           0.790     1.862    nco_counter_0/U0/wb_nco_inst/cpt_step_s[16]
    SLICE_X21Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.907 r  nco_counter_0/U0/wb_nco_inst/cpt_inc2_s_reg[16]_srl2_i_1/O
                         net (fo=1, routed)           0.613     2.520    nco_counter_0/U0/nco_inst1/cpt_step_mux_s[16]
    SLICE_X20Y46         SRL16E                                       r  nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[16]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.830     1.976    nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X20Y46         SRL16E                                       r  nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[16]_srl2/CLK
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X20Y46         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.203    nco_counter_0/U0/nco_inst1/cpt_inc2_s_reg[16]_srl2
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 nco_counter_0/U0/wb_nco_inst/cpt_off_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nco_counter_0/U0/nco_inst1/cpt_off2_s_reg[9]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.226ns (14.424%)  route 1.341ns (85.576%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.564     0.905    nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X18Y47         FDRE                                         r  nco_counter_0/U0/wb_nco_inst/cpt_off_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.128     1.033 r  nco_counter_0/U0/wb_nco_inst/cpt_off_s_reg[9]/Q
                         net (fo=2, routed)           0.809     1.842    nco_counter_0/U0/wb_nco_inst/cpt_off_s_reg_n_0_[9]
    SLICE_X18Y48         LUT2 (Prop_lut2_I0_O)        0.098     1.940 r  nco_counter_0/U0/wb_nco_inst/cpt_off2_s_reg[9]_srl2_i_1/O
                         net (fo=1, routed)           0.532     2.471    nco_counter_0/U0/nco_inst1/cpt_off_mux_s[9]
    SLICE_X20Y48         SRL16E                                       r  nco_counter_0/U0/nco_inst1/cpt_off2_s_reg[9]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.831     1.977    nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X20Y48         SRL16E                                       r  nco_counter_0/U0/nco_inst1/cpt_off2_s_reg[9]_srl2/CLK
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X20Y48         SRL16E (Hold_srl16e_CLK_D)
                                                      0.044     2.146    nco_counter_0/U0/nco_inst1/cpt_off2_s_reg[9]_srl2
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.325    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.687ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/busy_s_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.642ns (40.174%)  route 0.956ns (59.826%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    4.840ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.679     4.840    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/data1_clk_i
    SLICE_X12Y40         FDRE                                         r  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/busy_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518     5.358 f  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/busy_s_reg/Q
                         net (fo=3, routed)           0.956     6.314    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/busy_all_s[0]
    SLICE_X14Y40         LUT4 (Prop_lut4_I2_O)        0.124     6.438 r  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/sync_start_dis.start_acquisition2_s_i_1/O
                         net (fo=1, routed)           0.000     6.438    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst_n_2
    SLICE_X14Y40         FDRE                                         r  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.499    10.691    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/s00_axi_aclk
    SLICE_X14Y40         FDRE                                         r  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg/C
                         clock pessimism              0.000    10.691    
                         clock uncertainty           -0.125    10.566    
    SLICE_X14Y40         FDRE (Setup_fdre_C_D)        0.029    10.595    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg
  -------------------------------------------------------------------
                         required time                         10.595    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.358ns  (required time - arrival time)
  Source:                 data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/busy_s_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.580ns (41.345%)  route 0.823ns (58.655%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.673     4.834    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_clk_i
    SLICE_X27Y43         FDRE                                         r  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/busy_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_fdre_C_Q)         0.456     5.290 f  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/busy_s_reg/Q
                         net (fo=3, routed)           0.823     6.113    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/sync_start_dis.start_acquisition2_s_reg[0]
    SLICE_X27Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.237 r  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/sync_start_dis.start_acquisition2_s_i_1__0/O
                         net (fo=1, routed)           0.000     6.237    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst_n_2
    SLICE_X27Y44         FDRE                                         r  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.499    10.691    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/s00_axi_aclk
    SLICE_X27Y44         FDRE                                         r  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg/C
                         clock pessimism              0.000    10.691    
                         clock uncertainty           -0.125    10.566    
    SLICE_X27Y44         FDRE (Setup_fdre_C_D)        0.029    10.595    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg
  -------------------------------------------------------------------
                         required time                         10.595    
                         arrival time                          -6.237    
  -------------------------------------------------------------------
                         slack                                  4.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/busy_s_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.186ns (38.286%)  route 0.300ns (61.714%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.563     1.618    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_clk_i
    SLICE_X27Y43         FDRE                                         r  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/busy_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_fdre_C_Q)         0.141     1.759 f  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/busy_s_reg/Q
                         net (fo=3, routed)           0.300     2.059    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/sync_start_dis.start_acquisition2_s_reg[0]
    SLICE_X27Y44         LUT4 (Prop_lut4_I2_O)        0.045     2.104 r  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/sync_start_dis.start_acquisition2_s_i_1__0/O
                         net (fo=1, routed)           0.000     2.104    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst_n_2
    SLICE_X27Y44         FDRE                                         r  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.831     1.201    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/s00_axi_aclk
    SLICE_X27Y44         FDRE                                         r  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.125     1.326    
    SLICE_X27Y44         FDRE (Hold_fdre_C_D)         0.091     1.417    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/busy_s_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.209ns (32.705%)  route 0.430ns (67.295%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.565     1.620    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/data1_clk_i
    SLICE_X12Y40         FDRE                                         r  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/busy_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164     1.784 f  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/busy_s_reg/Q
                         net (fo=3, routed)           0.430     2.214    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/busy_all_s[0]
    SLICE_X14Y40         LUT4 (Prop_lut4_I2_O)        0.045     2.259 r  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/sync_start_dis.start_acquisition2_s_i_1/O
                         net (fo=1, routed)           0.000     2.259    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst_n_2
    SLICE_X14Y40         FDRE                                         r  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.830     1.200    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/s00_axi_aclk
    SLICE_X14Y40         FDRE                                         r  data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.125     1.325    
    SLICE_X14Y40         FDRE (Hold_fdre_C_D)         0.091     1.416    data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.843    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.478ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.583ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.979ns  (logic 0.580ns (8.311%)  route 6.399ns (91.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 12.469 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.679     2.987    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y40         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.734     5.177    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.301 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          4.665     9.966    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y1          FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.557    12.469    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y1          FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[1]/C
                         clock pessimism              0.000    12.469    
                         clock uncertainty           -0.125    12.344    
    ILOGIC_X0Y1          FDCE (Recov_fdce_C_CLR)     -0.795    11.549    ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[1]
  -------------------------------------------------------------------
                         required time                         11.549    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.726ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.835ns  (logic 0.580ns (8.486%)  route 6.254ns (91.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 12.468 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.679     2.987    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y40         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.734     5.177    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.301 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          4.521     9.822    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y3          FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.556    12.468    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y3          FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[2]/C
                         clock pessimism              0.000    12.468    
                         clock uncertainty           -0.125    12.343    
    ILOGIC_X0Y3          FDCE (Recov_fdce_C_CLR)     -0.795    11.548    ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[2]
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                          -9.821    
  -------------------------------------------------------------------
                         slack                                  1.726    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[6]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 0.580ns (8.627%)  route 6.143ns (91.373%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 12.469 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.679     2.987    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y40         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.734     5.177    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.301 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          4.409     9.710    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y0          FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.557    12.469    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y0          FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[6]/C
                         clock pessimism              0.000    12.469    
                         clock uncertainty           -0.125    12.344    
    ILOGIC_X0Y0          FDCE (Recov_fdce_C_CLR)     -0.795    11.549    ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[6]
  -------------------------------------------------------------------
                         required time                         11.549    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.877ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.684ns  (logic 0.580ns (8.678%)  route 6.104ns (91.322%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 12.468 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.679     2.987    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y40         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.734     5.177    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.301 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          4.370     9.671    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y4          FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.556    12.468    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y4          FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[3]/C
                         clock pessimism              0.000    12.468    
                         clock uncertainty           -0.125    12.343    
    ILOGIC_X0Y4          FDCE (Recov_fdce_C_CLR)     -0.795    11.548    ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[3]
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                          -9.671    
  -------------------------------------------------------------------
                         slack                                  1.877    

Slack (MET) :             2.027ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[10]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 0.580ns (8.878%)  route 5.953ns (91.122%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.679     2.987    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y40         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.734     5.177    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.301 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          4.219     9.520    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y5          FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.555    12.467    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y5          FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[10]/C
                         clock pessimism              0.000    12.467    
                         clock uncertainty           -0.125    12.342    
    ILOGIC_X0Y5          FDCE (Recov_fdce_C_CLR)     -0.795    11.547    ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[10]
  -------------------------------------------------------------------
                         required time                         11.547    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  2.027    

Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[12]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.520ns  (logic 0.580ns (8.895%)  route 5.940ns (91.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.679     2.987    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y40         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.734     5.177    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.301 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          4.206     9.507    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y6          FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.555    12.467    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y6          FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[12]/C
                         clock pessimism              0.000    12.467    
                         clock uncertainty           -0.125    12.342    
    ILOGIC_X0Y6          FDCE (Recov_fdce_C_CLR)     -0.795    11.547    ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[12]
  -------------------------------------------------------------------
                         required time                         11.547    
                         arrival time                          -9.507    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.127ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[0]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 0.580ns (9.018%)  route 5.852ns (90.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 12.466 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.679     2.987    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y40         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.734     5.177    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.301 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          4.118     9.419    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y9          FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.554    12.466    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y9          FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[0]/C
                         clock pessimism              0.000    12.466    
                         clock uncertainty           -0.125    12.341    
    ILOGIC_X0Y9          FDCE (Recov_fdce_C_CLR)     -0.795    11.546    ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[0]
  -------------------------------------------------------------------
                         required time                         11.546    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  2.127    

Slack (MET) :             2.424ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.132ns  (logic 0.580ns (9.459%)  route 5.552ns (90.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 12.463 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.679     2.987    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y40         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.734     5.177    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.301 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          3.818     9.119    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y13         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.551    12.463    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y13         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[1]/C
                         clock pessimism              0.000    12.463    
                         clock uncertainty           -0.125    12.338    
    ILOGIC_X0Y13         FDCE (Recov_fdce_C_CLR)     -0.795    11.543    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[1]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                  2.424    

Slack (MET) :             2.575ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[13]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 0.580ns (9.698%)  route 5.401ns (90.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 12.463 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.679     2.987    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y40         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.734     5.177    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.301 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          3.667     8.968    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y14         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.551    12.463    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y14         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[13]/C
                         clock pessimism              0.000    12.463    
                         clock uncertainty           -0.125    12.338    
    ILOGIC_X0Y14         FDCE (Recov_fdce_C_CLR)     -0.795    11.543    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[13]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                  2.575    

Slack (MET) :             2.725ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[11]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.830ns  (logic 0.580ns (9.949%)  route 5.250ns (90.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 12.462 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.679     2.987    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y40         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.734     5.177    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.301 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          3.516     8.817    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y15         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         1.550    12.462    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y15         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[11]/C
                         clock pessimism              0.000    12.462    
                         clock uncertainty           -0.125    12.337    
    ILOGIC_X0Y15         FDCE (Recov_fdce_C_CLR)     -0.795    11.542    ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[11]
  -------------------------------------------------------------------
                         required time                         11.542    
                         arrival time                          -8.817    
  -------------------------------------------------------------------
                         slack                                  2.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_reg/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.186ns (11.379%)  route 1.449ns (88.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.565     0.906    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y40         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.837     1.883    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.928 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          0.612     2.540    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    SLICE_X38Y41         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.858     2.004    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    SLICE_X38Y41         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_reg/C
                         clock pessimism              0.000     2.004    
                         clock uncertainty            0.125     2.129    
    SLICE_X38Y41         FDCE (Remov_fdce_C_CLR)     -0.067     2.062    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_reg
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[4]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.186ns (10.533%)  route 1.580ns (89.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.565     0.906    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y40         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.837     1.883    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.928 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          0.743     2.671    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y49         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.856     2.002    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y49         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[4]/C
                         clock pessimism              0.000     2.002    
                         clock uncertainty            0.125     2.127    
    ILOGIC_X0Y49         FDCE (Remov_fdce_C_CLR)     -0.207     1.920    ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.186ns (10.162%)  route 1.644ns (89.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.565     0.906    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y40         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.837     1.883    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.928 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          0.807     2.736    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y42         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.854     2.000    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y42         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.125     2.125    
    ILOGIC_X0Y42         FDCE (Remov_fdce_C_CLR)     -0.207     1.918    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.736    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[6]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.186ns (10.132%)  route 1.650ns (89.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.565     0.906    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y40         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.837     1.883    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.928 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          0.813     2.741    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y41         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.854     2.000    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y41         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[6]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.125     2.125    
    ILOGIC_X0Y41         FDCE (Remov_fdce_C_CLR)     -0.207     1.918    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.887ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.186ns (9.792%)  route 1.714ns (90.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.565     0.906    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y40         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.837     1.883    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.928 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          0.877     2.805    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y40         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.854     2.000    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y40         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.125     2.125    
    ILOGIC_X0Y40         FDCE (Remov_fdce_C_CLR)     -0.207     1.918    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[8]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.186ns (9.760%)  route 1.720ns (90.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.565     0.906    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y40         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.837     1.883    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.928 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          0.883     2.811    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y43         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.854     2.000    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y43         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[8]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.125     2.125    
    ILOGIC_X0Y43         FDCE (Remov_fdce_C_CLR)     -0.207     1.918    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 0.186ns (9.584%)  route 1.755ns (90.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.565     0.906    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y40         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.837     1.883    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.928 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          0.918     2.846    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y36         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.852     1.998    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y36         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.125     2.123    
    ILOGIC_X0Y36         FDCE (Remov_fdce_C_CLR)     -0.207     1.916    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.936ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.186ns (9.557%)  route 1.760ns (90.443%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.565     0.906    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y40         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.837     1.883    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.928 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          0.923     2.852    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y35         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.852     1.998    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y35         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.125     2.123    
    ILOGIC_X0Y35         FDCE (Remov_fdce_C_CLR)     -0.207     1.916    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.852    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.186ns (9.522%)  route 1.767ns (90.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.565     0.906    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y40         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.837     1.883    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.928 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          0.931     2.859    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y39         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.854     2.000    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y39         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.125     2.125    
    ILOGIC_X0Y39         FDCE (Remov_fdce_C_CLR)     -0.207     1.918    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             1.000ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[4]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.186ns (9.254%)  route 1.824ns (90.746%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.565     0.906    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y40         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.837     1.883    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.928 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          0.987     2.915    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y34         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=424, routed)         0.852     1.998    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y34         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[4]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.125     2.123    
    ILOGIC_X0Y34         FDCE (Remov_fdce_C_CLR)     -0.207     1.916    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.915    
  -------------------------------------------------------------------
                         slack                                  1.000    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_ampl/U0/wb_add_const_inst/readdata_s_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 0.456ns (10.517%)  route 3.880ns (89.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.678 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.672     2.980    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y42         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=420, routed)         3.880     7.316    dds_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X22Y52         FDCE                                         f  dds_ampl/U0/wb_add_const_inst/readdata_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.486    10.678    dds_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X22Y52         FDCE                                         r  dds_ampl/U0/wb_add_const_inst/readdata_s_reg[10]/C
                         clock pessimism              0.116    10.794    
                         clock uncertainty           -0.125    10.669    
    SLICE_X22Y52         FDCE (Recov_fdce_C_CLR)     -0.405    10.264    dds_ampl/U0/wb_add_const_inst/readdata_s_reg[10]
  -------------------------------------------------------------------
                         required time                         10.264    
                         arrival time                          -7.316    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_ampl/U0/wb_add_const_inst/readdata_s_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 0.456ns (10.517%)  route 3.880ns (89.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.678 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.672     2.980    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y42         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=420, routed)         3.880     7.316    dds_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X22Y52         FDCE                                         f  dds_ampl/U0/wb_add_const_inst/readdata_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.486    10.678    dds_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X22Y52         FDCE                                         r  dds_ampl/U0/wb_add_const_inst/readdata_s_reg[11]/C
                         clock pessimism              0.116    10.794    
                         clock uncertainty           -0.125    10.669    
    SLICE_X22Y52         FDCE (Recov_fdce_C_CLR)     -0.405    10.264    dds_ampl/U0/wb_add_const_inst/readdata_s_reg[11]
  -------------------------------------------------------------------
                         required time                         10.264    
                         arrival time                          -7.316    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_ampl/U0/wb_add_const_inst/readdata_s_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 0.456ns (10.517%)  route 3.880ns (89.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.678 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.672     2.980    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y42         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=420, routed)         3.880     7.316    dds_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X22Y52         FDCE                                         f  dds_ampl/U0/wb_add_const_inst/readdata_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.486    10.678    dds_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X22Y52         FDCE                                         r  dds_ampl/U0/wb_add_const_inst/readdata_s_reg[5]/C
                         clock pessimism              0.116    10.794    
                         clock uncertainty           -0.125    10.669    
    SLICE_X22Y52         FDCE (Recov_fdce_C_CLR)     -0.405    10.264    dds_ampl/U0/wb_add_const_inst/readdata_s_reg[5]
  -------------------------------------------------------------------
                         required time                         10.264    
                         arrival time                          -7.316    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             2.952ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_offset/U0/wb_add_const_inst/offset_s_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.456ns (10.528%)  route 3.875ns (89.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.678 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.672     2.980    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y42         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=420, routed)         3.875     7.311    dds_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X23Y52         FDCE                                         f  dds_offset/U0/wb_add_const_inst/offset_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.486    10.678    dds_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X23Y52         FDCE                                         r  dds_offset/U0/wb_add_const_inst/offset_s_reg[10]/C
                         clock pessimism              0.116    10.794    
                         clock uncertainty           -0.125    10.669    
    SLICE_X23Y52         FDCE (Recov_fdce_C_CLR)     -0.405    10.264    dds_offset/U0/wb_add_const_inst/offset_s_reg[10]
  -------------------------------------------------------------------
                         required time                         10.264    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                  2.952    

Slack (MET) :             2.952ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_offset/U0/wb_add_const_inst/offset_s_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.456ns (10.528%)  route 3.875ns (89.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.678 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.672     2.980    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y42         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=420, routed)         3.875     7.311    dds_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X23Y52         FDCE                                         f  dds_offset/U0/wb_add_const_inst/offset_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.486    10.678    dds_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X23Y52         FDCE                                         r  dds_offset/U0/wb_add_const_inst/offset_s_reg[11]/C
                         clock pessimism              0.116    10.794    
                         clock uncertainty           -0.125    10.669    
    SLICE_X23Y52         FDCE (Recov_fdce_C_CLR)     -0.405    10.264    dds_offset/U0/wb_add_const_inst/offset_s_reg[11]
  -------------------------------------------------------------------
                         required time                         10.264    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                  2.952    

Slack (MET) :             2.952ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_offset/U0/wb_add_const_inst/offset_s_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.456ns (10.528%)  route 3.875ns (89.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.678 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.672     2.980    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y42         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=420, routed)         3.875     7.311    dds_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X23Y52         FDCE                                         f  dds_offset/U0/wb_add_const_inst/offset_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.486    10.678    dds_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X23Y52         FDCE                                         r  dds_offset/U0/wb_add_const_inst/offset_s_reg[12]/C
                         clock pessimism              0.116    10.794    
                         clock uncertainty           -0.125    10.669    
    SLICE_X23Y52         FDCE (Recov_fdce_C_CLR)     -0.405    10.264    dds_offset/U0/wb_add_const_inst/offset_s_reg[12]
  -------------------------------------------------------------------
                         required time                         10.264    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                  2.952    

Slack (MET) :             2.952ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_offset/U0/wb_add_const_inst/offset_s_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.456ns (10.528%)  route 3.875ns (89.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.678 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.672     2.980    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y42         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=420, routed)         3.875     7.311    dds_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X23Y52         FDCE                                         f  dds_offset/U0/wb_add_const_inst/offset_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.486    10.678    dds_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X23Y52         FDCE                                         r  dds_offset/U0/wb_add_const_inst/offset_s_reg[13]/C
                         clock pessimism              0.116    10.794    
                         clock uncertainty           -0.125    10.669    
    SLICE_X23Y52         FDCE (Recov_fdce_C_CLR)     -0.405    10.264    dds_offset/U0/wb_add_const_inst/offset_s_reg[13]
  -------------------------------------------------------------------
                         required time                         10.264    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                  2.952    

Slack (MET) :             2.952ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_offset/U0/wb_add_const_inst/offset_s_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.456ns (10.528%)  route 3.875ns (89.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.678 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.672     2.980    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y42         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=420, routed)         3.875     7.311    dds_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X23Y52         FDCE                                         f  dds_offset/U0/wb_add_const_inst/offset_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.486    10.678    dds_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X23Y52         FDCE                                         r  dds_offset/U0/wb_add_const_inst/offset_s_reg[1]/C
                         clock pessimism              0.116    10.794    
                         clock uncertainty           -0.125    10.669    
    SLICE_X23Y52         FDCE (Recov_fdce_C_CLR)     -0.405    10.264    dds_offset/U0/wb_add_const_inst/offset_s_reg[1]
  -------------------------------------------------------------------
                         required time                         10.264    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                  2.952    

Slack (MET) :             2.952ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_offset/U0/wb_add_const_inst/offset_s_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.456ns (10.528%)  route 3.875ns (89.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.678 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.672     2.980    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y42         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=420, routed)         3.875     7.311    dds_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X23Y52         FDCE                                         f  dds_offset/U0/wb_add_const_inst/offset_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.486    10.678    dds_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X23Y52         FDCE                                         r  dds_offset/U0/wb_add_const_inst/offset_s_reg[2]/C
                         clock pessimism              0.116    10.794    
                         clock uncertainty           -0.125    10.669    
    SLICE_X23Y52         FDCE (Recov_fdce_C_CLR)     -0.405    10.264    dds_offset/U0/wb_add_const_inst/offset_s_reg[2]
  -------------------------------------------------------------------
                         required time                         10.264    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                  2.952    

Slack (MET) :             2.952ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_offset/U0/wb_add_const_inst/offset_s_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.456ns (10.528%)  route 3.875ns (89.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.678 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.672     2.980    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y42         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=420, routed)         3.875     7.311    dds_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X23Y52         FDCE                                         f  dds_offset/U0/wb_add_const_inst/offset_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        1.486    10.678    dds_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X23Y52         FDCE                                         r  dds_offset/U0/wb_add_const_inst/offset_s_reg[7]/C
                         clock pessimism              0.116    10.794    
                         clock uncertainty           -0.125    10.669    
    SLICE_X23Y52         FDCE (Recov_fdce_C_CLR)     -0.405    10.264    dds_offset/U0/wb_add_const_inst/offset_s_reg[7]
  -------------------------------------------------------------------
                         required time                         10.264    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                  2.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.387ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_offset/U0/wb_add_const_inst/readdata_s_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.141ns (9.011%)  route 1.424ns (90.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.562     0.903    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y42         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=420, routed)         1.424     2.467    dds_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X19Y52         FDCE                                         f  dds_offset/U0/wb_add_const_inst/readdata_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.831     1.201    dds_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X19Y52         FDCE                                         r  dds_offset/U0/wb_add_const_inst/readdata_s_reg[12]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X19Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.080    dds_offset/U0/wb_add_const_inst/readdata_s_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.387ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_offset/U0/wb_add_const_inst/readdata_s_reg[31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.141ns (9.011%)  route 1.424ns (90.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.562     0.903    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y42         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=420, routed)         1.424     2.467    dds_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X19Y52         FDCE                                         f  dds_offset/U0/wb_add_const_inst/readdata_s_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.831     1.201    dds_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X19Y52         FDCE                                         r  dds_offset/U0/wb_add_const_inst/readdata_s_reg[31]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X19Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.080    dds_offset/U0/wb_add_const_inst/readdata_s_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.517ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc1_offset/U0/wb_add_const_inst/offset_s_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.484ns  (logic 0.141ns (9.504%)  route 1.343ns (90.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.562     0.903    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y42         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=420, routed)         1.343     2.386    adc1_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X24Y47         FDCE                                         f  adc1_offset/U0/wb_add_const_inst/offset_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.829     1.199    adc1_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X24Y47         FDCE                                         r  adc1_offset/U0/wb_add_const_inst/offset_s_reg[3]/C
                         clock pessimism             -0.262     0.937    
    SLICE_X24Y47         FDCE (Remov_fdce_C_CLR)     -0.067     0.870    adc1_offset/U0/wb_add_const_inst/offset_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.517ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc1_offset/U0/wb_add_const_inst/offset_s_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.484ns  (logic 0.141ns (9.504%)  route 1.343ns (90.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.562     0.903    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y42         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=420, routed)         1.343     2.386    adc1_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X24Y47         FDCE                                         f  adc1_offset/U0/wb_add_const_inst/offset_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.829     1.199    adc1_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X24Y47         FDCE                                         r  adc1_offset/U0/wb_add_const_inst/offset_s_reg[4]/C
                         clock pessimism             -0.262     0.937    
    SLICE_X24Y47         FDCE (Remov_fdce_C_CLR)     -0.067     0.870    adc1_offset/U0/wb_add_const_inst/offset_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.517ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc1_offset/U0/wb_add_const_inst/offset_s_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.484ns  (logic 0.141ns (9.504%)  route 1.343ns (90.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.562     0.903    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y42         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=420, routed)         1.343     2.386    adc1_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X24Y47         FDCE                                         f  adc1_offset/U0/wb_add_const_inst/offset_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.829     1.199    adc1_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X24Y47         FDCE                                         r  adc1_offset/U0/wb_add_const_inst/offset_s_reg[5]/C
                         clock pessimism             -0.262     0.937    
    SLICE_X24Y47         FDCE (Remov_fdce_C_CLR)     -0.067     0.870    adc1_offset/U0/wb_add_const_inst/offset_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.517ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc1_offset/U0/wb_add_const_inst/offset_s_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.484ns  (logic 0.141ns (9.504%)  route 1.343ns (90.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.562     0.903    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y42         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=420, routed)         1.343     2.386    adc1_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X24Y47         FDCE                                         f  adc1_offset/U0/wb_add_const_inst/offset_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.829     1.199    adc1_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X24Y47         FDCE                                         r  adc1_offset/U0/wb_add_const_inst/offset_s_reg[6]/C
                         clock pessimism             -0.262     0.937    
    SLICE_X24Y47         FDCE (Remov_fdce_C_CLR)     -0.067     0.870    adc1_offset/U0/wb_add_const_inst/offset_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.518ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_ampl/U0/wb_add_const_inst/readdata_s_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.141ns (8.322%)  route 1.553ns (91.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.562     0.903    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y42         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=420, routed)         1.553     2.597    dds_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X21Y50         FDCE                                         f  dds_ampl/U0/wb_add_const_inst/readdata_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.830     1.200    dds_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X21Y50         FDCE                                         r  dds_ampl/U0/wb_add_const_inst/readdata_s_reg[2]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X21Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.079    dds_ampl/U0/wb_add_const_inst/readdata_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  1.518    

Slack (MET) :             1.518ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_ampl/U0/wb_add_const_inst/readdata_s_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.141ns (8.322%)  route 1.553ns (91.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.562     0.903    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y42         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=420, routed)         1.553     2.597    dds_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X21Y50         FDCE                                         f  dds_ampl/U0/wb_add_const_inst/readdata_s_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.830     1.200    dds_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X21Y50         FDCE                                         r  dds_ampl/U0/wb_add_const_inst/readdata_s_reg[9]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X21Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.079    dds_ampl/U0/wb_add_const_inst/readdata_s_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  1.518    

Slack (MET) :             1.536ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_ampl/U0/wb_add_const_inst/offset_s_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.735ns  (logic 0.141ns (8.126%)  route 1.594ns (91.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.562     0.903    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y42         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=420, routed)         1.594     2.638    dds_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X24Y52         FDCE                                         f  dds_ampl/U0/wb_add_const_inst/offset_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.828     1.198    dds_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X24Y52         FDCE                                         r  dds_ampl/U0/wb_add_const_inst/offset_s_reg[10]/C
                         clock pessimism             -0.029     1.169    
    SLICE_X24Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.102    dds_ampl/U0/wb_add_const_inst/offset_s_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  1.536    

Slack (MET) :             1.536ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_ampl/U0/wb_add_const_inst/offset_s_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.735ns  (logic 0.141ns (8.126%)  route 1.594ns (91.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.562     0.903    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y42         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=420, routed)         1.594     2.638    dds_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X24Y52         FDCE                                         f  dds_ampl/U0/wb_add_const_inst/offset_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1082, routed)        0.828     1.198    dds_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X24Y52         FDCE                                         r  dds_ampl/U0/wb_add_const_inst/offset_s_reg[11]/C
                         clock pessimism             -0.029     1.169    
    SLICE_X24Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.102    dds_ampl/U0/wb_add_const_inst/offset_s_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  1.536    





