
---------- Begin Simulation Statistics ----------
final_tick                               3014563108500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  70506                       # Simulator instruction rate (inst/s)
host_mem_usage                                 734464                       # Number of bytes of host memory used
host_op_rate                                    70506                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34654.28                       # Real time elapsed on the host
host_tick_rate                               86989638                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2443320161                       # Number of instructions simulated
sim_ops                                    2443323343                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.014563                       # Number of seconds simulated
sim_ticks                                3014563108500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            59.237892                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              254230575                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           429168841                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         57561029                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        337326680                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          84772818                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       88358462                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         3585644                       # Number of indirect misses.
system.cpu0.branchPred.lookups              513512975                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      7271968                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           381                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         33851456                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 470489441                       # Number of branches committed
system.cpu0.commit.bw_lim_events             63501526                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2587394                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      145198188                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2432266846                       # Number of instructions committed
system.cpu0.commit.committedOps            2432269233                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4788345636                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.507956                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.280875                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3608031844     75.35%     75.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    736623436     15.38%     90.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    130885532      2.73%     93.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    158626834      3.31%     96.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     42122932      0.88%     97.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     22723264      0.47%     98.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     12937901      0.27%     98.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     12892367      0.27%     98.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     63501526      1.33%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4788345636                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        31                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls           127769555                       # Number of function calls committed.
system.cpu0.commit.int_insts               2400672195                       # Number of committed integer instructions.
system.cpu0.commit.loads                    712932172                       # Number of loads committed
system.cpu0.commit.membars                    2583351                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2583354      0.11%      0.11% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1262597980     51.91%     52.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7124817      0.29%     52.31% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1290365      0.05%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             2      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             4      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            2      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     52.36% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      712932549     29.31%     81.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     445740137     18.33%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            4      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           19      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2432269233                       # Class of committed instruction
system.cpu0.commit.refs                    1158672709                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2432266846                       # Number of Instructions Simulated
system.cpu0.committedOps                   2432269233                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.479202                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.479202                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             53313528                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             23715402                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           248720722                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2651417831                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              2685803278                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               2059687910                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              33869829                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             31246669                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2107111                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  513512975                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                396686631                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2138509433                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             15694652                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          155                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2721152036                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  72                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          209                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles              115158872                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.085159                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        2638692351                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         339003393                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.451263                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4834781656                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.562829                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.799574                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2737494664     56.62%     56.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1687767188     34.91%     91.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               261069069      5.40%     96.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               109722955      2.27%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                23190770      0.48%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                10364918      0.21%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    2596      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3876827      0.08%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1292669      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4834781656                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       28                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1066                       # number of floating regfile writes
system.cpu0.idleCycles                     1195298128                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            34377312                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               489355279                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.421749                       # Inst execution rate
system.cpu0.iew.exec_refs                  1211182730                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 465228325                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               16027707                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            751091900                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              5083                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         20715989                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           470740019                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2577002726                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            745954405                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         20478409                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2543180474                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 15492                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6708917                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              33869829                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6522890                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       792416                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        53686082                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1163                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        37537                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3875794                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     38159728                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     24999482                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         37537                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      3454021                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      30923291                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                927238320                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2530548992                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.821662                       # average fanout of values written-back
system.cpu0.iew.wb_producers                761876106                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.419654                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2532045362                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              3095395702                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1640760503                       # number of integer regfile writes
system.cpu0.ipc                              0.403356                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.403356                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2594467      0.10%      0.10% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1334770863     52.07%     52.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7124843      0.28%     52.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1290366      0.05%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  2      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  4      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 2      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     52.49% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           752307835     29.35%     81.84% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          465566632     18.16%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           3850      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            19      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2563658883                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3882                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7759                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          931                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              9185                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    8586444                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003349                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 336417      3.92%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               6556241     76.36%     80.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite              1693781     19.73%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2569646978                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        9972436899                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2530548061                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2721764570                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2574413238                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2563658883                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2589488                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      144733493                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1758792                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          2094                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     41675155                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4834781656                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.530253                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.796267                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2946398633     60.94%     60.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1396818431     28.89%     89.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          362718261      7.50%     97.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           87323429      1.81%     99.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           31493265      0.65%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            6792174      0.14%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3171981      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              56029      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8               9453      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4834781656                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.425145                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         47680417                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        11655007                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           751091900                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          470740019                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1224                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                     8                       # number of misc regfile writes
system.cpu0.numCycles                      6030079784                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      333839                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               23221361                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1577344145                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                340970                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              2730360005                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              12711560                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 2233                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           3193096987                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2627063084                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1713043695                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               2016529788                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              17327234                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              33869829                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             30430851                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               135699546                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               28                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      3193096959                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        369822                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4709                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  3671907                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4707                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  7302295892                       # The number of ROB reads
system.cpu0.rob.rob_writes                 5201371111                       # The number of ROB writes
system.cpu0.timesIdled                      106917195                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1213                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.640516                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                 526912                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups              528813                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect              751                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted           527658                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits               585                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups            855                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             270                       # Number of indirect misses.
system.cpu1.branchPred.lookups                 529935                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          143                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           174                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts              502                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                    527821                       # Number of branches committed
system.cpu1.commit.bw_lim_events               284624                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls            878                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts           1793                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts             3684419                       # Number of instructions committed
system.cpu1.commit.committedOps               3684696                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     20738046                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.177678                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.080034                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     20007119     96.48%     96.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       167511      0.81%     97.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        48665      0.23%     97.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        64090      0.31%     97.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        35741      0.17%     98.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        45786      0.22%     98.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        12871      0.06%     98.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        71639      0.35%     98.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       284624      1.37%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     20738046                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                1181                       # Number of function calls committed.
system.cpu1.commit.int_insts                  3683982                       # Number of committed integer instructions.
system.cpu1.commit.loads                      1051204                       # Number of loads committed
system.cpu1.commit.membars                        386                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass          386      0.01%      0.01% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         1582356     42.94%     42.95% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             21      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              42      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1051378     28.53%     71.49% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1050501     28.51%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          3684696                       # Class of committed instruction
system.cpu1.commit.refs                       2101891                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                    3684419                       # Number of Instructions Simulated
system.cpu1.committedOps                      3684696                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.640112                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.640112                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             19544439                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  250                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved              526215                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts               3688468                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                   92187                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  1011246                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                   613                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                  550                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles                90240                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                     529935                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                     3786                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     20711373                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                  336                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                       3692881                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                   1724                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.025502                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles             26475                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches            527497                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.177709                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          20738725                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.178103                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.665736                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                18600504     89.69%     89.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 1603235      7.73%     97.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   15542      0.07%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   19105      0.09%     97.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  499898      2.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     353      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                      29      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       2      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                      57      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            20738725                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                          41810                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts                 546                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                  527997                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.177372                       # Inst execution rate
system.cpu1.iew.exec_refs                     2102194                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1050728                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                2740181                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              1051586                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts               604                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts              387                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1050881                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts            3686490                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              1051466                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              279                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts              3685892                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                  8490                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                 2094                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                   613                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                31206                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked           14                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads          382                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores          194                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             3                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect          256                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect           290                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  2938786                       # num instructions consuming a value
system.cpu1.iew.wb_count                      3685598                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.592819                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  1742168                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.177358                       # insts written-back per cycle
system.cpu1.iew.wb_sent                       3685709                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                 5260967                       # number of integer regfile reads
system.cpu1.int_regfile_writes                2107783                       # number of integer regfile writes
system.cpu1.ipc                              0.177301                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.177301                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass              494      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              1583300     42.95%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  22      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   42      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1051731     28.53%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1050570     28.50%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               3686171                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     192887                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.052327                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                     41      0.02%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 39291     20.37%     20.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               153552     79.61%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses               3878549                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads          28303934                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses      3685586                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes          3688274                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                   3685490                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                  3686171                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               1000                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined           1793                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued                7                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           122                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined          631                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     20738725                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.177743                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.776096                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           19225682     92.70%     92.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             686194      3.31%     96.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             278652      1.34%     97.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              82036      0.40%     97.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             199952      0.96%     98.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             215603      1.04%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              35502      0.17%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              15102      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  2      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       20738725                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.177386                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads              114                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              10                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             1051586                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1050881                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    108                       # number of misc regfile reads
system.cpu1.numCycles                        20780535                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  4878098110                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                2795457                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              2106787                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                124503                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                  165623                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                    52                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenameLookups              5261022                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts               3687220                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands            2108581                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  1027851                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              16610814                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                   613                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             16737481                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                    1794                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups         5261010                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         11700                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               432                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                   568932                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           440                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    24139365                       # The number of ROB reads
system.cpu1.rob.rob_writes                    7373657                       # The number of ROB writes
system.cpu1.timesIdled                            776                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.535047                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 526626                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups              529086                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect              640                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted           527557                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               692                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups            910                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             218                       # Number of indirect misses.
system.cpu2.branchPred.lookups                 529954                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          125                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           173                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts              454                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                    527860                       # Number of branches committed
system.cpu2.commit.bw_lim_events               283105                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls            871                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts           1503                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts             3684623                       # Number of instructions committed
system.cpu2.commit.committedOps               3684887                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     21092223                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.174704                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.070476                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     20359345     96.53%     96.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       168559      0.80%     97.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2        49708      0.24%     97.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3        64025      0.30%     97.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4        35473      0.17%     98.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        46405      0.22%     98.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        13141      0.06%     98.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        72462      0.34%     98.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       283105      1.34%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     21092223                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                1198                       # Number of function calls committed.
system.cpu2.commit.int_insts                  3684183                       # Number of committed integer instructions.
system.cpu2.commit.loads                      1051222                       # Number of loads committed
system.cpu2.commit.membars                        371                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass          371      0.01%      0.01% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         1582547     42.95%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             21      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              42      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     42.96% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        1051395     28.53%     71.49% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1050499     28.51%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          3684887                       # Class of committed instruction
system.cpu2.commit.refs                       2101906                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                    3684623                       # Number of Instructions Simulated
system.cpu2.committedOps                      3684887                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.732611                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.732611                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             19899070                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                  190                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved              526176                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts               3688646                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                   90004                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  1012759                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                   576                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                  406                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles                90454                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                     529954                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                     4003                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     21066176                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                  309                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                       3692237                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                   1524                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.025090                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles             25924                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches            527318                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.174801                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          21092863                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.175075                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.660384                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                18954745     89.86%     89.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 1603270      7.60%     97.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                   15643      0.07%     97.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   19165      0.09%     97.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  499628      2.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     324      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                      29      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       2      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                      57      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            21092863                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                          29647                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts                 473                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                  528017                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.174497                       # Inst execution rate
system.cpu2.iew.exec_refs                     2102147                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1050723                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                2661115                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              1051611                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts               576                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts              453                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1050876                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts            3686391                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              1051424                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              224                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts              3685805                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                  8404                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                 3220                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                   576                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                32469                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked           17                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads              16                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads          389                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores          192                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect          259                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect           214                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  2928658                       # num instructions consuming a value
system.cpu2.iew.wb_count                      3685533                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.594015                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  1739668                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.174484                       # insts written-back per cycle
system.cpu2.iew.wb_sent                       3685654                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                 5261048                       # number of integer regfile reads
system.cpu2.int_regfile_writes                2107736                       # number of integer regfile writes
system.cpu2.ipc                              0.174441                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.174441                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass              491      0.01%      0.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              1583229     42.95%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  21      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   42      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     42.97% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1051678     28.53%     71.50% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1050556     28.50%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               3686029                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     192551                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.052238                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                     43      0.02%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 39856     20.70%     20.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               152649     79.28%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses               3878074                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads          28657452                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses      3685521                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes          3687884                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                   3685441                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                  3686029                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded                950                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined           1503                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued                7                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved            79                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined          664                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     21092863                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.174752                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.769806                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           19576514     92.81%     92.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1             691715      3.28%     96.09% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             277760      1.32%     97.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3              81380      0.39%     97.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             200367      0.95%     98.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             213328      1.01%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              36047      0.17%     99.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              15752      0.07%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       21092863                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.174507                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads              353                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              93                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             1051611                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1050876                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    120                       # number of misc regfile reads
system.cpu2.numCycles                        21122510                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  4877755930                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles                2717107                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps              2106964                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                126657                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                  163143                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                   451                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenameLookups              5261036                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts               3687152                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands            2108521                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  1029874                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              17039378                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                   576                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             17167228                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                    1557                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups         5261024                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         14935                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               423                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                   574382                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           424                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    24494845                       # The number of ROB reads
system.cpu2.rob.rob_writes                    7373420                       # The number of ROB writes
system.cpu2.timesIdled                            704                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.558974                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                 526435                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups              528767                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect              622                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted           527417                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits               655                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups            860                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses             205                       # Number of indirect misses.
system.cpu3.branchPred.lookups                 529630                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          133                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           165                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts              454                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                    527764                       # Number of branches committed
system.cpu3.commit.bw_lim_events               278293                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls            831                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts           1419                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts             3684273                       # Number of instructions committed
system.cpu3.commit.committedOps               3684527                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     21390903                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.172247                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.060974                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     20652498     96.55%     96.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       171863      0.80%     97.35% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2        51561      0.24%     97.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3        64740      0.30%     97.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4        35338      0.17%     98.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        47611      0.22%     98.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        13422      0.06%     98.35% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        75577      0.35%     98.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       278293      1.30%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     21390903                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                1180                       # Number of function calls committed.
system.cpu3.commit.int_insts                  3683850                       # Number of committed integer instructions.
system.cpu3.commit.loads                      1051183                       # Number of loads committed
system.cpu3.commit.membars                        360                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass          360      0.01%      0.01% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         1582254     42.94%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             21      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              42      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        1051348     28.53%     71.49% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1050490     28.51%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          3684527                       # Class of committed instruction
system.cpu3.commit.refs                       2101850                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                    3684273                       # Number of Instructions Simulated
system.cpu3.committedOps                      3684527                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.815277                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.815277                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             20195536                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                  168                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved              526071                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts               3688282                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                   88637                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  1017381                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                   562                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                  258                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles                89399                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                     529630                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                     3822                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     21366327                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                  292                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                       3691080                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                   1460                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.024720                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles             24457                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches            527090                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.172279                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          21391515                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.172577                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.655955                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                19254030     90.01%     90.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 1602568      7.49%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                   16023      0.07%     97.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   19086      0.09%     97.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  499421      2.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     301      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                      28      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       2      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                      56      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            21391515                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                          33554                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts                 468                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                  527897                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.172012                       # Inst execution rate
system.cpu3.iew.exec_refs                     2102063                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1050694                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                2607470                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              1051553                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts               543                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts              432                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1050828                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts            3685947                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              1051369                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              243                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts              3685362                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                  7954                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                 3222                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                   562                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                31756                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked           13                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              10                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads          370                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores          161                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect          269                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect           199                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  2928703                       # num instructions consuming a value
system.cpu3.iew.wb_count                      3685111                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.593623                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  1738545                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.172000                       # insts written-back per cycle
system.cpu3.iew.wb_sent                       3685219                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                 5260449                       # number of integer regfile reads
system.cpu3.int_regfile_writes                2107409                       # number of integer regfile writes
system.cpu3.ipc                              0.171961                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.171961                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass              466      0.01%      0.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              1582915     42.95%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  21      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   42      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             1051608     28.53%     71.50% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1050541     28.50%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               3685605                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     189841                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.051509                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                     40      0.02%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 39640     20.88%     20.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               150158     79.10%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses               3874965                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads          28952545                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses      3685099                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes          3687356                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                   3685041                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                  3685605                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded                906                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined           1419                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued                6                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved            75                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined          635                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     21391515                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.172293                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.765306                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           19874463     92.91%     92.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1             694046      3.24%     96.15% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             277749      1.30%     97.45% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3              81691      0.38%     97.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             198069      0.93%     98.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             211056      0.99%     99.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              37658      0.18%     99.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              16780      0.08%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  3      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       21391515                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.172023                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads              299                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              60                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             1051553                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1050828                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    106                       # number of misc regfile reads
system.cpu3.numCycles                        21425069                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  4877454265                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles                2662918                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps              2106701                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                125136                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                  160895                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                   343                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenameLookups              5260597                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts               3686694                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands            2108191                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  1034330                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              17392411                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                   562                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             17516801                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                    1490                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups         5260585                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         16009                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               404                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                   568788                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           403                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    24797958                       # The number of ROB reads
system.cpu3.rob.rob_writes                    7372504                       # The number of ROB writes
system.cpu3.timesIdled                            659                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7187220                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14370018                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4144104                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         3401                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    212523938                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       808488                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    425056038                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         811889                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3014563108500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6711033                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       478453                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6703996                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              455                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            276                       # Transaction distribution
system.membus.trans_dist::ReadExReq            475790                       # Transaction distribution
system.membus.trans_dist::ReadExResp           475770                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6711033                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            15                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     21556821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               21556821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    490576384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               490576384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              711                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7187569                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7187569    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7187569                       # Request fanout histogram
system.membus.respLayer1.occupancy        39104300750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         18309435500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                137                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           69                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    43531795449.275360                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   178773690224.013641                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           63     91.30%     91.30% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      1.45%     92.75% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.5e+11-2e+11            1      1.45%     94.20% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::3e+11-3.5e+11            1      1.45%     95.65% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5.5e+11-6e+11            1      1.45%     97.10% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::6e+11-6.5e+11            1      1.45%     98.55% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::overflows            1      1.45%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        20500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 1220538267000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             69                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    10869222500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 3003693886000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3014563108500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst         3012                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            3012                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst         3012                       # number of overall hits
system.cpu2.icache.overall_hits::total           3012                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          991                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           991                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          991                       # number of overall misses
system.cpu2.icache.overall_misses::total          991                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst     35713000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     35713000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst     35713000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     35713000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst         4003                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         4003                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst         4003                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         4003                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.247564                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.247564                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.247564                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.247564                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 36037.336024                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 36037.336024                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 36037.336024                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 36037.336024                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          897                       # number of writebacks
system.cpu2.icache.writebacks::total              897                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst           63                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           63                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst           63                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           63                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst          928                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          928                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst          928                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          928                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst     32207500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     32207500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst     32207500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     32207500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.231826                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.231826                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.231826                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.231826                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 34706.357759                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 34706.357759                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 34706.357759                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 34706.357759                       # average overall mshr miss latency
system.cpu2.icache.replacements                   897                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst         3012                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           3012                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          991                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          991                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst     35713000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     35713000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst         4003                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         4003                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.247564                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.247564                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 36037.336024                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 36037.336024                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst           63                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           63                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst          928                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          928                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst     32207500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     32207500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.231826                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.231826                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 34706.357759                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 34706.357759                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3014563108500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           30.996822                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               3940                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              928                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             4.245690                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        308016000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    30.996822                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.968651                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.968651                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             8934                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            8934                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3014563108500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data       227168                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          227168                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data       227168                       # number of overall hits
system.cpu2.dcache.overall_hits::total         227168                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1874246                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1874246                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1874246                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1874246                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 342542105488                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 342542105488                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 342542105488                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 342542105488                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      2101414                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2101414                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      2101414                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2101414                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.891898                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.891898                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.891898                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.891898                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 182762.617868                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 182762.617868                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 182762.617868                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 182762.617868                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         1278                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    58.090909                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks        65648                       # number of writebacks
system.cpu2.dcache.writebacks::total            65648                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1742615                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1742615                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1742615                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1742615                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       131631                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       131631                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       131631                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       131631                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  29136142500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  29136142500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  29136142500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  29136142500                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.062639                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.062639                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.062639                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.062639                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 221347.118080                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 221347.118080                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 221347.118080                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 221347.118080                       # average overall mshr miss latency
system.cpu2.dcache.replacements                131240                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data       214592                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         214592                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       836518                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       836518                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 126675868500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 126675868500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      1051110                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1051110                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.795842                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.795842                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 151432.328414                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 151432.328414                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       770560                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       770560                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data        65958                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        65958                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  14862841000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  14862841000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.062751                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.062751                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 225337.957488                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 225337.957488                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data        12576                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         12576                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1037728                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1037728                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 215866236988                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 215866236988                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1050304                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1050304                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.988026                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.988026                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 208018.129016                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 208018.129016                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       972055                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       972055                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        65673                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        65673                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  14273301500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  14273301500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.062528                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.062528                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 217338.959694                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 217338.959694                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          157                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          157                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          109                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          109                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      1844000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      1844000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          266                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          266                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.409774                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.409774                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 16917.431193                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 16917.431193                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           61                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           61                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           48                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      1027500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1027500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.180451                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.180451                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 21406.250000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21406.250000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          107                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          107                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           82                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           82                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       535000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       535000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          189                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          189                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.433862                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.433862                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6524.390244                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6524.390244                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           80                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           80                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       467000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       467000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.423280                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.423280                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5837.500000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5837.500000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       140500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       140500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       128500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       128500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data           52                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total             52                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          121                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          121                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data       592500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total       592500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          173                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          173                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.699422                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.699422                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  4896.694215                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  4896.694215                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          121                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          121                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data       471500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total       471500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.699422                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.699422                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  3896.694215                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  3896.694215                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3014563108500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.416227                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             359432                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           131693                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             2.729317                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        308027500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.416227                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.888007                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.888007                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          4335777                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         4335777                       # Number of data accesses
system.cpu3.numPwrStateTransitions                119                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           60                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    50059004383.333336                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   191057897754.282623                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           54     90.00%     90.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      1.67%     91.67% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            1      1.67%     93.33% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::3e+11-3.5e+11            1      1.67%     95.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5.5e+11-6e+11            1      1.67%     96.67% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::6e+11-6.5e+11            1      1.67%     98.33% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::overflows            1      1.67%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 1220538189000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             60                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    11022845500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 3003540263000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3014563108500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst         2886                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            2886                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst         2886                       # number of overall hits
system.cpu3.icache.overall_hits::total           2886                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst          936                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           936                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst          936                       # number of overall misses
system.cpu3.icache.overall_misses::total          936                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst     35349500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     35349500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst     35349500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     35349500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst         3822                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         3822                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst         3822                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         3822                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.244898                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.244898                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.244898                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.244898                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 37766.559829                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 37766.559829                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 37766.559829                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 37766.559829                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks          843                       # number of writebacks
system.cpu3.icache.writebacks::total              843                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst           62                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           62                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst           62                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           62                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst          874                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          874                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst          874                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          874                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst     32020000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     32020000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst     32020000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     32020000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.228676                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.228676                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.228676                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.228676                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 36636.155606                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 36636.155606                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 36636.155606                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 36636.155606                       # average overall mshr miss latency
system.cpu3.icache.replacements                   843                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst         2886                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           2886                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst          936                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          936                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst     35349500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     35349500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst         3822                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         3822                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.244898                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.244898                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 37766.559829                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 37766.559829                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst           62                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           62                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst          874                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          874                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst     32020000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     32020000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.228676                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.228676                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 36636.155606                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 36636.155606                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3014563108500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           30.996801                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               3760                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              874                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             4.302059                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        310355000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    30.996801                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.968650                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.968650                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             8518                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            8518                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3014563108500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data       238201                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          238201                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data       238201                       # number of overall hits
system.cpu3.dcache.overall_hits::total         238201                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1863195                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1863195                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1863195                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1863195                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 347575086492                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 347575086492                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 347575086492                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 347575086492                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      2101396                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2101396                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      2101396                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2101396                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.886646                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.886646                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.886646                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.886646                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 186547.884946                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 186547.884946                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 186547.884946                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 186547.884946                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          470                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    31.333333                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks        65625                       # number of writebacks
system.cpu3.dcache.writebacks::total            65625                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1731550                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1731550                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1731550                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1731550                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       131645                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       131645                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       131645                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       131645                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  29607396500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  29607396500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  29607396500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  29607396500                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.062646                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.062646                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.062646                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.062646                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 224903.311937                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 224903.311937                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 224903.311937                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 224903.311937                       # average overall mshr miss latency
system.cpu3.dcache.replacements                131220                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data       225445                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         225445                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       825649                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       825649                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 127169049500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 127169049500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      1051094                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1051094                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.785514                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.785514                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 154023.137556                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 154023.137556                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       759695                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       759695                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data        65954                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        65954                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  14997354000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  14997354000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.062748                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.062748                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 227391.121084                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 227391.121084                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data        12756                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         12756                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1037546                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1037546                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 220406036992                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 220406036992                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1050302                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1050302                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.987855                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.987855                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 212430.135138                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 212430.135138                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       971855                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       971855                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        65691                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        65691                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  14610042500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  14610042500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.062545                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.062545                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 222405.542616                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 222405.542616                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          147                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          147                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          104                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          104                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      2269000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      2269000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.414343                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.414343                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 21817.307692                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 21817.307692                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           60                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           60                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           44                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      1156500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1156500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.175299                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.175299                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 26284.090909                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26284.090909                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          103                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          103                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           85                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           85                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       522000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       522000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          188                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          188                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.452128                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.452128                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6141.176471                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6141.176471                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           80                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           80                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       451000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       451000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.425532                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.425532                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5637.500000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5637.500000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data        99500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        99500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        90500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        90500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data           50                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total             50                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          115                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          115                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data       613500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total       613500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          165                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          165                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.696970                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.696970                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  5334.782609                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  5334.782609                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          115                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          115                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data       498500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total       498500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.696970                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.696970                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  4334.782609                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  4334.782609                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3014563108500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.968105                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             370445                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           131669                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             2.813456                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        310366500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.968105                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.842753                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.842753                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          4335669                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         4335669                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 22                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean        15175000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   45601290.471323                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        26500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    152222000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3014396183500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    166925000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3014563108500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    270296536                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       270296536                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    270296536                       # number of overall hits
system.cpu0.icache.overall_hits::total      270296536                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst    126390094                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total     126390094                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst    126390094                       # number of overall misses
system.cpu0.icache.overall_misses::total    126390094                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 1992293866497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 1992293866497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 1992293866497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 1992293866497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    396686630                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    396686630                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    396686630                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    396686630                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.318614                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.318614                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.318614                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.318614                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 15763.053919                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15763.053919                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 15763.053919                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15763.053919                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2963                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               78                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    37.987179                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks    122619100                       # number of writebacks
system.cpu0.icache.writebacks::total        122619100                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3769889                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3769889                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3769889                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3769889                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst    122620205                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total    122620205                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst    122620205                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total    122620205                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 1829701588499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 1829701588499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 1829701588499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 1829701588499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.309111                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.309111                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.309111                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.309111                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 14921.697354                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14921.697354                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 14921.697354                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14921.697354                       # average overall mshr miss latency
system.cpu0.icache.replacements             122619100                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    270296536                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      270296536                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst    126390094                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total    126390094                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 1992293866497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 1992293866497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    396686630                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    396686630                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.318614                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.318614                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 15763.053919                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15763.053919                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3769889                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3769889                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst    122620205                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total    122620205                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 1829701588499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 1829701588499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.309111                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.309111                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 14921.697354                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14921.697354                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3014563108500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999517                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          392916741                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs        122620205                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             3.204339                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999517                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        915993465                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       915993465                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3014563108500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    989865085                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       989865085                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    989865085                       # number of overall hits
system.cpu0.dcache.overall_hits::total      989865085                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    142424885                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     142424885                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    142424885                       # number of overall misses
system.cpu0.dcache.overall_misses::total    142424885                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2332472674305                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2332472674305                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2332472674305                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2332472674305                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data   1132289970                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1132289970                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data   1132289970                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1132289970                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.125785                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.125785                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.125785                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.125785                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 16376.861911                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 16376.861911                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 16376.861911                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 16376.861911                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     22749345                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          126                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1536035                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    14.810434                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          126                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     18352397                       # number of writebacks
system.cpu0.dcache.writebacks::total         18352397                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     52913468                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     52913468                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     52913468                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     52913468                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     89511417                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     89511417                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     89511417                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     89511417                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1280827004380                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1280827004380                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1280827004380                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1280827004380                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.079053                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.079053                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.079053                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.079053                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 14309.090922                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14309.090922                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 14309.090922                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14309.090922                       # average overall mshr miss latency
system.cpu0.dcache.replacements              89510404                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    577761467                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      577761467                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    108790793                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    108790793                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1634716547500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1634716547500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    686552260                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    686552260                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.158460                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.158460                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 15026.239835                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 15026.239835                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     29809821                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     29809821                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     78980972                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     78980972                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1122598086500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1122598086500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.115040                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.115040                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14213.525841                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14213.525841                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    412103618                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     412103618                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     33634092                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     33634092                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 697756126805                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 697756126805                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    445737710                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    445737710                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.075457                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.075457                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 20745.502117                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 20745.502117                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     23103647                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     23103647                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     10530445                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10530445                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 158228917880                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 158228917880                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023625                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023625                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 15025.852932                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 15025.852932                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1388                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1388                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1088                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1088                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     76207500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     76207500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.439418                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.439418                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 70043.658088                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 70043.658088                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1073                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1073                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       570000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       570000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006058                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006058                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        38000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        38000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2340                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2340                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          106                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          106                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       614000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       614000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2446                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2446                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.043336                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.043336                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5792.452830                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5792.452830                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          106                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          106                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       508000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       508000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.043336                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.043336                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4792.452830                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4792.452830                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          337                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            337                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data           44                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total           44                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       212000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       212000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          381                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          381                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.115486                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.115486                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4818.181818                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4818.181818                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data           44                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total           44                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       168000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       168000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.115486                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.115486                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3818.181818                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3818.181818                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3014563108500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999946                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1079380775                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         89510662                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.058684                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999946                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999998                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2354101208                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2354101208                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3014563108500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst           118110024                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            87224938                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 603                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                 130                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 667                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                  93                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 610                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                  54                       # number of demand (read+write) hits
system.l2.demand_hits::total                205337119                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst          118110024                       # number of overall hits
system.l2.overall_hits::.cpu0.data           87224938                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                603                       # number of overall hits
system.l2.overall_hits::.cpu1.data                130                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                667                       # number of overall hits
system.l2.overall_hits::.cpu2.data                 93                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                610                       # number of overall hits
system.l2.overall_hits::.cpu3.data                 54                       # number of overall hits
system.l2.overall_hits::total               205337119                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           4507483                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2285209                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               351                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            131152                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst               261                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            131220                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst               264                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            131222                       # number of demand (read+write) misses
system.l2.demand_misses::total                7187162                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          4507483                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2285209                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              351                       # number of overall misses
system.l2.overall_misses::.cpu1.data           131152                       # number of overall misses
system.l2.overall_misses::.cpu2.inst              261                       # number of overall misses
system.l2.overall_misses::.cpu2.data           131220                       # number of overall misses
system.l2.overall_misses::.cpu3.inst              264                       # number of overall misses
system.l2.overall_misses::.cpu3.data           131222                       # number of overall misses
system.l2.overall_misses::total               7187162                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 390738294000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 213789163500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     32557500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  28373084500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst     22915500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  28935782500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst     23438000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  29407599500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     691322835000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 390738294000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 213789163500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     32557500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  28373084500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst     22915500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  28935782500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst     23438000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  29407599500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    691322835000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst       122617507                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        89510147                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst             954                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          131282                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst             928                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          131313                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst             874                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          131276                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            212524281                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst      122617507                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       89510147                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst            954                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         131282                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst            928                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         131313                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst            874                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         131276                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           212524281                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.036761                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.025530                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.367925                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.999010                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.281250                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.999292                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.302059                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.999589                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.033818                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.036761                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.025530                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.367925                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.999010                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.281250                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.999292                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.302059                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.999589                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.033818                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86686.581846                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 93553.440189                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92756.410256                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 216337.413840                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 87798.850575                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 220513.507849                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 88780.303030                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 224105.710171                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96188.569981                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86686.581846                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 93553.440189                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92756.410256                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 216337.413840                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 87798.850575                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 220513.507849                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 88780.303030                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 224105.710171                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96188.569981                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              478453                       # number of writebacks
system.l2.writebacks::total                    478453                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             94                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            106                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             27                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst             77                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 350                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            94                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           106                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            27                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst            77                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                350                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      4507470                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2285209                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          257                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       131131                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          155                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       131193                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          187                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       131210                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7186812                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      4507470                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2285209                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          257                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       131131                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          155                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       131193                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          187                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       131210                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7186812                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 345662875501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 190937073001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     23876000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  27060472500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     13694000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  27621946000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     15963000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  28094704000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 619430604002                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 345662875501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 190937073001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     23876000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  27060472500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     13694000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  27621946000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     15963000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  28094704000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 619430604002                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.036760                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.025530                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.269392                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.998850                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.167026                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.999086                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.213959                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.999497                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.033816                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.036760                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.025530                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.269392                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.998850                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.167026                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.999086                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.213959                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.999497                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.033816                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76686.672457                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 83553.439970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 92902.723735                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 206362.130236                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 88348.387097                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 210544.358312                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85363.636364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 214120.143282                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86189.899500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76686.672457                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 83553.439970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 92902.723735                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 206362.130236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 88348.387097                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 210544.358312                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85363.636364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 214120.143282                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86189.899500                       # average overall mshr miss latency
system.l2.replacements                        7956515                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     18549331                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         18549331                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     18549331                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     18549331                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    122613104                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        122613104                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    122613104                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    122613104                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        37641                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         37641                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu0.data             707                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              32                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  779                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  8                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        28500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          712                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              787                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.007022                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.052632                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.083333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.010165                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         6100                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data        14250                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         7375                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       100500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        20000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        38500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       159000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.007022                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.052632                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.083333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.010165                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20100                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        19250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19875                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 31                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             54                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.555556                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.642857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.428571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.176471                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.425926                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       100500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       179000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       120500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       459500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.555556                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.642857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.428571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.176471                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.425926                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20100                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19888.888889                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20083.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19978.260870                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data         10250437                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data               14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data                8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data                5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              10250464                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         279045                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          65573                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          65578                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          65583                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              475779                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  31767367500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  13786048000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  14173532000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  14510439000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   74237386500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     10529482                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        65587                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        65586                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        65588                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10726243                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.026501                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.999787                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.999878                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.999924                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.044357                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 113843.170456                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 210239.702317                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 216132.422459                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 221253.053383                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 156033.340059                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       279045                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        65573                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        65578                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        65583                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         475779                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  28976917500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  13130318000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  13517752000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  13854609000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  69479596500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.026501                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.999787                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.999878                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.999924                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.044357                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 103843.170456                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 200239.702317                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 206132.422459                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 211253.053383                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 146033.340059                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst     118110024                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           603                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           667                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           610                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total          118111904                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      4507483                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          351                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst          261                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst          264                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          4508359                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 390738294000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     32557500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst     22915500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst     23438000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 390817205000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst    122617507                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst          954                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst          928                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst          874                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total      122620263                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.036761                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.367925                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.281250                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.302059                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.036767                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86686.581846                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92756.410256                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 87798.850575                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 88780.303030                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86687.241411                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           94                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          106                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst           77                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           290                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      4507470                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          257                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          155                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          187                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      4508069                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 345662875501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     23876000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     13694000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     15963000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 345716408501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.036760                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.269392                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.167026                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.213959                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.036764                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76686.672457                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 92902.723735                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 88348.387097                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85363.636364                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76688.357809                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     76974501                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data          116                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data           85                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data           49                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          76974751                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2006164                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        65579                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data        65642                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        65639                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2203024                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 182021796000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  14587036500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  14762250500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  14897160500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 226268243500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     78980665                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        65695                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data        65727                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data        65688                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      79177775                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.025401                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.998234                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.998707                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.999254                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.027824                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 90731.264244                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 222434.567468                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 224890.321745                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 226955.933210                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102708.024742                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           21                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           27                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           60                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2006164                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        65558                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        65615                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        65627                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2202964                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 161960155501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  13930154500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  14104194000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  14240095000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 204234599001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.025401                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.997915                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.998296                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.999071                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.027823                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80731.263995                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 212485.958998                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 214953.806294                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 216985.310924                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92709.004324                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           56                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                56                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            9                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              15                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           65                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            71                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.138462                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.211268                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       174000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        38000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       289000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.138462                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.211268                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19333.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19266.666667                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3014563108500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   255.998197                       # Cycle average of tags in use
system.l2.tags.total_refs                   425004140                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7956827                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     53.413772                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.677318                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      120.719448                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      128.903362                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006162                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.228659                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.004173                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.226163                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.003830                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.229082                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.022177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.471560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.503529                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.000883                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.000895                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999993                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          130                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3408294227                       # Number of tag accesses
system.l2.tags.data_accesses               3408294227                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3014563108500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     288478080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     146252800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         16448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       8392384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst          9920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data       8396352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         11968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data       8397440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          459955392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    288478080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        16448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst         9920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        11968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     288516416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     30620992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        30620992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        4507470                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2285200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            257                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         131131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            155                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         131193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            187                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         131210                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7186803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       478453                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             478453                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         95694822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         48515422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst             5456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data          2783947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst             3291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data          2785263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst             3970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data          2785624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             152577795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     95694822                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst         5456                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst         3291                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst         3970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         95707539                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       10157688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10157688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       10157688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        95694822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        48515422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst            5456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data         2783947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst            3291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data         2785263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst            3970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data         2785624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            162735483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    429304.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   4507470.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2235232.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    131122.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       155.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    131173.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       187.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    131177.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006915766250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        25964                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        25964                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14698604                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             405212                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7186803                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     478453                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7186803                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   478453                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  50030                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 49149                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             94217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             44901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            768324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            351930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            200531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2195272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            813086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            162516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            557560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             43392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            49802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            92335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           801250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            94069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           823373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            44215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             26421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             26503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             26519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             26779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             27126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             26529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             26671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             26610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             26620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            26533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            26508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            26593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            26633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            26521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26534                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 189587128750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                35683865000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            323401622500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26564.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45314.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2531384                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  390624                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 35.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7186803                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               478453                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6380981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  233083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   19653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   37085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   61457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   89420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  103787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   90905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   66874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  28632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  10186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  12054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  13727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  14056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  13862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  13635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  14266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  14385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  14886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  14318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  13483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  12799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  12375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  13733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4644034                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    104.268536                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    91.848038                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    81.072592                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2530956     54.50%     54.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1953889     42.07%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       115829      2.49%     99.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9083      0.20%     99.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5802      0.12%     99.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4653      0.10%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4436      0.10%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3591      0.08%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15795      0.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4644034                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        25964                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     274.851217                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     93.058955                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    337.258152                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          15936     61.38%     61.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          536      2.06%     63.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           35      0.13%     63.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           80      0.31%     63.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          153      0.59%     64.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          225      0.87%     65.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          411      1.58%     66.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          636      2.45%     69.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          795      3.06%     72.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          918      3.54%     75.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703         1236      4.76%     80.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767         1475      5.68%     86.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831         1299      5.00%     91.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895         1077      4.15%     95.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959          697      2.68%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023          303      1.17%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087          120      0.46%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           28      0.11%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            4      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         25964                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        25964                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.533508                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.511024                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.878337                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            18800     72.41%     72.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              560      2.16%     74.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6532     25.16%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               60      0.23%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         25964                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              456753472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3201920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                27473664                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               459955392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             30620992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       151.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    152.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3014563017500                       # Total gap between requests
system.mem_ctrls.avgGap                     393276.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    288478080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    143054848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        16448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      8391808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst         9920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data      8395072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        11968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data      8395328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     27473664                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 95694821.974897131324                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 47454587.232437103987                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 5456.180351183383                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 2783755.953338006046                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 3290.692429702040                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 2784838.697298746556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 3970.061189382462                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 2784923.618393706623                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9113646.990017890930                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      4507470                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2285200                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          257                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       131131                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          155                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       131193                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          187                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       131210                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       478453                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 159658221000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  97319454750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     13159000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  21603450750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst      7214250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  22159671250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst      8164750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  22632286750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 71773356346750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35420.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     42586.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     51202.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data    164747.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     46543.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data    168908.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43661.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data    172489.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 150011299.64                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    38.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11724115620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6231503850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         17892811440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1128135960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     237966480960.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1182627113700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     161695716960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1619265878490                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        537.147779                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 409677748750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 100662640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 2504222719750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21434337120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11392605180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         33063747780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1112684760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     237966480960.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1290660379920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      70720334880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1666350570600                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        552.766856                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 169867611250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 100662640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 2744032857250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                131                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           66                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    45513154212.121216                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   182601806289.273071                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           60     90.91%     90.91% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.52%     92.42% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      1.52%     93.94% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.52%     95.45% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5.5e+11-6e+11            1      1.52%     96.97% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::6e+11-6.5e+11            1      1.52%     98.48% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::overflows            1      1.52%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        28500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 1220537851500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             66                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    10694930500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 3003868178000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3014563108500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst         2786                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            2786                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst         2786                       # number of overall hits
system.cpu1.icache.overall_hits::total           2786                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         1000                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1000                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         1000                       # number of overall misses
system.cpu1.icache.overall_misses::total         1000                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     44475500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     44475500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     44475500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     44475500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst         3786                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         3786                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst         3786                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         3786                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.264131                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.264131                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.264131                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.264131                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 44475.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 44475.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 44475.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 44475.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          143                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    47.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          924                       # number of writebacks
system.cpu1.icache.writebacks::total              924                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst           46                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           46                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst           46                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           46                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          954                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          954                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          954                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          954                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     41170000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     41170000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     41170000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     41170000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.251981                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.251981                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.251981                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.251981                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 43155.136268                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 43155.136268                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 43155.136268                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 43155.136268                       # average overall mshr miss latency
system.cpu1.icache.replacements                   924                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst         2786                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           2786                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         1000                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1000                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     44475500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     44475500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst         3786                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         3786                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.264131                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.264131                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 44475.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 44475.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst           46                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          954                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          954                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     41170000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     41170000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.251981                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.251981                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 43155.136268                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 43155.136268                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3014563108500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           29.996948                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               3740                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              954                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             3.920335                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        304710000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    29.996948                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.937405                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.937405                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             8526                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            8526                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3014563108500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data       222162                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          222162                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data       222162                       # number of overall hits
system.cpu1.dcache.overall_hits::total         222162                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1879295                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1879295                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1879295                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1879295                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 336564733490                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 336564733490                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 336564733490                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 336564733490                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2101457                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2101457                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2101457                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2101457                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.894282                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.894282                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.894282                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.894282                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 179090.953517                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 179090.953517                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 179090.953517                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 179090.953517                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1020                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           60                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        65661                       # number of writebacks
system.cpu1.dcache.writebacks::total            65661                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1747676                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1747676                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1747676                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1747676                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       131619                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       131619                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       131619                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       131619                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  28573408000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  28573408000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  28573408000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  28573408000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.062632                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.062632                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.062632                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.062632                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 217091.818051                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 217091.818051                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 217091.818051                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 217091.818051                       # average overall mshr miss latency
system.cpu1.dcache.replacements                131226                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       210946                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         210946                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       840208                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       840208                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 126176854500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 126176854500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1051154                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1051154                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.799320                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.799320                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 150173.355288                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 150173.355288                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       774251                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       774251                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        65957                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65957                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  14688003000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  14688003000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.062747                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.062747                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 222690.586291                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 222690.586291                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data        11216                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         11216                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1039087                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1039087                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 210387878990                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 210387878990                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1050303                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1050303                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.989321                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.989321                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 202473.786112                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 202473.786112                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       973425                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       973425                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        65662                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        65662                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  13885405000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  13885405000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.062517                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.062517                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 211467.896196                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 211467.896196                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          158                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          158                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          113                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          113                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      1710000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1710000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          271                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          271                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.416974                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.416974                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 15132.743363                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 15132.743363                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           60                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           60                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           53                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           53                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       899500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       899500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.195572                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.195572                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 16971.698113                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16971.698113                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          110                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          110                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           73                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           73                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       559500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       559500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          183                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          183                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.398907                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.398907                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7664.383562                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7664.383562                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           72                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           72                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       497500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       497500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.393443                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.393443                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6909.722222                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6909.722222                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        55500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        55500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        45500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        45500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data           52                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total             52                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          122                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          122                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       554000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       554000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          174                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          174                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.701149                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.701149                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4540.983607                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4540.983607                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          122                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          122                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       432000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       432000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.701149                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.701149                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3540.983607                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3540.983607                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3014563108500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.238897                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             354405                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           131667                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.691677                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        304721500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.238897                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.913716                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.913716                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          4335837                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         4335837                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3014563108500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         201801963                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     19027784                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    122621764                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        78832821                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1225                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           307                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1532                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           31                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           31                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10726587                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10726587                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq     122622961                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     79179002                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           71                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           71                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    367856812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    268532919                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         2832                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       394411                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         2753                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       394479                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         2591                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       394434                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             637581231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side  15695142848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   6903202816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       120192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     12604352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       116800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     12605504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       109888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     12601664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            22636504064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7961506                       # Total snoops (count)
system.tol2bus.snoopTraffic                  30896192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        220486699                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.022530                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.149075                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              215534408     97.75%     97.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4943618      2.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2220      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   6269      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    184      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          220486699                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       353699118990                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         197663429                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1447346                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         197625468                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           1351395                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      134273624001                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy      183961637210                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             6.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         197618954                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           1481360                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
