#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Dec  1 23:29:10 2021
# Process ID: 674780
# Current directory: /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_5
# Command line: vivado -log rsa_project_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source rsa_project_wrapper.tcl -notrace
# Log file: /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_5/rsa_project_wrapper.vdi
# Journal file: /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_5/vivado.jou
#-----------------------------------------------------------
source rsa_project_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_ipcores'.
INFO: [IP_Flow 19-2207] Repository '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_ipcores' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_ipcores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/yz/.Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top rsa_project_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_processing_system7_0_0/rsa_project_processing_system7_0_0.dcp' for cell 'rsa_project_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rsa_wrapper_0_0/rsa_project_rsa_wrapper_0_0.dcp' for cell 'rsa_project_i/rsa_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_ARCACHE_0/rsa_project_ARCACHE_0.dcp' for cell 'rsa_project_i/Interface_Cell/ARCACHE'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_ARUSER_0/rsa_project_ARUSER_0.dcp' for cell 'rsa_project_i/Interface_Cell/ARUSER'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0.dcp' for cell 'rsa_project_i/Interface_Cell/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axis_dwidth_converter_0_0/rsa_project_axis_dwidth_converter_0_0.dcp' for cell 'rsa_project_i/Interface_Cell/axis_dwidth_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axis_dwidth_converter_1_0/rsa_project_axis_dwidth_converter_1_0.dcp' for cell 'rsa_project_i/Interface_Cell/axis_dwidth_converter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_command_interface_0_0/rsa_project_command_interface_0_0.dcp' for cell 'rsa_project_i/Interface_Cell/command_interface_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0.dcp' for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_xlconstant_0_0/rsa_project_xlconstant_0_0.dcp' for cell 'rsa_project_i/Interface_Cell/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_xbar_0/rsa_project_xbar_0.dcp' for cell 'rsa_project_i/Interface_Cell/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_pc_0/rsa_project_auto_pc_0.dcp' for cell 'rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_xbar_1/rsa_project_xbar_1.dcp' for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_pc_1/rsa_project_auto_pc_1.dcp' for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_0/rsa_project_auto_us_0.dcp' for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_1/rsa_project_auto_us_1.dcp' for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Netlist 29-17] Analyzing 2349 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_processing_system7_0_0/rsa_project_processing_system7_0_0.xdc] for cell 'rsa_project_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_processing_system7_0_0/rsa_project_processing_system7_0_0.xdc] for cell 'rsa_project_i/processing_system7_0/inst'
Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Finished Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0_board.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0_board.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Sourcing Tcl File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/tcl/constraints.tcl]
Constraints for rsa_project_wrapper
Finished Sourcing Tcl File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/tcl/constraints.tcl]
Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Finished Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_1/rsa_project_auto_us_1_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_1/rsa_project_auto_us_1_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_0/rsa_project_auto_us_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_0/rsa_project_auto_us_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst'
Sourcing Tcl File [/home/yz/.Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/yz/.Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2265.164 ; gain = 569.594 ; free physical = 857 ; free virtual = 26328
Finished Sourcing Tcl File [/home/yz/.Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/yz/.Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/yz/.Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/yz/.Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/yz/.Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 2465.262 ; gain = 1040.668 ; free physical = 887 ; free virtual = 26358
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2465.262 ; gain = 0.000 ; free physical = 878 ; free virtual = 26350

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a6c48c5c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2465.262 ; gain = 0.000 ; free physical = 837 ; free virtual = 26309

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cdc7e2b8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2465.262 ; gain = 0.000 ; free physical = 877 ; free virtual = 26349
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 7 load pin(s).
Phase 2 Constant propagation | Checksum: 142a2d037

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2465.262 ; gain = 0.000 ; free physical = 867 ; free virtual = 26339
INFO: [Opt 31-389] Phase Constant propagation created 251 cells and removed 643 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 87e6fc8a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2465.262 ; gain = 0.000 ; free physical = 863 ; free virtual = 26335
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 303 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 87e6fc8a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2465.262 ; gain = 0.000 ; free physical = 857 ; free virtual = 26330
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1d9220317

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2465.262 ; gain = 0.000 ; free physical = 857 ; free virtual = 26329
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d9220317

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2465.262 ; gain = 0.000 ; free physical = 856 ; free virtual = 26329
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2465.262 ; gain = 0.000 ; free physical = 858 ; free virtual = 26330
Ending Logic Optimization Task | Checksum: 1d9220317

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2465.262 ; gain = 0.000 ; free physical = 858 ; free virtual = 26330

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1d9220317

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2465.262 ; gain = 0.000 ; free physical = 858 ; free virtual = 26330

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d9220317

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2465.262 ; gain = 0.000 ; free physical = 858 ; free virtual = 26331
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2465.262 ; gain = 0.000 ; free physical = 858 ; free virtual = 26331
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2465.262 ; gain = 0.000 ; free physical = 848 ; free virtual = 26323
INFO: [Common 17-1381] The checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_5/rsa_project_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2465.262 ; gain = 0.000 ; free physical = 857 ; free virtual = 26338
INFO: [runtcl-4] Executing : report_drc -file rsa_project_wrapper_drc_opted.rpt -pb rsa_project_wrapper_drc_opted.pb -rpx rsa_project_wrapper_drc_opted.rpx
Command: report_drc -file rsa_project_wrapper_drc_opted.rpt -pb rsa_project_wrapper_drc_opted.pb -rpx rsa_project_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_5/rsa_project_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2465.262 ; gain = 0.000 ; free physical = 845 ; free virtual = 26326
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: dd9f3e5f

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2465.262 ; gain = 0.000 ; free physical = 845 ; free virtual = 26326
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2465.262 ; gain = 0.000 ; free physical = 845 ; free virtual = 26326

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ddf826bc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2465.262 ; gain = 0.000 ; free physical = 784 ; free virtual = 26266

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f4015a7c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2465.262 ; gain = 0.000 ; free physical = 690 ; free virtual = 26172

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f4015a7c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2465.262 ; gain = 0.000 ; free physical = 690 ; free virtual = 26172
Phase 1 Placer Initialization | Checksum: 1f4015a7c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2465.262 ; gain = 0.000 ; free physical = 695 ; free virtual = 26178

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 20ed5a6f5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 2591.281 ; gain = 126.020 ; free physical = 652 ; free virtual = 26134

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 11 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/stage. Replicated 6 times.
INFO: [Physopt 32-81] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/stage. Replicated 7 times.
INFO: [Physopt 32-81] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/stage_reg_rep_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/stage_reg_rep_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/e_i. Replicated 5 times.
INFO: [Physopt 32-81] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/e_reg_reg[1023]_rep_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/in_a_reg[0]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/in_a_reg[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/in_a_reg_reg[0]_rep_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/in_a_reg_reg[0]_rep__0_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/in_a_reg_reg[0]_rep__0_n_0. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 11 nets. Created 62 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 11 nets or cells. Created 62 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2591.281 ; gain = 0.000 ; free physical = 625 ; free virtual = 26110
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2591.281 ; gain = 0.000 ; free physical = 625 ; free virtual = 26109

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |           62  |              0  |                    11  |           0  |           1  |  00:00:09  |
|  Total              |           62  |              0  |                    11  |           0  |           1  |  00:00:09  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 2030332b2

Time (s): cpu = 00:01:21 ; elapsed = 00:00:38 . Memory (MB): peak = 2591.281 ; gain = 126.020 ; free physical = 599 ; free virtual = 26084
Phase 2 Global Placement | Checksum: 1ee8dedcd

Time (s): cpu = 00:01:24 ; elapsed = 00:00:39 . Memory (MB): peak = 2591.281 ; gain = 126.020 ; free physical = 616 ; free virtual = 26101

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ee8dedcd

Time (s): cpu = 00:01:24 ; elapsed = 00:00:39 . Memory (MB): peak = 2591.281 ; gain = 126.020 ; free physical = 616 ; free virtual = 26101

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 228639a65

Time (s): cpu = 00:01:36 ; elapsed = 00:00:45 . Memory (MB): peak = 2591.281 ; gain = 126.020 ; free physical = 601 ; free virtual = 26087

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2469fa0b7

Time (s): cpu = 00:01:37 ; elapsed = 00:00:45 . Memory (MB): peak = 2591.281 ; gain = 126.020 ; free physical = 603 ; free virtual = 26088

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f3be5dbd

Time (s): cpu = 00:01:37 ; elapsed = 00:00:46 . Memory (MB): peak = 2591.281 ; gain = 126.020 ; free physical = 603 ; free virtual = 26088

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1f3be5dbd

Time (s): cpu = 00:01:37 ; elapsed = 00:00:46 . Memory (MB): peak = 2591.281 ; gain = 126.020 ; free physical = 602 ; free virtual = 26088

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 2a896b4ab

Time (s): cpu = 00:01:37 ; elapsed = 00:00:46 . Memory (MB): peak = 2591.281 ; gain = 126.020 ; free physical = 601 ; free virtual = 26086

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 2c4790494

Time (s): cpu = 00:01:49 ; elapsed = 00:00:57 . Memory (MB): peak = 2591.281 ; gain = 126.020 ; free physical = 557 ; free virtual = 26044

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 29afcb632

Time (s): cpu = 00:01:50 ; elapsed = 00:00:58 . Memory (MB): peak = 2591.281 ; gain = 126.020 ; free physical = 564 ; free virtual = 26051

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 2c3ac1de3

Time (s): cpu = 00:01:51 ; elapsed = 00:00:59 . Memory (MB): peak = 2591.281 ; gain = 126.020 ; free physical = 564 ; free virtual = 26051
Phase 3 Detail Placement | Checksum: 2c3ac1de3

Time (s): cpu = 00:01:51 ; elapsed = 00:00:59 . Memory (MB): peak = 2591.281 ; gain = 126.020 ; free physical = 544 ; free virtual = 26031

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 253faf9c7

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/shift_counter_reg[10]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_sub[1023]_i_1__0_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/regX_Q[1023]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/in_a_reg_reg[0]_rep__0[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/in_a_reg_reg[1022]_0[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/next_state, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/next_state, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/next_state, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/next_state, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/result[1027]_i_1__2_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/result[1027]_i_1__0_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_sub[1023]_i_2_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/regC_sub[1026]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/msg[1023]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regX_Q_reg[0][0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regA_Q_reg[0][0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/rmodn[1023]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/r2modn[1023]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/n[1023]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 25 candidate nets, 0 success, 25 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 253faf9c7

Time (s): cpu = 00:02:04 ; elapsed = 00:01:03 . Memory (MB): peak = 2591.281 ; gain = 126.020 ; free physical = 570 ; free virtual = 26057
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.646. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 24dce78e1

Time (s): cpu = 00:02:05 ; elapsed = 00:01:04 . Memory (MB): peak = 2591.281 ; gain = 126.020 ; free physical = 583 ; free virtual = 26070
Phase 4.1 Post Commit Optimization | Checksum: 24dce78e1

Time (s): cpu = 00:02:05 ; elapsed = 00:01:04 . Memory (MB): peak = 2591.281 ; gain = 126.020 ; free physical = 583 ; free virtual = 26070

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 24dce78e1

Time (s): cpu = 00:02:06 ; elapsed = 00:01:04 . Memory (MB): peak = 2591.281 ; gain = 126.020 ; free physical = 584 ; free virtual = 26071

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 24dce78e1

Time (s): cpu = 00:02:06 ; elapsed = 00:01:05 . Memory (MB): peak = 2591.281 ; gain = 126.020 ; free physical = 584 ; free virtual = 26071

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 15c20f10c

Time (s): cpu = 00:02:06 ; elapsed = 00:01:05 . Memory (MB): peak = 2591.281 ; gain = 126.020 ; free physical = 584 ; free virtual = 26072
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15c20f10c

Time (s): cpu = 00:02:06 ; elapsed = 00:01:05 . Memory (MB): peak = 2591.281 ; gain = 126.020 ; free physical = 584 ; free virtual = 26071
Ending Placer Task | Checksum: 8cbc4c0e

Time (s): cpu = 00:02:06 ; elapsed = 00:01:05 . Memory (MB): peak = 2591.281 ; gain = 126.020 ; free physical = 623 ; free virtual = 26111
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:11 ; elapsed = 00:01:08 . Memory (MB): peak = 2591.281 ; gain = 126.020 ; free physical = 624 ; free virtual = 26111
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2591.281 ; gain = 0.000 ; free physical = 543 ; free virtual = 26091
INFO: [Common 17-1381] The checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_5/rsa_project_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2591.281 ; gain = 0.000 ; free physical = 626 ; free virtual = 26129
INFO: [runtcl-4] Executing : report_io -file rsa_project_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2591.281 ; gain = 0.000 ; free physical = 622 ; free virtual = 26124
INFO: [runtcl-4] Executing : report_utilization -file rsa_project_wrapper_utilization_placed.rpt -pb rsa_project_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2591.281 ; gain = 0.000 ; free physical = 632 ; free virtual = 26135
INFO: [runtcl-4] Executing : report_control_sets -verbose -file rsa_project_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2591.281 ; gain = 0.000 ; free physical = 629 ; free virtual = 26132
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2591.281 ; gain = 0.000 ; free physical = 551 ; free virtual = 26115
INFO: [Common 17-1381] The checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_5/rsa_project_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2591.281 ; gain = 0.000 ; free physical = 601 ; free virtual = 26120
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 880bb42d ConstDB: 0 ShapeSum: 4b097e1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10aae40c4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2602.824 ; gain = 11.543 ; free physical = 438 ; free virtual = 25959
Post Restoration Checksum: NetGraph: ea91987a NumContArr: 201ca84a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10aae40c4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2602.824 ; gain = 11.543 ; free physical = 459 ; free virtual = 25980

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10aae40c4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2611.812 ; gain = 20.531 ; free physical = 428 ; free virtual = 25948

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10aae40c4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2611.812 ; gain = 20.531 ; free physical = 428 ; free virtual = 25948
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16ac37ffd

Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 2646.992 ; gain = 55.711 ; free physical = 402 ; free virtual = 25923
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.863  | TNS=0.000  | WHS=-0.191 | THS=-323.111|

Phase 2 Router Initialization | Checksum: e546e128

Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 2646.992 ; gain = 55.711 ; free physical = 404 ; free virtual = 25925

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 133b438b8

Time (s): cpu = 00:00:58 ; elapsed = 00:00:24 . Memory (MB): peak = 2682.984 ; gain = 91.703 ; free physical = 390 ; free virtual = 25911

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4890
 Number of Nodes with overlaps = 165
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.286  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 21f705134

Time (s): cpu = 00:01:51 ; elapsed = 00:00:36 . Memory (MB): peak = 2682.984 ; gain = 91.703 ; free physical = 399 ; free virtual = 25921

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.286  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 20a89deb4

Time (s): cpu = 00:01:54 ; elapsed = 00:00:37 . Memory (MB): peak = 2682.984 ; gain = 91.703 ; free physical = 397 ; free virtual = 25919
Phase 4 Rip-up And Reroute | Checksum: 20a89deb4

Time (s): cpu = 00:01:54 ; elapsed = 00:00:38 . Memory (MB): peak = 2682.984 ; gain = 91.703 ; free physical = 397 ; free virtual = 25919

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 20a89deb4

Time (s): cpu = 00:01:54 ; elapsed = 00:00:38 . Memory (MB): peak = 2682.984 ; gain = 91.703 ; free physical = 397 ; free virtual = 25919

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20a89deb4

Time (s): cpu = 00:01:54 ; elapsed = 00:00:38 . Memory (MB): peak = 2682.984 ; gain = 91.703 ; free physical = 397 ; free virtual = 25919
Phase 5 Delay and Skew Optimization | Checksum: 20a89deb4

Time (s): cpu = 00:01:54 ; elapsed = 00:00:38 . Memory (MB): peak = 2682.984 ; gain = 91.703 ; free physical = 397 ; free virtual = 25919

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bcb26af4

Time (s): cpu = 00:01:58 ; elapsed = 00:00:39 . Memory (MB): peak = 2682.984 ; gain = 91.703 ; free physical = 399 ; free virtual = 25921
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.337  | TNS=0.000  | WHS=0.026  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d8b44459

Time (s): cpu = 00:01:58 ; elapsed = 00:00:39 . Memory (MB): peak = 2682.984 ; gain = 91.703 ; free physical = 399 ; free virtual = 25921
Phase 6 Post Hold Fix | Checksum: 1d8b44459

Time (s): cpu = 00:01:58 ; elapsed = 00:00:39 . Memory (MB): peak = 2682.984 ; gain = 91.703 ; free physical = 399 ; free virtual = 25921

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 15.8179 %
  Global Horizontal Routing Utilization  = 18.9186 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ea407a5b

Time (s): cpu = 00:01:59 ; elapsed = 00:00:39 . Memory (MB): peak = 2682.984 ; gain = 91.703 ; free physical = 397 ; free virtual = 25919

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ea407a5b

Time (s): cpu = 00:01:59 ; elapsed = 00:00:39 . Memory (MB): peak = 2682.984 ; gain = 91.703 ; free physical = 397 ; free virtual = 25920

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1cc050daf

Time (s): cpu = 00:02:01 ; elapsed = 00:00:41 . Memory (MB): peak = 2682.984 ; gain = 91.703 ; free physical = 396 ; free virtual = 25918

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.338  | TNS=0.000  | WHS=0.028  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 1470e07b1

Time (s): cpu = 00:02:15 ; elapsed = 00:00:44 . Memory (MB): peak = 2682.984 ; gain = 91.703 ; free physical = 387 ; free virtual = 25910
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:15 ; elapsed = 00:00:44 . Memory (MB): peak = 2682.984 ; gain = 91.703 ; free physical = 509 ; free virtual = 26032

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
130 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:20 ; elapsed = 00:00:47 . Memory (MB): peak = 2682.984 ; gain = 91.703 ; free physical = 509 ; free virtual = 26032
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2715.000 ; gain = 0.000 ; free physical = 419 ; free virtual = 26016
INFO: [Common 17-1381] The checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_5/rsa_project_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2715.000 ; gain = 32.016 ; free physical = 473 ; free virtual = 26016
INFO: [runtcl-4] Executing : report_drc -file rsa_project_wrapper_drc_routed.rpt -pb rsa_project_wrapper_drc_routed.pb -rpx rsa_project_wrapper_drc_routed.rpx
Command: report_drc -file rsa_project_wrapper_drc_routed.rpt -pb rsa_project_wrapper_drc_routed.pb -rpx rsa_project_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_5/rsa_project_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file rsa_project_wrapper_methodology_drc_routed.rpt -pb rsa_project_wrapper_methodology_drc_routed.pb -rpx rsa_project_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file rsa_project_wrapper_methodology_drc_routed.rpt -pb rsa_project_wrapper_methodology_drc_routed.pb -rpx rsa_project_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_5/rsa_project_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 2803.043 ; gain = 0.000 ; free physical = 288 ; free virtual = 25830
INFO: [runtcl-4] Executing : report_power -file rsa_project_wrapper_power_routed.rpt -pb rsa_project_wrapper_power_summary_routed.pb -rpx rsa_project_wrapper_power_routed.rpx
Command: report_power -file rsa_project_wrapper_power_routed.rpt -pb rsa_project_wrapper_power_summary_routed.pb -rpx rsa_project_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
142 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file rsa_project_wrapper_route_status.rpt -pb rsa_project_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file rsa_project_wrapper_timing_summary_routed.rpt -pb rsa_project_wrapper_timing_summary_routed.pb -rpx rsa_project_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file rsa_project_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file rsa_project_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file rsa_project_wrapper_bus_skew_routed.rpt -pb rsa_project_wrapper_bus_skew_routed.pb -rpx rsa_project_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Dec  1 23:33:00 2021...
