<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Cdiff modules/javafx.web/src/main/native/Source/JavaScriptCore/jit/GPRInfo.h</title>
    <link rel="stylesheet" href="../../../../../../../../style.css" />
  </head>
<body>
<center><a href="GPRInfo.cpp.cdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../index.html" target="_top">index</a> <a href="HostCallReturnValue.cpp.cdiff.html" target="_top">next &gt;</a></center>    <h2>modules/javafx.web/src/main/native/Source/JavaScriptCore/jit/GPRInfo.h</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<hr />
<pre>
<span class="line-old-header">*** 1,7 ***</span>
  /*
<span class="line-modified">!  * Copyright (C) 2011-2018 Apple Inc. All rights reserved.</span>
   *
   * Redistribution and use in source and binary forms, with or without
   * modification, are permitted provided that the following conditions
   * are met:
   * 1. Redistributions of source code must retain the above copyright
<span class="line-new-header">--- 1,7 ---</span>
  /*
<span class="line-modified">!  * Copyright (C) 2011-2019 Apple Inc. All rights reserved.</span>
   *
   * Redistribution and use in source and binary forms, with or without
   * modification, are permitted provided that the following conditions
   * are met:
   * 1. Redistributions of source code must retain the above copyright
</pre>
<hr />
<pre>
<span class="line-old-header">*** 335,30 ***</span>
  #define NUMBER_OF_CALLEE_SAVES_REGISTERS 0u
  
  class GPRInfo {
  public:
      typedef GPRReg RegisterType;
<span class="line-modified">!     static const unsigned numberOfRegisters = 6;</span>
<span class="line-modified">!     static const unsigned numberOfArgumentRegisters = NUMBER_OF_ARGUMENT_REGISTERS;</span>
  
      // Temporary registers.
<span class="line-modified">!     static const GPRReg regT0 = X86Registers::eax;</span>
<span class="line-modified">!     static const GPRReg regT1 = X86Registers::edx;</span>
<span class="line-modified">!     static const GPRReg regT2 = X86Registers::ecx;</span>
<span class="line-modified">!     static const GPRReg regT3 = X86Registers::ebx; // Callee-save</span>
<span class="line-modified">!     static const GPRReg regT4 = X86Registers::esi; // Callee-save</span>
<span class="line-modified">!     static const GPRReg regT5 = X86Registers::edi; // Callee-save</span>
<span class="line-modified">!     static const GPRReg callFrameRegister = X86Registers::ebp;</span>
      // These constants provide the names for the general purpose argument &amp; return value registers.
<span class="line-modified">!     static const GPRReg argumentGPR0 = X86Registers::ecx; // regT2</span>
<span class="line-modified">!     static const GPRReg argumentGPR1 = X86Registers::edx; // regT1</span>
<span class="line-modified">!     static const GPRReg argumentGPR2 = X86Registers::eax; // regT0</span>
<span class="line-modified">!     static const GPRReg argumentGPR3 = X86Registers::ebx; // regT3</span>
<span class="line-modified">!     static const GPRReg nonArgGPR0 = X86Registers::esi; // regT4</span>
<span class="line-modified">!     static const GPRReg returnValueGPR = X86Registers::eax; // regT0</span>
<span class="line-modified">!     static const GPRReg returnValueGPR2 = X86Registers::edx; // regT1</span>
<span class="line-modified">!     static const GPRReg nonPreservedNonReturnGPR = X86Registers::ecx;</span>
  
      static GPRReg toRegister(unsigned index)
      {
          ASSERT(index &lt; numberOfRegisters);
          static const GPRReg registerForIndex[numberOfRegisters] = { regT0, regT1, regT2, regT3, regT4, regT5 };
<span class="line-new-header">--- 335,30 ---</span>
  #define NUMBER_OF_CALLEE_SAVES_REGISTERS 0u
  
  class GPRInfo {
  public:
      typedef GPRReg RegisterType;
<span class="line-modified">!     static constexpr unsigned numberOfRegisters = 6;</span>
<span class="line-modified">!     static constexpr unsigned numberOfArgumentRegisters = NUMBER_OF_ARGUMENT_REGISTERS;</span>
  
      // Temporary registers.
<span class="line-modified">!     static constexpr GPRReg regT0 = X86Registers::eax;</span>
<span class="line-modified">!     static constexpr GPRReg regT1 = X86Registers::edx;</span>
<span class="line-modified">!     static constexpr GPRReg regT2 = X86Registers::ecx;</span>
<span class="line-modified">!     static constexpr GPRReg regT3 = X86Registers::ebx; // Callee-save</span>
<span class="line-modified">!     static constexpr GPRReg regT4 = X86Registers::esi; // Callee-save</span>
<span class="line-modified">!     static constexpr GPRReg regT5 = X86Registers::edi; // Callee-save</span>
<span class="line-modified">!     static constexpr GPRReg callFrameRegister = X86Registers::ebp;</span>
      // These constants provide the names for the general purpose argument &amp; return value registers.
<span class="line-modified">!     static constexpr GPRReg argumentGPR0 = X86Registers::ecx; // regT2</span>
<span class="line-modified">!     static constexpr GPRReg argumentGPR1 = X86Registers::edx; // regT1</span>
<span class="line-modified">!     static constexpr GPRReg argumentGPR2 = X86Registers::eax; // regT0</span>
<span class="line-modified">!     static constexpr GPRReg argumentGPR3 = X86Registers::ebx; // regT3</span>
<span class="line-modified">!     static constexpr GPRReg nonArgGPR0 = X86Registers::esi; // regT4</span>
<span class="line-modified">!     static constexpr GPRReg returnValueGPR = X86Registers::eax; // regT0</span>
<span class="line-modified">!     static constexpr GPRReg returnValueGPR2 = X86Registers::edx; // regT1</span>
<span class="line-modified">!     static constexpr GPRReg nonPreservedNonReturnGPR = X86Registers::ecx;</span>
  
      static GPRReg toRegister(unsigned index)
      {
          ASSERT(index &lt; numberOfRegisters);
          static const GPRReg registerForIndex[numberOfRegisters] = { regT0, regT1, regT2, regT3, regT4, regT5 };
</pre>
<hr />
<pre>
<span class="line-old-header">*** 384,11 ***</span>
      {
          ASSERT(reg != InvalidGPRReg);
          return MacroAssembler::gprName(reg);
      }
  
<span class="line-modified">!     static const unsigned InvalidIndex = 0xffffffff;</span>
  };
  
  #endif // CPU(X86)
  
  #if CPU(X86_64)
<span class="line-new-header">--- 384,11 ---</span>
      {
          ASSERT(reg != InvalidGPRReg);
          return MacroAssembler::gprName(reg);
      }
  
<span class="line-modified">!     static constexpr unsigned InvalidIndex = 0xffffffff;</span>
  };
  
  #endif // CPU(X86)
  
  #if CPU(X86_64)
</pre>
<hr />
<pre>
<span class="line-old-header">*** 401,77 ***</span>
  #endif
  
  class GPRInfo {
  public:
      typedef GPRReg RegisterType;
<span class="line-modified">!     static const unsigned numberOfRegisters = 11;</span>
<span class="line-modified">!     static const unsigned numberOfArgumentRegisters = NUMBER_OF_ARGUMENT_REGISTERS;</span>
  
      // These registers match the baseline JIT.
<span class="line-modified">!     static const GPRReg callFrameRegister = X86Registers::ebp;</span>
<span class="line-modified">!     static const GPRReg tagTypeNumberRegister = X86Registers::r14;</span>
<span class="line-modified">!     static const GPRReg tagMaskRegister = X86Registers::r15;</span>
  
      // Temporary registers.
<span class="line-modified">!     static const GPRReg regT0 = X86Registers::eax;</span>
  #if !OS(WINDOWS)
<span class="line-modified">!     static const GPRReg regT1 = X86Registers::esi;</span>
<span class="line-modified">!     static const GPRReg regT2 = X86Registers::edx;</span>
<span class="line-modified">!     static const GPRReg regT3 = X86Registers::ecx;</span>
<span class="line-modified">!     static const GPRReg regT4 = X86Registers::r8;</span>
<span class="line-modified">!     static const GPRReg regT5 = X86Registers::r10;</span>
<span class="line-modified">!     static const GPRReg regT6 = X86Registers::edi;</span>
<span class="line-modified">!     static const GPRReg regT7 = X86Registers::r9;</span>
  #else
<span class="line-modified">!     static const GPRReg regT1 = X86Registers::edx;</span>
<span class="line-modified">!     static const GPRReg regT2 = X86Registers::r8;</span>
<span class="line-modified">!     static const GPRReg regT3 = X86Registers::r9;</span>
<span class="line-modified">!     static const GPRReg regT4 = X86Registers::r10;</span>
<span class="line-modified">!     static const GPRReg regT5 = X86Registers::ecx;</span>
  #endif
  
<span class="line-modified">!     static const GPRReg regCS0 = X86Registers::ebx;</span>
  
  #if !OS(WINDOWS)
<span class="line-modified">!     static const GPRReg regCS1 = X86Registers::r12;</span>
<span class="line-modified">!     static const GPRReg regCS2 = X86Registers::r13;</span>
<span class="line-modified">!     static const GPRReg regCS3 = X86Registers::r14;</span>
<span class="line-modified">!     static const GPRReg regCS4 = X86Registers::r15;</span>
  #else
<span class="line-modified">!     static const GPRReg regCS1 = X86Registers::esi;</span>
<span class="line-modified">!     static const GPRReg regCS2 = X86Registers::edi;</span>
<span class="line-modified">!     static const GPRReg regCS3 = X86Registers::r12;</span>
<span class="line-modified">!     static const GPRReg regCS4 = X86Registers::r13;</span>
<span class="line-modified">!     static const GPRReg regCS5 = X86Registers::r14;</span>
<span class="line-modified">!     static const GPRReg regCS6 = X86Registers::r15;</span>
  #endif
  
      // These constants provide the names for the general purpose argument &amp; return value registers.
  #if !OS(WINDOWS)
<span class="line-modified">!     static const GPRReg argumentGPR0 = X86Registers::edi; // regT6</span>
<span class="line-modified">!     static const GPRReg argumentGPR1 = X86Registers::esi; // regT1</span>
<span class="line-modified">!     static const GPRReg argumentGPR2 = X86Registers::edx; // regT2</span>
<span class="line-modified">!     static const GPRReg argumentGPR3 = X86Registers::ecx; // regT3</span>
<span class="line-modified">!     static const GPRReg argumentGPR4 = X86Registers::r8; // regT4</span>
<span class="line-modified">!     static const GPRReg argumentGPR5 = X86Registers::r9; // regT7</span>
  #else
<span class="line-modified">!     static const GPRReg argumentGPR0 = X86Registers::ecx; // regT5</span>
<span class="line-modified">!     static const GPRReg argumentGPR1 = X86Registers::edx; // regT1</span>
<span class="line-modified">!     static const GPRReg argumentGPR2 = X86Registers::r8; // regT2</span>
<span class="line-modified">!     static const GPRReg argumentGPR3 = X86Registers::r9; // regT3</span>
  #endif
<span class="line-modified">!     static const GPRReg nonArgGPR0 = X86Registers::r10; // regT5 (regT4 on Windows)</span>
<span class="line-modified">!     static const GPRReg returnValueGPR = X86Registers::eax; // regT0</span>
<span class="line-modified">!     static const GPRReg returnValueGPR2 = X86Registers::edx; // regT1 or regT2</span>
<span class="line-modified">!     static const GPRReg nonPreservedNonReturnGPR = X86Registers::r10; // regT5 (regT4 on Windows)</span>
<span class="line-modified">!     static const GPRReg nonPreservedNonArgumentGPR0 = X86Registers::r10; // regT5 (regT4 on Windows)</span>
<span class="line-modified">!     static const GPRReg nonPreservedNonArgumentGPR1 = X86Registers::eax;</span>
  
      // FIXME: I believe that all uses of this are dead in the sense that it just causes the scratch
      // register allocator to select a different register and potentially spill things. It would be better
      // if we instead had a more explicit way of saying that we don&#39;t have a scratch register.
<span class="line-modified">!     static const GPRReg patchpointScratchRegister;</span>
  
      static GPRReg toRegister(unsigned index)
      {
          ASSERT(index &lt; numberOfRegisters);
  #if !OS(WINDOWS)
<span class="line-new-header">--- 401,77 ---</span>
  #endif
  
  class GPRInfo {
  public:
      typedef GPRReg RegisterType;
<span class="line-modified">!     static constexpr unsigned numberOfRegisters = 11;</span>
<span class="line-modified">!     static constexpr unsigned numberOfArgumentRegisters = NUMBER_OF_ARGUMENT_REGISTERS;</span>
  
      // These registers match the baseline JIT.
<span class="line-modified">!     static constexpr GPRReg callFrameRegister = X86Registers::ebp;</span>
<span class="line-modified">!     static constexpr GPRReg numberTagRegister = X86Registers::r14;</span>
<span class="line-modified">!     static constexpr GPRReg notCellMaskRegister = X86Registers::r15;</span>
  
      // Temporary registers.
<span class="line-modified">!     static constexpr GPRReg regT0 = X86Registers::eax;</span>
  #if !OS(WINDOWS)
<span class="line-modified">!     static constexpr GPRReg regT1 = X86Registers::esi;</span>
<span class="line-modified">!     static constexpr GPRReg regT2 = X86Registers::edx;</span>
<span class="line-modified">!     static constexpr GPRReg regT3 = X86Registers::ecx;</span>
<span class="line-modified">!     static constexpr GPRReg regT4 = X86Registers::r8;</span>
<span class="line-modified">!     static constexpr GPRReg regT5 = X86Registers::r10;</span>
<span class="line-modified">!     static constexpr GPRReg regT6 = X86Registers::edi;</span>
<span class="line-modified">!     static constexpr GPRReg regT7 = X86Registers::r9;</span>
  #else
<span class="line-modified">!     static constexpr GPRReg regT1 = X86Registers::edx;</span>
<span class="line-modified">!     static constexpr GPRReg regT2 = X86Registers::r8;</span>
<span class="line-modified">!     static constexpr GPRReg regT3 = X86Registers::r9;</span>
<span class="line-modified">!     static constexpr GPRReg regT4 = X86Registers::r10;</span>
<span class="line-modified">!     static constexpr GPRReg regT5 = X86Registers::ecx;</span>
  #endif
  
<span class="line-modified">!     static constexpr GPRReg regCS0 = X86Registers::ebx;</span>
  
  #if !OS(WINDOWS)
<span class="line-modified">!     static constexpr GPRReg regCS1 = X86Registers::r12;</span>
<span class="line-modified">!     static constexpr GPRReg regCS2 = X86Registers::r13;</span>
<span class="line-modified">!     static constexpr GPRReg regCS3 = X86Registers::r14;</span>
<span class="line-modified">!     static constexpr GPRReg regCS4 = X86Registers::r15;</span>
  #else
<span class="line-modified">!     static constexpr GPRReg regCS1 = X86Registers::esi;</span>
<span class="line-modified">!     static constexpr GPRReg regCS2 = X86Registers::edi;</span>
<span class="line-modified">!     static constexpr GPRReg regCS3 = X86Registers::r12;</span>
<span class="line-modified">!     static constexpr GPRReg regCS4 = X86Registers::r13;</span>
<span class="line-modified">!     static constexpr GPRReg regCS5 = X86Registers::r14;</span>
<span class="line-modified">!     static constexpr GPRReg regCS6 = X86Registers::r15;</span>
  #endif
  
      // These constants provide the names for the general purpose argument &amp; return value registers.
  #if !OS(WINDOWS)
<span class="line-modified">!     static constexpr GPRReg argumentGPR0 = X86Registers::edi; // regT6</span>
<span class="line-modified">!     static constexpr GPRReg argumentGPR1 = X86Registers::esi; // regT1</span>
<span class="line-modified">!     static constexpr GPRReg argumentGPR2 = X86Registers::edx; // regT2</span>
<span class="line-modified">!     static constexpr GPRReg argumentGPR3 = X86Registers::ecx; // regT3</span>
<span class="line-modified">!     static constexpr GPRReg argumentGPR4 = X86Registers::r8; // regT4</span>
<span class="line-modified">!     static constexpr GPRReg argumentGPR5 = X86Registers::r9; // regT7</span>
  #else
<span class="line-modified">!     static constexpr GPRReg argumentGPR0 = X86Registers::ecx; // regT5</span>
<span class="line-modified">!     static constexpr GPRReg argumentGPR1 = X86Registers::edx; // regT1</span>
<span class="line-modified">!     static constexpr GPRReg argumentGPR2 = X86Registers::r8; // regT2</span>
<span class="line-modified">!     static constexpr GPRReg argumentGPR3 = X86Registers::r9; // regT3</span>
  #endif
<span class="line-modified">!     static constexpr GPRReg nonArgGPR0 = X86Registers::r10; // regT5 (regT4 on Windows)</span>
<span class="line-modified">!     static constexpr GPRReg returnValueGPR = X86Registers::eax; // regT0</span>
<span class="line-modified">!     static constexpr GPRReg returnValueGPR2 = X86Registers::edx; // regT1 or regT2</span>
<span class="line-modified">!     static constexpr GPRReg nonPreservedNonReturnGPR = X86Registers::r10; // regT5 (regT4 on Windows)</span>
<span class="line-modified">!     static constexpr GPRReg nonPreservedNonArgumentGPR0 = X86Registers::r10; // regT5 (regT4 on Windows)</span>
<span class="line-modified">!     static constexpr GPRReg nonPreservedNonArgumentGPR1 = X86Registers::eax;</span>
  
      // FIXME: I believe that all uses of this are dead in the sense that it just causes the scratch
      // register allocator to select a different register and potentially spill things. It would be better
      // if we instead had a more explicit way of saying that we don&#39;t have a scratch register.
<span class="line-modified">!     static constexpr GPRReg patchpointScratchRegister = MacroAssembler::s_scratchRegister;</span>
  
      static GPRReg toRegister(unsigned index)
      {
          ASSERT(index &lt; numberOfRegisters);
  #if !OS(WINDOWS)
</pre>
<hr />
<pre>
<span class="line-old-header">*** 513,59 ***</span>
  
      static const std::array&lt;GPRReg, 3&gt;&amp; reservedRegisters()
      {
          static const std::array&lt;GPRReg, 3&gt; reservedRegisters { {
              MacroAssembler::s_scratchRegister,
<span class="line-modified">!             tagTypeNumberRegister,</span>
<span class="line-modified">!             tagMaskRegister,</span>
          } };
          return reservedRegisters;
      }
  
<span class="line-modified">!     static const unsigned InvalidIndex = 0xffffffff;</span>
  };
  
  #endif // CPU(X86_64)
  
  #if CPU(ARM_THUMB2)
  #define NUMBER_OF_ARGUMENT_REGISTERS 4u
<span class="line-modified">! #define NUMBER_OF_CALLEE_SAVES_REGISTERS 1u</span>
  
  class GPRInfo {
  public:
      typedef GPRReg RegisterType;
<span class="line-modified">!     static const unsigned numberOfRegisters = 9;</span>
<span class="line-modified">!     static const unsigned numberOfArgumentRegisters = NUMBER_OF_ARGUMENT_REGISTERS;</span>
  
      // Temporary registers.
<span class="line-modified">!     static const GPRReg regT0 = ARMRegisters::r0;</span>
<span class="line-modified">!     static const GPRReg regT1 = ARMRegisters::r1;</span>
<span class="line-modified">!     static const GPRReg regT2 = ARMRegisters::r2;</span>
<span class="line-modified">!     static const GPRReg regT3 = ARMRegisters::r3;</span>
<span class="line-modified">!     static const GPRReg regT4 = ARMRegisters::r8;</span>
<span class="line-modified">!     static const GPRReg regT5 = ARMRegisters::r9;</span>
<span class="line-modified">!     static const GPRReg regT6 = ARMRegisters::r10;</span>
<span class="line-modified">!     static const GPRReg regT7 = ARMRegisters::r5;</span>
<span class="line-modified">!     static const GPRReg regT8 = ARMRegisters::r4;</span>
<span class="line-modified">!     static const GPRReg regCS0 = ARMRegisters::r11;</span>
      // These registers match the baseline JIT.
<span class="line-modified">!     static const GPRReg callFrameRegister = ARMRegisters::fp;</span>
      // These constants provide the names for the general purpose argument &amp; return value registers.
<span class="line-modified">!     static const GPRReg argumentGPR0 = ARMRegisters::r0; // regT0</span>
<span class="line-modified">!     static const GPRReg argumentGPR1 = ARMRegisters::r1; // regT1</span>
<span class="line-modified">!     static const GPRReg argumentGPR2 = ARMRegisters::r2; // regT2</span>
<span class="line-modified">!     static const GPRReg argumentGPR3 = ARMRegisters::r3; // regT3</span>
<span class="line-modified">!     static const GPRReg nonArgGPR0 = ARMRegisters::r4; // regT8</span>
<span class="line-modified">!     static const GPRReg nonArgGPR1 = ARMRegisters::r8; // regT4</span>
<span class="line-modified">!     static const GPRReg returnValueGPR = ARMRegisters::r0; // regT0</span>
<span class="line-modified">!     static const GPRReg returnValueGPR2 = ARMRegisters::r1; // regT1</span>
<span class="line-removed">-     static const GPRReg nonPreservedNonReturnGPR = ARMRegisters::r5;</span>
  
      static GPRReg toRegister(unsigned index)
      {
          ASSERT(index &lt; numberOfRegisters);
<span class="line-modified">!         static const GPRReg registerForIndex[numberOfRegisters] = { regT0, regT1, regT2, regT3, regT4, regT5, regT6, regT7, regT8 };</span>
          return registerForIndex[index];
      }
  
      static GPRReg toArgumentRegister(unsigned index)
      {
<span class="line-new-header">--- 513,58 ---</span>
  
      static const std::array&lt;GPRReg, 3&gt;&amp; reservedRegisters()
      {
          static const std::array&lt;GPRReg, 3&gt; reservedRegisters { {
              MacroAssembler::s_scratchRegister,
<span class="line-modified">!             numberTagRegister,</span>
<span class="line-modified">!             notCellMaskRegister,</span>
          } };
          return reservedRegisters;
      }
  
<span class="line-modified">!     static constexpr unsigned InvalidIndex = 0xffffffff;</span>
  };
  
  #endif // CPU(X86_64)
  
  #if CPU(ARM_THUMB2)
  #define NUMBER_OF_ARGUMENT_REGISTERS 4u
<span class="line-modified">! #define NUMBER_OF_CALLEE_SAVES_REGISTERS 2u</span>
  
  class GPRInfo {
  public:
      typedef GPRReg RegisterType;
<span class="line-modified">!     static constexpr unsigned numberOfRegisters = 9;</span>
<span class="line-modified">!     static constexpr unsigned numberOfArgumentRegisters = NUMBER_OF_ARGUMENT_REGISTERS;</span>
  
      // Temporary registers.
<span class="line-modified">!     static constexpr GPRReg regT0 = ARMRegisters::r0;</span>
<span class="line-modified">!     static constexpr GPRReg regT1 = ARMRegisters::r1;</span>
<span class="line-modified">!     static constexpr GPRReg regT2 = ARMRegisters::r2;</span>
<span class="line-modified">!     static constexpr GPRReg regT3 = ARMRegisters::r3;</span>
<span class="line-modified">!     static constexpr GPRReg regT4 = ARMRegisters::r8;</span>
<span class="line-modified">!     static constexpr GPRReg regT5 = ARMRegisters::r9;</span>
<span class="line-modified">!     static constexpr GPRReg regT6 = ARMRegisters::r5;</span>
<span class="line-modified">!     static constexpr GPRReg regT7 = ARMRegisters::r4;</span>
<span class="line-modified">!     static constexpr GPRReg regCS0 = ARMRegisters::r11;</span>
<span class="line-modified">!     static constexpr GPRReg regCS1 = ARMRegisters::r10;</span>
      // These registers match the baseline JIT.
<span class="line-modified">!     static constexpr GPRReg callFrameRegister = ARMRegisters::fp;</span>
      // These constants provide the names for the general purpose argument &amp; return value registers.
<span class="line-modified">!     static constexpr GPRReg argumentGPR0 = ARMRegisters::r0; // regT0</span>
<span class="line-modified">!     static constexpr GPRReg argumentGPR1 = ARMRegisters::r1; // regT1</span>
<span class="line-modified">!     static constexpr GPRReg argumentGPR2 = ARMRegisters::r2; // regT2</span>
<span class="line-modified">!     static constexpr GPRReg argumentGPR3 = ARMRegisters::r3; // regT3</span>
<span class="line-modified">!     static constexpr GPRReg nonArgGPR0 = ARMRegisters::r4; // regT7</span>
<span class="line-modified">!     static constexpr GPRReg returnValueGPR = ARMRegisters::r0; // regT0</span>
<span class="line-modified">!     static constexpr GPRReg returnValueGPR2 = ARMRegisters::r1; // regT1</span>
<span class="line-modified">!     static constexpr GPRReg nonPreservedNonReturnGPR = ARMRegisters::r5;</span>
  
      static GPRReg toRegister(unsigned index)
      {
          ASSERT(index &lt; numberOfRegisters);
<span class="line-modified">!         static const GPRReg registerForIndex[numberOfRegisters] = { regT0, regT1, regT2, regT3, regT4, regT5, regT6, regT7, regCS1 };</span>
          return registerForIndex[index];
      }
  
      static GPRReg toArgumentRegister(unsigned index)
      {
</pre>
<hr />
<pre>
<span class="line-old-header">*** 577,22 ***</span>
      static unsigned toIndex(GPRReg reg)
      {
          ASSERT(reg != InvalidGPRReg);
          ASSERT(static_cast&lt;int&gt;(reg) &lt; 16);
          static const unsigned indexForRegister[16] =
<span class="line-modified">!             { 0, 1, 2, 3, 8, 7, InvalidIndex, InvalidIndex, 4, 5, 6, InvalidIndex, InvalidIndex, InvalidIndex, InvalidIndex, InvalidIndex };</span>
          unsigned result = indexForRegister[reg];
          return result;
      }
  
      static const char* debugName(GPRReg reg)
      {
          ASSERT(reg != InvalidGPRReg);
          return MacroAssembler::gprName(reg);
      }
  
<span class="line-modified">!     static const unsigned InvalidIndex = 0xffffffff;</span>
  };
  
  #endif // CPU(ARM)
  
  #if CPU(ARM64)
<span class="line-new-header">--- 576,22 ---</span>
      static unsigned toIndex(GPRReg reg)
      {
          ASSERT(reg != InvalidGPRReg);
          ASSERT(static_cast&lt;int&gt;(reg) &lt; 16);
          static const unsigned indexForRegister[16] =
<span class="line-modified">!             { 0, 1, 2, 3, 7, 6, InvalidIndex, InvalidIndex, 4, 5, 8, InvalidIndex, InvalidIndex, InvalidIndex, InvalidIndex, InvalidIndex };</span>
          unsigned result = indexForRegister[reg];
          return result;
      }
  
      static const char* debugName(GPRReg reg)
      {
          ASSERT(reg != InvalidGPRReg);
          return MacroAssembler::gprName(reg);
      }
  
<span class="line-modified">!     static constexpr unsigned InvalidIndex = 0xffffffff;</span>
  };
  
  #endif // CPU(ARM)
  
  #if CPU(ARM64)
</pre>
<hr />
<pre>
<span class="line-old-header">*** 601,63 ***</span>
  #define NUMBER_OF_CALLEE_SAVES_REGISTERS 18u
  
  class GPRInfo {
  public:
      typedef GPRReg RegisterType;
<span class="line-modified">!     static const unsigned numberOfRegisters = 16;</span>
<span class="line-modified">!     static const unsigned numberOfArgumentRegisters = 8;</span>
  
      // These registers match the baseline JIT.
<span class="line-modified">!     static const GPRReg callFrameRegister = ARM64Registers::fp;</span>
<span class="line-modified">!     static const GPRReg tagTypeNumberRegister = ARM64Registers::x27;</span>
<span class="line-modified">!     static const GPRReg tagMaskRegister = ARM64Registers::x28;</span>
<span class="line-modified">!     static const GPRReg dataTempRegister = MacroAssembler::dataTempRegister;</span>
<span class="line-modified">!     static const GPRReg memoryTempRegister = MacroAssembler::memoryTempRegister;</span>
      // Temporary registers.
<span class="line-modified">!     static const GPRReg regT0 = ARM64Registers::x0;</span>
<span class="line-modified">!     static const GPRReg regT1 = ARM64Registers::x1;</span>
<span class="line-modified">!     static const GPRReg regT2 = ARM64Registers::x2;</span>
<span class="line-modified">!     static const GPRReg regT3 = ARM64Registers::x3;</span>
<span class="line-modified">!     static const GPRReg regT4 = ARM64Registers::x4;</span>
<span class="line-modified">!     static const GPRReg regT5 = ARM64Registers::x5;</span>
<span class="line-modified">!     static const GPRReg regT6 = ARM64Registers::x6;</span>
<span class="line-modified">!     static const GPRReg regT7 = ARM64Registers::x7;</span>
<span class="line-modified">!     static const GPRReg regT8 = ARM64Registers::x8;</span>
<span class="line-modified">!     static const GPRReg regT9 = ARM64Registers::x9;</span>
<span class="line-modified">!     static const GPRReg regT10 = ARM64Registers::x10;</span>
<span class="line-modified">!     static const GPRReg regT11 = ARM64Registers::x11;</span>
<span class="line-modified">!     static const GPRReg regT12 = ARM64Registers::x12;</span>
<span class="line-modified">!     static const GPRReg regT13 = ARM64Registers::x13;</span>
<span class="line-modified">!     static const GPRReg regT14 = ARM64Registers::x14;</span>
<span class="line-modified">!     static const GPRReg regT15 = ARM64Registers::x15;</span>
<span class="line-modified">!     static const GPRReg regCS0 = ARM64Registers::x19; // Used by FTL only</span>
<span class="line-modified">!     static const GPRReg regCS1 = ARM64Registers::x20; // Used by FTL only</span>
<span class="line-modified">!     static const GPRReg regCS2 = ARM64Registers::x21; // Used by FTL only</span>
<span class="line-modified">!     static const GPRReg regCS3 = ARM64Registers::x22; // Used by FTL only</span>
<span class="line-modified">!     static const GPRReg regCS4 = ARM64Registers::x23; // Used by FTL only</span>
<span class="line-modified">!     static const GPRReg regCS5 = ARM64Registers::x24; // Used by FTL only</span>
<span class="line-modified">!     static const GPRReg regCS6 = ARM64Registers::x25; // Used by FTL only</span>
<span class="line-modified">!     static const GPRReg regCS7 = ARM64Registers::x26;</span>
<span class="line-modified">!     static const GPRReg regCS8 = ARM64Registers::x27; // tagTypeNumber</span>
<span class="line-modified">!     static const GPRReg regCS9 = ARM64Registers::x28; // tagMask</span>
      // These constants provide the names for the general purpose argument &amp; return value registers.
<span class="line-modified">!     static const GPRReg argumentGPR0 = ARM64Registers::x0; // regT0</span>
<span class="line-modified">!     static const GPRReg argumentGPR1 = ARM64Registers::x1; // regT1</span>
<span class="line-modified">!     static const GPRReg argumentGPR2 = ARM64Registers::x2; // regT2</span>
<span class="line-modified">!     static const GPRReg argumentGPR3 = ARM64Registers::x3; // regT3</span>
<span class="line-modified">!     static const GPRReg argumentGPR4 = ARM64Registers::x4; // regT4</span>
<span class="line-modified">!     static const GPRReg argumentGPR5 = ARM64Registers::x5; // regT5</span>
<span class="line-modified">!     static const GPRReg argumentGPR6 = ARM64Registers::x6; // regT6</span>
<span class="line-modified">!     static const GPRReg argumentGPR7 = ARM64Registers::x7; // regT7</span>
<span class="line-modified">!     static const GPRReg nonArgGPR0 = ARM64Registers::x8; // regT8</span>
<span class="line-modified">!     static const GPRReg nonArgGPR1 = ARM64Registers::x9; // regT9</span>
<span class="line-modified">!     static const GPRReg returnValueGPR = ARM64Registers::x0; // regT0</span>
<span class="line-modified">!     static const GPRReg returnValueGPR2 = ARM64Registers::x1; // regT1</span>
<span class="line-modified">!     static const GPRReg nonPreservedNonReturnGPR = ARM64Registers::x2;</span>
<span class="line-modified">!     static const GPRReg nonPreservedNonArgumentGPR0 = ARM64Registers::x8;</span>
<span class="line-modified">!     static const GPRReg nonPreservedNonArgumentGPR1 = ARM64Registers::x9;</span>
<span class="line-removed">-     static const GPRReg patchpointScratchRegister;</span>
  
      // GPRReg mapping is direct, the machine register numbers can
      // be used directly as indices into the GPR RegisterBank.
      COMPILE_ASSERT(ARM64Registers::q0 == 0, q0_is_0);
      COMPILE_ASSERT(ARM64Registers::q1 == 1, q1_is_1);
<span class="line-new-header">--- 600,62 ---</span>
  #define NUMBER_OF_CALLEE_SAVES_REGISTERS 18u
  
  class GPRInfo {
  public:
      typedef GPRReg RegisterType;
<span class="line-modified">!     static constexpr unsigned numberOfRegisters = 16;</span>
<span class="line-modified">!     static constexpr unsigned numberOfArgumentRegisters = 8;</span>
  
      // These registers match the baseline JIT.
<span class="line-modified">!     static constexpr GPRReg callFrameRegister = ARM64Registers::fp;</span>
<span class="line-modified">!     static constexpr GPRReg numberTagRegister = ARM64Registers::x27;</span>
<span class="line-modified">!     static constexpr GPRReg notCellMaskRegister = ARM64Registers::x28;</span>
<span class="line-modified">!     static constexpr GPRReg dataTempRegister = MacroAssembler::dataTempRegister;</span>
<span class="line-modified">!     static constexpr GPRReg memoryTempRegister = MacroAssembler::memoryTempRegister;</span>
      // Temporary registers.
<span class="line-modified">!     static constexpr GPRReg regT0 = ARM64Registers::x0;</span>
<span class="line-modified">!     static constexpr GPRReg regT1 = ARM64Registers::x1;</span>
<span class="line-modified">!     static constexpr GPRReg regT2 = ARM64Registers::x2;</span>
<span class="line-modified">!     static constexpr GPRReg regT3 = ARM64Registers::x3;</span>
<span class="line-modified">!     static constexpr GPRReg regT4 = ARM64Registers::x4;</span>
<span class="line-modified">!     static constexpr GPRReg regT5 = ARM64Registers::x5;</span>
<span class="line-modified">!     static constexpr GPRReg regT6 = ARM64Registers::x6;</span>
<span class="line-modified">!     static constexpr GPRReg regT7 = ARM64Registers::x7;</span>
<span class="line-modified">!     static constexpr GPRReg regT8 = ARM64Registers::x8;</span>
<span class="line-modified">!     static constexpr GPRReg regT9 = ARM64Registers::x9;</span>
<span class="line-modified">!     static constexpr GPRReg regT10 = ARM64Registers::x10;</span>
<span class="line-modified">!     static constexpr GPRReg regT11 = ARM64Registers::x11;</span>
<span class="line-modified">!     static constexpr GPRReg regT12 = ARM64Registers::x12;</span>
<span class="line-modified">!     static constexpr GPRReg regT13 = ARM64Registers::x13;</span>
<span class="line-modified">!     static constexpr GPRReg regT14 = ARM64Registers::x14;</span>
<span class="line-modified">!     static constexpr GPRReg regT15 = ARM64Registers::x15;</span>
<span class="line-modified">!     static constexpr GPRReg regCS0 = ARM64Registers::x19; // Used by FTL only</span>
<span class="line-modified">!     static constexpr GPRReg regCS1 = ARM64Registers::x20; // Used by FTL only</span>
<span class="line-modified">!     static constexpr GPRReg regCS2 = ARM64Registers::x21; // Used by FTL only</span>
<span class="line-modified">!     static constexpr GPRReg regCS3 = ARM64Registers::x22; // Used by FTL only</span>
<span class="line-modified">!     static constexpr GPRReg regCS4 = ARM64Registers::x23; // Used by FTL only</span>
<span class="line-modified">!     static constexpr GPRReg regCS5 = ARM64Registers::x24; // Used by FTL only</span>
<span class="line-modified">!     static constexpr GPRReg regCS6 = ARM64Registers::x25; // Used by FTL only</span>
<span class="line-modified">!     static constexpr GPRReg regCS7 = ARM64Registers::x26;</span>
<span class="line-modified">!     static constexpr GPRReg regCS8 = ARM64Registers::x27; // numberTag</span>
<span class="line-modified">!     static constexpr GPRReg regCS9 = ARM64Registers::x28; // notCellMask</span>
      // These constants provide the names for the general purpose argument &amp; return value registers.
<span class="line-modified">!     static constexpr GPRReg argumentGPR0 = ARM64Registers::x0; // regT0</span>
<span class="line-modified">!     static constexpr GPRReg argumentGPR1 = ARM64Registers::x1; // regT1</span>
<span class="line-modified">!     static constexpr GPRReg argumentGPR2 = ARM64Registers::x2; // regT2</span>
<span class="line-modified">!     static constexpr GPRReg argumentGPR3 = ARM64Registers::x3; // regT3</span>
<span class="line-modified">!     static constexpr GPRReg argumentGPR4 = ARM64Registers::x4; // regT4</span>
<span class="line-modified">!     static constexpr GPRReg argumentGPR5 = ARM64Registers::x5; // regT5</span>
<span class="line-modified">!     static constexpr GPRReg argumentGPR6 = ARM64Registers::x6; // regT6</span>
<span class="line-modified">!     static constexpr GPRReg argumentGPR7 = ARM64Registers::x7; // regT7</span>
<span class="line-modified">!     static constexpr GPRReg nonArgGPR0 = ARM64Registers::x8; // regT8</span>
<span class="line-modified">!     static constexpr GPRReg returnValueGPR = ARM64Registers::x0; // regT0</span>
<span class="line-modified">!     static constexpr GPRReg returnValueGPR2 = ARM64Registers::x1; // regT1</span>
<span class="line-modified">!     static constexpr GPRReg nonPreservedNonReturnGPR = ARM64Registers::x2;</span>
<span class="line-modified">!     static constexpr GPRReg nonPreservedNonArgumentGPR0 = ARM64Registers::x8;</span>
<span class="line-modified">!     static constexpr GPRReg nonPreservedNonArgumentGPR1 = ARM64Registers::x9;</span>
<span class="line-modified">!     static constexpr GPRReg patchpointScratchRegister = ARM64Registers::ip0;</span>
  
      // GPRReg mapping is direct, the machine register numbers can
      // be used directly as indices into the GPR RegisterBank.
      COMPILE_ASSERT(ARM64Registers::q0 == 0, q0_is_0);
      COMPILE_ASSERT(ARM64Registers::q1 == 1, q1_is_1);
</pre>
<hr />
<pre>
<span class="line-old-header">*** 701,58 ***</span>
      static const std::array&lt;GPRReg, 4&gt;&amp; reservedRegisters()
      {
          static const std::array&lt;GPRReg, 4&gt; reservedRegisters { {
              dataTempRegister,
              memoryTempRegister,
<span class="line-modified">!             tagTypeNumberRegister,</span>
<span class="line-modified">!             tagMaskRegister,</span>
          } };
          return reservedRegisters;
      }
  
<span class="line-modified">!     static const unsigned InvalidIndex = 0xffffffff;</span>
  };
  
  #endif // CPU(ARM64)
  
  #if CPU(MIPS)
  #define NUMBER_OF_ARGUMENT_REGISTERS 4u
<span class="line-modified">! #define NUMBER_OF_CALLEE_SAVES_REGISTERS 1u</span>
  
  class GPRInfo {
  public:
      typedef GPRReg RegisterType;
<span class="line-modified">!     static const unsigned numberOfRegisters = 11;</span>
<span class="line-modified">!     static const unsigned numberOfArgumentRegisters = NUMBER_OF_ARGUMENT_REGISTERS;</span>
  
      // regT0 must be v0 for returning a 32-bit value.
      // regT1 must be v1 for returning a pair of 32-bit value.
  
      // Temporary registers.
<span class="line-modified">!     static const GPRReg regT0 = MIPSRegisters::v0;</span>
<span class="line-modified">!     static const GPRReg regT1 = MIPSRegisters::v1;</span>
<span class="line-modified">!     static const GPRReg regT2 = MIPSRegisters::t2;</span>
<span class="line-modified">!     static const GPRReg regT3 = MIPSRegisters::t3;</span>
<span class="line-modified">!     static const GPRReg regT4 = MIPSRegisters::t4;</span>
<span class="line-modified">!     static const GPRReg regT5 = MIPSRegisters::t5;</span>
<span class="line-modified">!     static const GPRReg regT6 = MIPSRegisters::t6;</span>
<span class="line-modified">!     static const GPRReg regT7 = MIPSRegisters::a0;</span>
<span class="line-modified">!     static const GPRReg regT8 = MIPSRegisters::a1;</span>
<span class="line-modified">!     static const GPRReg regT9 = MIPSRegisters::a2;</span>
<span class="line-modified">!     static const GPRReg regT10 = MIPSRegisters::a3;</span>
      // These registers match the baseline JIT.
<span class="line-modified">!     static const GPRReg callFrameRegister = MIPSRegisters::fp;</span>
      // These constants provide the names for the general purpose argument &amp; return value registers.
<span class="line-modified">!     static const GPRReg argumentGPR0 = MIPSRegisters::a0;</span>
<span class="line-modified">!     static const GPRReg argumentGPR1 = MIPSRegisters::a1;</span>
<span class="line-modified">!     static const GPRReg argumentGPR2 = MIPSRegisters::a2;</span>
<span class="line-modified">!     static const GPRReg argumentGPR3 = MIPSRegisters::a3;</span>
<span class="line-modified">!     static const GPRReg nonArgGPR0 = regT4;</span>
<span class="line-modified">!     static const GPRReg returnValueGPR = regT0;</span>
<span class="line-modified">!     static const GPRReg returnValueGPR2 = regT1;</span>
<span class="line-modified">!     static const GPRReg nonPreservedNonReturnGPR = regT2;</span>
<span class="line-modified">!     static const GPRReg regCS0 = MIPSRegisters::s0;</span>
  
      static GPRReg toRegister(unsigned index)
      {
          ASSERT(index &lt; numberOfRegisters);
          static const GPRReg registerForIndex[numberOfRegisters] = { regT0, regT1, regT2, regT3, regT4, regT5, regT6, regT7, regT8, regT9, regT10 };
<span class="line-new-header">--- 699,59 ---</span>
      static const std::array&lt;GPRReg, 4&gt;&amp; reservedRegisters()
      {
          static const std::array&lt;GPRReg, 4&gt; reservedRegisters { {
              dataTempRegister,
              memoryTempRegister,
<span class="line-modified">!             numberTagRegister,</span>
<span class="line-modified">!             notCellMaskRegister,</span>
          } };
          return reservedRegisters;
      }
  
<span class="line-modified">!     static constexpr unsigned InvalidIndex = 0xffffffff;</span>
  };
  
  #endif // CPU(ARM64)
  
  #if CPU(MIPS)
  #define NUMBER_OF_ARGUMENT_REGISTERS 4u
<span class="line-modified">! #define NUMBER_OF_CALLEE_SAVES_REGISTERS 2u</span>
  
  class GPRInfo {
  public:
      typedef GPRReg RegisterType;
<span class="line-modified">!     static constexpr unsigned numberOfRegisters = 11;</span>
<span class="line-modified">!     static constexpr unsigned numberOfArgumentRegisters = NUMBER_OF_ARGUMENT_REGISTERS;</span>
  
      // regT0 must be v0 for returning a 32-bit value.
      // regT1 must be v1 for returning a pair of 32-bit value.
  
      // Temporary registers.
<span class="line-modified">!     static constexpr GPRReg regT0 = MIPSRegisters::v0;</span>
<span class="line-modified">!     static constexpr GPRReg regT1 = MIPSRegisters::v1;</span>
<span class="line-modified">!     static constexpr GPRReg regT2 = MIPSRegisters::t2;</span>
<span class="line-modified">!     static constexpr GPRReg regT3 = MIPSRegisters::t3;</span>
<span class="line-modified">!     static constexpr GPRReg regT4 = MIPSRegisters::t4;</span>
<span class="line-modified">!     static constexpr GPRReg regT5 = MIPSRegisters::t5;</span>
<span class="line-modified">!     static constexpr GPRReg regT6 = MIPSRegisters::t6;</span>
<span class="line-modified">!     static constexpr GPRReg regT7 = MIPSRegisters::a0;</span>
<span class="line-modified">!     static constexpr GPRReg regT8 = MIPSRegisters::a1;</span>
<span class="line-modified">!     static constexpr GPRReg regT9 = MIPSRegisters::a2;</span>
<span class="line-modified">!     static constexpr GPRReg regT10 = MIPSRegisters::a3;</span>
      // These registers match the baseline JIT.
<span class="line-modified">!     static constexpr GPRReg callFrameRegister = MIPSRegisters::fp;</span>
      // These constants provide the names for the general purpose argument &amp; return value registers.
<span class="line-modified">!     static constexpr GPRReg argumentGPR0 = MIPSRegisters::a0;</span>
<span class="line-modified">!     static constexpr GPRReg argumentGPR1 = MIPSRegisters::a1;</span>
<span class="line-modified">!     static constexpr GPRReg argumentGPR2 = MIPSRegisters::a2;</span>
<span class="line-modified">!     static constexpr GPRReg argumentGPR3 = MIPSRegisters::a3;</span>
<span class="line-modified">!     static constexpr GPRReg nonArgGPR0 = regT4;</span>
<span class="line-modified">!     static constexpr GPRReg returnValueGPR = regT0;</span>
<span class="line-modified">!     static constexpr GPRReg returnValueGPR2 = regT1;</span>
<span class="line-modified">!     static constexpr GPRReg nonPreservedNonReturnGPR = regT2;</span>
<span class="line-modified">!     static constexpr GPRReg regCS0 = MIPSRegisters::s0;</span>
<span class="line-added">+     static constexpr GPRReg regCS1 = MIPSRegisters::s1;</span>
  
      static GPRReg toRegister(unsigned index)
      {
          ASSERT(index &lt; numberOfRegisters);
          static const GPRReg registerForIndex[numberOfRegisters] = { regT0, regT1, regT2, regT3, regT4, regT5, regT6, regT7, regT8, regT9, regT10 };
</pre>
<hr />
<pre>
<span class="line-old-header">*** 784,11 ***</span>
      {
          ASSERT(reg != InvalidGPRReg);
          return MacroAssembler::gprName(reg);
      }
  
<span class="line-modified">!     static const unsigned InvalidIndex = 0xffffffff;</span>
  };
  
  #endif // CPU(MIPS)
  
  // The baseline JIT uses &quot;accumulator&quot; style execution with regT0 (for 64-bit)
<span class="line-new-header">--- 783,11 ---</span>
      {
          ASSERT(reg != InvalidGPRReg);
          return MacroAssembler::gprName(reg);
      }
  
<span class="line-modified">!     static constexpr unsigned InvalidIndex = 0xffffffff;</span>
  };
  
  #endif // CPU(MIPS)
  
  // The baseline JIT uses &quot;accumulator&quot; style execution with regT0 (for 64-bit)
</pre>
<center><a href="GPRInfo.cpp.cdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../index.html" target="_top">index</a> <a href="HostCallReturnValue.cpp.cdiff.html" target="_top">next &gt;</a></center>  </body>
</html>