(S (NP (DT This) (NN paper)) (VP (VBZ enumerates) (NP (NP (JJ new) (NN architecture)) (PP (IN of) (NP (NP (NP (ADJP (JJ low) (NN power)) (NN dual-edge) (VBD triggered) (NNP Flip-Flop)) (PRN (-LRB- -LRB-) (NP (NNP DETFF)) (-RRB- -RRB-))) (VP (VBN designed) (PP (IN at) (NP (CD 180nm) (NNP CMOS) (NN technology)))))))) (. .))
(S (PP (IN In) (NP (NNP DETFF))) (NP (JJ same) (NNS data) (NN throughput)) (VP (MD can) (VP (VB be) (VP (VBN achieved) (PP (IN with) (NP (NP (NN half)) (PP (IN of) (NP (DT the) (NN clock) (NN frequency))))) (SBAR (IN as) (S (VP (VBN compared) (PP (TO to) (NP (NP (ADJP (ADVP (JJ single) (NN edge)) (VBD triggered)) (NNP Flip-Flop)) (PRN (-LRB- -LRB-) (NP (NNP SETFF)) (-RRB- -RRB-)))))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (NP (ADJP (JJ conventional) (CC and) (VBN proposed)) (NNP DETFF)) (VP (VBP are) (VP (VP (VBN presented)) (CC and) (VBN compared) (PP (IN at) (NP (JJ same) (NN simulation) (NNS conditions))))) (. .))
(S (NP (DT The) (NN post) (IN layout) (JJ experimental) (NNS results) (NN comparison)) (VP (VBZ shows) (SBAR (IN that) (S (S (NP (DT the) (JJ average) (NN power) (NN dissipation)) (VP (VBZ is) (VP (VBN improved) (PP (IN by) (NP (NP (CD 48.17) (NN %)) (, ,) (NP (CD 41.29) (NN %)) (CC and) (NP (CD 36.84) (NN %)))) (SBAR (WHADVP (WRB when)) (S (VP (VBN compared) (PP (IN with) (NP (NP (NNP SCDFF) (, ,) (NNP DEPFF) (CC and) (NNP SEDNIFF)) (ADVP (RB respectively)))))))))) (CC and) (S (NP (NP (NN improvement)) (PP (IN in) (NP (NNP PDP)))) (VP (VBZ is) (NP (NP (CD 42.44) (NN %)) (, ,) (NP (CD 33.88) (NN %)) (CC and) (NP (CD 24.69) (NN %))) (SBAR (IN as) (S (VP (VBN compared) (PP (TO to) (NP (NP (NNP SCDFF) (, ,) (NNP DEPFF) (CC and) (NNP SEDNIFF)) (ADVP (RB respectively)))))))))))) (. .))
(S (ADVP (RB Therefore)) (NP (DT the) (VBN proposed) (NNP DETFF) (NN design)) (VP (VBZ is) (ADJP (JJ suitable) (PP (IN for) (NP (UCP (ADJP (JJ low) (NN power)) (CC and) (ADJP (JJ small) (NN area))) (NNS applications))))) (. .))
