Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/a/b/abchen/Desktop/register_file/register_file.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/a/b/abchen/Desktop/LAB5/LAB5.srcs/sources_1/new/Reg2Loc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2Loc
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/a/b/abchen/Desktop/PC/PC.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/a/b/abchen/Desktop/LAB5/LAB5.srcs/sources_1/new/MemtoReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemtoReg
ERROR: [VRFC 10-1280] procedural assignment to a non-register RegWrite is not permitted, left-hand side should be reg/integer/time/genvar [/ad/eng/users/a/b/abchen/Desktop/LAB5/LAB5.srcs/sources_1/new/MemtoReg.v:13]
ERROR: [VRFC 10-1280] procedural assignment to a non-register RegWrite is not permitted, left-hand side should be reg/integer/time/genvar [/ad/eng/users/a/b/abchen/Desktop/LAB5/LAB5.srcs/sources_1/new/MemtoReg.v:13]
ERROR: [VRFC 10-1280] procedural assignment to a non-register RegWrite is not permitted, left-hand side should be reg/integer/time/genvar [/ad/eng/users/a/b/abchen/Desktop/LAB5/LAB5.srcs/sources_1/new/MemtoReg.v:15]
ERROR: [VRFC 10-1280] procedural assignment to a non-register RegWrite is not permitted, left-hand side should be reg/integer/time/genvar [/ad/eng/users/a/b/abchen/Desktop/LAB5/LAB5.srcs/sources_1/new/MemtoReg.v:15]
ERROR: [VRFC 10-1040] module MemtoReg ignored due to previous errors [/ad/eng/users/a/b/abchen/Desktop/LAB5/LAB5.srcs/sources_1/new/MemtoReg.v:2]
