<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE eagle SYSTEM "eagle.dtd">
<eagle version="9.6.2">
<drawing>
<settings>
<setting alwaysvectorfont="no"/>
<setting verticaltext="up"/>
</settings>
<grid distance="1" unitdist="mm" unit="mm" style="lines" multiple="1" display="yes" altdistance="5" altunitdist="mil" altunit="mil"/>
<layers>
<layer number="1" name="Top" color="4" fill="1" visible="yes" active="yes"/>
<layer number="16" name="Bottom" color="1" fill="1" visible="yes" active="yes"/>
<layer number="17" name="Pads" color="2" fill="1" visible="yes" active="yes"/>
<layer number="18" name="Vias" color="2" fill="1" visible="yes" active="yes"/>
<layer number="19" name="Unrouted" color="6" fill="1" visible="yes" active="yes"/>
<layer number="20" name="Dimension" color="24" fill="1" visible="yes" active="yes"/>
<layer number="21" name="tPlace" color="7" fill="1" visible="yes" active="yes"/>
<layer number="22" name="bPlace" color="7" fill="1" visible="yes" active="yes"/>
<layer number="23" name="tOrigins" color="15" fill="1" visible="yes" active="yes"/>
<layer number="24" name="bOrigins" color="15" fill="1" visible="yes" active="yes"/>
<layer number="25" name="tNames" color="7" fill="1" visible="yes" active="yes"/>
<layer number="26" name="bNames" color="7" fill="1" visible="yes" active="yes"/>
<layer number="27" name="tValues" color="7" fill="1" visible="yes" active="yes"/>
<layer number="28" name="bValues" color="7" fill="1" visible="yes" active="yes"/>
<layer number="29" name="tStop" color="7" fill="3" visible="yes" active="yes"/>
<layer number="30" name="bStop" color="7" fill="6" visible="yes" active="yes"/>
<layer number="31" name="tCream" color="7" fill="4" visible="yes" active="yes"/>
<layer number="32" name="bCream" color="7" fill="5" visible="yes" active="yes"/>
<layer number="33" name="tFinish" color="6" fill="3" visible="yes" active="yes"/>
<layer number="34" name="bFinish" color="6" fill="6" visible="yes" active="yes"/>
<layer number="35" name="tGlue" color="7" fill="4" visible="yes" active="yes"/>
<layer number="36" name="bGlue" color="7" fill="5" visible="yes" active="yes"/>
<layer number="37" name="tTest" color="7" fill="1" visible="yes" active="yes"/>
<layer number="38" name="bTest" color="7" fill="1" visible="yes" active="yes"/>
<layer number="39" name="tKeepout" color="4" fill="11" visible="yes" active="yes"/>
<layer number="40" name="bKeepout" color="1" fill="11" visible="yes" active="yes"/>
<layer number="41" name="tRestrict" color="4" fill="10" visible="yes" active="yes"/>
<layer number="42" name="bRestrict" color="1" fill="10" visible="yes" active="yes"/>
<layer number="43" name="vRestrict" color="2" fill="10" visible="yes" active="yes"/>
<layer number="44" name="Drills" color="7" fill="1" visible="yes" active="yes"/>
<layer number="45" name="Holes" color="7" fill="1" visible="yes" active="yes"/>
<layer number="46" name="Milling" color="3" fill="1" visible="yes" active="yes"/>
<layer number="47" name="Measures" color="7" fill="1" visible="yes" active="yes"/>
<layer number="48" name="Document" color="7" fill="1" visible="yes" active="yes"/>
<layer number="49" name="Reference" color="7" fill="1" visible="yes" active="yes"/>
<layer number="50" name="dxf" color="7" fill="1" visible="no" active="no"/>
<layer number="51" name="tDocu" color="7" fill="1" visible="yes" active="yes"/>
<layer number="52" name="bDocu" color="7" fill="1" visible="yes" active="yes"/>
<layer number="53" name="tPadExt" color="7" fill="1" visible="no" active="no"/>
<layer number="54" name="bPadExt" color="7" fill="1" visible="no" active="no"/>
<layer number="88" name="SimResults" color="9" fill="1" visible="yes" active="yes"/>
<layer number="89" name="SimProbes" color="9" fill="1" visible="yes" active="yes"/>
<layer number="90" name="Modules" color="5" fill="1" visible="yes" active="yes"/>
<layer number="91" name="Nets" color="2" fill="1" visible="yes" active="yes"/>
<layer number="92" name="Busses" color="1" fill="1" visible="yes" active="yes"/>
<layer number="93" name="Pins" color="2" fill="1" visible="yes" active="yes"/>
<layer number="94" name="Symbols" color="4" fill="1" visible="yes" active="yes"/>
<layer number="95" name="Names" color="7" fill="1" visible="yes" active="yes"/>
<layer number="96" name="Values" color="7" fill="1" visible="yes" active="yes"/>
<layer number="97" name="Info" color="7" fill="1" visible="yes" active="yes"/>
<layer number="98" name="Guide" color="6" fill="1" visible="yes" active="yes"/>
<layer number="250" name="Descript" color="7" fill="1" visible="yes" active="yes"/>
<layer number="251" name="SMDround" color="7" fill="1" visible="yes" active="yes"/>
</layers>
<library>
<description>&lt;BR&gt;Wurth Elektronik - Power Modules - Step Down Converter - Variable Output Voltage - WPME-VDLM &lt;br&gt;
&lt;Hr&gt;
&lt;BR&gt;
&lt;TABLE BORDER=0 CELLSPACING=0 CELLPADDING=0&gt;
&lt;TR&gt;   
&lt;TD BGCOLOR="#cccccc" ALIGN=CENTER&gt;&lt;FONT FACE=ARIAL SIZE=3&gt;&lt;BR&gt;&lt;br&gt;
      &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &amp;nbsp;&lt;BR&gt;
       &lt;BR&gt;
       &lt;BR&gt;
       &lt;BR&gt;&lt;BR&gt;&lt;/FONT&gt;
    &lt;/TD&gt;
&lt;TD BGCOLOR="#cccccc" ALIGN=CENTER&gt;&lt;FONT FACE=ARIAL SIZE=3&gt;&lt;br&gt;
      -----&lt;BR&gt;
      -----&lt;BR&gt;
      -----&lt;BR&gt;
      -----&lt;BR&gt;
      -----&lt;BR&gt;&lt;BR&gt;&lt;/FONT&gt;
    &lt;/TD&gt;
    &lt;TD BGCOLOR="#cccccc" ALIGN=CENTER&gt; &lt;FONT FACE=ARIAL SIZE=3&gt;&lt;br&gt;
      ---------------------------&lt;BR&gt;
&lt;B&gt;&lt;I&gt;&lt;span style='font-size:26pt;
  color:#FF6600;'&gt;WE &lt;/span&gt;&lt;/i&gt;&lt;/b&gt;
&lt;BR&gt;
      ---------------------------&lt;BR&gt;&lt;b&gt;Würth Elektronik&lt;/b&gt;&lt;/FONT&gt;
    &lt;/TD&gt;
    &lt;TD BGCOLOR="#cccccc" ALIGN=CENTER&gt;&lt;FONT FACE=ARIAL SIZE=3&gt;&lt;br&gt;
      ---------O---&lt;BR&gt;
      ----O--------&lt;BR&gt;
      ---------O---&lt;BR&gt;
      ----O--------&lt;BR&gt;
      ---------O---&lt;BR&gt;&lt;BR&gt;&lt;/FONT&gt;
    &lt;/TD&gt;
   
&lt;TD BGCOLOR="#cccccc" ALIGN=CENTER&gt;&lt;FONT FACE=ARIAL SIZE=3&gt;&lt;BR&gt;
      &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &amp;nbsp;&lt;BR&gt;
       &lt;BR&gt;
       &lt;BR&gt;
       &lt;BR&gt;
       &lt;BR&gt;&lt;BR&gt;&lt;/FONT&gt;
    &lt;/TD&gt;
  &lt;/TR&gt;

  &lt;TR&gt;
    &lt;TD COLSPAN=7&gt;&amp;nbsp;
    &lt;/TD&gt;
  &lt;/TR&gt;
  
&lt;/TABLE&gt;
&lt;B&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;More than you expect&lt;BR&gt;&lt;BR&gt;&lt;BR&gt;&lt;/B&gt;

&lt;HR&gt;&lt;BR&gt;
&lt;b&gt;Würth Elektronik eiSos GmbH &amp; Co. KG&lt;/b&gt;&lt;br&gt;
EMC &amp; Inductive Solutions&lt;br&gt;

Max-Eyth-Str.1&lt;br&gt;
D-74638 Waldenburg&lt;br&gt;
&lt;br&gt;
Tel: +49 (0)7942-945-0&lt;br&gt;
Fax:+49 (0)7942-945-5000&lt;br&gt;
&lt;br&gt;
&lt;a href="http://www.we-online.com/web/en/electronic_components/produkte_pb/bauteilebibliotheken/eagle_4.php"&gt;www.we-online.com/eagle&lt;/a&gt;&lt;br&gt;
&lt;a href="mailto:libraries@we-online.com"&gt;libraries@we-online.com&lt;/a&gt; &lt;BR&gt;&lt;BR&gt;
&lt;br&gt;&lt;HR&gt;&lt;BR&gt;
Disclaimer: While Würth Elektronik eiSos has made every reasonable effort to ensure the accuracy of the PCB layout models provided, &lt;br&gt;
Würth Elektronik eiSos does not guarantee the exemption of error on the PCB layout models, nor does Würth Elektronik eiSos guarantee that the PCB layout model is current. &lt;br&gt;
Würth Elektronik eiSos reserves the right to make any adjustments at any time without notice. &lt;br&gt;
Würth Elektronik eiSos expressly disclaims all implied warranties regarding this PCB layout model. &lt;br&gt;
 &lt;br&gt;
Please contact us for more information.&lt;br&gt;
&lt;HR&gt;
&lt;br&gt;Eagle Version 9, Library Revision 2023a, 2023-06-05&lt;br&gt;
&lt;HR&gt;
Copyright: Würth Elektronik</description>
<packages>
<package name="WPME-VDLM_LGA-12EP" urn="urn:adsk.eagle:footprint:38668744/3">
<description>&lt;b&gt;MagI³C-VDLM Variable Step Down LGA Module
&lt;br&gt;&lt;/b&gt;Size : LGA-12EP, SMT
&lt;BR&gt;LxWxH=10mm x 6mm x 3.1mm</description>
<smd name="6" x="4.1" y="-2.1" dx="1.5" dy="1.5" layer="1" rot="R180"/>
<smd name="7" x="4.1" y="2.1" dx="1.5" dy="1.5" layer="1" rot="R180"/>
<smd name="EP" x="-3.05" y="0" dx="1.5" dy="1.5" layer="1" rot="R180"/>
<smd name="5" x="-0.65" y="-2.6" dx="0.4" dy="0.5" layer="1" rot="R180"/>
<smd name="8" x="-0.65" y="2.6" dx="0.4" dy="0.5" layer="1" rot="R180"/>
<smd name="4" x="-1.65" y="-2.6" dx="0.4" dy="0.5" layer="1" rot="R180"/>
<smd name="3" x="-2.65" y="-2.6" dx="0.4" dy="0.5" layer="1" rot="R180"/>
<smd name="2" x="-3.65" y="-2.6" dx="0.4" dy="0.5" layer="1" rot="R180"/>
<smd name="1" x="-4.65" y="-2.6" dx="0.4" dy="0.5" layer="1" rot="R180"/>
<smd name="9" x="-1.65" y="2.6" dx="0.4" dy="0.5" layer="1" rot="R180"/>
<smd name="10" x="-2.65" y="2.6" dx="0.4" dy="0.5" layer="1" rot="R180"/>
<smd name="11" x="-3.65" y="2.6" dx="0.4" dy="0.5" layer="1" rot="R180"/>
<smd name="12" x="-4.65" y="2.6" dx="0.4" dy="0.5" layer="1" rot="R180"/>
<wire x1="5" y1="-3" x2="-5" y2="-3" width="0.1" layer="51"/>
<wire x1="-5" y1="-3" x2="-5" y2="3" width="0.1" layer="51"/>
<wire x1="-5" y1="3" x2="5" y2="3" width="0.1" layer="51"/>
<wire x1="5" y1="3" x2="5" y2="-3" width="0.1" layer="51"/>
<wire x1="-0.1" y1="3.1" x2="3" y2="3.1" width="0.2" layer="21"/>
<wire x1="5.1" y1="1" x2="5.1" y2="-1" width="0.2" layer="21"/>
<wire x1="-0.1" y1="-3.1" x2="3" y2="-3.1" width="0.2" layer="21"/>
<wire x1="-5.1" y1="2" x2="-5.1" y2="-2" width="0.2" layer="21"/>
<polygon width="0.1" layer="39">
<vertex x="5.3" y="-3.3"/>
<vertex x="-5.3" y="-3.3"/>
<vertex x="-5.3" y="3.3"/>
<vertex x="5.3" y="3.3"/>
</polygon>
<text x="0" y="3.5" size="1.27" layer="21" align="bottom-center">&gt;NAME</text>
<text x="0" y="-4.8" size="1.27" layer="21" align="bottom-center">&gt;VALUE</text>
<circle x="-4.5" y="-1.5" radius="0.2" width="0.4" layer="21"/>
</package>
<package name="WPME-VDLM_LGA-16EP" urn="urn:adsk.eagle:footprint:40565716/1">
<description>&lt;b&gt;MagI³C-VDLM Variable Step Down LGA Module
&lt;br&gt;&lt;/b&gt;Size : LGA-16EP, SMT
&lt;BR&gt;LxWxH=9mm x 9mm x 3mm</description>
<text x="0" y="-6.6" size="1.27" layer="27" align="bottom-center">&gt;VALUE</text>
<text x="-0.28" y="5.34" size="1.27" layer="25" align="bottom-center">&gt;NAME</text>
<smd name="1" x="-3.8" y="2.25" dx="1.2" dy="0.9" layer="1" cream="no"/>
<smd name="2" x="-3.8" y="0.75" dx="1.2" dy="0.9" layer="1" cream="no"/>
<smd name="3" x="-3.8" y="-0.75" dx="1.2" dy="0.9" layer="1" cream="no"/>
<smd name="4" x="-3.8" y="-2.25" dx="1.2" dy="0.9" layer="1" cream="no"/>
<smd name="5" x="-2.25" y="-3.8" dx="1.2" dy="0.9" layer="1" rot="R90" cream="no"/>
<smd name="6" x="-0.75" y="-3.8" dx="1.2" dy="0.9" layer="1" rot="R90" cream="no"/>
<smd name="7" x="0.75" y="-3.8" dx="1.2" dy="0.9" layer="1" rot="R90" cream="no"/>
<smd name="8" x="2.25" y="-3.8" dx="1.2" dy="0.9" layer="1" rot="R90" cream="no"/>
<smd name="9" x="3.8" y="-2.25" dx="1.2" dy="0.9" layer="1" rot="R180" cream="no"/>
<smd name="10" x="3.8" y="-0.75" dx="1.2" dy="0.9" layer="1" rot="R180" cream="no"/>
<smd name="11" x="3.8" y="0.75" dx="1.2" dy="0.9" layer="1" rot="R180" cream="no"/>
<smd name="12" x="3.8" y="2.25" dx="1.2" dy="0.9" layer="1" rot="R180" cream="no"/>
<smd name="13" x="2.25" y="3.8" dx="1.2" dy="0.9" layer="1" rot="R270" cream="no"/>
<smd name="14" x="0.75" y="3.8" dx="1.2" dy="0.9" layer="1" rot="R270" cream="no"/>
<smd name="15" x="-0.75" y="3.8" dx="1.2" dy="0.9" layer="1" rot="R270" cream="no"/>
<smd name="16" x="-2.25" y="3.8" dx="1.2" dy="0.9" layer="1" rot="R270" cream="no"/>
<smd name="EP1" x="-1.58" y="1.58" dx="1.85" dy="1.85" layer="1" cream="no"/>
<smd name="EP2" x="-1.58" y="-1.58" dx="1.85" dy="1.85" layer="1" cream="no"/>
<smd name="EP3" x="1.58" y="-1.58" dx="1.85" dy="1.85" layer="1" cream="no"/>
<smd name="EP4" x="1.58" y="1.58" dx="1.85" dy="1.85" layer="1" cream="no"/>
<wire x1="-4.5" y1="4.5" x2="4.5" y2="4.5" width="0.1" layer="51"/>
<wire x1="4.5" y1="4.5" x2="4.5" y2="-4.5" width="0.1" layer="51"/>
<wire x1="4.5" y1="-4.5" x2="-4.5" y2="-4.5" width="0.1" layer="51"/>
<wire x1="-4.5" y1="-4.5" x2="-4.5" y2="4.5" width="0.1" layer="51"/>
<wire x1="-3.1" y1="4.6" x2="-4.6" y2="4.6" width="0.2" layer="21"/>
<wire x1="-4.6" y1="4.6" x2="-4.6" y2="3.1" width="0.2" layer="21"/>
<wire x1="4.6" y1="3.1" x2="4.6" y2="4.6" width="0.2" layer="21"/>
<wire x1="4.6" y1="4.6" x2="3.1" y2="4.6" width="0.2" layer="21"/>
<wire x1="-4.6" y1="-3.1" x2="-4.6" y2="-4.6" width="0.2" layer="21"/>
<wire x1="-4.6" y1="-4.6" x2="-3.1" y2="-4.6" width="0.2" layer="21"/>
<wire x1="3.1" y1="-4.6" x2="4.6" y2="-4.6" width="0.2" layer="21"/>
<wire x1="4.6" y1="-4.6" x2="4.6" y2="-3.1" width="0.2" layer="21"/>
<polygon width="0.1" layer="39">
<vertex x="-4.8" y="4.8"/>
<vertex x="4.8" y="4.8"/>
<vertex x="4.8" y="-4.8"/>
<vertex x="-4.8" y="-4.8"/>
</polygon>
<polygon width="0.01" layer="31">
<vertex x="1.825" y="4.375"/>
<vertex x="2.675" y="4.375"/>
<vertex x="2.675" y="3.225"/>
<vertex x="1.825" y="3.225"/>
</polygon>
<polygon width="0.01" layer="31">
<vertex x="-2.405" y="2.405"/>
<vertex x="-0.755" y="2.405"/>
<vertex x="-0.755" y="0.755"/>
<vertex x="-2.405" y="0.755"/>
</polygon>
<polygon width="0.01" layer="31">
<vertex x="0.325" y="4.375"/>
<vertex x="1.175" y="4.375"/>
<vertex x="1.175" y="3.225"/>
<vertex x="0.325" y="3.225"/>
</polygon>
<polygon width="0.01" layer="31">
<vertex x="-1.175" y="4.375"/>
<vertex x="-0.325" y="4.375"/>
<vertex x="-0.325" y="3.225"/>
<vertex x="-1.175" y="3.225"/>
</polygon>
<polygon width="0.01" layer="31">
<vertex x="-2.675" y="4.375"/>
<vertex x="-1.825" y="4.375"/>
<vertex x="-1.825" y="3.225"/>
<vertex x="-2.675" y="3.225"/>
</polygon>
<polygon width="0.01" layer="31">
<vertex x="-4.375" y="1.825"/>
<vertex x="-4.375" y="2.675"/>
<vertex x="-3.225" y="2.675"/>
<vertex x="-3.225" y="1.825"/>
</polygon>
<polygon width="0.01" layer="31">
<vertex x="-4.375" y="0.325"/>
<vertex x="-4.375" y="1.175"/>
<vertex x="-3.225" y="1.175"/>
<vertex x="-3.225" y="0.325"/>
</polygon>
<polygon width="0.01" layer="31">
<vertex x="-4.375" y="-1.175"/>
<vertex x="-4.375" y="-0.325"/>
<vertex x="-3.225" y="-0.325"/>
<vertex x="-3.225" y="-1.175"/>
</polygon>
<polygon width="0.01" layer="31">
<vertex x="-4.375" y="-2.675"/>
<vertex x="-4.375" y="-1.825"/>
<vertex x="-3.225" y="-1.825"/>
<vertex x="-3.225" y="-2.675"/>
</polygon>
<polygon width="0.01" layer="31">
<vertex x="-1.825" y="-4.375"/>
<vertex x="-2.675" y="-4.375"/>
<vertex x="-2.675" y="-3.225"/>
<vertex x="-1.825" y="-3.225"/>
</polygon>
<polygon width="0.01" layer="31">
<vertex x="-0.325" y="-4.375"/>
<vertex x="-1.175" y="-4.375"/>
<vertex x="-1.175" y="-3.225"/>
<vertex x="-0.325" y="-3.225"/>
</polygon>
<polygon width="0.01" layer="31">
<vertex x="1.175" y="-4.375"/>
<vertex x="0.325" y="-4.375"/>
<vertex x="0.325" y="-3.225"/>
<vertex x="1.175" y="-3.225"/>
</polygon>
<polygon width="0.01" layer="31">
<vertex x="1.175" y="-4.375"/>
<vertex x="0.325" y="-4.375"/>
<vertex x="0.325" y="-3.225"/>
<vertex x="1.175" y="-3.225"/>
</polygon>
<polygon width="0.01" layer="31">
<vertex x="2.675" y="-4.375"/>
<vertex x="1.825" y="-4.375"/>
<vertex x="1.825" y="-3.225"/>
<vertex x="2.675" y="-3.225"/>
</polygon>
<polygon width="0.01" layer="31">
<vertex x="4.375" y="-1.825"/>
<vertex x="4.375" y="-2.675"/>
<vertex x="3.225" y="-2.675"/>
<vertex x="3.225" y="-1.825"/>
</polygon>
<polygon width="0.01" layer="31">
<vertex x="4.375" y="-0.325"/>
<vertex x="4.375" y="-1.175"/>
<vertex x="3.225" y="-1.175"/>
<vertex x="3.225" y="-0.325"/>
</polygon>
<polygon width="0.01" layer="31">
<vertex x="4.375" y="1.175"/>
<vertex x="4.375" y="0.325"/>
<vertex x="3.225" y="0.325"/>
<vertex x="3.225" y="1.175"/>
</polygon>
<polygon width="0.01" layer="31">
<vertex x="4.375" y="1.175"/>
<vertex x="4.375" y="0.325"/>
<vertex x="3.225" y="0.325"/>
<vertex x="3.225" y="1.175"/>
</polygon>
<polygon width="0.01" layer="31">
<vertex x="4.375" y="2.675"/>
<vertex x="4.375" y="1.825"/>
<vertex x="3.225" y="1.825"/>
<vertex x="3.225" y="2.675"/>
</polygon>
<polygon width="0.01" layer="31">
<vertex x="0.745" y="2.405"/>
<vertex x="2.395" y="2.405"/>
<vertex x="2.395" y="0.755"/>
<vertex x="0.745" y="0.755"/>
</polygon>
<polygon width="0.01" layer="31">
<vertex x="0.745" y="-0.745"/>
<vertex x="2.395" y="-0.745"/>
<vertex x="2.395" y="-2.395"/>
<vertex x="0.745" y="-2.395"/>
</polygon>
<polygon width="0.01" layer="31">
<vertex x="-2.405" y="-0.745"/>
<vertex x="-0.755" y="-0.745"/>
<vertex x="-0.755" y="-2.395"/>
<vertex x="-2.405" y="-2.395"/>
</polygon>
<circle x="-4" y="3.3" radius="0.1" width="0.3" layer="21"/>
</package>
</packages>
<packages3d>
<package3d name="WPME-VDLM_LGA-12EP" urn="urn:adsk.eagle:package:38668746/4" type="model">
<description>&lt;b&gt;MagI³C-VDLM Variable Step Down LGA Module
&lt;br&gt;&lt;/b&gt;Size : LGA-12EP, SMT
&lt;BR&gt;LxWxH=10mm x 6mm x 3.1mm</description>
<packageinstances>
<packageinstance name="WPME-VDLM_LGA-12EP"/>
</packageinstances>
</package3d>
<package3d name="WPME-VDLM_LGA-16EP" urn="urn:adsk.eagle:package:40565719/2" type="model">
<description>&lt;b&gt;MagI³C-VDLM Variable Step Down LGA Module
&lt;br&gt;&lt;/b&gt;Size : LGA-16EP, SMT
&lt;BR&gt;LxWxH=9mm x 9mm x 3mm</description>
<packageinstances>
<packageinstance name="WPME-VDLM_LGA-16EP"/>
</packageinstances>
</package3d>
</packages3d>
<symbols>
<symbol name="WPME-VDLM_LGA-16EP">
<pin name="13FB" x="15.24" y="-2.54" visible="pad" length="middle" direction="in" rot="R180"/>
<pin name="16EN" x="-15.24" y="-2.54" visible="pad" length="middle" direction="in"/>
<pin name="VIN1" x="-15.24" y="7.62" visible="pad" length="middle" direction="pwr"/>
<pin name="VIN2" x="-15.24" y="5.08" visible="pad" length="middle" direction="pwr"/>
<pin name="VIN3" x="-15.24" y="2.54" visible="pad" length="middle" direction="pwr"/>
<pin name="VIN4" x="-15.24" y="0" visible="pad" length="middle" direction="pwr"/>
<pin name="GND" x="0" y="-12.7" visible="pad" length="middle" direction="pas" rot="R90"/>
<pin name="10VOUT" x="15.24" y="5.08" visible="pad" length="middle" direction="pwr" rot="R180"/>
<pin name="11VOUT" x="15.24" y="2.54" visible="pad" length="middle" direction="pwr" rot="R180"/>
<pin name="12VOUT" x="15.24" y="0" visible="pad" length="middle" direction="pwr" rot="R180"/>
<pin name="9VOUT" x="15.24" y="7.62" visible="pad" length="middle" direction="pwr" rot="R180"/>
<wire x1="10.16" y1="10.16" x2="-10.16" y2="10.16" width="0.254" layer="94"/>
<wire x1="-10.16" y1="10.16" x2="-10.16" y2="-7.62" width="0.254" layer="94"/>
<wire x1="-10.16" y1="-7.62" x2="10.16" y2="-7.62" width="0.254" layer="94"/>
<wire x1="10.16" y1="-7.62" x2="10.16" y2="10.16" width="0.254" layer="94"/>
<text x="0" y="11.46" size="1.27" layer="95" align="bottom-center">&gt;NAME</text>
<text x="8.89" y="7.62" size="1.4224" layer="94" align="center-right">VOUT</text>
<text x="-8.89" y="-2.54" size="1.4224" layer="94" align="center-left">EN</text>
<text x="-8.89" y="7.62" size="1.4224" layer="94" align="center-left">VIN</text>
<text x="0" y="-16.98" size="1.27" layer="96" align="bottom-center">&gt;VALUE</text>
<text x="0" y="-5.08" size="1.4224" layer="94" rot="MR0" align="center">GND</text>
<text x="8.89" y="-2.54" size="1.4224" layer="94" align="center-right">FB</text>
<text x="-8.89" y="5.08" size="1.4224" layer="94" align="center-left">VIN</text>
<text x="-8.89" y="2.54" size="1.4224" layer="94" align="center-left">VIN</text>
<text x="-8.89" y="0" size="1.4224" layer="94" align="center-left">VIN</text>
<text x="8.89" y="5.08" size="1.4224" layer="94" align="center-right">VOUT</text>
<text x="8.89" y="2.54" size="1.4224" layer="94" align="center-right">VOUT</text>
<text x="8.89" y="0" size="1.4224" layer="94" align="center-right">VOUT</text>
</symbol>
<symbol name="WPME-VDLM_LGA-12EP">
<wire x1="-7.62" y1="-7.62" x2="7.62" y2="-7.62" width="0.254" layer="94"/>
<wire x1="7.62" y1="-7.62" x2="7.62" y2="10.16" width="0.254" layer="94"/>
<wire x1="7.62" y1="10.16" x2="-7.62" y2="10.16" width="0.254" layer="94"/>
<wire x1="-7.62" y1="10.16" x2="-7.62" y2="-7.62" width="0.254" layer="94"/>
<pin name="VIN" x="-10.16" y="7.62" visible="pad" length="short" direction="pas"/>
<pin name="EN" x="-10.16" y="5.08" visible="pad" length="short" direction="pas"/>
<pin name="PG" x="-10.16" y="2.54" visible="pad" length="short" direction="pas"/>
<pin name="AGND" x="2.54" y="-10.16" visible="pad" length="short" direction="pas" rot="R90"/>
<pin name="FB" x="10.16" y="0" visible="pad" length="short" direction="pas" rot="R180"/>
<pin name="VOUT" x="10.16" y="7.62" visible="pad" length="short" direction="pas" rot="R180"/>
<pin name="PGND" x="-2.54" y="-10.16" visible="pad" length="short" direction="pas" rot="R90"/>
<pin name="FSW" x="-10.16" y="0" visible="pad" length="short" direction="pas"/>
<pin name="VCC" x="-10.16" y="-2.54" visible="pad" length="short" direction="pas"/>
<text x="0" y="11.43" size="1.27" layer="95" align="bottom-center">&gt;NAME</text>
<text x="0" y="-12.7" size="1.27" layer="96" align="bottom-center">&gt;VALUE</text>
<text x="-6.35" y="2.54" size="1.27" layer="94" align="center-left">PG</text>
<text x="-6.35" y="5.08" size="1.27" layer="94" align="center-left">EN</text>
<text x="-6.35" y="7.62" size="1.27" layer="94" align="center-left">VIN</text>
<text x="6.35" y="7.62" size="1.27" layer="94" align="center-right">VOUT</text>
<text x="6.35" y="0" size="1.27" layer="94" align="center-right">FB</text>
<text x="-3.302" y="-6.35" size="1.27" layer="94" align="center">PGND</text>
<text x="3.302" y="-6.35" size="1.27" layer="94" align="center">AGND</text>
<text x="-6.35" y="0" size="1.27" layer="94" align="center-left">FSW</text>
<text x="-6.35" y="-2.54" size="1.27" layer="94" align="center-left">VCC</text>
</symbol>
</symbols>
<devicesets>
<deviceset name="WPME-VDLM_LGA-12EP" prefix="U">
<description>&lt;b&gt;MagI³C-VDLM Variable Step Down LGA Module &lt;/b&gt;&lt;br&gt;
&lt;br&gt;

&lt;b&gt;Characteristics&lt;/b&gt;&lt;br&gt;
&lt;br&gt;
Low conducted and radiated EMI (compliant to EN55022 class B / CISPR-22)
&lt;br&gt;
&lt;br&gt;&lt;b&gt;LGA-12EP&lt;/b&gt;
&lt;br&gt;For direct connection to 24 V industrial voltage network
&lt;br&gt;Low profile LGA-package
&lt;br&gt;Ideal for space constrained applications
&lt;br&gt;2 solder cycles supported
&lt;br&gt;&lt;br&gt;
&lt;b&gt;Applications &lt;/b&gt;&lt;br&gt;

&lt;br&gt;Point-of-Load DC-DC applications from 18V, 15V, 12V, 9V, 5V industrial rails
&lt;br&gt;Test and measurement equipment
&lt;br&gt;Medical equipment
&lt;br&gt;Interface supply
&lt;br&gt;Supply of microcontrollers, microprocessors, DSPs, FPGAs
&lt;br&gt;Industrial electronics
&lt;br&gt;Telecommunications



&lt;br&gt;&lt;a href="https://www.we-online.com/catalog/media/o683498v209%20171031801_multi-parts.jpg" title="Enlarge picture"&gt;
&lt;img src="https://www.we-online.com/catalog/media/o683498v209%20171031801_multi-parts.jpg" width="320"&gt;&lt;/a&gt;&lt;p&gt;
Details see: &lt;a href="www.we-online.com/catalog/MAGIC-VDLM/?utm_source=eagle_model&amp;utm_medium=description_link&amp;utm_campaign=eisos_eagle"&gt;www.we-online.com/en/components/products/MAGIC-VDLM&lt;/a&gt;&lt;p&gt;

&lt;/b&gt;Updated by Ella Wu 2023-06-05&lt;br&gt;
&lt;/b&gt;2023(C) Wurth Elektronik</description>
<gates>
<gate name="G$1" symbol="WPME-VDLM_LGA-12EP" x="0" y="0"/>
</gates>
<devices>
<device name="" package="WPME-VDLM_LGA-12EP">
<connects>
<connect gate="G$1" pin="AGND" pad="10"/>
<connect gate="G$1" pin="EN" pad="12"/>
<connect gate="G$1" pin="FB" pad="2"/>
<connect gate="G$1" pin="FSW" pad="1"/>
<connect gate="G$1" pin="PG" pad="11"/>
<connect gate="G$1" pin="PGND" pad="EP"/>
<connect gate="G$1" pin="VCC" pad="3"/>
<connect gate="G$1" pin="VIN" pad="4 5 9" route="any"/>
<connect gate="G$1" pin="VOUT" pad="6 7"/>
</connects>
<package3dinstances>
<package3dinstance package3d_urn="urn:adsk.eagle:package:38668746/4"/>
</package3dinstances>
<technologies>
<technology name="_171013801">
<attribute name="DATASHEET-URL" value="https://www.we-online.com/redexpert/spec/171013801?ae"/>
<attribute name="I-OUTPUT" value="1A"/>
<attribute name="MOUNT" value="SMT"/>
<attribute name="PART-NUMBER" value=" 171013801 "/>
<attribute name="V-INPUT" value="3.5 - 38Vin"/>
<attribute name="V-OUTPUT" value="0.85 - 13Vout"/>
<attribute name="VALUE" value=" 171013801 "/>
</technology>
<technology name="_171023801">
<attribute name="DATASHEET-URL" value="https://www.we-online.com/redexpert/spec/171023801?ae"/>
<attribute name="I-OUTPUT" value="2A"/>
<attribute name="MOUNT" value="SMT"/>
<attribute name="PART-NUMBER" value=" 171023801 "/>
<attribute name="V-INPUT" value="3.5 - 38Vin"/>
<attribute name="V-OUTPUT" value="0.85 - 13Vout"/>
<attribute name="VALUE" value=" 171023801 "/>
</technology>
<technology name="_171033801">
<attribute name="DATASHEET-URL" value="https://www.we-online.com/redexpert/spec/171033801?ae"/>
<attribute name="I-OUTPUT" value="3A"/>
<attribute name="MOUNT" value="SMT"/>
<attribute name="PART-NUMBER" value=" 171033801 "/>
<attribute name="V-INPUT" value="3.5 - 38Vin"/>
<attribute name="V-OUTPUT" value="0.85 - 6Vout"/>
<attribute name="VALUE" value=" 171033801 "/>
</technology>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="WPME-VDLM_LGA-16EP" prefix="U">
<description>&lt;b&gt;MagI³C-VDLM Variable Step Down LGA Module &lt;/b&gt;&lt;br&gt;
&lt;br&gt;

&lt;b&gt;Characteristics&lt;/b&gt;&lt;br&gt;
&lt;br&gt;
Low conducted and radiated EMI (compliant to EN55022 class B / CISPR-22)
&lt;br&gt;
&lt;br&gt;&lt;b&gt;LGA-16EP&lt;/b&gt;&lt;br&gt;
Low profile LGA-package
&lt;br&gt;Stand alone solution (CIN and COUT integrated, 2 external components to set VOUT)
&lt;br&gt;Ideal for space constrained applications
&lt;br&gt;2 solder cycles supported
&lt;br&gt;&lt;br&gt;
&lt;b&gt;Applications &lt;/b&gt;&lt;br&gt;

&lt;br&gt;Point-of-Load DC-DC applications from 18V, 15V, 12V, 9V, 5V industrial rails
&lt;br&gt;Test and measurement equipment
&lt;br&gt;Medical equipment
&lt;br&gt;Interface supply
&lt;br&gt;Supply of microcontrollers, microprocessors, DSPs, FPGAs
&lt;br&gt;Industrial electronics
&lt;br&gt;Telecommunications



&lt;br&gt;&lt;a href="https://www.we-online.com/catalog/media/o683498v209%20171031801_multi-parts.jpg" title="Enlarge picture"&gt;
&lt;img src="https://www.we-online.com/catalog/media/o683498v209%20171031801_multi-parts.jpg" width="320"&gt;&lt;/a&gt;&lt;p&gt;
Details see: &lt;a href="www.we-online.com/catalog/MAGIC-VDLM/?utm_source=eagle_model&amp;utm_medium=description_link&amp;utm_campaign=eisos_eagle"&gt;www.we-online.com/en/components/products/MAGIC-VDLM&lt;/a&gt;&lt;p&gt;

&lt;/b&gt;Updated by Ella Wu 2023-06-05&lt;br&gt;
&lt;/b&gt;2023(C) Wurth Elektronik</description>
<gates>
<gate name="G$1" symbol="WPME-VDLM_LGA-16EP" x="0" y="0"/>
</gates>
<devices>
<device name="" package="WPME-VDLM_LGA-16EP">
<connects>
<connect gate="G$1" pin="10VOUT" pad="10"/>
<connect gate="G$1" pin="11VOUT" pad="11"/>
<connect gate="G$1" pin="12VOUT" pad="12"/>
<connect gate="G$1" pin="13FB" pad="13"/>
<connect gate="G$1" pin="16EN" pad="16"/>
<connect gate="G$1" pin="9VOUT" pad="9"/>
<connect gate="G$1" pin="GND" pad="EP1 EP2 EP3 EP4"/>
<connect gate="G$1" pin="VIN1" pad="1"/>
<connect gate="G$1" pin="VIN2" pad="2"/>
<connect gate="G$1" pin="VIN3" pad="3"/>
<connect gate="G$1" pin="VIN4" pad="4"/>
</connects>
<package3dinstances>
<package3dinstance package3d_urn="urn:adsk.eagle:package:40565719/2"/>
</package3dinstances>
<technologies>
<technology name="_171011801">
<attribute name="DATASHEET-URL" value="https://www.we-online.com/redexpert/spec/171011801?ae"/>
<attribute name="I-OUTPUT" value="1A"/>
<attribute name="MOUNT" value="SMT"/>
<attribute name="PART-NUMBER" value=" 171011801 "/>
<attribute name="V-INPUT" value="4 - 18Vin"/>
<attribute name="V-OUTPUT" value="0.8 - 17Vout"/>
<attribute name="VALUE" value=" 171011801 "/>
</technology>
<technology name="_171021801">
<attribute name="DATASHEET-URL" value="https://www.we-online.com/redexpert/spec/171021801?ae"/>
<attribute name="I-OUTPUT" value="2A"/>
<attribute name="MOUNT" value="SMT"/>
<attribute name="PART-NUMBER" value=" 171021801 "/>
<attribute name="V-INPUT" value="4 - 18Vin"/>
<attribute name="V-OUTPUT" value="0.8 - 17Vout"/>
<attribute name="VALUE" value=" 171021801 "/>
</technology>
<technology name="_171031801">
<attribute name="DATASHEET-URL" value="https://www.we-online.com/redexpert/spec/171031801?ae"/>
<attribute name="I-OUTPUT" value="3A"/>
<attribute name="MOUNT" value="SMT"/>
<attribute name="PART-NUMBER" value=" 171031801 "/>
<attribute name="V-INPUT" value="4 - 18Vin"/>
<attribute name="V-OUTPUT" value="0.8 - 17Vout"/>
<attribute name="VALUE" value=" 171031801 "/>
</technology>
</technologies>
</device>
</devices>
</deviceset>
</devicesets>
</library>
</drawing>
<compatibility>
<note version="8.3" severity="warning">
Since Version 8.3, EAGLE supports URNs for individual library
assets (packages, symbols, and devices). The URNs of those assets
will not be understood (or retained) with this version.
</note>
<note version="8.3" severity="warning">
Since Version 8.3, EAGLE supports the association of 3D packages
with devices in libraries, schematics, and board files. Those 3D
packages will not be understood (or retained) with this version.
</note>
</compatibility>
</eagle>
