# Reading pref.tcl
# do RLEncoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:11:48 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 16:11:48 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:11:48 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 16:11:49 on Mar 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:11:49 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownStateTransit
# -- Compiling architecture ARCHState of UpDownStateTransit
# End time: 16:11:49 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:11:49 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownCounter
# -- Compiling architecture ARCHCount of UpDownCounter
# End time: 16:11:49 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:11:49 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateTransit
# -- Compiling architecture ARCHState of StateTransit
# End time: 16:11:49 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:11:49 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RLEncoder
# -- Compiling architecture Encode of RLEncoder
# End time: 16:11:49 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:11:49 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FourbitUpCount
# -- Compiling architecture ARCHCount of FourbitUpCount
# End time: 16:11:49 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:11:49 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 16:11:49 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TestBench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 16:11:49 on Mar 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(reader)
# Loading ieee.numeric_std(body)
# Loading work.rlencoder(encode)
# Loading work.dflipflop(behave)
# Loading work.fourbitupcount(archcount)
# Loading work.statetransit(archstate)
# ** Warning: (vsim-7) Failed to open VHDL file "/input_file.txt" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Fatal: (vsim-7) Failed to open VHDL file "/input_file.txt" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 30 ns  Iteration: 0  Process: /testbench/line__24 File: D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd
# Fatal error in ForLoop loop at D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd line 38
# 
# HDL call sequence:
# Stopped at D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 38 ForLoop loop
# 
do RLEncoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:35 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 16:12:35 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:35 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 16:12:35 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:35 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownStateTransit
# -- Compiling architecture ARCHState of UpDownStateTransit
# End time: 16:12:36 on Mar 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:36 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownCounter
# -- Compiling architecture ARCHCount of UpDownCounter
# End time: 16:12:36 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:36 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateTransit
# -- Compiling architecture ARCHState of StateTransit
# End time: 16:12:36 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:36 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RLEncoder
# -- Compiling architecture Encode of RLEncoder
# End time: 16:12:36 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:36 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FourbitUpCount
# -- Compiling architecture ARCHCount of FourbitUpCount
# End time: 16:12:36 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:36 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 16:12:36 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TestBench
# End time: 16:12:39 on Mar 27,2021, Elapsed time: 0:00:50
# Errors: 1, Warnings: 1
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 16:12:39 on Mar 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(reader)
# Loading ieee.numeric_std(body)
# Loading work.rlencoder(encode)
# Loading work.dflipflop(behave)
# Loading work.fourbitupcount(archcount)
# Loading work.statetransit(archstate)
# ** Warning: (vsim-7) Failed to open VHDL file "./input_file.txt" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Fatal: (vsim-7) Failed to open VHDL file "./input_file.txt" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 30 ns  Iteration: 0  Process: /testbench/line__24 File: D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd
# Fatal error in ForLoop loop at D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd line 38
# 
# HDL call sequence:
# Stopped at D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 38 ForLoop loop
# 
do RLEncoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:13:26 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 16:13:26 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:13:26 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 16:13:27 on Mar 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:13:27 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownStateTransit
# -- Compiling architecture ARCHState of UpDownStateTransit
# End time: 16:13:27 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:13:27 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownCounter
# -- Compiling architecture ARCHCount of UpDownCounter
# End time: 16:13:27 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:13:27 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateTransit
# -- Compiling architecture ARCHState of StateTransit
# End time: 16:13:27 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:13:27 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RLEncoder
# -- Compiling architecture Encode of RLEncoder
# End time: 16:13:27 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:13:27 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FourbitUpCount
# -- Compiling architecture ARCHCount of FourbitUpCount
# End time: 16:13:27 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:13:27 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 16:13:27 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TestBench
# End time: 16:13:29 on Mar 27,2021, Elapsed time: 0:00:50
# Errors: 1, Warnings: 1
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 16:13:29 on Mar 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(reader)
# Loading ieee.numeric_std(body)
# Loading work.rlencoder(encode)
# Loading work.dflipflop(behave)
# Loading work.fourbitupcount(archcount)
# Loading work.statetransit(archstate)
# ** Warning: (vsim-7) Failed to open VHDL file ".D:\Courses\Sem4\cs226_digital_logic\CS254\lab7\input_file.txt" in rb mode.
# Invalid argument. (errno = EINVAL)
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Fatal: (vsim-7) Failed to open VHDL file ".D:\Courses\Sem4\cs226_digital_logic\CS254\lab7\input_file.txt" in rb mode.
# Invalid argument. (errno = EINVAL)
#    Time: 30 ns  Iteration: 0  Process: /testbench/line__24 File: D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd
# Fatal error in ForLoop loop at D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd line 38
# 
# HDL call sequence:
# Stopped at D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 38 ForLoop loop
# 
do RLEncoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:15:31 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 16:15:31 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:15:31 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 16:15:31 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:15:31 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownStateTransit
# -- Compiling architecture ARCHState of UpDownStateTransit
# End time: 16:15:31 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:15:31 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownCounter
# -- Compiling architecture ARCHCount of UpDownCounter
# End time: 16:15:31 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:15:31 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateTransit
# -- Compiling architecture ARCHState of StateTransit
# End time: 16:15:31 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:15:31 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RLEncoder
# -- Compiling architecture Encode of RLEncoder
# End time: 16:15:31 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:15:31 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FourbitUpCount
# -- Compiling architecture ARCHCount of FourbitUpCount
# End time: 16:15:31 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:15:31 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 16:15:32 on Mar 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TestBench
# End time: 16:15:34 on Mar 27,2021, Elapsed time: 0:02:05
# Errors: 1, Warnings: 1
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 16:15:34 on Mar 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(reader)
# Loading ieee.numeric_std(body)
# Loading work.rlencoder(encode)
# Loading work.dflipflop(behave)
# Loading work.fourbitupcount(archcount)
# Loading work.statetransit(archstate)
# ** Warning: (vsim-7) Failed to open VHDL file "D:\Courses\Sem4\cs226_digital_logic\CS254\lab7\input_file.txt" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Fatal: (vsim-7) Failed to open VHDL file "D:\Courses\Sem4\cs226_digital_logic\CS254\lab7\input_file.txt" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 30 ns  Iteration: 0  Process: /testbench/line__24 File: D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd
# Fatal error in ForLoop loop at D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd line 38
# 
# HDL call sequence:
# Stopped at D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 38 ForLoop loop
# 
do RLEncoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:16:12 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 16:16:12 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:16:12 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 16:16:12 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:16:12 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownStateTransit
# -- Compiling architecture ARCHState of UpDownStateTransit
# End time: 16:16:12 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:16:12 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownCounter
# -- Compiling architecture ARCHCount of UpDownCounter
# End time: 16:16:12 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:16:12 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateTransit
# -- Compiling architecture ARCHState of StateTransit
# End time: 16:16:12 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:16:12 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RLEncoder
# -- Compiling architecture Encode of RLEncoder
# End time: 16:16:12 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:16:12 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FourbitUpCount
# -- Compiling architecture ARCHCount of FourbitUpCount
# End time: 16:16:13 on Mar 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:16:13 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 16:16:13 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TestBench
# End time: 16:16:15 on Mar 27,2021, Elapsed time: 0:00:41
# Errors: 1, Warnings: 1
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 16:16:15 on Mar 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(reader)
# Loading ieee.numeric_std(body)
# Loading work.rlencoder(encode)
# Loading work.dflipflop(behave)
# Loading work.fourbitupcount(archcount)
# Loading work.statetransit(archstate)
# ** Warning: (vsim-7) Failed to open VHDL file "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/input_file.txt" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Fatal: (vsim-7) Failed to open VHDL file "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/input_file.txt" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 30 ns  Iteration: 0  Process: /testbench/line__24 File: D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd
# Fatal error in ForLoop loop at D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd line 38
# 
# HDL call sequence:
# Stopped at D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 38 ForLoop loop
# 
do RLEncoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:22:52 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 16:22:52 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:22:52 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 16:22:52 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:22:52 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownStateTransit
# -- Compiling architecture ARCHState of UpDownStateTransit
# End time: 16:22:52 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:22:52 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownCounter
# -- Compiling architecture ARCHCount of UpDownCounter
# End time: 16:22:52 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:22:53 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateTransit
# -- Compiling architecture ARCHState of StateTransit
# End time: 16:22:53 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:22:53 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RLEncoder
# -- Compiling architecture Encode of RLEncoder
# End time: 16:22:53 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:22:53 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FourbitUpCount
# -- Compiling architecture ARCHCount of FourbitUpCount
# End time: 16:22:53 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:22:53 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 16:22:53 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TestBench
# End time: 16:22:55 on Mar 27,2021, Elapsed time: 0:06:40
# Errors: 1, Warnings: 1
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 16:22:55 on Mar 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(reader)
# Loading ieee.numeric_std(body)
# Loading work.rlencoder(encode)
# Loading work.dflipflop(behave)
# Loading work.fourbitupcount(archcount)
# Loading work.statetransit(archstate)
# ** Warning: (vsim-7) Failed to open VHDL file "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/input_file.txt" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Fatal: (vsim-7) Failed to open VHDL file "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/input_file.txt" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 30 ns  Iteration: 0  Process: /testbench/line__24 File: D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd
# Fatal error in ForLoop loop at D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd line 38
# 
# HDL call sequence:
# Stopped at D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 38 ForLoop loop
# 
do RLEncoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:23:29 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 16:23:29 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:23:29 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 16:23:29 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:23:29 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownStateTransit
# -- Compiling architecture ARCHState of UpDownStateTransit
# End time: 16:23:29 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:23:29 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownCounter
# -- Compiling architecture ARCHCount of UpDownCounter
# End time: 16:23:29 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:23:29 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateTransit
# -- Compiling architecture ARCHState of StateTransit
# End time: 16:23:29 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:23:29 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RLEncoder
# -- Compiling architecture Encode of RLEncoder
# End time: 16:23:29 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:23:30 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FourbitUpCount
# -- Compiling architecture ARCHCount of FourbitUpCount
# End time: 16:23:30 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:23:30 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 16:23:30 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TestBench
# End time: 16:23:32 on Mar 27,2021, Elapsed time: 0:00:37
# Errors: 1, Warnings: 1
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 16:23:32 on Mar 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(reader)
# Loading ieee.numeric_std(body)
# Loading work.rlencoder(encode)
# Loading work.dflipflop(behave)
# Loading work.fourbitupcount(archcount)
# Loading work.statetransit(archstate)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Fatal: (vsim-3421) Value 99 is out of range 0 to 97.
#    Time: 2010 ns  Iteration: 2  Process: /testbench/dut_instance/line__57 File: D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd Line: 101
# Fatal error in Process line__57 at D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd line 101
# 
# HDL call sequence:
# Stopped at D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 101 Process line__57
# 
do RLEncoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:06 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 16:26:06 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:06 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 16:26:06 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:06 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownStateTransit
# -- Compiling architecture ARCHState of UpDownStateTransit
# End time: 16:26:06 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:06 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownCounter
# -- Compiling architecture ARCHCount of UpDownCounter
# End time: 16:26:07 on Mar 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:07 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateTransit
# -- Compiling architecture ARCHState of StateTransit
# End time: 16:26:07 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:07 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RLEncoder
# -- Compiling architecture Encode of RLEncoder
# End time: 16:26:07 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:07 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FourbitUpCount
# -- Compiling architecture ARCHCount of FourbitUpCount
# End time: 16:26:07 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:07 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 16:26:07 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TestBench
# End time: 16:26:09 on Mar 27,2021, Elapsed time: 0:02:37
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 16:26:09 on Mar 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(reader)
# Loading ieee.numeric_std(body)
# Loading work.rlencoder(encode)
# Loading work.dflipflop(behave)
# Loading work.fourbitupcount(archcount)
# Loading work.statetransit(archstate)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Fatal: (vsim-3421) Value 99 is out of range 0 to 97.
#    Time: 2010 ns  Iteration: 2  Process: /testbench/dut_instance/line__57 File: D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd Line: 101
# Fatal error in Process line__57 at D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd line 101
# 
# HDL call sequence:
# Stopped at D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 101 Process line__57
# 
do RLEncoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:28:59 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 16:28:59 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:28:59 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 16:28:59 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:28:59 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownStateTransit
# -- Compiling architecture ARCHState of UpDownStateTransit
# End time: 16:28:59 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:28:59 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownCounter
# -- Compiling architecture ARCHCount of UpDownCounter
# End time: 16:28:59 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:29:00 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateTransit
# -- Compiling architecture ARCHState of StateTransit
# End time: 16:29:00 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:29:00 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RLEncoder
# -- Compiling architecture Encode of RLEncoder
# End time: 16:29:00 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:29:00 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FourbitUpCount
# -- Compiling architecture ARCHCount of FourbitUpCount
# End time: 16:29:00 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:29:00 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 16:29:00 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TestBench
# End time: 16:29:02 on Mar 27,2021, Elapsed time: 0:02:53
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 16:29:02 on Mar 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(reader)
# Loading ieee.numeric_std(body)
# Loading work.rlencoder(encode)
# Loading work.dflipflop(behave)
# Loading work.fourbitupcount(archcount)
# Loading work.statetransit(archstate)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Fatal: (vsim-3421) Value 99 is out of range 0 to 97.
#    Time: 1410 ns  Iteration: 2  Process: /testbench/dut_instance/line__58 File: D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd Line: 102
# Fatal error in Process line__58 at D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd line 102
# 
# HDL call sequence:
# Stopped at D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 102 Process line__58
# 
do RLEncoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:31:26 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 16:31:26 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:31:26 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 16:31:26 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:31:26 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownStateTransit
# -- Compiling architecture ARCHState of UpDownStateTransit
# End time: 16:31:26 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:31:26 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownCounter
# -- Compiling architecture ARCHCount of UpDownCounter
# End time: 16:31:27 on Mar 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:31:27 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateTransit
# -- Compiling architecture ARCHState of StateTransit
# End time: 16:31:27 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:31:27 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RLEncoder
# -- Compiling architecture Encode of RLEncoder
# End time: 16:31:27 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:31:27 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FourbitUpCount
# -- Compiling architecture ARCHCount of FourbitUpCount
# End time: 16:31:27 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:31:27 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 16:31:27 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TestBench
# End time: 16:31:29 on Mar 27,2021, Elapsed time: 0:02:27
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 16:31:29 on Mar 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(reader)
# Loading ieee.numeric_std(body)
# Loading work.rlencoder(encode)
# Loading work.dflipflop(behave)
# Loading work.fourbitupcount(archcount)
# Loading work.statetransit(archstate)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Fatal: (vsim-3421) Value -1 is out of range 0 to 97.
#    Time: 130 ns  Iteration: 2  Process: /testbench/dut_instance/line__58 File: D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd Line: 104
# Fatal error in Process line__58 at D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd line 104
# 
# HDL call sequence:
# Stopped at D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 104 Process line__58
# 
do RLEncoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:48 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 16:32:48 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:48 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 16:32:49 on Mar 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:49 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownStateTransit
# -- Compiling architecture ARCHState of UpDownStateTransit
# End time: 16:32:49 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:49 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownCounter
# -- Compiling architecture ARCHCount of UpDownCounter
# End time: 16:32:49 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:49 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateTransit
# -- Compiling architecture ARCHState of StateTransit
# End time: 16:32:49 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:49 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RLEncoder
# -- Compiling architecture Encode of RLEncoder
# End time: 16:32:49 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:49 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FourbitUpCount
# -- Compiling architecture ARCHCount of FourbitUpCount
# End time: 16:32:49 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:49 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 16:32:49 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TestBench
# End time: 16:32:52 on Mar 27,2021, Elapsed time: 0:01:23
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 16:32:52 on Mar 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(reader)
# Loading ieee.numeric_std(body)
# Loading work.rlencoder(encode)
# Loading work.dflipflop(behave)
# Loading work.fourbitupcount(archcount)
# Loading work.statetransit(archstate)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Fatal: (vsim-3421) Value -1 is out of range 0 to 97.
#    Time: 130 ns  Iteration: 2  Process: /testbench/dut_instance/line__58 File: D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd Line: 104
# Fatal error in Process line__58 at D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd line 104
# 
# HDL call sequence:
# Stopped at D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 104 Process line__58
# 
do RLEncoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:37:39 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 16:37:39 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:37:39 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 16:37:39 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:37:39 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownStateTransit
# -- Compiling architecture ARCHState of UpDownStateTransit
# End time: 16:37:39 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:37:39 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownCounter
# -- Compiling architecture ARCHCount of UpDownCounter
# End time: 16:37:39 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:37:40 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateTransit
# -- Compiling architecture ARCHState of StateTransit
# End time: 16:37:40 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:37:40 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RLEncoder
# -- Compiling architecture Encode of RLEncoder
# End time: 16:37:40 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:37:40 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FourbitUpCount
# -- Compiling architecture ARCHCount of FourbitUpCount
# End time: 16:37:40 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:37:40 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 16:37:40 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TestBench
# End time: 16:37:42 on Mar 27,2021, Elapsed time: 0:04:50
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 16:37:42 on Mar 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(reader)
# Loading ieee.numeric_std(body)
# Loading work.rlencoder(encode)
# Loading work.dflipflop(behave)
# Loading work.fourbitupcount(archcount)
# Loading work.statetransit(archstate)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Fatal: (vsim-3421) Value -1 is out of range 0 to 97.
#    Time: 160 ns  Iteration: 2  Process: /testbench/dut_instance/line__60 File: D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd Line: 106
# Fatal error in Process line__60 at D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd line 106
# 
# HDL call sequence:
# Stopped at D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 106 Process line__60
# 
do RLEncoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:45:30 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 16:45:31 on Mar 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:45:31 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 16:45:31 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:45:31 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownStateTransit
# -- Compiling architecture ARCHState of UpDownStateTransit
# End time: 16:45:31 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:45:31 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownCounter
# -- Compiling architecture ARCHCount of UpDownCounter
# End time: 16:45:31 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:45:31 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateTransit
# -- Compiling architecture ARCHState of StateTransit
# End time: 16:45:31 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:45:31 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RLEncoder
# -- Compiling architecture Encode of RLEncoder
# End time: 16:45:31 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:45:31 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FourbitUpCount
# -- Compiling architecture ARCHCount of FourbitUpCount
# End time: 16:45:31 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:45:31 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 16:45:32 on Mar 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TestBench
# End time: 16:45:34 on Mar 27,2021, Elapsed time: 0:07:52
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 16:45:34 on Mar 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(reader)
# Loading ieee.numeric_std(body)
# Loading work.rlencoder(encode)
# Loading work.dflipflop(behave)
# Loading work.fourbitupcount(archcount)
# Loading work.statetransit(archstate)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Fatal: (vsim-3421) Value -1 is out of range 0 to 97.
#    Time: 160 ns  Iteration: 2  Process: /testbench/dut_instance/line__60 File: D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd Line: 100
# Fatal error in Process line__60 at D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd line 100
# 
# HDL call sequence:
# Stopped at D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 100 Process line__60
# 
do RLEncoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:23 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 16:51:23 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:23 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 16:51:23 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:23 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownStateTransit
# -- Compiling architecture ARCHState of UpDownStateTransit
# End time: 16:51:23 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:23 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownCounter
# -- Compiling architecture ARCHCount of UpDownCounter
# End time: 16:51:24 on Mar 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:24 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateTransit
# -- Compiling architecture ARCHState of StateTransit
# End time: 16:51:24 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:24 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RLEncoder
# -- Compiling architecture Encode of RLEncoder
# End time: 16:51:24 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:24 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FourbitUpCount
# -- Compiling architecture ARCHCount of FourbitUpCount
# End time: 16:51:24 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:24 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 16:51:24 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TestBench
# End time: 16:51:26 on Mar 27,2021, Elapsed time: 0:05:52
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 16:51:26 on Mar 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(reader)
# Loading ieee.numeric_std(body)
# Loading work.rlencoder(encode)
# Loading work.dflipflop(behave)
# Loading work.fourbitupcount(archcount)
# Loading work.statetransit(archstate)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do RLEncoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:09 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 17:13:09 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:09 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 17:13:09 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:09 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownStateTransit
# -- Compiling architecture ARCHState of UpDownStateTransit
# End time: 17:13:09 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:09 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownCounter
# -- Compiling architecture ARCHCount of UpDownCounter
# End time: 17:13:09 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:09 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateTransit
# -- Compiling architecture ARCHState of StateTransit
# End time: 17:13:09 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:09 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RLEncoder
# -- Compiling architecture Encode of RLEncoder
# End time: 17:13:10 on Mar 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:10 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FourbitUpCount
# -- Compiling architecture ARCHCount of FourbitUpCount
# End time: 17:13:10 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:10 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 17:13:10 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TestBench
# End time: 17:13:12 on Mar 27,2021, Elapsed time: 0:21:46
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 17:13:12 on Mar 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(reader)
# Loading ieee.numeric_std(body)
# Loading work.rlencoder(encode)
# Loading work.dflipflop(behave)
# Loading work.fourbitupcount(archcount)
# Loading work.statetransit(archstate)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do RLEncoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:14:50 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 17:14:50 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:14:50 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 17:14:50 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:14:50 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownStateTransit
# -- Compiling architecture ARCHState of UpDownStateTransit
# End time: 17:14:50 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:14:50 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownCounter
# -- Compiling architecture ARCHCount of UpDownCounter
# End time: 17:14:50 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:14:50 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateTransit
# -- Compiling architecture ARCHState of StateTransit
# End time: 17:14:50 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:14:50 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RLEncoder
# -- Compiling architecture Encode of RLEncoder
# End time: 17:14:50 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:14:50 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FourbitUpCount
# -- Compiling architecture ARCHCount of FourbitUpCount
# End time: 17:14:50 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:14:50 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 17:14:51 on Mar 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TestBench
# End time: 17:14:52 on Mar 27,2021, Elapsed time: 0:01:40
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 17:14:52 on Mar 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(reader)
# Loading ieee.numeric_std(body)
# Loading work.rlencoder(encode)
# Loading work.dflipflop(behave)
# Loading work.fourbitupcount(archcount)
# Loading work.statetransit(archstate)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do RLEncoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:18:39 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 17:18:39 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:18:39 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 17:18:39 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:18:39 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownStateTransit
# -- Compiling architecture ARCHState of UpDownStateTransit
# End time: 17:18:39 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:18:39 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownCounter
# -- Compiling architecture ARCHCount of UpDownCounter
# End time: 17:18:39 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:18:39 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateTransit
# -- Compiling architecture ARCHState of StateTransit
# End time: 17:18:39 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:18:39 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RLEncoder
# -- Compiling architecture Encode of RLEncoder
# End time: 17:18:39 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:18:39 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FourbitUpCount
# -- Compiling architecture ARCHCount of FourbitUpCount
# End time: 17:18:39 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:18:39 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 17:18:40 on Mar 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TestBench
# End time: 17:18:41 on Mar 27,2021, Elapsed time: 0:03:49
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 17:18:41 on Mar 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(reader)
# Loading ieee.numeric_std(body)
# Loading work.rlencoder(encode)
# Loading work.dflipflop(behave)
# Loading work.fourbitupcount(archcount)
# Loading work.statetransit(archstate)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do RLEncoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:09 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 17:20:09 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:09 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 17:20:09 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:09 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownStateTransit
# -- Compiling architecture ARCHState of UpDownStateTransit
# End time: 17:20:09 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:09 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownCounter
# -- Compiling architecture ARCHCount of UpDownCounter
# End time: 17:20:10 on Mar 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:10 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateTransit
# -- Compiling architecture ARCHState of StateTransit
# End time: 17:20:10 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:10 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RLEncoder
# -- Compiling architecture Encode of RLEncoder
# End time: 17:20:10 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:10 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FourbitUpCount
# -- Compiling architecture ARCHCount of FourbitUpCount
# End time: 17:20:10 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:10 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 17:20:10 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TestBench
# End time: 17:20:12 on Mar 27,2021, Elapsed time: 0:01:31
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 17:20:12 on Mar 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(reader)
# Loading ieee.numeric_std(body)
# Loading work.rlencoder(encode)
# Loading work.dflipflop(behave)
# Loading work.fourbitupcount(archcount)
# Loading work.statetransit(archstate)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do RLEncoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:26:06 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 17:26:06 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:26:06 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 17:26:06 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:26:06 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownStateTransit
# -- Compiling architecture ARCHState of UpDownStateTransit
# End time: 17:26:07 on Mar 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:26:07 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownCounter
# -- Compiling architecture ARCHCount of UpDownCounter
# End time: 17:26:07 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:26:07 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateTransit
# -- Compiling architecture ARCHState of StateTransit
# End time: 17:26:07 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:26:07 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RLEncoder
# -- Compiling architecture Encode of RLEncoder
# End time: 17:26:07 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:26:07 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FourbitUpCount
# -- Compiling architecture ARCHCount of FourbitUpCount
# End time: 17:26:07 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:26:07 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 17:26:07 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TestBench
# End time: 17:26:09 on Mar 27,2021, Elapsed time: 0:05:57
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 17:26:09 on Mar 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(reader)
# Loading ieee.numeric_std(body)
# Loading work.rlencoder(encode)
# Loading work.dflipflop(behave)
# Loading work.fourbitupcount(archcount)
# Loading work.statetransit(archstate)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# A time value could not be extracted from the current line
do RLEncoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:36:33 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 17:36:33 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:36:33 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 17:36:33 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:36:33 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownStateTransit
# -- Compiling architecture ARCHState of UpDownStateTransit
# End time: 17:36:33 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:36:33 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownCounter
# -- Compiling architecture ARCHCount of UpDownCounter
# End time: 17:36:33 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:36:33 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateTransit
# -- Compiling architecture ARCHState of StateTransit
# End time: 17:36:33 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:36:33 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RLEncoder
# -- Compiling architecture Encode of RLEncoder
# End time: 17:36:33 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:36:33 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FourbitUpCount
# -- Compiling architecture ARCHCount of FourbitUpCount
# End time: 17:36:34 on Mar 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:36:34 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 17:36:34 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TestBench
# End time: 17:36:36 on Mar 27,2021, Elapsed time: 0:10:27
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 17:36:36 on Mar 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(reader)
# Loading ieee.numeric_std(body)
# Loading work.rlencoder(encode)
# Loading work.dflipflop(behave)
# Loading work.fourbitupcount(archcount)
# Loading work.statetransit(archstate)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do RLEncoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:40:17 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 17:40:18 on Mar 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:40:18 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 17:40:18 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:40:18 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownStateTransit
# -- Compiling architecture ARCHState of UpDownStateTransit
# End time: 17:40:18 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:40:18 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownCounter
# -- Compiling architecture ARCHCount of UpDownCounter
# End time: 17:40:18 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:40:18 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateTransit
# -- Compiling architecture ARCHState of StateTransit
# End time: 17:40:18 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:40:18 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RLEncoder
# -- Compiling architecture Encode of RLEncoder
# End time: 17:40:18 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:40:18 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FourbitUpCount
# -- Compiling architecture ARCHCount of FourbitUpCount
# End time: 17:40:18 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:40:18 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 17:40:18 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TestBench
# End time: 17:40:20 on Mar 27,2021, Elapsed time: 0:03:44
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 17:40:20 on Mar 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(reader)
# Loading ieee.numeric_std(body)
# Loading work.rlencoder(encode)
# Loading work.dflipflop(behave)
# Loading work.fourbitupcount(archcount)
# Loading work.statetransit(archstate)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# WARNING: No extended dataflow license exists
do RLEncoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/simulation/modelsim/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/simulation/modelsim/rtl_work/_lib1_0.qdb".
# Error 31: Unable to unlink file "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/simulation/modelsim/rtl_work".
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:07 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 17:46:07 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:07 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 17:46:07 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:07 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownStateTransit
# -- Compiling architecture ARCHState of UpDownStateTransit
# End time: 17:46:07 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:07 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownCounter
# -- Compiling architecture ARCHCount of UpDownCounter
# End time: 17:46:08 on Mar 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:08 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateTransit
# -- Compiling architecture ARCHState of StateTransit
# End time: 17:46:08 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:08 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RLEncoder
# -- Compiling architecture Encode of RLEncoder
# End time: 17:46:08 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:08 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FourbitUpCount
# -- Compiling architecture ARCHCount of FourbitUpCount
# End time: 17:46:08 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:08 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 17:46:08 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TestBench
# End time: 17:46:10 on Mar 27,2021, Elapsed time: 0:05:50
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 17:46:10 on Mar 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(reader)
# Loading ieee.numeric_std(body)
# Loading work.rlencoder(encode)
# Loading work.dflipflop(behave)
# Loading work.fourbitupcount(archcount)
# Loading work.statetransit(archstate)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do RLEncoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:08:31 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 18:08:31 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:08:31 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 18:08:31 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:08:31 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownStateTransit
# -- Compiling architecture ARCHState of UpDownStateTransit
# End time: 18:08:31 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:08:31 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownCounter
# -- Compiling architecture ARCHCount of UpDownCounter
# End time: 18:08:31 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:08:31 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateTransit
# -- Compiling architecture ARCHState of StateTransit
# End time: 18:08:31 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:08:31 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RLEncoder
# -- Compiling architecture Encode of RLEncoder
# End time: 18:08:31 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:08:31 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FourbitUpCount
# -- Compiling architecture ARCHCount of FourbitUpCount
# End time: 18:08:32 on Mar 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:08:32 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 18:08:32 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TestBench
# End time: 18:08:34 on Mar 27,2021, Elapsed time: 0:22:24
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 18:08:34 on Mar 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(reader)
# Loading ieee.numeric_std(body)
# Loading work.rlencoder(encode)
# Loading work.dflipflop(behave)
# Loading work.fourbitupcount(archcount)
# Loading work.statetransit(archstate)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do RLEncoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:11:34 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 18:11:34 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:11:34 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 18:11:34 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:11:34 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownStateTransit
# -- Compiling architecture ARCHState of UpDownStateTransit
# End time: 18:11:34 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:11:34 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownCounter
# -- Compiling architecture ARCHCount of UpDownCounter
# End time: 18:11:34 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:11:34 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateTransit
# -- Compiling architecture ARCHState of StateTransit
# End time: 18:11:34 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:11:34 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RLEncoder
# -- Compiling architecture Encode of RLEncoder
# End time: 18:11:34 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:11:35 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FourbitUpCount
# -- Compiling architecture ARCHCount of FourbitUpCount
# End time: 18:11:35 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:11:35 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 18:11:35 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TestBench
# End time: 18:11:37 on Mar 27,2021, Elapsed time: 0:03:03
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 18:11:37 on Mar 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(reader)
# Loading ieee.numeric_std(body)
# Loading work.rlencoder(encode)
# Loading work.dflipflop(behave)
# Loading work.fourbitupcount(archcount)
# Loading work.statetransit(archstate)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do RLEncoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:10 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 18:14:10 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:10 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 18:14:10 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:10 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownStateTransit
# -- Compiling architecture ARCHState of UpDownStateTransit
# End time: 18:14:11 on Mar 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:11 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownCounter
# -- Compiling architecture ARCHCount of UpDownCounter
# End time: 18:14:11 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:11 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateTransit
# -- Compiling architecture ARCHState of StateTransit
# End time: 18:14:11 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:11 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RLEncoder
# -- Compiling architecture Encode of RLEncoder
# End time: 18:14:11 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:11 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FourbitUpCount
# -- Compiling architecture ARCHCount of FourbitUpCount
# End time: 18:14:11 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:11 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 18:14:11 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TestBench
# End time: 18:14:13 on Mar 27,2021, Elapsed time: 0:02:36
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 18:14:13 on Mar 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(reader)
# Loading ieee.numeric_std(body)
# Loading work.rlencoder(encode)
# Loading work.dflipflop(behave)
# Loading work.fourbitupcount(archcount)
# Loading work.statetransit(archstate)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do RLEncoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:41 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 18:16:41 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:41 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 18:16:41 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:41 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownStateTransit
# -- Compiling architecture ARCHState of UpDownStateTransit
# End time: 18:16:41 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:41 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownCounter
# -- Compiling architecture ARCHCount of UpDownCounter
# End time: 18:16:41 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:41 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateTransit
# -- Compiling architecture ARCHState of StateTransit
# End time: 18:16:41 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:41 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RLEncoder
# -- Compiling architecture Encode of RLEncoder
# End time: 18:16:41 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:41 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FourbitUpCount
# -- Compiling architecture ARCHCount of FourbitUpCount
# End time: 18:16:42 on Mar 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:42 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 18:16:42 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TestBench
# End time: 18:16:43 on Mar 27,2021, Elapsed time: 0:02:30
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 18:16:44 on Mar 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(reader)
# Loading ieee.numeric_std(body)
# Loading work.rlencoder(encode)
# Loading work.dflipflop(behave)
# Loading work.fourbitupcount(archcount)
# Loading work.statetransit(archstate)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do RLEncoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:33 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 18:17:33 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:33 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 18:17:33 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:33 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownStateTransit
# -- Compiling architecture ARCHState of UpDownStateTransit
# End time: 18:17:33 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:33 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownCounter
# -- Compiling architecture ARCHCount of UpDownCounter
# End time: 18:17:33 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:33 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateTransit
# -- Compiling architecture ARCHState of StateTransit
# End time: 18:17:34 on Mar 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:34 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RLEncoder
# -- Compiling architecture Encode of RLEncoder
# End time: 18:17:34 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:34 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FourbitUpCount
# -- Compiling architecture ARCHCount of FourbitUpCount
# End time: 18:17:34 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:34 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 18:17:34 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TestBench
# End time: 18:17:36 on Mar 27,2021, Elapsed time: 0:00:52
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 18:17:36 on Mar 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(reader)
# Loading ieee.numeric_std(body)
# Loading work.rlencoder(encode)
# Loading work.dflipflop(behave)
# Loading work.fourbitupcount(archcount)
# Loading work.statetransit(archstate)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do RLEncoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:17 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 18:20:17 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:17 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 18:20:18 on Mar 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:18 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownStateTransit
# -- Compiling architecture ARCHState of UpDownStateTransit
# End time: 18:20:18 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:18 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownCounter
# -- Compiling architecture ARCHCount of UpDownCounter
# End time: 18:20:18 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:18 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateTransit
# -- Compiling architecture ARCHState of StateTransit
# End time: 18:20:18 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:18 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RLEncoder
# -- Compiling architecture Encode of RLEncoder
# End time: 18:20:18 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:18 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FourbitUpCount
# -- Compiling architecture ARCHCount of FourbitUpCount
# End time: 18:20:18 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:18 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 18:20:18 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TestBench
# End time: 18:20:20 on Mar 27,2021, Elapsed time: 0:02:44
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 18:20:20 on Mar 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(reader)
# Loading ieee.numeric_std(body)
# Loading work.rlencoder(encode)
# Loading work.dflipflop(behave)
# Loading work.fourbitupcount(archcount)
# Loading work.statetransit(archstate)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do RLEncoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:45 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 18:20:45 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:45 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 18:20:45 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:45 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownStateTransit
# -- Compiling architecture ARCHState of UpDownStateTransit
# End time: 18:20:45 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:45 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownCounter
# -- Compiling architecture ARCHCount of UpDownCounter
# End time: 18:20:45 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:45 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateTransit
# -- Compiling architecture ARCHState of StateTransit
# End time: 18:20:45 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:45 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RLEncoder
# -- Compiling architecture Encode of RLEncoder
# End time: 18:20:46 on Mar 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:46 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FourbitUpCount
# -- Compiling architecture ARCHCount of FourbitUpCount
# End time: 18:20:46 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:46 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 18:20:46 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TestBench
# End time: 18:20:48 on Mar 27,2021, Elapsed time: 0:00:28
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 18:20:48 on Mar 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(reader)
# Loading ieee.numeric_std(body)
# Loading work.rlencoder(encode)
# Loading work.dflipflop(behave)
# Loading work.fourbitupcount(archcount)
# Loading work.statetransit(archstate)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do RLEncoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:26:17 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 18:26:17 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:26:17 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 18:26:17 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:26:17 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownStateTransit
# -- Compiling architecture ARCHState of UpDownStateTransit
# End time: 18:26:17 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:26:17 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownCounter
# -- Compiling architecture ARCHCount of UpDownCounter
# End time: 18:26:17 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:26:18 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateTransit
# -- Compiling architecture ARCHState of StateTransit
# End time: 18:26:18 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:26:18 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RLEncoder
# -- Compiling architecture Encode of RLEncoder
# End time: 18:26:18 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:26:18 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FourbitUpCount
# -- Compiling architecture ARCHCount of FourbitUpCount
# End time: 18:26:18 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:26:18 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 18:26:18 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TestBench
# End time: 18:26:20 on Mar 27,2021, Elapsed time: 0:05:32
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 18:26:20 on Mar 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(reader)
# Loading ieee.numeric_std(body)
# Loading work.rlencoder(encode)
# Loading work.dflipflop(behave)
# Loading work.fourbitupcount(archcount)
# Loading work.statetransit(archstate)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do RLEncoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:27:48 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 18:27:49 on Mar 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:27:49 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# ** Error: D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd(21): (vcom-1027) Number of positional association elements (8) exceeds number of formals (5).
# ** Note: D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd(60): VHDL Compiler exiting
# End time: 18:27:49 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./RLEncoder_run_msim_rtl_vhdl.do line 9
# D:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}"
do RLEncoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:21 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 18:28:21 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:21 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 18:28:21 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:21 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownStateTransit
# -- Compiling architecture ARCHState of UpDownStateTransit
# End time: 18:28:21 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:21 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownCounter
# -- Compiling architecture ARCHCount of UpDownCounter
# End time: 18:28:22 on Mar 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:22 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateTransit
# -- Compiling architecture ARCHState of StateTransit
# End time: 18:28:22 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:22 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RLEncoder
# -- Compiling architecture Encode of RLEncoder
# End time: 18:28:22 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:22 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FourbitUpCount
# -- Compiling architecture ARCHCount of FourbitUpCount
# End time: 18:28:22 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:22 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 18:28:22 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TestBench
# End time: 18:28:24 on Mar 27,2021, Elapsed time: 0:02:04
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 18:28:24 on Mar 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(reader)
# Loading ieee.numeric_std(body)
# Loading work.rlencoder(encode)
# ** Error: (vsim-3732) No default binding for component instance 'dut_instance'.
#    The following component ports are not on the entity:
#           state
#           empty
#           index
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut_instance File: D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd Line: 25
# Loading work.dflipflop(behave)
# Loading work.fourbitupcount(archcount)
# Loading work.statetransit(archstate)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./RLEncoder_run_msim_rtl_vhdl.do PAUSED at line 18
do RLEncoder_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:29:08 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 18:29:08 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:29:08 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 18:29:08 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:29:08 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownStateTransit
# -- Compiling architecture ARCHState of UpDownStateTransit
# End time: 18:29:08 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:29:08 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownCounter
# -- Compiling architecture ARCHCount of UpDownCounter
# End time: 18:29:08 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:29:09 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateTransit
# -- Compiling architecture ARCHState of StateTransit
# End time: 18:29:09 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:29:09 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RLEncoder
# -- Compiling architecture Encode of RLEncoder
# End time: 18:29:09 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:29:09 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FourbitUpCount
# -- Compiling architecture ARCHCount of FourbitUpCount
# End time: 18:29:09 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:29:09 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 18:29:09 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TestBench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 18:28:24 on Mar 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(reader)
# Loading ieee.numeric_std(body)
# Loading work.rlencoder(encode)
# Loading work.dflipflop(behave)
# Loading work.fourbitupcount(archcount)
# Loading work.statetransit(archstate)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do RLEncoder_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:29:33 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 18:29:33 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:29:33 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 18:29:33 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:29:33 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownStateTransit
# -- Compiling architecture ARCHState of UpDownStateTransit
# End time: 18:29:33 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:29:33 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownCounter
# -- Compiling architecture ARCHCount of UpDownCounter
# End time: 18:29:33 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:29:33 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateTransit
# -- Compiling architecture ARCHState of StateTransit
# End time: 18:29:34 on Mar 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:29:34 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RLEncoder
# -- Compiling architecture Encode of RLEncoder
# End time: 18:29:34 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:29:34 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FourbitUpCount
# -- Compiling architecture ARCHCount of FourbitUpCount
# End time: 18:29:34 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:29:34 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 18:29:34 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TestBench
# End time: 18:29:36 on Mar 27,2021, Elapsed time: 0:01:12
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 18:29:36 on Mar 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(reader)
# Loading ieee.numeric_std(body)
# Loading work.rlencoder(encode)
# Loading work.dflipflop(behave)
# Loading work.fourbitupcount(archcount)
# Loading work.statetransit(archstate)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do RLEncoder_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:05 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 18:30:05 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:05 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 18:30:05 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:05 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownStateTransit
# -- Compiling architecture ARCHState of UpDownStateTransit
# End time: 18:30:05 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:06 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownCounter
# -- Compiling architecture ARCHCount of UpDownCounter
# End time: 18:30:06 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:06 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateTransit
# -- Compiling architecture ARCHState of StateTransit
# End time: 18:30:06 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:06 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RLEncoder
# -- Compiling architecture Encode of RLEncoder
# End time: 18:30:06 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:06 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FourbitUpCount
# -- Compiling architecture ARCHCount of FourbitUpCount
# End time: 18:30:06 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:06 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 18:30:06 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TestBench
# End time: 18:30:08 on Mar 27,2021, Elapsed time: 0:00:32
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 18:30:08 on Mar 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(reader)
# Loading ieee.numeric_std(body)
# Loading work.rlencoder(encode)
# Loading work.dflipflop(behave)
# Loading work.fourbitupcount(archcount)
# Loading work.statetransit(archstate)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
resume
# End time: 18:30:26 on Mar 27,2021, Elapsed time: 0:00:18
# Errors: 0, Warnings: 0
# 
# add wave *
# view structure
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Error: No Design Loaded!
# Error in macro ./RLEncoder_run_msim_rtl_vhdl.do line 23
# No Design Loaded!
#     while executing
# "run -all"

do RLEncoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:30 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 18:30:30 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:30 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 18:30:30 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:30 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownStateTransit
# -- Compiling architecture ARCHState of UpDownStateTransit
# End time: 18:30:30 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:30 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownCounter
# -- Compiling architecture ARCHCount of UpDownCounter
# End time: 18:30:30 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:30 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateTransit
# -- Compiling architecture ARCHState of StateTransit
# End time: 18:30:30 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:30 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RLEncoder
# -- Compiling architecture Encode of RLEncoder
# End time: 18:30:30 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:30 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FourbitUpCount
# -- Compiling architecture ARCHCount of FourbitUpCount
# End time: 18:30:30 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:30 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 18:30:31 on Mar 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TestBench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 18:30:31 on Mar 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(reader)
# Loading ieee.numeric_std(body)
# Loading work.rlencoder(encode)
# Loading work.dflipflop(behave)
# Loading work.fourbitupcount(archcount)
# Loading work.statetransit(archstate)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do RLEncoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:49 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 18:30:49 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:49 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 18:30:49 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:49 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownStateTransit
# -- Compiling architecture ARCHState of UpDownStateTransit
# End time: 18:30:49 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:49 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownCounter
# -- Compiling architecture ARCHCount of UpDownCounter
# End time: 18:30:49 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:49 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateTransit
# -- Compiling architecture ARCHState of StateTransit
# End time: 18:30:49 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:49 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RLEncoder
# -- Compiling architecture Encode of RLEncoder
# End time: 18:30:50 on Mar 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:50 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FourbitUpCount
# -- Compiling architecture ARCHCount of FourbitUpCount
# End time: 18:30:50 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:30:50 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 18:30:50 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TestBench
# End time: 18:30:52 on Mar 27,2021, Elapsed time: 0:00:21
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 18:30:52 on Mar 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(reader)
# Loading ieee.numeric_std(body)
# Loading work.rlencoder(encode)
# Loading work.dflipflop(behave)
# Loading work.fourbitupcount(archcount)
# Loading work.statetransit(archstate)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do RLEncoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:31:24 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture behave of DFlipFlop
# End time: 18:31:24 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:31:25 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 18:31:25 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:31:25 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownStateTransit
# -- Compiling architecture ARCHState of UpDownStateTransit
# End time: 18:31:25 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:31:25 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UpDownCounter
# -- Compiling architecture ARCHCount of UpDownCounter
# End time: 18:31:25 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:31:25 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateTransit
# -- Compiling architecture ARCHState of StateTransit
# End time: 18:31:25 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:31:25 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RLEncoder
# -- Compiling architecture Encode of RLEncoder
# End time: 18:31:25 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:31:25 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FourbitUpCount
# -- Compiling architecture ARCHCount of FourbitUpCount
# End time: 18:31:25 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:31:25 on Mar 27,2021
# vcom -reportprogress 300 -93 -work work D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity TestBench
# -- Compiling architecture reader of TestBench
# End time: 18:31:25 on Mar 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  TestBench
# End time: 18:31:27 on Mar 27,2021, Elapsed time: 0:00:35
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 18:31:27 on Mar 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(reader)
# Loading ieee.numeric_std(body)
# Loading work.rlencoder(encode)
# Loading work.dflipflop(behave)
# Loading work.fourbitupcount(archcount)
# Loading work.statetransit(archstate)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
