#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-full64' '+v2k' '-sverilog' '+vcs+lic+wait' '+incdir+/tools/synopsys/vcs-R-2020.12-SP1/etc/uvm-1.1/src' '/tools/synopsys/vcs-R-2020.12-SP1/etc/uvm-1.1/src/uvm_pkg.sv' '/tools/synopsys/vcs-R-2020.12-SP1/etc/uvm-1.1/src/dpi/uvm_dpi.cc' '-CFLAGS' '-DVCS' '+define+UVM_PACKER_MAX_BYTES=1500000' '+define+UVM_DISABLE_AUTO_ITEM_RECORDING' '-timescale=1ns/1ps' '+define+SVT_FSDB_ENABLE' '+define+WAVES_FSDB' '+define+WAVES=fsdb' '+plusarg_save' '-debug_access+all' '-kdb' '-debug_region=cell+encrypt' '-notice' '-P' '/tools/synopsys/verdi-R-2020.12-SP1/share/PLI/VCS/LINUX64/novas.tab' '/tools/synopsys/verdi-R-2020.12-SP1/share/PLI/VCS/LINUX64/pli.a' '+define+SVT_UVM_TECHNOLOGY' '+define+SYNOPSYS_SV' '+incdir+/tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/src/sverilog/vcs' '+incdir+/tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/include/sverilog' '+incdir+/tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys' '+incdir+/tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env' '+incdir+/tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/hdl_interconnect' '+incdir+/tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/lib' '+incdir+/tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/tests' '+incdir+/tools/proj/verification_platform/ut_noc/../1_dut/axi_noc/include' '+incdir+/tools/proj/verification_platform/ut_noc/../1_dut/axi_noc/common_cells/include' '-assert' 'svaext' '+incdir+/tools/proj/verification_platform/ut_noc/6_top/1_tb_top' '-F' '/tools/proj/verification_platform/ut_noc/7_run/2_work/../../../1_dut/axi_noc/axi_noc.flist' '-F' '/tools/proj/verification_platform/ut_noc/7_run/2_work/../../6_top/1_tb_top/tb.list' '-F' '/tools/proj/verification_platform/ut_noc/7_run/2_work/../../6_top/2_tc/tc.list' '-top' 'test_top' '-debug_access+all' '-debug_region=cell+lib' '-kdb' '+vcs+flush+all' '+define+DUMP_FSDB' '+define+ASSERT_ON' '-cm' 'line+cond+fsm+tgl+branch+assert' '-cm_tgl' 'mda' '-cm_line' 'contassign' '-cm_dir' '/tools/proj/verification_platform/ut_noc/7_run/2_work/cov/simv.vdb' '+define+COVER_ON' '-o' '/tools/proj/verification_platform/ut_noc/7_run/2_work/output/simv' '-Mdir=/tools/proj/verification_platform/ut_noc/7_run/2_work/output/csrc' '-l' '/tools/proj/verification_platform/ut_noc/7_run/2_work/compile.log'  -static_dbgen_only -daidir=$1 2>&1
