[*]
[*] GTKWave Analyzer v3.3.66 (w)1999-2015 BSI
[*] Fri Apr 21 17:36:31 2017
[*]
[dumpfile] "/home/hpalombo/oven/soc/top.vcd"
[dumpfile_mtime] "Fri Apr 21 17:33:09 2017"
[dumpfile_size] 954330
[savefile] "/home/hpalombo/oven/soc/sim/pwr.gtkw"
[timestart] 180000
[size] 1855 1056
[pos] -1 -1
*-15.590152 315400 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] cache1.
[treeopen] power.
[sst_width] 225
[signals_width] 355
[sst_expanded] 1
[sst_vpaned_height] 343
@28
clock
reset
@22
+{(1) cpu_req1[72:0]} cpu_req1[72:0]
+{(2) bus_req1[72:0]} bus_req1[72:0]
+{(3) ic_pwr_req[72:0]} ic_pwr_req[72:0]
[color] 3
power.req_i[72:0]
[color] 2
power.pwr_req_fifo.dataout[72:0]
[color] 7
power.gfx_req_o[72:0]
+{(4) pwr_gfx_req[72:0]} pwr_gfx_req[72:0]
+{(5) pwr_gfx_res[72:0]} pwr_gfx_res[72:0]
[color] 3
gfx.pwr_req_i[72:0]
[color] 7
gfx.pwr_res_o[72:0]
+{(5) pwr_gfx_res[72:0]} pwr_gfx_res[72:0]
+{(6) ic_pwr_res[72:0]} ic_pwr_res[72:0]
[color] 3
interconnect.pwr_res_i[72:0]
[color] 7
interconnect.bus_res1_o[552:0]
+{(7) bus_res1[552:0]} bus_res1[552:0]
[color] 3
cache1.bus_res_i[552:0]
[color] 2
cache1.bus_res_fifo.dataout[552:0]
cache1.cpu_res_o[72:0]
+{(8) cpu_res1[72:0]} cpu_res1[72:0]
[pattern_trace] 1
[pattern_trace] 0
