$date
	Sun Oct 15 22:58:27 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module jripplecarryaddertb $end
$var wire 1 ! carryout $end
$var wire 4 " Y [3:0] $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % carryin $end
$scope module jrca $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 % carryin $end
$var wire 1 ! carryout $end
$var wire 1 ( c3 $end
$var wire 1 ) c2 $end
$var wire 1 * c1 $end
$var wire 4 + Y [3:0] $end
$scope module jfa0 $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 % carryin $end
$var wire 1 * carryout $end
$var wire 1 . y $end
$upscope $end
$scope module jfa1 $end
$var wire 1 / a $end
$var wire 1 0 b $end
$var wire 1 * carryin $end
$var wire 1 ) carryout $end
$var wire 1 1 y $end
$upscope $end
$scope module jfa2 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 ) carryin $end
$var wire 1 ( carryout $end
$var wire 1 4 y $end
$upscope $end
$scope module jfa3 $end
$var wire 1 5 a $end
$var wire 1 6 b $end
$var wire 1 ( carryin $end
$var wire 1 ! carryout $end
$var wire 1 7 y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
07
06
05
04
03
02
01
00
0/
0.
0-
0,
b0 +
0*
0)
0(
b0 '
b0 &
0%
b0 $
b0 #
b0 "
0!
$end
#50
14
11
1)
1*
b110 "
b110 +
0.
10
1,
1/
1%
b10 $
b10 '
b11 #
b11 &
#100
1!
01
1(
0*
07
04
b1 "
b1 +
1.
16
12
0%
b1010 $
b1010 '
b111 #
b111 &
#150
11
14
17
1*
b1111 "
b1111 +
1.
1-
13
15
1%
b1111 $
b1111 '
b1111 #
b1111 &
#200
