
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 4964457dc, gcc 11.2.1 -fPIC -Os)


-- Executing script file `pw_extract.ys' --

1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/bigkey/results_dir/bigkey/run_1/synth_1_1/synthesis/bigkey_post_synth.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/bigkey/results_dir/bigkey/run_1/synth_1_1/synthesis/bigkey_post_synth.v' to AST representation.
Generating RTLIL representation for module `\bigkey'.
Successfully finished Verilog frontend.

2. Executing power extraction pass: v0.4.196

2.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-3258_VPR_FMAX_DROP/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-3258_VPR_FMAX_DROP/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

2.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-3258_VPR_FMAX_DROP/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-3258_VPR_FMAX_DROP/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

2.3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-3258_VPR_FMAX_DROP/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-3258_VPR_FMAX_DROP/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

2.4. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-3258_VPR_FMAX_DROP/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-3258_VPR_FMAX_DROP/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

2.5. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-3258_VPR_FMAX_DROP/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-3258_VPR_FMAX_DROP/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

2.6. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-3258_VPR_FMAX_DROP/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-3258_VPR_FMAX_DROP/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

2.7. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-3258_VPR_FMAX_DROP/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-3258_VPR_FMAX_DROP/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

2.8. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-3258_VPR_FMAX_DROP/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-3258_VPR_FMAX_DROP/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

2.9. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-3258_VPR_FMAX_DROP/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-3258_VPR_FMAX_DROP/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

2.10. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-3258_VPR_FMAX_DROP/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-3258_VPR_FMAX_DROP/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

2.11. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-3258_VPR_FMAX_DROP/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-3258_VPR_FMAX_DROP/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

2.12. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-3258_VPR_FMAX_DROP/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-3258_VPR_FMAX_DROP/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

2.13. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-3258_VPR_FMAX_DROP/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-3258_VPR_FMAX_DROP/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

2.14. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-3258_VPR_FMAX_DROP/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-3258_VPR_FMAX_DROP/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

2.15. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-3258_VPR_FMAX_DROP/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-3258_VPR_FMAX_DROP/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

2.16. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-3258_VPR_FMAX_DROP/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-3258_VPR_FMAX_DROP/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.
Split bus into bits ...

2.17. Executing SPLITNETS pass (splitting up multi-bit signals).
      [ Splitnet runTime = 0.01 sec.]

Building Sig2cells ...  [0.01 sec.]
Building Sig2sig ...    [0.00 sec.]
Forward traversal ...   [0.01 sec.]
Backward traversal ...  [0.01 sec.]
Merging clk domains ... [0.00 sec.]

 -------------------------------------------------
  Number of cells processed    : 1114
  Number of Multi Clocks cells : 0
  Extracted clocks[Nb cells]   : \$clk_buf_$ibuf_clock[871] 
  Number of cells with no clock: 243
 -------------------------------------------------
[Total clock domains extraction runTime = 0.04 sec.]
All Clocks:
	Clock Name: create_clock Period 2.500000
LUTs: 456
	Enabled : 5 : \clock : 0.125 : Typical
	Enabled : 2 : \clock : 0.125 : High
	Enabled : 449 : \clock : 0.125 : Very_High
DFFs: 224
	Enabled 224 \clock 0.125 Typical 1.000000
BRAM's : 0
DSP's : 0
IOs: 460
	1 \Pcount_0_ Input SDR  \clock
	1 \Pcount_1_ Input SDR  \clock
	1 \Pcount_2_ Input SDR  \clock
	1 \Pcount_3_ Input SDR  \clock
	1 \Pencrypt_0_ Input SDR  \clock
	1 \Pkey_0_ Input SDR  \clock
	1 \Pkey_100_ Input SDR  \clock
	1 \Pkey_101_ Input SDR  \clock
	1 \Pkey_102_ Input SDR  \clock
	1 \Pkey_104_ Input SDR  \clock
	1 \Pkey_105_ Input SDR  \clock
	1 \Pkey_106_ Input SDR  \clock
	1 \Pkey_107_ Input SDR  \clock
	1 \Pkey_109_ Input SDR  \clock
	1 \Pkey_10_ Input SDR  \clock
	1 \Pkey_110_ Input SDR  \clock
	1 \Pkey_112_ Input SDR  \clock
	1 \Pkey_113_ Input SDR  \clock
	1 \Pkey_114_ Input SDR  \clock
	1 \Pkey_115_ Input SDR  \clock
	1 \Pkey_116_ Input SDR  \clock
	1 \Pkey_117_ Input SDR  \clock
	1 \Pkey_118_ Input SDR  \clock
	1 \Pkey_11_ Input SDR  \clock
	1 \Pkey_120_ Input SDR  \clock
	1 \Pkey_121_ Input SDR  \clock
	1 \Pkey_122_ Input SDR  \clock
	1 \Pkey_123_ Input SDR  \clock
	1 \Pkey_124_ Input SDR  \clock
	1 \Pkey_125_ Input SDR  \clock
	1 \Pkey_126_ Input SDR  \clock
	1 \Pkey_128_ Input SDR  \clock
	1 \Pkey_129_ Input SDR  \clock
	1 \Pkey_12_ Input SDR  \clock
	1 \Pkey_130_ Input SDR  \clock
	1 \Pkey_131_ Input SDR  \clock
	1 \Pkey_132_ Input SDR  \clock
	1 \Pkey_133_ Input SDR  \clock
	1 \Pkey_134_ Input SDR  \clock
	1 \Pkey_136_ Input SDR  \clock
	1 \Pkey_137_ Input SDR  \clock
	1 \Pkey_138_ Input SDR  \clock
	1 \Pkey_139_ Input SDR  \clock
	1 \Pkey_13_ Input SDR  \clock
	1 \Pkey_140_ Input SDR  \clock
	1 \Pkey_141_ Input SDR  \clock
	1 \Pkey_142_ Input SDR  \clock
	1 \Pkey_144_ Input SDR  \clock
	1 \Pkey_145_ Input SDR  \clock
	1 \Pkey_146_ Input SDR  \clock
	1 \Pkey_147_ Input SDR  \clock
	1 \Pkey_148_ Input SDR  \clock
	1 \Pkey_149_ Input SDR  \clock
	1 \Pkey_14_ Input SDR  \clock
	1 \Pkey_150_ Input SDR  \clock
	1 \Pkey_152_ Input SDR  \clock
	1 \Pkey_153_ Input SDR  \clock
	1 \Pkey_154_ Input SDR  \clock
	1 \Pkey_155_ Input SDR  \clock
	1 \Pkey_156_ Input SDR  \clock
	1 \Pkey_157_ Input SDR  \clock
	1 \Pkey_158_ Input SDR  \clock
	1 \Pkey_160_ Input SDR  \clock
	1 \Pkey_161_ Input SDR  \clock
	1 \Pkey_162_ Input SDR  \clock
	1 \Pkey_163_ Input SDR  \clock
	1 \Pkey_164_ Input SDR  \clock
	1 \Pkey_165_ Input SDR  \clock
	1 \Pkey_166_ Input SDR  \clock
	1 \Pkey_168_ Input SDR  \clock
	1 \Pkey_169_ Input SDR  \clock
	1 \Pkey_16_ Input SDR  \clock
	1 \Pkey_170_ Input SDR  \clock
	1 \Pkey_171_ Input SDR  \clock
	1 \Pkey_172_ Input SDR  \clock
	1 \Pkey_173_ Input SDR  \clock
	1 \Pkey_174_ Input SDR  \clock
	1 \Pkey_176_ Input SDR  \clock
	1 \Pkey_177_ Input SDR  \clock
	1 \Pkey_178_ Input SDR  \clock
	1 \Pkey_179_ Input SDR  \clock
	1 \Pkey_17_ Input SDR  \clock
	1 \Pkey_180_ Input SDR  \clock
	1 \Pkey_181_ Input SDR  \clock
	1 \Pkey_182_ Input SDR  \clock
	1 \Pkey_184_ Input SDR  \clock
	1 \Pkey_185_ Input SDR  \clock
	1 \Pkey_186_ Input SDR  \clock
	1 \Pkey_187_ Input SDR  \clock
	1 \Pkey_188_ Input SDR  \clock
	1 \Pkey_189_ Input SDR  \clock
	1 \Pkey_18_ Input SDR  \clock
	1 \Pkey_190_ Input SDR  \clock
	1 \Pkey_192_ Input SDR  \clock
	1 \Pkey_193_ Input SDR  \clock
	1 \Pkey_194_ Input SDR  \clock
	1 \Pkey_195_ Input SDR  \clock
	1 \Pkey_196_ Input SDR  \clock
	1 \Pkey_197_ Input SDR  \clock
	1 \Pkey_198_ Input SDR  \clock
	1 \Pkey_19_ Input SDR  \clock
	1 \Pkey_1_ Input SDR  \clock
	1 \Pkey_200_ Input SDR  \clock
	1 \Pkey_201_ Input SDR  \clock
	1 \Pkey_202_ Input SDR  \clock
	1 \Pkey_203_ Input SDR  \clock
	1 \Pkey_204_ Input SDR  \clock
	1 \Pkey_205_ Input SDR  \clock
	1 \Pkey_206_ Input SDR  \clock
	1 \Pkey_208_ Input SDR  \clock
	1 \Pkey_209_ Input SDR  \clock
	1 \Pkey_20_ Input SDR  \clock
	1 \Pkey_210_ Input SDR  \clock
	1 \Pkey_211_ Input SDR  \clock
	1 \Pkey_212_ Input SDR  \clock
	1 \Pkey_213_ Input SDR  \clock
	1 \Pkey_214_ Input SDR  \clock
	1 \Pkey_216_ Input SDR  \clock
	1 \Pkey_217_ Input SDR  \clock
	1 \Pkey_218_ Input SDR  \clock
	1 \Pkey_219_ Input SDR  \clock
	1 \Pkey_21_ Input SDR  \clock
	1 \Pkey_220_ Input SDR  \clock
	1 \Pkey_221_ Input SDR  \clock
	1 \Pkey_222_ Input SDR  \clock
	1 \Pkey_224_ Input SDR  \clock
	1 \Pkey_225_ Input SDR  \clock
	1 \Pkey_226_ Input SDR  \clock
	1 \Pkey_227_ Input SDR  \clock
	1 \Pkey_228_ Input SDR  \clock
	1 \Pkey_229_ Input SDR  \clock
	1 \Pkey_22_ Input SDR  \clock
	1 \Pkey_230_ Input SDR  \clock
	1 \Pkey_232_ Input SDR  \clock
	1 \Pkey_233_ Input SDR  \clock
	1 \Pkey_234_ Input SDR  \clock
	1 \Pkey_235_ Input SDR  \clock
	1 \Pkey_237_ Input SDR  \clock
	1 \Pkey_238_ Input SDR  \clock
	1 \Pkey_240_ Input SDR  \clock
	1 \Pkey_241_ Input SDR  \clock
	1 \Pkey_242_ Input SDR  \clock
	1 \Pkey_243_ Input SDR  \clock
	1 \Pkey_244_ Input SDR  \clock
	1 \Pkey_245_ Input SDR  \clock
	1 \Pkey_246_ Input SDR  \clock
	1 \Pkey_248_ Input SDR  \clock
	1 \Pkey_249_ Input SDR  \clock
	1 \Pkey_24_ Input SDR  \clock
	1 \Pkey_250_ Input SDR  \clock
	1 \Pkey_251_ Input SDR  \clock
	1 \Pkey_252_ Input SDR  \clock
	1 \Pkey_253_ Input SDR  \clock
	1 \Pkey_254_ Input SDR  \clock
	1 \Pkey_25_ Input SDR  \clock
	1 \Pkey_26_ Input SDR  \clock
	1 \Pkey_27_ Input SDR  \clock
	1 \Pkey_28_ Input SDR  \clock
	1 \Pkey_29_ Input SDR  \clock
	1 \Pkey_2_ Input SDR  \clock
	1 \Pkey_30_ Input SDR  \clock
	1 \Pkey_32_ Input SDR  \clock
	1 \Pkey_33_ Input SDR  \clock
	1 \Pkey_34_ Input SDR  \clock
	1 \Pkey_35_ Input SDR  \clock
	1 \Pkey_36_ Input SDR  \clock
	1 \Pkey_37_ Input SDR  \clock
	1 \Pkey_38_ Input SDR  \clock
	1 \Pkey_3_ Input SDR  \clock
	1 \Pkey_40_ Input SDR  \clock
	1 \Pkey_41_ Input SDR  \clock
	1 \Pkey_42_ Input SDR  \clock
	1 \Pkey_43_ Input SDR  \clock
	1 \Pkey_44_ Input SDR  \clock
	1 \Pkey_45_ Input SDR  \clock
	1 \Pkey_46_ Input SDR  \clock
	1 \Pkey_48_ Input SDR  \clock
	1 \Pkey_49_ Input SDR  \clock
	1 \Pkey_4_ Input SDR  \clock
	1 \Pkey_50_ Input SDR  \clock
	1 \Pkey_51_ Input SDR  \clock
	1 \Pkey_52_ Input SDR  \clock
	1 \Pkey_53_ Input SDR  \clock
	1 \Pkey_54_ Input SDR  \clock
	1 \Pkey_56_ Input SDR  \clock
	1 \Pkey_57_ Input SDR  \clock
	1 \Pkey_58_ Input SDR  \clock
	1 \Pkey_59_ Input SDR  \clock
	1 \Pkey_5_ Input SDR  \clock
	1 \Pkey_60_ Input SDR  \clock
	1 \Pkey_61_ Input SDR  \clock
	1 \Pkey_62_ Input SDR  \clock
	1 \Pkey_64_ Input SDR  \clock
	1 \Pkey_65_ Input SDR  \clock
	1 \Pkey_66_ Input SDR  \clock
	1 \Pkey_67_ Input SDR  \clock
	1 \Pkey_68_ Input SDR  \clock
	1 \Pkey_69_ Input SDR  \clock
	1 \Pkey_6_ Input SDR  \clock
	1 \Pkey_70_ Input SDR  \clock
	1 \Pkey_72_ Input SDR  \clock
	1 \Pkey_73_ Input SDR  \clock
	1 \Pkey_74_ Input SDR  \clock
	1 \Pkey_75_ Input SDR  \clock
	1 \Pkey_76_ Input SDR  \clock
	1 \Pkey_77_ Input SDR  \clock
	1 \Pkey_78_ Input SDR  \clock
	1 \Pkey_80_ Input SDR  \clock
	1 \Pkey_81_ Input SDR  \clock
	1 \Pkey_82_ Input SDR  \clock
	1 \Pkey_83_ Input SDR  \clock
	1 \Pkey_84_ Input SDR  \clock
	1 \Pkey_85_ Input SDR  \clock
	1 \Pkey_86_ Input SDR  \clock
	1 \Pkey_88_ Input SDR  \clock
	1 \Pkey_89_ Input SDR  \clock
	1 \Pkey_8_ Input SDR  \clock
	1 \Pkey_90_ Input SDR  \clock
	1 \Pkey_91_ Input SDR  \clock
	1 \Pkey_92_ Input SDR  \clock
	1 \Pkey_93_ Input SDR  \clock
	1 \Pkey_94_ Input SDR  \clock
	1 \Pkey_96_ Input SDR  \clock
	1 \Pkey_97_ Input SDR  \clock
	1 \Pkey_98_ Input SDR  \clock
	1 \Pkey_99_ Input SDR  \clock
	1 \Pkey_9_ Input SDR  \clock
	1 \Pstart_0_ Input SDR  \clock
	1 \clock Input Clock  \clock

INFO: PWR: Created /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/bigkey/results_dir/bigkey/run_1/synth_1_1/impl_1_1_1/power_analysis/power.csv

Time taken by power data extraction tool = 1.337891s

End of script. Logfile hash: f3030d77b9, CPU: user 1.07s system 0.13s, MEM: 34.03 MB peak
Yosys 0.38 (git sha1 4964457dc, gcc 11.2.1 -fPIC -Os)
Time spent: 63% 19x read_verilog (0 sec), 35% 1x pow_extract (0 sec), ...
