$date
	Mon Sep 25 12:10:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module main $end
$scope module testing $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # y $end
$var reg 1 $ t $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1#
1$
1"
#20
0#
0$
0"
1!
#30
1#
1$
1"
#40
