
LastMinuteBrakelight.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000219c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  0800225c  0800225c  0001225c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800228c  0800228c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  0800228c  0800228c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800228c  0800228c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800228c  0800228c  0001228c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002290  08002290  00012290  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002294  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a0  2000000c  080022a0  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000ac  080022a0  000200ac  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004cab  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001407  00000000  00000000  00024cdf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000004e8  00000000  00000000  000260e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000430  00000000  00000000  000265d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017c4d  00000000  00000000  00026a00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006865  00000000  00000000  0003e64d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000869e0  00000000  00000000  00044eb2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000cb892  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000f60  00000000  00000000  000cb8e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002244 	.word	0x08002244

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08002244 	.word	0x08002244

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8000224:	4b2d      	ldr	r3, [pc, #180]	; (80002dc <MX_CAN_Init+0xbc>)
 8000226:	4a2e      	ldr	r2, [pc, #184]	; (80002e0 <MX_CAN_Init+0xc0>)
 8000228:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 3;
 800022a:	4b2c      	ldr	r3, [pc, #176]	; (80002dc <MX_CAN_Init+0xbc>)
 800022c:	2203      	movs	r2, #3
 800022e:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000230:	4b2a      	ldr	r3, [pc, #168]	; (80002dc <MX_CAN_Init+0xbc>)
 8000232:	2200      	movs	r2, #0
 8000234:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_2TQ;
 8000236:	4b29      	ldr	r3, [pc, #164]	; (80002dc <MX_CAN_Init+0xbc>)
 8000238:	2280      	movs	r2, #128	; 0x80
 800023a:	0452      	lsls	r2, r2, #17
 800023c:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_10TQ;
 800023e:	4b27      	ldr	r3, [pc, #156]	; (80002dc <MX_CAN_Init+0xbc>)
 8000240:	2290      	movs	r2, #144	; 0x90
 8000242:	0312      	lsls	r2, r2, #12
 8000244:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_5TQ;
 8000246:	4b25      	ldr	r3, [pc, #148]	; (80002dc <MX_CAN_Init+0xbc>)
 8000248:	2280      	movs	r2, #128	; 0x80
 800024a:	03d2      	lsls	r2, r2, #15
 800024c:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800024e:	4b23      	ldr	r3, [pc, #140]	; (80002dc <MX_CAN_Init+0xbc>)
 8000250:	2200      	movs	r2, #0
 8000252:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 8000254:	4b21      	ldr	r3, [pc, #132]	; (80002dc <MX_CAN_Init+0xbc>)
 8000256:	2201      	movs	r2, #1
 8000258:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = ENABLE;
 800025a:	4b20      	ldr	r3, [pc, #128]	; (80002dc <MX_CAN_Init+0xbc>)
 800025c:	2201      	movs	r2, #1
 800025e:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000260:	4b1e      	ldr	r3, [pc, #120]	; (80002dc <MX_CAN_Init+0xbc>)
 8000262:	2200      	movs	r2, #0
 8000264:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000266:	4b1d      	ldr	r3, [pc, #116]	; (80002dc <MX_CAN_Init+0xbc>)
 8000268:	2200      	movs	r2, #0
 800026a:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800026c:	4b1b      	ldr	r3, [pc, #108]	; (80002dc <MX_CAN_Init+0xbc>)
 800026e:	2200      	movs	r2, #0
 8000270:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000272:	4b1a      	ldr	r3, [pc, #104]	; (80002dc <MX_CAN_Init+0xbc>)
 8000274:	0018      	movs	r0, r3
 8000276:	f000 fae3 	bl	8000840 <HAL_CAN_Init>
 800027a:	1e03      	subs	r3, r0, #0
 800027c:	d001      	beq.n	8000282 <MX_CAN_Init+0x62>
  {
    Error_Handler();
 800027e:	f000 f9c1 	bl	8000604 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  CAN_FilterInitStructure.FilterBank = 0;
 8000282:	4b18      	ldr	r3, [pc, #96]	; (80002e4 <MX_CAN_Init+0xc4>)
 8000284:	2200      	movs	r2, #0
 8000286:	615a      	str	r2, [r3, #20]
  CAN_FilterInitStructure.FilterMode = CAN_FILTERMODE_IDMASK;
 8000288:	4b16      	ldr	r3, [pc, #88]	; (80002e4 <MX_CAN_Init+0xc4>)
 800028a:	2200      	movs	r2, #0
 800028c:	619a      	str	r2, [r3, #24]
  CAN_FilterInitStructure.FilterScale = CAN_FILTERSCALE_32BIT;
 800028e:	4b15      	ldr	r3, [pc, #84]	; (80002e4 <MX_CAN_Init+0xc4>)
 8000290:	2201      	movs	r2, #1
 8000292:	61da      	str	r2, [r3, #28]
  CAN_FilterInitStructure.FilterIdHigh= 0x000;
 8000294:	4b13      	ldr	r3, [pc, #76]	; (80002e4 <MX_CAN_Init+0xc4>)
 8000296:	2200      	movs	r2, #0
 8000298:	601a      	str	r2, [r3, #0]
  CAN_FilterInitStructure.FilterIdLow=0x000;
 800029a:	4b12      	ldr	r3, [pc, #72]	; (80002e4 <MX_CAN_Init+0xc4>)
 800029c:	2200      	movs	r2, #0
 800029e:	605a      	str	r2, [r3, #4]
  CAN_FilterInitStructure.FilterMaskIdHigh= 0x000;
 80002a0:	4b10      	ldr	r3, [pc, #64]	; (80002e4 <MX_CAN_Init+0xc4>)
 80002a2:	2200      	movs	r2, #0
 80002a4:	609a      	str	r2, [r3, #8]
  CAN_FilterInitStructure.FilterMaskIdLow=0x0000;
 80002a6:	4b0f      	ldr	r3, [pc, #60]	; (80002e4 <MX_CAN_Init+0xc4>)
 80002a8:	2200      	movs	r2, #0
 80002aa:	60da      	str	r2, [r3, #12]
  CAN_FilterInitStructure.FilterFIFOAssignment = 0;
 80002ac:	4b0d      	ldr	r3, [pc, #52]	; (80002e4 <MX_CAN_Init+0xc4>)
 80002ae:	2200      	movs	r2, #0
 80002b0:	611a      	str	r2, [r3, #16]
  CAN_FilterInitStructure.FilterActivation = ENABLE;
 80002b2:	4b0c      	ldr	r3, [pc, #48]	; (80002e4 <MX_CAN_Init+0xc4>)
 80002b4:	2201      	movs	r2, #1
 80002b6:	621a      	str	r2, [r3, #32]
  HAL_CAN_ConfigFilter(&hcan, &CAN_FilterInitStructure);
 80002b8:	4a0a      	ldr	r2, [pc, #40]	; (80002e4 <MX_CAN_Init+0xc4>)
 80002ba:	4b08      	ldr	r3, [pc, #32]	; (80002dc <MX_CAN_Init+0xbc>)
 80002bc:	0011      	movs	r1, r2
 80002be:	0018      	movs	r0, r3
 80002c0:	f000 fbbc 	bl	8000a3c <HAL_CAN_ConfigFilter>
  HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_RX_FIFO1_MSG_PENDING);
 80002c4:	4b05      	ldr	r3, [pc, #20]	; (80002dc <MX_CAN_Init+0xbc>)
 80002c6:	2112      	movs	r1, #18
 80002c8:	0018      	movs	r0, r3
 80002ca:	f000 fe1a 	bl	8000f02 <HAL_CAN_ActivateNotification>
  msg_available = 0;
 80002ce:	4b06      	ldr	r3, [pc, #24]	; (80002e8 <MX_CAN_Init+0xc8>)
 80002d0:	2200      	movs	r2, #0
 80002d2:	701a      	strb	r2, [r3, #0]
  /* USER CODE END CAN_Init 2 */

}
 80002d4:	46c0      	nop			; (mov r8, r8)
 80002d6:	46bd      	mov	sp, r7
 80002d8:	bd80      	pop	{r7, pc}
 80002da:	46c0      	nop			; (mov r8, r8)
 80002dc:	20000078 	.word	0x20000078
 80002e0:	40006400 	.word	0x40006400
 80002e4:	20000028 	.word	0x20000028
 80002e8:	2000006c 	.word	0x2000006c

080002ec <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80002ec:	b590      	push	{r4, r7, lr}
 80002ee:	b08b      	sub	sp, #44	; 0x2c
 80002f0:	af00      	add	r7, sp, #0
 80002f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002f4:	2414      	movs	r4, #20
 80002f6:	193b      	adds	r3, r7, r4
 80002f8:	0018      	movs	r0, r3
 80002fa:	2314      	movs	r3, #20
 80002fc:	001a      	movs	r2, r3
 80002fe:	2100      	movs	r1, #0
 8000300:	f001 ff98 	bl	8002234 <memset>
  if(canHandle->Instance==CAN)
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	4a21      	ldr	r2, [pc, #132]	; (8000390 <HAL_CAN_MspInit+0xa4>)
 800030a:	4293      	cmp	r3, r2
 800030c:	d13b      	bne.n	8000386 <HAL_CAN_MspInit+0x9a>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* CAN clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800030e:	4b21      	ldr	r3, [pc, #132]	; (8000394 <HAL_CAN_MspInit+0xa8>)
 8000310:	69da      	ldr	r2, [r3, #28]
 8000312:	4b20      	ldr	r3, [pc, #128]	; (8000394 <HAL_CAN_MspInit+0xa8>)
 8000314:	2180      	movs	r1, #128	; 0x80
 8000316:	0489      	lsls	r1, r1, #18
 8000318:	430a      	orrs	r2, r1
 800031a:	61da      	str	r2, [r3, #28]
 800031c:	4b1d      	ldr	r3, [pc, #116]	; (8000394 <HAL_CAN_MspInit+0xa8>)
 800031e:	69da      	ldr	r2, [r3, #28]
 8000320:	2380      	movs	r3, #128	; 0x80
 8000322:	049b      	lsls	r3, r3, #18
 8000324:	4013      	ands	r3, r2
 8000326:	613b      	str	r3, [r7, #16]
 8000328:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800032a:	4b1a      	ldr	r3, [pc, #104]	; (8000394 <HAL_CAN_MspInit+0xa8>)
 800032c:	695a      	ldr	r2, [r3, #20]
 800032e:	4b19      	ldr	r3, [pc, #100]	; (8000394 <HAL_CAN_MspInit+0xa8>)
 8000330:	2180      	movs	r1, #128	; 0x80
 8000332:	0289      	lsls	r1, r1, #10
 8000334:	430a      	orrs	r2, r1
 8000336:	615a      	str	r2, [r3, #20]
 8000338:	4b16      	ldr	r3, [pc, #88]	; (8000394 <HAL_CAN_MspInit+0xa8>)
 800033a:	695a      	ldr	r2, [r3, #20]
 800033c:	2380      	movs	r3, #128	; 0x80
 800033e:	029b      	lsls	r3, r3, #10
 8000340:	4013      	ands	r3, r2
 8000342:	60fb      	str	r3, [r7, #12]
 8000344:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000346:	193b      	adds	r3, r7, r4
 8000348:	22c0      	movs	r2, #192	; 0xc0
 800034a:	0152      	lsls	r2, r2, #5
 800034c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800034e:	0021      	movs	r1, r4
 8000350:	187b      	adds	r3, r7, r1
 8000352:	2202      	movs	r2, #2
 8000354:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000356:	187b      	adds	r3, r7, r1
 8000358:	2200      	movs	r2, #0
 800035a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800035c:	187b      	adds	r3, r7, r1
 800035e:	2203      	movs	r2, #3
 8000360:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 8000362:	187b      	adds	r3, r7, r1
 8000364:	2204      	movs	r2, #4
 8000366:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000368:	187a      	adds	r2, r7, r1
 800036a:	2390      	movs	r3, #144	; 0x90
 800036c:	05db      	lsls	r3, r3, #23
 800036e:	0011      	movs	r1, r2
 8000370:	0018      	movs	r0, r3
 8000372:	f001 f8e3 	bl	800153c <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CEC_CAN_IRQn, 0, 0);
 8000376:	2200      	movs	r2, #0
 8000378:	2100      	movs	r1, #0
 800037a:	201e      	movs	r0, #30
 800037c:	f001 f8ac 	bl	80014d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CEC_CAN_IRQn);
 8000380:	201e      	movs	r0, #30
 8000382:	f001 f8be 	bl	8001502 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 8000386:	46c0      	nop			; (mov r8, r8)
 8000388:	46bd      	mov	sp, r7
 800038a:	b00b      	add	sp, #44	; 0x2c
 800038c:	bd90      	pop	{r4, r7, pc}
 800038e:	46c0      	nop			; (mov r8, r8)
 8000390:	40006400 	.word	0x40006400
 8000394:	40021000 	.word	0x40021000

08000398 <CAN_HandleRxMessages>:
}

/* USER CODE BEGIN 1 */

void CAN_HandleRxMessages(void)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	af00      	add	r7, sp, #0
  if (msg_available == 1)
 800039c:	4b0b      	ldr	r3, [pc, #44]	; (80003cc <CAN_HandleRxMessages+0x34>)
 800039e:	781b      	ldrb	r3, [r3, #0]
 80003a0:	2b01      	cmp	r3, #1
 80003a2:	d10e      	bne.n	80003c2 <CAN_HandleRxMessages+0x2a>
  {
    msg_available = 0;
 80003a4:	4b09      	ldr	r3, [pc, #36]	; (80003cc <CAN_HandleRxMessages+0x34>)
 80003a6:	2200      	movs	r2, #0
 80003a8:	701a      	strb	r2, [r3, #0]
    switch (RxMessage.StdId)
 80003aa:	4b09      	ldr	r3, [pc, #36]	; (80003d0 <CAN_HandleRxMessages+0x38>)
 80003ac:	681b      	ldr	r3, [r3, #0]
 80003ae:	2b25      	cmp	r3, #37	; 0x25
 80003b0:	d108      	bne.n	80003c4 <CAN_HandleRxMessages+0x2c>
    {
      case 0x025:
    	rx_timer = 0;
 80003b2:	4b08      	ldr	r3, [pc, #32]	; (80003d4 <CAN_HandleRxMessages+0x3c>)
 80003b4:	2200      	movs	r2, #0
 80003b6:	801a      	strh	r2, [r3, #0]
    	brake_pressure_front = RxData[0];
 80003b8:	4b07      	ldr	r3, [pc, #28]	; (80003d8 <CAN_HandleRxMessages+0x40>)
 80003ba:	781a      	ldrb	r2, [r3, #0]
 80003bc:	4b07      	ldr	r3, [pc, #28]	; (80003dc <CAN_HandleRxMessages+0x44>)
 80003be:	701a      	strb	r2, [r3, #0]
        break;
 80003c0:	e000      	b.n	80003c4 <CAN_HandleRxMessages+0x2c>
    }
  }
 80003c2:	46c0      	nop			; (mov r8, r8)
}
 80003c4:	46c0      	nop			; (mov r8, r8)
 80003c6:	46bd      	mov	sp, r7
 80003c8:	bd80      	pop	{r7, pc}
 80003ca:	46c0      	nop			; (mov r8, r8)
 80003cc:	2000006c 	.word	0x2000006c
 80003d0:	20000050 	.word	0x20000050
 80003d4:	200000a2 	.word	0x200000a2
 80003d8:	20000070 	.word	0x20000070
 80003dc:	200000a0 	.word	0x200000a0

080003e0 <HAL_CAN_RxFifo0MsgPendingCallback>:


void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80003e0:	b580      	push	{r7, lr}
 80003e2:	b082      	sub	sp, #8
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	6078      	str	r0, [r7, #4]
	msg_available = 1;
 80003e8:	4b07      	ldr	r3, [pc, #28]	; (8000408 <HAL_CAN_RxFifo0MsgPendingCallback+0x28>)
 80003ea:	2201      	movs	r2, #1
 80003ec:	701a      	strb	r2, [r3, #0]
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxMessage, RxData);
 80003ee:	4b07      	ldr	r3, [pc, #28]	; (800040c <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 80003f0:	4a07      	ldr	r2, [pc, #28]	; (8000410 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 80003f2:	6878      	ldr	r0, [r7, #4]
 80003f4:	2100      	movs	r1, #0
 80003f6:	f000 fc59 	bl	8000cac <HAL_CAN_GetRxMessage>
	CAN_HandleRxMessages();
 80003fa:	f7ff ffcd 	bl	8000398 <CAN_HandleRxMessages>
}
 80003fe:	46c0      	nop			; (mov r8, r8)
 8000400:	46bd      	mov	sp, r7
 8000402:	b002      	add	sp, #8
 8000404:	bd80      	pop	{r7, pc}
 8000406:	46c0      	nop			; (mov r8, r8)
 8000408:	2000006c 	.word	0x2000006c
 800040c:	20000070 	.word	0x20000070
 8000410:	20000050 	.word	0x20000050

08000414 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	b086      	sub	sp, #24
 8000418:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800041a:	1d3b      	adds	r3, r7, #4
 800041c:	0018      	movs	r0, r3
 800041e:	2314      	movs	r3, #20
 8000420:	001a      	movs	r2, r3
 8000422:	2100      	movs	r1, #0
 8000424:	f001 ff06 	bl	8002234 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000428:	4b16      	ldr	r3, [pc, #88]	; (8000484 <MX_GPIO_Init+0x70>)
 800042a:	695a      	ldr	r2, [r3, #20]
 800042c:	4b15      	ldr	r3, [pc, #84]	; (8000484 <MX_GPIO_Init+0x70>)
 800042e:	2180      	movs	r1, #128	; 0x80
 8000430:	0289      	lsls	r1, r1, #10
 8000432:	430a      	orrs	r2, r1
 8000434:	615a      	str	r2, [r3, #20]
 8000436:	4b13      	ldr	r3, [pc, #76]	; (8000484 <MX_GPIO_Init+0x70>)
 8000438:	695a      	ldr	r2, [r3, #20]
 800043a:	2380      	movs	r3, #128	; 0x80
 800043c:	029b      	lsls	r3, r3, #10
 800043e:	4013      	ands	r3, r2
 8000440:	603b      	str	r3, [r7, #0]
 8000442:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8000444:	2380      	movs	r3, #128	; 0x80
 8000446:	0219      	lsls	r1, r3, #8
 8000448:	2390      	movs	r3, #144	; 0x90
 800044a:	05db      	lsls	r3, r3, #23
 800044c:	2200      	movs	r2, #0
 800044e:	0018      	movs	r0, r3
 8000450:	f001 f9dc 	bl	800180c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000454:	1d3b      	adds	r3, r7, #4
 8000456:	2280      	movs	r2, #128	; 0x80
 8000458:	0212      	lsls	r2, r2, #8
 800045a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800045c:	1d3b      	adds	r3, r7, #4
 800045e:	2201      	movs	r2, #1
 8000460:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000462:	1d3b      	adds	r3, r7, #4
 8000464:	2200      	movs	r2, #0
 8000466:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000468:	1d3b      	adds	r3, r7, #4
 800046a:	2200      	movs	r2, #0
 800046c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800046e:	1d3a      	adds	r2, r7, #4
 8000470:	2390      	movs	r3, #144	; 0x90
 8000472:	05db      	lsls	r3, r3, #23
 8000474:	0011      	movs	r1, r2
 8000476:	0018      	movs	r0, r3
 8000478:	f001 f860 	bl	800153c <HAL_GPIO_Init>

}
 800047c:	46c0      	nop			; (mov r8, r8)
 800047e:	46bd      	mov	sp, r7
 8000480:	b006      	add	sp, #24
 8000482:	bd80      	pop	{r7, pc}
 8000484:	40021000 	.word	0x40021000

08000488 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	b082      	sub	sp, #8
 800048c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800048e:	f000 f94f 	bl	8000730 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000492:	f000 f87b 	bl	800058c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000496:	f7ff ffbd 	bl	8000414 <MX_GPIO_Init>
  MX_CAN_Init();
 800049a:	f7ff fec1 	bl	8000220 <MX_CAN_Init>
  /* USER CODE BEGIN 2 */

  if (HAL_CAN_Start(&hcan) != HAL_OK)
 800049e:	4b37      	ldr	r3, [pc, #220]	; (800057c <main+0xf4>)
 80004a0:	0018      	movs	r0, r3
 80004a2:	f000 fbbd 	bl	8000c20 <HAL_CAN_Start>
 80004a6:	1e03      	subs	r3, r0, #0
 80004a8:	d001      	beq.n	80004ae <main+0x26>
  {
    Error_Handler();
 80004aa:	f000 f8ab 	bl	8000604 <Error_Handler>
  }
  HAL_Delay(1000);
 80004ae:	23fa      	movs	r3, #250	; 0xfa
 80004b0:	009b      	lsls	r3, r3, #2
 80004b2:	0018      	movs	r0, r3
 80004b4:	f000 f9a0 	bl	80007f8 <HAL_Delay>
  for (int i=0; i<3; i++){
 80004b8:	2300      	movs	r3, #0
 80004ba:	607b      	str	r3, [r7, #4]
 80004bc:	e030      	b.n	8000520 <main+0x98>
	  HAL_GPIO_WritePin(BRAKELIGHT_LED, GPIO_PIN_SET);
 80004be:	2380      	movs	r3, #128	; 0x80
 80004c0:	0219      	lsls	r1, r3, #8
 80004c2:	2390      	movs	r3, #144	; 0x90
 80004c4:	05db      	lsls	r3, r3, #23
 80004c6:	2201      	movs	r2, #1
 80004c8:	0018      	movs	r0, r3
 80004ca:	f001 f99f 	bl	800180c <HAL_GPIO_WritePin>
	  HAL_Delay(60);
 80004ce:	203c      	movs	r0, #60	; 0x3c
 80004d0:	f000 f992 	bl	80007f8 <HAL_Delay>
	  HAL_GPIO_WritePin(BRAKELIGHT_LED, GPIO_PIN_RESET);
 80004d4:	2380      	movs	r3, #128	; 0x80
 80004d6:	0219      	lsls	r1, r3, #8
 80004d8:	2390      	movs	r3, #144	; 0x90
 80004da:	05db      	lsls	r3, r3, #23
 80004dc:	2200      	movs	r2, #0
 80004de:	0018      	movs	r0, r3
 80004e0:	f001 f994 	bl	800180c <HAL_GPIO_WritePin>
	  HAL_Delay(100);
 80004e4:	2064      	movs	r0, #100	; 0x64
 80004e6:	f000 f987 	bl	80007f8 <HAL_Delay>
	  HAL_GPIO_WritePin(BRAKELIGHT_LED, GPIO_PIN_SET);
 80004ea:	2380      	movs	r3, #128	; 0x80
 80004ec:	0219      	lsls	r1, r3, #8
 80004ee:	2390      	movs	r3, #144	; 0x90
 80004f0:	05db      	lsls	r3, r3, #23
 80004f2:	2201      	movs	r2, #1
 80004f4:	0018      	movs	r0, r3
 80004f6:	f001 f989 	bl	800180c <HAL_GPIO_WritePin>
	  HAL_Delay(60);
 80004fa:	203c      	movs	r0, #60	; 0x3c
 80004fc:	f000 f97c 	bl	80007f8 <HAL_Delay>
	  HAL_GPIO_WritePin(BRAKELIGHT_LED, GPIO_PIN_RESET);
 8000500:	2380      	movs	r3, #128	; 0x80
 8000502:	0219      	lsls	r1, r3, #8
 8000504:	2390      	movs	r3, #144	; 0x90
 8000506:	05db      	lsls	r3, r3, #23
 8000508:	2200      	movs	r2, #0
 800050a:	0018      	movs	r0, r3
 800050c:	f001 f97e 	bl	800180c <HAL_GPIO_WritePin>
	  HAL_Delay(400);
 8000510:	23c8      	movs	r3, #200	; 0xc8
 8000512:	005b      	lsls	r3, r3, #1
 8000514:	0018      	movs	r0, r3
 8000516:	f000 f96f 	bl	80007f8 <HAL_Delay>
  for (int i=0; i<3; i++){
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	3301      	adds	r3, #1
 800051e:	607b      	str	r3, [r7, #4]
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	2b02      	cmp	r3, #2
 8000524:	ddcb      	ble.n	80004be <main+0x36>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_Delay(1);
 8000526:	2001      	movs	r0, #1
 8000528:	f000 f966 	bl	80007f8 <HAL_Delay>

	  if (brake_pressure_front > BP_THRESHOLD) {
 800052c:	4b14      	ldr	r3, [pc, #80]	; (8000580 <main+0xf8>)
 800052e:	781b      	ldrb	r3, [r3, #0]
 8000530:	2b02      	cmp	r3, #2
 8000532:	d902      	bls.n	800053a <main+0xb2>
		  bl_state = 1;
 8000534:	4b13      	ldr	r3, [pc, #76]	; (8000584 <main+0xfc>)
 8000536:	2201      	movs	r2, #1
 8000538:	701a      	strb	r2, [r3, #0]
	  }
	  if (brake_pressure_front < BP_THRESHOLD / 2){
 800053a:	4b11      	ldr	r3, [pc, #68]	; (8000580 <main+0xf8>)
 800053c:	781b      	ldrb	r3, [r3, #0]
 800053e:	2b00      	cmp	r3, #0
 8000540:	d102      	bne.n	8000548 <main+0xc0>
		  bl_state = 0;
 8000542:	4b10      	ldr	r3, [pc, #64]	; (8000584 <main+0xfc>)
 8000544:	2200      	movs	r2, #0
 8000546:	701a      	strb	r2, [r3, #0]
	  }

	  HAL_GPIO_WritePin(BRAKELIGHT_LED, bl_state);
 8000548:	4b0e      	ldr	r3, [pc, #56]	; (8000584 <main+0xfc>)
 800054a:	781a      	ldrb	r2, [r3, #0]
 800054c:	2380      	movs	r3, #128	; 0x80
 800054e:	0219      	lsls	r1, r3, #8
 8000550:	2390      	movs	r3, #144	; 0x90
 8000552:	05db      	lsls	r3, r3, #23
 8000554:	0018      	movs	r0, r3
 8000556:	f001 f959 	bl	800180c <HAL_GPIO_WritePin>

	  if (rx_timer > 1000) {
 800055a:	4b0b      	ldr	r3, [pc, #44]	; (8000588 <main+0x100>)
 800055c:	881a      	ldrh	r2, [r3, #0]
 800055e:	23fa      	movs	r3, #250	; 0xfa
 8000560:	009b      	lsls	r3, r3, #2
 8000562:	429a      	cmp	r2, r3
 8000564:	d902      	bls.n	800056c <main+0xe4>
		  brake_pressure_front = 0;
 8000566:	4b06      	ldr	r3, [pc, #24]	; (8000580 <main+0xf8>)
 8000568:	2200      	movs	r2, #0
 800056a:	701a      	strb	r2, [r3, #0]
	  }
	  rx_timer++;
 800056c:	4b06      	ldr	r3, [pc, #24]	; (8000588 <main+0x100>)
 800056e:	881b      	ldrh	r3, [r3, #0]
 8000570:	3301      	adds	r3, #1
 8000572:	b29a      	uxth	r2, r3
 8000574:	4b04      	ldr	r3, [pc, #16]	; (8000588 <main+0x100>)
 8000576:	801a      	strh	r2, [r3, #0]
	  HAL_Delay(1);
 8000578:	e7d5      	b.n	8000526 <main+0x9e>
 800057a:	46c0      	nop			; (mov r8, r8)
 800057c:	20000078 	.word	0x20000078
 8000580:	200000a0 	.word	0x200000a0
 8000584:	200000a4 	.word	0x200000a4
 8000588:	200000a2 	.word	0x200000a2

0800058c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800058c:	b590      	push	{r4, r7, lr}
 800058e:	b093      	sub	sp, #76	; 0x4c
 8000590:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000592:	2414      	movs	r4, #20
 8000594:	193b      	adds	r3, r7, r4
 8000596:	0018      	movs	r0, r3
 8000598:	2334      	movs	r3, #52	; 0x34
 800059a:	001a      	movs	r2, r3
 800059c:	2100      	movs	r1, #0
 800059e:	f001 fe49 	bl	8002234 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005a2:	1d3b      	adds	r3, r7, #4
 80005a4:	0018      	movs	r0, r3
 80005a6:	2310      	movs	r3, #16
 80005a8:	001a      	movs	r2, r3
 80005aa:	2100      	movs	r1, #0
 80005ac:	f001 fe42 	bl	8002234 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 80005b0:	193b      	adds	r3, r7, r4
 80005b2:	2220      	movs	r2, #32
 80005b4:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80005b6:	193b      	adds	r3, r7, r4
 80005b8:	2201      	movs	r2, #1
 80005ba:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80005bc:	193b      	adds	r3, r7, r4
 80005be:	2200      	movs	r2, #0
 80005c0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005c2:	193b      	adds	r3, r7, r4
 80005c4:	0018      	movs	r0, r3
 80005c6:	f001 f93f 	bl	8001848 <HAL_RCC_OscConfig>
 80005ca:	1e03      	subs	r3, r0, #0
 80005cc:	d001      	beq.n	80005d2 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80005ce:	f000 f819 	bl	8000604 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005d2:	1d3b      	adds	r3, r7, #4
 80005d4:	2207      	movs	r2, #7
 80005d6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 80005d8:	1d3b      	adds	r3, r7, #4
 80005da:	2203      	movs	r2, #3
 80005dc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005de:	1d3b      	adds	r3, r7, #4
 80005e0:	2200      	movs	r2, #0
 80005e2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005e4:	1d3b      	adds	r3, r7, #4
 80005e6:	2200      	movs	r2, #0
 80005e8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80005ea:	1d3b      	adds	r3, r7, #4
 80005ec:	2101      	movs	r1, #1
 80005ee:	0018      	movs	r0, r3
 80005f0:	f001 fcb0 	bl	8001f54 <HAL_RCC_ClockConfig>
 80005f4:	1e03      	subs	r3, r0, #0
 80005f6:	d001      	beq.n	80005fc <SystemClock_Config+0x70>
  {
    Error_Handler();
 80005f8:	f000 f804 	bl	8000604 <Error_Handler>
  }
}
 80005fc:	46c0      	nop			; (mov r8, r8)
 80005fe:	46bd      	mov	sp, r7
 8000600:	b013      	add	sp, #76	; 0x4c
 8000602:	bd90      	pop	{r4, r7, pc}

08000604 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000608:	b672      	cpsid	i
}
 800060a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800060c:	e7fe      	b.n	800060c <Error_Handler+0x8>
	...

08000610 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b082      	sub	sp, #8
 8000614:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000616:	4b0f      	ldr	r3, [pc, #60]	; (8000654 <HAL_MspInit+0x44>)
 8000618:	699a      	ldr	r2, [r3, #24]
 800061a:	4b0e      	ldr	r3, [pc, #56]	; (8000654 <HAL_MspInit+0x44>)
 800061c:	2101      	movs	r1, #1
 800061e:	430a      	orrs	r2, r1
 8000620:	619a      	str	r2, [r3, #24]
 8000622:	4b0c      	ldr	r3, [pc, #48]	; (8000654 <HAL_MspInit+0x44>)
 8000624:	699b      	ldr	r3, [r3, #24]
 8000626:	2201      	movs	r2, #1
 8000628:	4013      	ands	r3, r2
 800062a:	607b      	str	r3, [r7, #4]
 800062c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800062e:	4b09      	ldr	r3, [pc, #36]	; (8000654 <HAL_MspInit+0x44>)
 8000630:	69da      	ldr	r2, [r3, #28]
 8000632:	4b08      	ldr	r3, [pc, #32]	; (8000654 <HAL_MspInit+0x44>)
 8000634:	2180      	movs	r1, #128	; 0x80
 8000636:	0549      	lsls	r1, r1, #21
 8000638:	430a      	orrs	r2, r1
 800063a:	61da      	str	r2, [r3, #28]
 800063c:	4b05      	ldr	r3, [pc, #20]	; (8000654 <HAL_MspInit+0x44>)
 800063e:	69da      	ldr	r2, [r3, #28]
 8000640:	2380      	movs	r3, #128	; 0x80
 8000642:	055b      	lsls	r3, r3, #21
 8000644:	4013      	ands	r3, r2
 8000646:	603b      	str	r3, [r7, #0]
 8000648:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800064a:	46c0      	nop			; (mov r8, r8)
 800064c:	46bd      	mov	sp, r7
 800064e:	b002      	add	sp, #8
 8000650:	bd80      	pop	{r7, pc}
 8000652:	46c0      	nop			; (mov r8, r8)
 8000654:	40021000 	.word	0x40021000

08000658 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800065c:	e7fe      	b.n	800065c <NMI_Handler+0x4>

0800065e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800065e:	b580      	push	{r7, lr}
 8000660:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000662:	e7fe      	b.n	8000662 <HardFault_Handler+0x4>

08000664 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000668:	46c0      	nop			; (mov r8, r8)
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}

0800066e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800066e:	b580      	push	{r7, lr}
 8000670:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000672:	46c0      	nop			; (mov r8, r8)
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}

08000678 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800067c:	f000 f8a0 	bl	80007c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000680:	46c0      	nop			; (mov r8, r8)
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}
	...

08000688 <CEC_CAN_IRQHandler>:

/**
  * @brief This function handles HDMI-CEC and CAN global interrupts / HDMI-CEC wake-up interrupt through EXTI line 27.
  */
void CEC_CAN_IRQHandler(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CEC_CAN_IRQn 0 */

  /* USER CODE END CEC_CAN_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 800068c:	4b03      	ldr	r3, [pc, #12]	; (800069c <CEC_CAN_IRQHandler+0x14>)
 800068e:	0018      	movs	r0, r3
 8000690:	f000 fc61 	bl	8000f56 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CEC_CAN_IRQn 1 */

  /* USER CODE END CEC_CAN_IRQn 1 */
}
 8000694:	46c0      	nop			; (mov r8, r8)
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}
 800069a:	46c0      	nop			; (mov r8, r8)
 800069c:	20000078 	.word	0x20000078

080006a0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80006a4:	46c0      	nop			; (mov r8, r8)
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}
	...

080006ac <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80006ac:	4813      	ldr	r0, [pc, #76]	; (80006fc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80006ae:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 80006b0:	f7ff fff6 	bl	80006a0 <SystemInit>

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 80006b4:	4812      	ldr	r0, [pc, #72]	; (8000700 <LoopForever+0x6>)
    LDR R1, [R0]
 80006b6:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 80006b8:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 80006ba:	4a12      	ldr	r2, [pc, #72]	; (8000704 <LoopForever+0xa>)
    CMP R1, R2
 80006bc:	4291      	cmp	r1, r2
    BNE ApplicationStart
 80006be:	d105      	bne.n	80006cc <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 80006c0:	4811      	ldr	r0, [pc, #68]	; (8000708 <LoopForever+0xe>)
    LDR R1,=0x00000001
 80006c2:	4912      	ldr	r1, [pc, #72]	; (800070c <LoopForever+0x12>)
    STR R1, [R0]
 80006c4:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 80006c6:	4812      	ldr	r0, [pc, #72]	; (8000710 <LoopForever+0x16>)
    LDR R1,=0x00000000
 80006c8:	4912      	ldr	r1, [pc, #72]	; (8000714 <LoopForever+0x1a>)
    STR R1, [R0]
 80006ca:	6001      	str	r1, [r0, #0]

080006cc <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006cc:	4812      	ldr	r0, [pc, #72]	; (8000718 <LoopForever+0x1e>)
  ldr r1, =_edata
 80006ce:	4913      	ldr	r1, [pc, #76]	; (800071c <LoopForever+0x22>)
  ldr r2, =_sidata
 80006d0:	4a13      	ldr	r2, [pc, #76]	; (8000720 <LoopForever+0x26>)
  movs r3, #0
 80006d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006d4:	e002      	b.n	80006dc <LoopCopyDataInit>

080006d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006da:	3304      	adds	r3, #4

080006dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006e0:	d3f9      	bcc.n	80006d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006e2:	4a10      	ldr	r2, [pc, #64]	; (8000724 <LoopForever+0x2a>)
  ldr r4, =_ebss
 80006e4:	4c10      	ldr	r4, [pc, #64]	; (8000728 <LoopForever+0x2e>)
  movs r3, #0
 80006e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006e8:	e001      	b.n	80006ee <LoopFillZerobss>

080006ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006ec:	3204      	adds	r2, #4

080006ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006f0:	d3fb      	bcc.n	80006ea <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80006f2:	f001 fd7b 	bl	80021ec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80006f6:	f7ff fec7 	bl	8000488 <main>

080006fa <LoopForever>:

LoopForever:
    b LoopForever
 80006fa:	e7fe      	b.n	80006fa <LoopForever>
  ldr   r0, =_estack
 80006fc:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 8000700:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8000704:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 8000708:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 800070c:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8000710:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8000714:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8000718:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800071c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000720:	08002294 	.word	0x08002294
  ldr r2, =_sbss
 8000724:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000728:	200000ac 	.word	0x200000ac

0800072c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800072c:	e7fe      	b.n	800072c <ADC1_IRQHandler>
	...

08000730 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000734:	4b07      	ldr	r3, [pc, #28]	; (8000754 <HAL_Init+0x24>)
 8000736:	681a      	ldr	r2, [r3, #0]
 8000738:	4b06      	ldr	r3, [pc, #24]	; (8000754 <HAL_Init+0x24>)
 800073a:	2110      	movs	r1, #16
 800073c:	430a      	orrs	r2, r1
 800073e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000740:	2003      	movs	r0, #3
 8000742:	f000 f809 	bl	8000758 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000746:	f7ff ff63 	bl	8000610 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800074a:	2300      	movs	r3, #0
}
 800074c:	0018      	movs	r0, r3
 800074e:	46bd      	mov	sp, r7
 8000750:	bd80      	pop	{r7, pc}
 8000752:	46c0      	nop			; (mov r8, r8)
 8000754:	40022000 	.word	0x40022000

08000758 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000758:	b590      	push	{r4, r7, lr}
 800075a:	b083      	sub	sp, #12
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000760:	4b14      	ldr	r3, [pc, #80]	; (80007b4 <HAL_InitTick+0x5c>)
 8000762:	681c      	ldr	r4, [r3, #0]
 8000764:	4b14      	ldr	r3, [pc, #80]	; (80007b8 <HAL_InitTick+0x60>)
 8000766:	781b      	ldrb	r3, [r3, #0]
 8000768:	0019      	movs	r1, r3
 800076a:	23fa      	movs	r3, #250	; 0xfa
 800076c:	0098      	lsls	r0, r3, #2
 800076e:	f7ff fccb 	bl	8000108 <__udivsi3>
 8000772:	0003      	movs	r3, r0
 8000774:	0019      	movs	r1, r3
 8000776:	0020      	movs	r0, r4
 8000778:	f7ff fcc6 	bl	8000108 <__udivsi3>
 800077c:	0003      	movs	r3, r0
 800077e:	0018      	movs	r0, r3
 8000780:	f000 fecf 	bl	8001522 <HAL_SYSTICK_Config>
 8000784:	1e03      	subs	r3, r0, #0
 8000786:	d001      	beq.n	800078c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000788:	2301      	movs	r3, #1
 800078a:	e00f      	b.n	80007ac <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	2b03      	cmp	r3, #3
 8000790:	d80b      	bhi.n	80007aa <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000792:	6879      	ldr	r1, [r7, #4]
 8000794:	2301      	movs	r3, #1
 8000796:	425b      	negs	r3, r3
 8000798:	2200      	movs	r2, #0
 800079a:	0018      	movs	r0, r3
 800079c:	f000 fe9c 	bl	80014d8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007a0:	4b06      	ldr	r3, [pc, #24]	; (80007bc <HAL_InitTick+0x64>)
 80007a2:	687a      	ldr	r2, [r7, #4]
 80007a4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80007a6:	2300      	movs	r3, #0
 80007a8:	e000      	b.n	80007ac <HAL_InitTick+0x54>
    return HAL_ERROR;
 80007aa:	2301      	movs	r3, #1
}
 80007ac:	0018      	movs	r0, r3
 80007ae:	46bd      	mov	sp, r7
 80007b0:	b003      	add	sp, #12
 80007b2:	bd90      	pop	{r4, r7, pc}
 80007b4:	20000000 	.word	0x20000000
 80007b8:	20000008 	.word	0x20000008
 80007bc:	20000004 	.word	0x20000004

080007c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007c4:	4b05      	ldr	r3, [pc, #20]	; (80007dc <HAL_IncTick+0x1c>)
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	001a      	movs	r2, r3
 80007ca:	4b05      	ldr	r3, [pc, #20]	; (80007e0 <HAL_IncTick+0x20>)
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	18d2      	adds	r2, r2, r3
 80007d0:	4b03      	ldr	r3, [pc, #12]	; (80007e0 <HAL_IncTick+0x20>)
 80007d2:	601a      	str	r2, [r3, #0]
}
 80007d4:	46c0      	nop			; (mov r8, r8)
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	46c0      	nop			; (mov r8, r8)
 80007dc:	20000008 	.word	0x20000008
 80007e0:	200000a8 	.word	0x200000a8

080007e4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
  return uwTick;
 80007e8:	4b02      	ldr	r3, [pc, #8]	; (80007f4 <HAL_GetTick+0x10>)
 80007ea:	681b      	ldr	r3, [r3, #0]
}
 80007ec:	0018      	movs	r0, r3
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	46c0      	nop			; (mov r8, r8)
 80007f4:	200000a8 	.word	0x200000a8

080007f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b084      	sub	sp, #16
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000800:	f7ff fff0 	bl	80007e4 <HAL_GetTick>
 8000804:	0003      	movs	r3, r0
 8000806:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800080c:	68fb      	ldr	r3, [r7, #12]
 800080e:	3301      	adds	r3, #1
 8000810:	d005      	beq.n	800081e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000812:	4b0a      	ldr	r3, [pc, #40]	; (800083c <HAL_Delay+0x44>)
 8000814:	781b      	ldrb	r3, [r3, #0]
 8000816:	001a      	movs	r2, r3
 8000818:	68fb      	ldr	r3, [r7, #12]
 800081a:	189b      	adds	r3, r3, r2
 800081c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800081e:	46c0      	nop			; (mov r8, r8)
 8000820:	f7ff ffe0 	bl	80007e4 <HAL_GetTick>
 8000824:	0002      	movs	r2, r0
 8000826:	68bb      	ldr	r3, [r7, #8]
 8000828:	1ad3      	subs	r3, r2, r3
 800082a:	68fa      	ldr	r2, [r7, #12]
 800082c:	429a      	cmp	r2, r3
 800082e:	d8f7      	bhi.n	8000820 <HAL_Delay+0x28>
  {
  }
}
 8000830:	46c0      	nop			; (mov r8, r8)
 8000832:	46c0      	nop			; (mov r8, r8)
 8000834:	46bd      	mov	sp, r7
 8000836:	b004      	add	sp, #16
 8000838:	bd80      	pop	{r7, pc}
 800083a:	46c0      	nop			; (mov r8, r8)
 800083c:	20000008 	.word	0x20000008

08000840 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b084      	sub	sp, #16
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	2b00      	cmp	r3, #0
 800084c:	d101      	bne.n	8000852 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800084e:	2301      	movs	r3, #1
 8000850:	e0f0      	b.n	8000a34 <HAL_CAN_Init+0x1f4>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	2220      	movs	r2, #32
 8000856:	5c9b      	ldrb	r3, [r3, r2]
 8000858:	b2db      	uxtb	r3, r3
 800085a:	2b00      	cmp	r3, #0
 800085c:	d103      	bne.n	8000866 <HAL_CAN_Init+0x26>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	0018      	movs	r0, r3
 8000862:	f7ff fd43 	bl	80002ec <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	681a      	ldr	r2, [r3, #0]
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	2101      	movs	r1, #1
 8000872:	430a      	orrs	r2, r1
 8000874:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000876:	f7ff ffb5 	bl	80007e4 <HAL_GetTick>
 800087a:	0003      	movs	r3, r0
 800087c:	60fb      	str	r3, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800087e:	e013      	b.n	80008a8 <HAL_CAN_Init+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000880:	f7ff ffb0 	bl	80007e4 <HAL_GetTick>
 8000884:	0002      	movs	r2, r0
 8000886:	68fb      	ldr	r3, [r7, #12]
 8000888:	1ad3      	subs	r3, r2, r3
 800088a:	2b0a      	cmp	r3, #10
 800088c:	d90c      	bls.n	80008a8 <HAL_CAN_Init+0x68>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000892:	2280      	movs	r2, #128	; 0x80
 8000894:	0292      	lsls	r2, r2, #10
 8000896:	431a      	orrs	r2, r3
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	2220      	movs	r2, #32
 80008a0:	2105      	movs	r1, #5
 80008a2:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80008a4:	2301      	movs	r3, #1
 80008a6:	e0c5      	b.n	8000a34 <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	685b      	ldr	r3, [r3, #4]
 80008ae:	2201      	movs	r2, #1
 80008b0:	4013      	ands	r3, r2
 80008b2:	d0e5      	beq.n	8000880 <HAL_CAN_Init+0x40>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	681a      	ldr	r2, [r3, #0]
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	2102      	movs	r1, #2
 80008c0:	438a      	bics	r2, r1
 80008c2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80008c4:	f7ff ff8e 	bl	80007e4 <HAL_GetTick>
 80008c8:	0003      	movs	r3, r0
 80008ca:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80008cc:	e013      	b.n	80008f6 <HAL_CAN_Init+0xb6>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80008ce:	f7ff ff89 	bl	80007e4 <HAL_GetTick>
 80008d2:	0002      	movs	r2, r0
 80008d4:	68fb      	ldr	r3, [r7, #12]
 80008d6:	1ad3      	subs	r3, r2, r3
 80008d8:	2b0a      	cmp	r3, #10
 80008da:	d90c      	bls.n	80008f6 <HAL_CAN_Init+0xb6>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008e0:	2280      	movs	r2, #128	; 0x80
 80008e2:	0292      	lsls	r2, r2, #10
 80008e4:	431a      	orrs	r2, r3
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	2220      	movs	r2, #32
 80008ee:	2105      	movs	r1, #5
 80008f0:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80008f2:	2301      	movs	r3, #1
 80008f4:	e09e      	b.n	8000a34 <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	685b      	ldr	r3, [r3, #4]
 80008fc:	2202      	movs	r2, #2
 80008fe:	4013      	ands	r3, r2
 8000900:	d1e5      	bne.n	80008ce <HAL_CAN_Init+0x8e>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	7e1b      	ldrb	r3, [r3, #24]
 8000906:	2b01      	cmp	r3, #1
 8000908:	d108      	bne.n	800091c <HAL_CAN_Init+0xdc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	681a      	ldr	r2, [r3, #0]
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	2180      	movs	r1, #128	; 0x80
 8000916:	430a      	orrs	r2, r1
 8000918:	601a      	str	r2, [r3, #0]
 800091a:	e007      	b.n	800092c <HAL_CAN_Init+0xec>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	681a      	ldr	r2, [r3, #0]
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	2180      	movs	r1, #128	; 0x80
 8000928:	438a      	bics	r2, r1
 800092a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	7e5b      	ldrb	r3, [r3, #25]
 8000930:	2b01      	cmp	r3, #1
 8000932:	d108      	bne.n	8000946 <HAL_CAN_Init+0x106>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	681a      	ldr	r2, [r3, #0]
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	2140      	movs	r1, #64	; 0x40
 8000940:	430a      	orrs	r2, r1
 8000942:	601a      	str	r2, [r3, #0]
 8000944:	e007      	b.n	8000956 <HAL_CAN_Init+0x116>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	681a      	ldr	r2, [r3, #0]
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	2140      	movs	r1, #64	; 0x40
 8000952:	438a      	bics	r2, r1
 8000954:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	7e9b      	ldrb	r3, [r3, #26]
 800095a:	2b01      	cmp	r3, #1
 800095c:	d108      	bne.n	8000970 <HAL_CAN_Init+0x130>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	681a      	ldr	r2, [r3, #0]
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	2120      	movs	r1, #32
 800096a:	430a      	orrs	r2, r1
 800096c:	601a      	str	r2, [r3, #0]
 800096e:	e007      	b.n	8000980 <HAL_CAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	681a      	ldr	r2, [r3, #0]
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	2120      	movs	r1, #32
 800097c:	438a      	bics	r2, r1
 800097e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	7edb      	ldrb	r3, [r3, #27]
 8000984:	2b01      	cmp	r3, #1
 8000986:	d108      	bne.n	800099a <HAL_CAN_Init+0x15a>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	681a      	ldr	r2, [r3, #0]
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	2110      	movs	r1, #16
 8000994:	438a      	bics	r2, r1
 8000996:	601a      	str	r2, [r3, #0]
 8000998:	e007      	b.n	80009aa <HAL_CAN_Init+0x16a>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	681a      	ldr	r2, [r3, #0]
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	2110      	movs	r1, #16
 80009a6:	430a      	orrs	r2, r1
 80009a8:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	7f1b      	ldrb	r3, [r3, #28]
 80009ae:	2b01      	cmp	r3, #1
 80009b0:	d108      	bne.n	80009c4 <HAL_CAN_Init+0x184>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	681a      	ldr	r2, [r3, #0]
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	2108      	movs	r1, #8
 80009be:	430a      	orrs	r2, r1
 80009c0:	601a      	str	r2, [r3, #0]
 80009c2:	e007      	b.n	80009d4 <HAL_CAN_Init+0x194>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	681a      	ldr	r2, [r3, #0]
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	2108      	movs	r1, #8
 80009d0:	438a      	bics	r2, r1
 80009d2:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	7f5b      	ldrb	r3, [r3, #29]
 80009d8:	2b01      	cmp	r3, #1
 80009da:	d108      	bne.n	80009ee <HAL_CAN_Init+0x1ae>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	681a      	ldr	r2, [r3, #0]
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	2104      	movs	r1, #4
 80009e8:	430a      	orrs	r2, r1
 80009ea:	601a      	str	r2, [r3, #0]
 80009ec:	e007      	b.n	80009fe <HAL_CAN_Init+0x1be>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	681a      	ldr	r2, [r3, #0]
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	2104      	movs	r1, #4
 80009fa:	438a      	bics	r2, r1
 80009fc:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	689a      	ldr	r2, [r3, #8]
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	68db      	ldr	r3, [r3, #12]
 8000a06:	431a      	orrs	r2, r3
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	691b      	ldr	r3, [r3, #16]
 8000a0c:	431a      	orrs	r2, r3
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	695b      	ldr	r3, [r3, #20]
 8000a12:	431a      	orrs	r2, r3
 8000a14:	0011      	movs	r1, r2
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	685b      	ldr	r3, [r3, #4]
 8000a1a:	1e5a      	subs	r2, r3, #1
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	430a      	orrs	r2, r1
 8000a22:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	2200      	movs	r2, #0
 8000a28:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	2220      	movs	r2, #32
 8000a2e:	2101      	movs	r1, #1
 8000a30:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8000a32:	2300      	movs	r3, #0
}
 8000a34:	0018      	movs	r0, r3
 8000a36:	46bd      	mov	sp, r7
 8000a38:	b004      	add	sp, #16
 8000a3a:	bd80      	pop	{r7, pc}

08000a3c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b086      	sub	sp, #24
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
 8000a44:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000a4c:	2013      	movs	r0, #19
 8000a4e:	183b      	adds	r3, r7, r0
 8000a50:	687a      	ldr	r2, [r7, #4]
 8000a52:	2120      	movs	r1, #32
 8000a54:	5c52      	ldrb	r2, [r2, r1]
 8000a56:	701a      	strb	r2, [r3, #0]

  if ((state == HAL_CAN_STATE_READY) ||
 8000a58:	0002      	movs	r2, r0
 8000a5a:	18bb      	adds	r3, r7, r2
 8000a5c:	781b      	ldrb	r3, [r3, #0]
 8000a5e:	2b01      	cmp	r3, #1
 8000a60:	d004      	beq.n	8000a6c <HAL_CAN_ConfigFilter+0x30>
 8000a62:	18bb      	adds	r3, r7, r2
 8000a64:	781b      	ldrb	r3, [r3, #0]
 8000a66:	2b02      	cmp	r3, #2
 8000a68:	d000      	beq.n	8000a6c <HAL_CAN_ConfigFilter+0x30>
 8000a6a:	e0cd      	b.n	8000c08 <HAL_CAN_ConfigFilter+0x1cc>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000a6c:	697a      	ldr	r2, [r7, #20]
 8000a6e:	2380      	movs	r3, #128	; 0x80
 8000a70:	009b      	lsls	r3, r3, #2
 8000a72:	58d3      	ldr	r3, [r2, r3]
 8000a74:	2201      	movs	r2, #1
 8000a76:	431a      	orrs	r2, r3
 8000a78:	0011      	movs	r1, r2
 8000a7a:	697a      	ldr	r2, [r7, #20]
 8000a7c:	2380      	movs	r3, #128	; 0x80
 8000a7e:	009b      	lsls	r3, r3, #2
 8000a80:	50d1      	str	r1, [r2, r3]

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000a82:	683b      	ldr	r3, [r7, #0]
 8000a84:	695b      	ldr	r3, [r3, #20]
 8000a86:	221f      	movs	r2, #31
 8000a88:	4013      	ands	r3, r2
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	409a      	lsls	r2, r3
 8000a8e:	0013      	movs	r3, r2
 8000a90:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000a92:	697a      	ldr	r2, [r7, #20]
 8000a94:	2387      	movs	r3, #135	; 0x87
 8000a96:	009b      	lsls	r3, r3, #2
 8000a98:	58d3      	ldr	r3, [r2, r3]
 8000a9a:	68fa      	ldr	r2, [r7, #12]
 8000a9c:	43d2      	mvns	r2, r2
 8000a9e:	401a      	ands	r2, r3
 8000aa0:	0011      	movs	r1, r2
 8000aa2:	697a      	ldr	r2, [r7, #20]
 8000aa4:	2387      	movs	r3, #135	; 0x87
 8000aa6:	009b      	lsls	r3, r3, #2
 8000aa8:	50d1      	str	r1, [r2, r3]

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	69db      	ldr	r3, [r3, #28]
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d129      	bne.n	8000b06 <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000ab2:	697a      	ldr	r2, [r7, #20]
 8000ab4:	2383      	movs	r3, #131	; 0x83
 8000ab6:	009b      	lsls	r3, r3, #2
 8000ab8:	58d3      	ldr	r3, [r2, r3]
 8000aba:	68fa      	ldr	r2, [r7, #12]
 8000abc:	43d2      	mvns	r2, r2
 8000abe:	401a      	ands	r2, r3
 8000ac0:	0011      	movs	r1, r2
 8000ac2:	697a      	ldr	r2, [r7, #20]
 8000ac4:	2383      	movs	r3, #131	; 0x83
 8000ac6:	009b      	lsls	r3, r3, #2
 8000ac8:	50d1      	str	r1, [r2, r3]

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000aca:	683b      	ldr	r3, [r7, #0]
 8000acc:	68db      	ldr	r3, [r3, #12]
 8000ace:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000ad0:	683b      	ldr	r3, [r7, #0]
 8000ad2:	685b      	ldr	r3, [r3, #4]
 8000ad4:	041b      	lsls	r3, r3, #16
 8000ad6:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000ad8:	683b      	ldr	r3, [r7, #0]
 8000ada:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000adc:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000ade:	697b      	ldr	r3, [r7, #20]
 8000ae0:	3248      	adds	r2, #72	; 0x48
 8000ae2:	00d2      	lsls	r2, r2, #3
 8000ae4:	50d1      	str	r1, [r2, r3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	689b      	ldr	r3, [r3, #8]
 8000aea:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000aec:	683b      	ldr	r3, [r7, #0]
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	041b      	lsls	r3, r3, #16
 8000af2:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000af4:	683b      	ldr	r3, [r7, #0]
 8000af6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000af8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000afa:	6979      	ldr	r1, [r7, #20]
 8000afc:	3348      	adds	r3, #72	; 0x48
 8000afe:	00db      	lsls	r3, r3, #3
 8000b00:	18cb      	adds	r3, r1, r3
 8000b02:	3304      	adds	r3, #4
 8000b04:	601a      	str	r2, [r3, #0]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000b06:	683b      	ldr	r3, [r7, #0]
 8000b08:	69db      	ldr	r3, [r3, #28]
 8000b0a:	2b01      	cmp	r3, #1
 8000b0c:	d128      	bne.n	8000b60 <HAL_CAN_ConfigFilter+0x124>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000b0e:	697a      	ldr	r2, [r7, #20]
 8000b10:	2383      	movs	r3, #131	; 0x83
 8000b12:	009b      	lsls	r3, r3, #2
 8000b14:	58d2      	ldr	r2, [r2, r3]
 8000b16:	68fb      	ldr	r3, [r7, #12]
 8000b18:	431a      	orrs	r2, r3
 8000b1a:	0011      	movs	r1, r2
 8000b1c:	697a      	ldr	r2, [r7, #20]
 8000b1e:	2383      	movs	r3, #131	; 0x83
 8000b20:	009b      	lsls	r3, r3, #2
 8000b22:	50d1      	str	r1, [r2, r3]

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000b24:	683b      	ldr	r3, [r7, #0]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	685b      	ldr	r3, [r3, #4]
 8000b2e:	041b      	lsls	r3, r3, #16
 8000b30:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000b32:	683b      	ldr	r3, [r7, #0]
 8000b34:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000b36:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000b38:	697b      	ldr	r3, [r7, #20]
 8000b3a:	3248      	adds	r2, #72	; 0x48
 8000b3c:	00d2      	lsls	r2, r2, #3
 8000b3e:	50d1      	str	r1, [r2, r3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000b40:	683b      	ldr	r3, [r7, #0]
 8000b42:	689b      	ldr	r3, [r3, #8]
 8000b44:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000b46:	683b      	ldr	r3, [r7, #0]
 8000b48:	68db      	ldr	r3, [r3, #12]
 8000b4a:	041b      	lsls	r3, r3, #16
 8000b4c:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000b4e:	683b      	ldr	r3, [r7, #0]
 8000b50:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000b52:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000b54:	6979      	ldr	r1, [r7, #20]
 8000b56:	3348      	adds	r3, #72	; 0x48
 8000b58:	00db      	lsls	r3, r3, #3
 8000b5a:	18cb      	adds	r3, r1, r3
 8000b5c:	3304      	adds	r3, #4
 8000b5e:	601a      	str	r2, [r3, #0]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000b60:	683b      	ldr	r3, [r7, #0]
 8000b62:	699b      	ldr	r3, [r3, #24]
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d10c      	bne.n	8000b82 <HAL_CAN_ConfigFilter+0x146>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000b68:	697a      	ldr	r2, [r7, #20]
 8000b6a:	2381      	movs	r3, #129	; 0x81
 8000b6c:	009b      	lsls	r3, r3, #2
 8000b6e:	58d3      	ldr	r3, [r2, r3]
 8000b70:	68fa      	ldr	r2, [r7, #12]
 8000b72:	43d2      	mvns	r2, r2
 8000b74:	401a      	ands	r2, r3
 8000b76:	0011      	movs	r1, r2
 8000b78:	697a      	ldr	r2, [r7, #20]
 8000b7a:	2381      	movs	r3, #129	; 0x81
 8000b7c:	009b      	lsls	r3, r3, #2
 8000b7e:	50d1      	str	r1, [r2, r3]
 8000b80:	e00a      	b.n	8000b98 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000b82:	697a      	ldr	r2, [r7, #20]
 8000b84:	2381      	movs	r3, #129	; 0x81
 8000b86:	009b      	lsls	r3, r3, #2
 8000b88:	58d2      	ldr	r2, [r2, r3]
 8000b8a:	68fb      	ldr	r3, [r7, #12]
 8000b8c:	431a      	orrs	r2, r3
 8000b8e:	0011      	movs	r1, r2
 8000b90:	697a      	ldr	r2, [r7, #20]
 8000b92:	2381      	movs	r3, #129	; 0x81
 8000b94:	009b      	lsls	r3, r3, #2
 8000b96:	50d1      	str	r1, [r2, r3]
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000b98:	683b      	ldr	r3, [r7, #0]
 8000b9a:	691b      	ldr	r3, [r3, #16]
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d10c      	bne.n	8000bba <HAL_CAN_ConfigFilter+0x17e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000ba0:	697a      	ldr	r2, [r7, #20]
 8000ba2:	2385      	movs	r3, #133	; 0x85
 8000ba4:	009b      	lsls	r3, r3, #2
 8000ba6:	58d3      	ldr	r3, [r2, r3]
 8000ba8:	68fa      	ldr	r2, [r7, #12]
 8000baa:	43d2      	mvns	r2, r2
 8000bac:	401a      	ands	r2, r3
 8000bae:	0011      	movs	r1, r2
 8000bb0:	697a      	ldr	r2, [r7, #20]
 8000bb2:	2385      	movs	r3, #133	; 0x85
 8000bb4:	009b      	lsls	r3, r3, #2
 8000bb6:	50d1      	str	r1, [r2, r3]
 8000bb8:	e00a      	b.n	8000bd0 <HAL_CAN_ConfigFilter+0x194>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000bba:	697a      	ldr	r2, [r7, #20]
 8000bbc:	2385      	movs	r3, #133	; 0x85
 8000bbe:	009b      	lsls	r3, r3, #2
 8000bc0:	58d2      	ldr	r2, [r2, r3]
 8000bc2:	68fb      	ldr	r3, [r7, #12]
 8000bc4:	431a      	orrs	r2, r3
 8000bc6:	0011      	movs	r1, r2
 8000bc8:	697a      	ldr	r2, [r7, #20]
 8000bca:	2385      	movs	r3, #133	; 0x85
 8000bcc:	009b      	lsls	r3, r3, #2
 8000bce:	50d1      	str	r1, [r2, r3]
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000bd0:	683b      	ldr	r3, [r7, #0]
 8000bd2:	6a1b      	ldr	r3, [r3, #32]
 8000bd4:	2b01      	cmp	r3, #1
 8000bd6:	d10a      	bne.n	8000bee <HAL_CAN_ConfigFilter+0x1b2>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000bd8:	697a      	ldr	r2, [r7, #20]
 8000bda:	2387      	movs	r3, #135	; 0x87
 8000bdc:	009b      	lsls	r3, r3, #2
 8000bde:	58d2      	ldr	r2, [r2, r3]
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	431a      	orrs	r2, r3
 8000be4:	0011      	movs	r1, r2
 8000be6:	697a      	ldr	r2, [r7, #20]
 8000be8:	2387      	movs	r3, #135	; 0x87
 8000bea:	009b      	lsls	r3, r3, #2
 8000bec:	50d1      	str	r1, [r2, r3]
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000bee:	697a      	ldr	r2, [r7, #20]
 8000bf0:	2380      	movs	r3, #128	; 0x80
 8000bf2:	009b      	lsls	r3, r3, #2
 8000bf4:	58d3      	ldr	r3, [r2, r3]
 8000bf6:	2201      	movs	r2, #1
 8000bf8:	4393      	bics	r3, r2
 8000bfa:	0019      	movs	r1, r3
 8000bfc:	697a      	ldr	r2, [r7, #20]
 8000bfe:	2380      	movs	r3, #128	; 0x80
 8000c00:	009b      	lsls	r3, r3, #2
 8000c02:	50d1      	str	r1, [r2, r3]

    /* Return function status */
    return HAL_OK;
 8000c04:	2300      	movs	r3, #0
 8000c06:	e007      	b.n	8000c18 <HAL_CAN_ConfigFilter+0x1dc>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c0c:	2280      	movs	r2, #128	; 0x80
 8000c0e:	02d2      	lsls	r2, r2, #11
 8000c10:	431a      	orrs	r2, r3
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000c16:	2301      	movs	r3, #1
  }
}
 8000c18:	0018      	movs	r0, r3
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	b006      	add	sp, #24
 8000c1e:	bd80      	pop	{r7, pc}

08000c20 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b084      	sub	sp, #16
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	2220      	movs	r2, #32
 8000c2c:	5c9b      	ldrb	r3, [r3, r2]
 8000c2e:	b2db      	uxtb	r3, r3
 8000c30:	2b01      	cmp	r3, #1
 8000c32:	d12f      	bne.n	8000c94 <HAL_CAN_Start+0x74>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	2220      	movs	r2, #32
 8000c38:	2102      	movs	r1, #2
 8000c3a:	5499      	strb	r1, [r3, r2]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	681a      	ldr	r2, [r3, #0]
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	2101      	movs	r1, #1
 8000c48:	438a      	bics	r2, r1
 8000c4a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000c4c:	f7ff fdca 	bl	80007e4 <HAL_GetTick>
 8000c50:	0003      	movs	r3, r0
 8000c52:	60fb      	str	r3, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000c54:	e013      	b.n	8000c7e <HAL_CAN_Start+0x5e>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000c56:	f7ff fdc5 	bl	80007e4 <HAL_GetTick>
 8000c5a:	0002      	movs	r2, r0
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	1ad3      	subs	r3, r2, r3
 8000c60:	2b0a      	cmp	r3, #10
 8000c62:	d90c      	bls.n	8000c7e <HAL_CAN_Start+0x5e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c68:	2280      	movs	r2, #128	; 0x80
 8000c6a:	0292      	lsls	r2, r2, #10
 8000c6c:	431a      	orrs	r2, r3
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	2220      	movs	r2, #32
 8000c76:	2105      	movs	r1, #5
 8000c78:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8000c7a:	2301      	movs	r3, #1
 8000c7c:	e012      	b.n	8000ca4 <HAL_CAN_Start+0x84>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	685b      	ldr	r3, [r3, #4]
 8000c84:	2201      	movs	r2, #1
 8000c86:	4013      	ands	r3, r2
 8000c88:	d1e5      	bne.n	8000c56 <HAL_CAN_Start+0x36>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8000c90:	2300      	movs	r3, #0
 8000c92:	e007      	b.n	8000ca4 <HAL_CAN_Start+0x84>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c98:	2280      	movs	r2, #128	; 0x80
 8000c9a:	0312      	lsls	r2, r2, #12
 8000c9c:	431a      	orrs	r2, r3
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000ca2:	2301      	movs	r3, #1
  }
}
 8000ca4:	0018      	movs	r0, r3
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	b004      	add	sp, #16
 8000caa:	bd80      	pop	{r7, pc}

08000cac <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b086      	sub	sp, #24
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	60f8      	str	r0, [r7, #12]
 8000cb4:	60b9      	str	r1, [r7, #8]
 8000cb6:	607a      	str	r2, [r7, #4]
 8000cb8:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000cba:	2017      	movs	r0, #23
 8000cbc:	183b      	adds	r3, r7, r0
 8000cbe:	68fa      	ldr	r2, [r7, #12]
 8000cc0:	2120      	movs	r1, #32
 8000cc2:	5c52      	ldrb	r2, [r2, r1]
 8000cc4:	701a      	strb	r2, [r3, #0]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8000cc6:	0002      	movs	r2, r0
 8000cc8:	18bb      	adds	r3, r7, r2
 8000cca:	781b      	ldrb	r3, [r3, #0]
 8000ccc:	2b01      	cmp	r3, #1
 8000cce:	d004      	beq.n	8000cda <HAL_CAN_GetRxMessage+0x2e>
 8000cd0:	18bb      	adds	r3, r7, r2
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	2b02      	cmp	r3, #2
 8000cd6:	d000      	beq.n	8000cda <HAL_CAN_GetRxMessage+0x2e>
 8000cd8:	e107      	b.n	8000eea <HAL_CAN_GetRxMessage+0x23e>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000cda:	68bb      	ldr	r3, [r7, #8]
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d10e      	bne.n	8000cfe <HAL_CAN_GetRxMessage+0x52>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	68db      	ldr	r3, [r3, #12]
 8000ce6:	2203      	movs	r2, #3
 8000ce8:	4013      	ands	r3, r2
 8000cea:	d117      	bne.n	8000d1c <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cf0:	2280      	movs	r2, #128	; 0x80
 8000cf2:	0392      	lsls	r2, r2, #14
 8000cf4:	431a      	orrs	r2, r3
 8000cf6:	68fb      	ldr	r3, [r7, #12]
 8000cf8:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	e0fd      	b.n	8000efa <HAL_CAN_GetRxMessage+0x24e>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	691b      	ldr	r3, [r3, #16]
 8000d04:	2203      	movs	r2, #3
 8000d06:	4013      	ands	r3, r2
 8000d08:	d108      	bne.n	8000d1c <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d0e:	2280      	movs	r2, #128	; 0x80
 8000d10:	0392      	lsls	r2, r2, #14
 8000d12:	431a      	orrs	r2, r3
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8000d18:	2301      	movs	r3, #1
 8000d1a:	e0ee      	b.n	8000efa <HAL_CAN_GetRxMessage+0x24e>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	68ba      	ldr	r2, [r7, #8]
 8000d22:	321b      	adds	r2, #27
 8000d24:	0112      	lsls	r2, r2, #4
 8000d26:	58d3      	ldr	r3, [r2, r3]
 8000d28:	2204      	movs	r2, #4
 8000d2a:	401a      	ands	r2, r3
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	689b      	ldr	r3, [r3, #8]
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d10b      	bne.n	8000d50 <HAL_CAN_GetRxMessage+0xa4>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	68ba      	ldr	r2, [r7, #8]
 8000d3e:	321b      	adds	r2, #27
 8000d40:	0112      	lsls	r2, r2, #4
 8000d42:	58d3      	ldr	r3, [r2, r3]
 8000d44:	0d5b      	lsrs	r3, r3, #21
 8000d46:	055b      	lsls	r3, r3, #21
 8000d48:	0d5a      	lsrs	r2, r3, #21
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	601a      	str	r2, [r3, #0]
 8000d4e:	e00a      	b.n	8000d66 <HAL_CAN_GetRxMessage+0xba>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	68ba      	ldr	r2, [r7, #8]
 8000d56:	321b      	adds	r2, #27
 8000d58:	0112      	lsls	r2, r2, #4
 8000d5a:	58d3      	ldr	r3, [r2, r3]
 8000d5c:	08db      	lsrs	r3, r3, #3
 8000d5e:	00db      	lsls	r3, r3, #3
 8000d60:	08da      	lsrs	r2, r3, #3
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8000d66:	68fb      	ldr	r3, [r7, #12]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	68ba      	ldr	r2, [r7, #8]
 8000d6c:	321b      	adds	r2, #27
 8000d6e:	0112      	lsls	r2, r2, #4
 8000d70:	58d3      	ldr	r3, [r2, r3]
 8000d72:	2202      	movs	r2, #2
 8000d74:	401a      	ands	r2, r3
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8000d7a:	68fb      	ldr	r3, [r7, #12]
 8000d7c:	681a      	ldr	r2, [r3, #0]
 8000d7e:	68bb      	ldr	r3, [r7, #8]
 8000d80:	331b      	adds	r3, #27
 8000d82:	011b      	lsls	r3, r3, #4
 8000d84:	18d3      	adds	r3, r2, r3
 8000d86:	3304      	adds	r3, #4
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	2208      	movs	r2, #8
 8000d8c:	4013      	ands	r3, r2
 8000d8e:	d003      	beq.n	8000d98 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	2208      	movs	r2, #8
 8000d94:	611a      	str	r2, [r3, #16]
 8000d96:	e00b      	b.n	8000db0 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	681a      	ldr	r2, [r3, #0]
 8000d9c:	68bb      	ldr	r3, [r7, #8]
 8000d9e:	331b      	adds	r3, #27
 8000da0:	011b      	lsls	r3, r3, #4
 8000da2:	18d3      	adds	r3, r2, r3
 8000da4:	3304      	adds	r3, #4
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	220f      	movs	r2, #15
 8000daa:	401a      	ands	r2, r3
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	681a      	ldr	r2, [r3, #0]
 8000db4:	68bb      	ldr	r3, [r7, #8]
 8000db6:	331b      	adds	r3, #27
 8000db8:	011b      	lsls	r3, r3, #4
 8000dba:	18d3      	adds	r3, r2, r3
 8000dbc:	3304      	adds	r3, #4
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	0a1b      	lsrs	r3, r3, #8
 8000dc2:	22ff      	movs	r2, #255	; 0xff
 8000dc4:	401a      	ands	r2, r3
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	681a      	ldr	r2, [r3, #0]
 8000dce:	68bb      	ldr	r3, [r7, #8]
 8000dd0:	331b      	adds	r3, #27
 8000dd2:	011b      	lsls	r3, r3, #4
 8000dd4:	18d3      	adds	r3, r2, r3
 8000dd6:	3304      	adds	r3, #4
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	0c1b      	lsrs	r3, r3, #16
 8000ddc:	041b      	lsls	r3, r3, #16
 8000dde:	0c1a      	lsrs	r2, r3, #16
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	6819      	ldr	r1, [r3, #0]
 8000de8:	68ba      	ldr	r2, [r7, #8]
 8000dea:	23dc      	movs	r3, #220	; 0xdc
 8000dec:	005b      	lsls	r3, r3, #1
 8000dee:	0112      	lsls	r2, r2, #4
 8000df0:	188a      	adds	r2, r1, r2
 8000df2:	18d3      	adds	r3, r2, r3
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	b2da      	uxtb	r2, r3
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	6819      	ldr	r1, [r3, #0]
 8000e00:	68ba      	ldr	r2, [r7, #8]
 8000e02:	23dc      	movs	r3, #220	; 0xdc
 8000e04:	005b      	lsls	r3, r3, #1
 8000e06:	0112      	lsls	r2, r2, #4
 8000e08:	188a      	adds	r2, r1, r2
 8000e0a:	18d3      	adds	r3, r2, r3
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	0a1a      	lsrs	r2, r3, #8
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	3301      	adds	r3, #1
 8000e14:	b2d2      	uxtb	r2, r2
 8000e16:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	6819      	ldr	r1, [r3, #0]
 8000e1c:	68ba      	ldr	r2, [r7, #8]
 8000e1e:	23dc      	movs	r3, #220	; 0xdc
 8000e20:	005b      	lsls	r3, r3, #1
 8000e22:	0112      	lsls	r2, r2, #4
 8000e24:	188a      	adds	r2, r1, r2
 8000e26:	18d3      	adds	r3, r2, r3
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	0c1a      	lsrs	r2, r3, #16
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	3302      	adds	r3, #2
 8000e30:	b2d2      	uxtb	r2, r2
 8000e32:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	6819      	ldr	r1, [r3, #0]
 8000e38:	68ba      	ldr	r2, [r7, #8]
 8000e3a:	23dc      	movs	r3, #220	; 0xdc
 8000e3c:	005b      	lsls	r3, r3, #1
 8000e3e:	0112      	lsls	r2, r2, #4
 8000e40:	188a      	adds	r2, r1, r2
 8000e42:	18d3      	adds	r3, r2, r3
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	0e1a      	lsrs	r2, r3, #24
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	3303      	adds	r3, #3
 8000e4c:	b2d2      	uxtb	r2, r2
 8000e4e:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	6819      	ldr	r1, [r3, #0]
 8000e54:	68ba      	ldr	r2, [r7, #8]
 8000e56:	23de      	movs	r3, #222	; 0xde
 8000e58:	005b      	lsls	r3, r3, #1
 8000e5a:	0112      	lsls	r2, r2, #4
 8000e5c:	188a      	adds	r2, r1, r2
 8000e5e:	18d3      	adds	r3, r2, r3
 8000e60:	681a      	ldr	r2, [r3, #0]
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	3304      	adds	r3, #4
 8000e66:	b2d2      	uxtb	r2, r2
 8000e68:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	6819      	ldr	r1, [r3, #0]
 8000e6e:	68ba      	ldr	r2, [r7, #8]
 8000e70:	23de      	movs	r3, #222	; 0xde
 8000e72:	005b      	lsls	r3, r3, #1
 8000e74:	0112      	lsls	r2, r2, #4
 8000e76:	188a      	adds	r2, r1, r2
 8000e78:	18d3      	adds	r3, r2, r3
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	0a1a      	lsrs	r2, r3, #8
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	3305      	adds	r3, #5
 8000e82:	b2d2      	uxtb	r2, r2
 8000e84:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	6819      	ldr	r1, [r3, #0]
 8000e8a:	68ba      	ldr	r2, [r7, #8]
 8000e8c:	23de      	movs	r3, #222	; 0xde
 8000e8e:	005b      	lsls	r3, r3, #1
 8000e90:	0112      	lsls	r2, r2, #4
 8000e92:	188a      	adds	r2, r1, r2
 8000e94:	18d3      	adds	r3, r2, r3
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	0c1a      	lsrs	r2, r3, #16
 8000e9a:	683b      	ldr	r3, [r7, #0]
 8000e9c:	3306      	adds	r3, #6
 8000e9e:	b2d2      	uxtb	r2, r2
 8000ea0:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8000ea2:	68fb      	ldr	r3, [r7, #12]
 8000ea4:	6819      	ldr	r1, [r3, #0]
 8000ea6:	68ba      	ldr	r2, [r7, #8]
 8000ea8:	23de      	movs	r3, #222	; 0xde
 8000eaa:	005b      	lsls	r3, r3, #1
 8000eac:	0112      	lsls	r2, r2, #4
 8000eae:	188a      	adds	r2, r1, r2
 8000eb0:	18d3      	adds	r3, r2, r3
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	0e1a      	lsrs	r2, r3, #24
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	3307      	adds	r3, #7
 8000eba:	b2d2      	uxtb	r2, r2
 8000ebc:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000ebe:	68bb      	ldr	r3, [r7, #8]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d108      	bne.n	8000ed6 <HAL_CAN_GetRxMessage+0x22a>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	68da      	ldr	r2, [r3, #12]
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	2120      	movs	r1, #32
 8000ed0:	430a      	orrs	r2, r1
 8000ed2:	60da      	str	r2, [r3, #12]
 8000ed4:	e007      	b.n	8000ee6 <HAL_CAN_GetRxMessage+0x23a>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	691a      	ldr	r2, [r3, #16]
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	2120      	movs	r1, #32
 8000ee2:	430a      	orrs	r2, r1
 8000ee4:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	e007      	b.n	8000efa <HAL_CAN_GetRxMessage+0x24e>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000eee:	2280      	movs	r2, #128	; 0x80
 8000ef0:	02d2      	lsls	r2, r2, #11
 8000ef2:	431a      	orrs	r2, r3
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000ef8:	2301      	movs	r3, #1
  }
}
 8000efa:	0018      	movs	r0, r3
 8000efc:	46bd      	mov	sp, r7
 8000efe:	b006      	add	sp, #24
 8000f00:	bd80      	pop	{r7, pc}

08000f02 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8000f02:	b580      	push	{r7, lr}
 8000f04:	b084      	sub	sp, #16
 8000f06:	af00      	add	r7, sp, #0
 8000f08:	6078      	str	r0, [r7, #4]
 8000f0a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000f0c:	200f      	movs	r0, #15
 8000f0e:	183b      	adds	r3, r7, r0
 8000f10:	687a      	ldr	r2, [r7, #4]
 8000f12:	2120      	movs	r1, #32
 8000f14:	5c52      	ldrb	r2, [r2, r1]
 8000f16:	701a      	strb	r2, [r3, #0]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8000f18:	0002      	movs	r2, r0
 8000f1a:	18bb      	adds	r3, r7, r2
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	2b01      	cmp	r3, #1
 8000f20:	d003      	beq.n	8000f2a <HAL_CAN_ActivateNotification+0x28>
 8000f22:	18bb      	adds	r3, r7, r2
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	2b02      	cmp	r3, #2
 8000f28:	d109      	bne.n	8000f3e <HAL_CAN_ActivateNotification+0x3c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	6959      	ldr	r1, [r3, #20]
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	683a      	ldr	r2, [r7, #0]
 8000f36:	430a      	orrs	r2, r1
 8000f38:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	e007      	b.n	8000f4e <HAL_CAN_ActivateNotification+0x4c>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f42:	2280      	movs	r2, #128	; 0x80
 8000f44:	02d2      	lsls	r2, r2, #11
 8000f46:	431a      	orrs	r2, r3
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000f4c:	2301      	movs	r3, #1
  }
}
 8000f4e:	0018      	movs	r0, r3
 8000f50:	46bd      	mov	sp, r7
 8000f52:	b004      	add	sp, #16
 8000f54:	bd80      	pop	{r7, pc}

08000f56 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8000f56:	b580      	push	{r7, lr}
 8000f58:	b08a      	sub	sp, #40	; 0x28
 8000f5a:	af00      	add	r7, sp, #0
 8000f5c:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	695b      	ldr	r3, [r3, #20]
 8000f68:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	685b      	ldr	r3, [r3, #4]
 8000f70:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	689b      	ldr	r3, [r3, #8]
 8000f78:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	68db      	ldr	r3, [r3, #12]
 8000f80:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	691b      	ldr	r3, [r3, #16]
 8000f88:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	699b      	ldr	r3, [r3, #24]
 8000f90:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8000f92:	6a3b      	ldr	r3, [r7, #32]
 8000f94:	2201      	movs	r2, #1
 8000f96:	4013      	ands	r3, r2
 8000f98:	d100      	bne.n	8000f9c <HAL_CAN_IRQHandler+0x46>
 8000f9a:	e084      	b.n	80010a6 <HAL_CAN_IRQHandler+0x150>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8000f9c:	69bb      	ldr	r3, [r7, #24]
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	4013      	ands	r3, r2
 8000fa2:	d024      	beq.n	8000fee <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	2201      	movs	r2, #1
 8000faa:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8000fac:	69bb      	ldr	r3, [r7, #24]
 8000fae:	2202      	movs	r2, #2
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	d004      	beq.n	8000fbe <HAL_CAN_IRQHandler+0x68>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	0018      	movs	r0, r3
 8000fb8:	f000 f981 	bl	80012be <HAL_CAN_TxMailbox0CompleteCallback>
 8000fbc:	e017      	b.n	8000fee <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8000fbe:	69bb      	ldr	r3, [r7, #24]
 8000fc0:	2204      	movs	r2, #4
 8000fc2:	4013      	ands	r3, r2
 8000fc4:	d005      	beq.n	8000fd2 <HAL_CAN_IRQHandler+0x7c>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8000fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fc8:	2280      	movs	r2, #128	; 0x80
 8000fca:	0112      	lsls	r2, r2, #4
 8000fcc:	4313      	orrs	r3, r2
 8000fce:	627b      	str	r3, [r7, #36]	; 0x24
 8000fd0:	e00d      	b.n	8000fee <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8000fd2:	69bb      	ldr	r3, [r7, #24]
 8000fd4:	2208      	movs	r2, #8
 8000fd6:	4013      	ands	r3, r2
 8000fd8:	d005      	beq.n	8000fe6 <HAL_CAN_IRQHandler+0x90>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8000fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fdc:	2280      	movs	r2, #128	; 0x80
 8000fde:	0152      	lsls	r2, r2, #5
 8000fe0:	4313      	orrs	r3, r2
 8000fe2:	627b      	str	r3, [r7, #36]	; 0x24
 8000fe4:	e003      	b.n	8000fee <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	0018      	movs	r0, r3
 8000fea:	f000 f980 	bl	80012ee <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8000fee:	69ba      	ldr	r2, [r7, #24]
 8000ff0:	2380      	movs	r3, #128	; 0x80
 8000ff2:	005b      	lsls	r3, r3, #1
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	d028      	beq.n	800104a <HAL_CAN_IRQHandler+0xf4>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	2280      	movs	r2, #128	; 0x80
 8000ffe:	0052      	lsls	r2, r2, #1
 8001000:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001002:	69ba      	ldr	r2, [r7, #24]
 8001004:	2380      	movs	r3, #128	; 0x80
 8001006:	009b      	lsls	r3, r3, #2
 8001008:	4013      	ands	r3, r2
 800100a:	d004      	beq.n	8001016 <HAL_CAN_IRQHandler+0xc0>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	0018      	movs	r0, r3
 8001010:	f000 f95d 	bl	80012ce <HAL_CAN_TxMailbox1CompleteCallback>
 8001014:	e019      	b.n	800104a <HAL_CAN_IRQHandler+0xf4>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001016:	69ba      	ldr	r2, [r7, #24]
 8001018:	2380      	movs	r3, #128	; 0x80
 800101a:	00db      	lsls	r3, r3, #3
 800101c:	4013      	ands	r3, r2
 800101e:	d005      	beq.n	800102c <HAL_CAN_IRQHandler+0xd6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001022:	2280      	movs	r2, #128	; 0x80
 8001024:	0192      	lsls	r2, r2, #6
 8001026:	4313      	orrs	r3, r2
 8001028:	627b      	str	r3, [r7, #36]	; 0x24
 800102a:	e00e      	b.n	800104a <HAL_CAN_IRQHandler+0xf4>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800102c:	69ba      	ldr	r2, [r7, #24]
 800102e:	2380      	movs	r3, #128	; 0x80
 8001030:	011b      	lsls	r3, r3, #4
 8001032:	4013      	ands	r3, r2
 8001034:	d005      	beq.n	8001042 <HAL_CAN_IRQHandler+0xec>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001038:	2280      	movs	r2, #128	; 0x80
 800103a:	01d2      	lsls	r2, r2, #7
 800103c:	4313      	orrs	r3, r2
 800103e:	627b      	str	r3, [r7, #36]	; 0x24
 8001040:	e003      	b.n	800104a <HAL_CAN_IRQHandler+0xf4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	0018      	movs	r0, r3
 8001046:	f000 f95a 	bl	80012fe <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800104a:	69ba      	ldr	r2, [r7, #24]
 800104c:	2380      	movs	r3, #128	; 0x80
 800104e:	025b      	lsls	r3, r3, #9
 8001050:	4013      	ands	r3, r2
 8001052:	d028      	beq.n	80010a6 <HAL_CAN_IRQHandler+0x150>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	2280      	movs	r2, #128	; 0x80
 800105a:	0252      	lsls	r2, r2, #9
 800105c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800105e:	69ba      	ldr	r2, [r7, #24]
 8001060:	2380      	movs	r3, #128	; 0x80
 8001062:	029b      	lsls	r3, r3, #10
 8001064:	4013      	ands	r3, r2
 8001066:	d004      	beq.n	8001072 <HAL_CAN_IRQHandler+0x11c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	0018      	movs	r0, r3
 800106c:	f000 f937 	bl	80012de <HAL_CAN_TxMailbox2CompleteCallback>
 8001070:	e019      	b.n	80010a6 <HAL_CAN_IRQHandler+0x150>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001072:	69ba      	ldr	r2, [r7, #24]
 8001074:	2380      	movs	r3, #128	; 0x80
 8001076:	02db      	lsls	r3, r3, #11
 8001078:	4013      	ands	r3, r2
 800107a:	d005      	beq.n	8001088 <HAL_CAN_IRQHandler+0x132>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800107c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800107e:	2280      	movs	r2, #128	; 0x80
 8001080:	0212      	lsls	r2, r2, #8
 8001082:	4313      	orrs	r3, r2
 8001084:	627b      	str	r3, [r7, #36]	; 0x24
 8001086:	e00e      	b.n	80010a6 <HAL_CAN_IRQHandler+0x150>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001088:	69ba      	ldr	r2, [r7, #24]
 800108a:	2380      	movs	r3, #128	; 0x80
 800108c:	031b      	lsls	r3, r3, #12
 800108e:	4013      	ands	r3, r2
 8001090:	d005      	beq.n	800109e <HAL_CAN_IRQHandler+0x148>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001094:	2280      	movs	r2, #128	; 0x80
 8001096:	0252      	lsls	r2, r2, #9
 8001098:	4313      	orrs	r3, r2
 800109a:	627b      	str	r3, [r7, #36]	; 0x24
 800109c:	e003      	b.n	80010a6 <HAL_CAN_IRQHandler+0x150>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	0018      	movs	r0, r3
 80010a2:	f000 f934 	bl	800130e <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80010a6:	6a3b      	ldr	r3, [r7, #32]
 80010a8:	2208      	movs	r2, #8
 80010aa:	4013      	ands	r3, r2
 80010ac:	d00c      	beq.n	80010c8 <HAL_CAN_IRQHandler+0x172>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80010ae:	697b      	ldr	r3, [r7, #20]
 80010b0:	2210      	movs	r2, #16
 80010b2:	4013      	ands	r3, r2
 80010b4:	d008      	beq.n	80010c8 <HAL_CAN_IRQHandler+0x172>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80010b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010b8:	2280      	movs	r2, #128	; 0x80
 80010ba:	0092      	lsls	r2, r2, #2
 80010bc:	4313      	orrs	r3, r2
 80010be:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	2210      	movs	r2, #16
 80010c6:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80010c8:	6a3b      	ldr	r3, [r7, #32]
 80010ca:	2204      	movs	r2, #4
 80010cc:	4013      	ands	r3, r2
 80010ce:	d00b      	beq.n	80010e8 <HAL_CAN_IRQHandler+0x192>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	2208      	movs	r2, #8
 80010d4:	4013      	ands	r3, r2
 80010d6:	d007      	beq.n	80010e8 <HAL_CAN_IRQHandler+0x192>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	2208      	movs	r2, #8
 80010de:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	0018      	movs	r0, r3
 80010e4:	f000 f91b 	bl	800131e <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80010e8:	6a3b      	ldr	r3, [r7, #32]
 80010ea:	2202      	movs	r2, #2
 80010ec:	4013      	ands	r3, r2
 80010ee:	d009      	beq.n	8001104 <HAL_CAN_IRQHandler+0x1ae>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	68db      	ldr	r3, [r3, #12]
 80010f6:	2203      	movs	r2, #3
 80010f8:	4013      	ands	r3, r2
 80010fa:	d003      	beq.n	8001104 <HAL_CAN_IRQHandler+0x1ae>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	0018      	movs	r0, r3
 8001100:	f7ff f96e 	bl	80003e0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001104:	6a3b      	ldr	r3, [r7, #32]
 8001106:	2240      	movs	r2, #64	; 0x40
 8001108:	4013      	ands	r3, r2
 800110a:	d00c      	beq.n	8001126 <HAL_CAN_IRQHandler+0x1d0>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800110c:	693b      	ldr	r3, [r7, #16]
 800110e:	2210      	movs	r2, #16
 8001110:	4013      	ands	r3, r2
 8001112:	d008      	beq.n	8001126 <HAL_CAN_IRQHandler+0x1d0>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001116:	2280      	movs	r2, #128	; 0x80
 8001118:	00d2      	lsls	r2, r2, #3
 800111a:	4313      	orrs	r3, r2
 800111c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	2210      	movs	r2, #16
 8001124:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001126:	6a3b      	ldr	r3, [r7, #32]
 8001128:	2220      	movs	r2, #32
 800112a:	4013      	ands	r3, r2
 800112c:	d00b      	beq.n	8001146 <HAL_CAN_IRQHandler+0x1f0>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800112e:	693b      	ldr	r3, [r7, #16]
 8001130:	2208      	movs	r2, #8
 8001132:	4013      	ands	r3, r2
 8001134:	d007      	beq.n	8001146 <HAL_CAN_IRQHandler+0x1f0>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	2208      	movs	r2, #8
 800113c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	0018      	movs	r0, r3
 8001142:	f000 f8fc 	bl	800133e <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001146:	6a3b      	ldr	r3, [r7, #32]
 8001148:	2210      	movs	r2, #16
 800114a:	4013      	ands	r3, r2
 800114c:	d009      	beq.n	8001162 <HAL_CAN_IRQHandler+0x20c>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	691b      	ldr	r3, [r3, #16]
 8001154:	2203      	movs	r2, #3
 8001156:	4013      	ands	r3, r2
 8001158:	d003      	beq.n	8001162 <HAL_CAN_IRQHandler+0x20c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	0018      	movs	r0, r3
 800115e:	f000 f8e6 	bl	800132e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001162:	6a3a      	ldr	r2, [r7, #32]
 8001164:	2380      	movs	r3, #128	; 0x80
 8001166:	029b      	lsls	r3, r3, #10
 8001168:	4013      	ands	r3, r2
 800116a:	d00b      	beq.n	8001184 <HAL_CAN_IRQHandler+0x22e>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800116c:	69fb      	ldr	r3, [r7, #28]
 800116e:	2210      	movs	r2, #16
 8001170:	4013      	ands	r3, r2
 8001172:	d007      	beq.n	8001184 <HAL_CAN_IRQHandler+0x22e>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	2210      	movs	r2, #16
 800117a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	0018      	movs	r0, r3
 8001180:	f000 f8e5 	bl	800134e <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001184:	6a3a      	ldr	r2, [r7, #32]
 8001186:	2380      	movs	r3, #128	; 0x80
 8001188:	025b      	lsls	r3, r3, #9
 800118a:	4013      	ands	r3, r2
 800118c:	d00b      	beq.n	80011a6 <HAL_CAN_IRQHandler+0x250>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800118e:	69fb      	ldr	r3, [r7, #28]
 8001190:	2208      	movs	r2, #8
 8001192:	4013      	ands	r3, r2
 8001194:	d007      	beq.n	80011a6 <HAL_CAN_IRQHandler+0x250>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	2208      	movs	r2, #8
 800119c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	0018      	movs	r0, r3
 80011a2:	f000 f8dc 	bl	800135e <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80011a6:	6a3a      	ldr	r2, [r7, #32]
 80011a8:	2380      	movs	r3, #128	; 0x80
 80011aa:	021b      	lsls	r3, r3, #8
 80011ac:	4013      	ands	r3, r2
 80011ae:	d100      	bne.n	80011b2 <HAL_CAN_IRQHandler+0x25c>
 80011b0:	e074      	b.n	800129c <HAL_CAN_IRQHandler+0x346>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80011b2:	69fb      	ldr	r3, [r7, #28]
 80011b4:	2204      	movs	r2, #4
 80011b6:	4013      	ands	r3, r2
 80011b8:	d100      	bne.n	80011bc <HAL_CAN_IRQHandler+0x266>
 80011ba:	e06b      	b.n	8001294 <HAL_CAN_IRQHandler+0x33e>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80011bc:	6a3a      	ldr	r2, [r7, #32]
 80011be:	2380      	movs	r3, #128	; 0x80
 80011c0:	005b      	lsls	r3, r3, #1
 80011c2:	4013      	ands	r3, r2
 80011c4:	d007      	beq.n	80011d6 <HAL_CAN_IRQHandler+0x280>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	2201      	movs	r2, #1
 80011ca:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80011cc:	d003      	beq.n	80011d6 <HAL_CAN_IRQHandler+0x280>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80011ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011d0:	2201      	movs	r2, #1
 80011d2:	4313      	orrs	r3, r2
 80011d4:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80011d6:	6a3a      	ldr	r2, [r7, #32]
 80011d8:	2380      	movs	r3, #128	; 0x80
 80011da:	009b      	lsls	r3, r3, #2
 80011dc:	4013      	ands	r3, r2
 80011de:	d007      	beq.n	80011f0 <HAL_CAN_IRQHandler+0x29a>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	2202      	movs	r2, #2
 80011e4:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80011e6:	d003      	beq.n	80011f0 <HAL_CAN_IRQHandler+0x29a>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80011e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011ea:	2202      	movs	r2, #2
 80011ec:	4313      	orrs	r3, r2
 80011ee:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80011f0:	6a3a      	ldr	r2, [r7, #32]
 80011f2:	2380      	movs	r3, #128	; 0x80
 80011f4:	00db      	lsls	r3, r3, #3
 80011f6:	4013      	ands	r3, r2
 80011f8:	d007      	beq.n	800120a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	2204      	movs	r2, #4
 80011fe:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001200:	d003      	beq.n	800120a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001204:	2204      	movs	r2, #4
 8001206:	4313      	orrs	r3, r2
 8001208:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800120a:	6a3a      	ldr	r2, [r7, #32]
 800120c:	2380      	movs	r3, #128	; 0x80
 800120e:	011b      	lsls	r3, r3, #4
 8001210:	4013      	ands	r3, r2
 8001212:	d03f      	beq.n	8001294 <HAL_CAN_IRQHandler+0x33e>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	2270      	movs	r2, #112	; 0x70
 8001218:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800121a:	d03b      	beq.n	8001294 <HAL_CAN_IRQHandler+0x33e>
      {
        switch (esrflags & CAN_ESR_LEC)
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	2270      	movs	r2, #112	; 0x70
 8001220:	4013      	ands	r3, r2
 8001222:	2b60      	cmp	r3, #96	; 0x60
 8001224:	d027      	beq.n	8001276 <HAL_CAN_IRQHandler+0x320>
 8001226:	d82c      	bhi.n	8001282 <HAL_CAN_IRQHandler+0x32c>
 8001228:	2b50      	cmp	r3, #80	; 0x50
 800122a:	d01f      	beq.n	800126c <HAL_CAN_IRQHandler+0x316>
 800122c:	d829      	bhi.n	8001282 <HAL_CAN_IRQHandler+0x32c>
 800122e:	2b40      	cmp	r3, #64	; 0x40
 8001230:	d017      	beq.n	8001262 <HAL_CAN_IRQHandler+0x30c>
 8001232:	d826      	bhi.n	8001282 <HAL_CAN_IRQHandler+0x32c>
 8001234:	2b30      	cmp	r3, #48	; 0x30
 8001236:	d00f      	beq.n	8001258 <HAL_CAN_IRQHandler+0x302>
 8001238:	d823      	bhi.n	8001282 <HAL_CAN_IRQHandler+0x32c>
 800123a:	2b10      	cmp	r3, #16
 800123c:	d002      	beq.n	8001244 <HAL_CAN_IRQHandler+0x2ee>
 800123e:	2b20      	cmp	r3, #32
 8001240:	d005      	beq.n	800124e <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001242:	e01e      	b.n	8001282 <HAL_CAN_IRQHandler+0x32c>
            errorcode |= HAL_CAN_ERROR_STF;
 8001244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001246:	2208      	movs	r2, #8
 8001248:	4313      	orrs	r3, r2
 800124a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800124c:	e01a      	b.n	8001284 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_FOR;
 800124e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001250:	2210      	movs	r2, #16
 8001252:	4313      	orrs	r3, r2
 8001254:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001256:	e015      	b.n	8001284 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800125a:	2220      	movs	r2, #32
 800125c:	4313      	orrs	r3, r2
 800125e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001260:	e010      	b.n	8001284 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_BR;
 8001262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001264:	2240      	movs	r2, #64	; 0x40
 8001266:	4313      	orrs	r3, r2
 8001268:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800126a:	e00b      	b.n	8001284 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_BD;
 800126c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800126e:	2280      	movs	r2, #128	; 0x80
 8001270:	4313      	orrs	r3, r2
 8001272:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001274:	e006      	b.n	8001284 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001278:	2280      	movs	r2, #128	; 0x80
 800127a:	0052      	lsls	r2, r2, #1
 800127c:	4313      	orrs	r3, r2
 800127e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001280:	e000      	b.n	8001284 <HAL_CAN_IRQHandler+0x32e>
            break;
 8001282:	46c0      	nop			; (mov r8, r8)
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	699a      	ldr	r2, [r3, #24]
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	2170      	movs	r1, #112	; 0x70
 8001290:	438a      	bics	r2, r1
 8001292:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	2204      	movs	r2, #4
 800129a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800129c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d009      	beq.n	80012b6 <HAL_CAN_IRQHandler+0x360>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80012a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012a8:	431a      	orrs	r2, r3
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	0018      	movs	r0, r3
 80012b2:	f000 f85c 	bl	800136e <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80012b6:	46c0      	nop			; (mov r8, r8)
 80012b8:	46bd      	mov	sp, r7
 80012ba:	b00a      	add	sp, #40	; 0x28
 80012bc:	bd80      	pop	{r7, pc}

080012be <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80012be:	b580      	push	{r7, lr}
 80012c0:	b082      	sub	sp, #8
 80012c2:	af00      	add	r7, sp, #0
 80012c4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80012c6:	46c0      	nop			; (mov r8, r8)
 80012c8:	46bd      	mov	sp, r7
 80012ca:	b002      	add	sp, #8
 80012cc:	bd80      	pop	{r7, pc}

080012ce <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80012ce:	b580      	push	{r7, lr}
 80012d0:	b082      	sub	sp, #8
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80012d6:	46c0      	nop			; (mov r8, r8)
 80012d8:	46bd      	mov	sp, r7
 80012da:	b002      	add	sp, #8
 80012dc:	bd80      	pop	{r7, pc}

080012de <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80012de:	b580      	push	{r7, lr}
 80012e0:	b082      	sub	sp, #8
 80012e2:	af00      	add	r7, sp, #0
 80012e4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80012e6:	46c0      	nop			; (mov r8, r8)
 80012e8:	46bd      	mov	sp, r7
 80012ea:	b002      	add	sp, #8
 80012ec:	bd80      	pop	{r7, pc}

080012ee <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80012ee:	b580      	push	{r7, lr}
 80012f0:	b082      	sub	sp, #8
 80012f2:	af00      	add	r7, sp, #0
 80012f4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80012f6:	46c0      	nop			; (mov r8, r8)
 80012f8:	46bd      	mov	sp, r7
 80012fa:	b002      	add	sp, #8
 80012fc:	bd80      	pop	{r7, pc}

080012fe <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80012fe:	b580      	push	{r7, lr}
 8001300:	b082      	sub	sp, #8
 8001302:	af00      	add	r7, sp, #0
 8001304:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001306:	46c0      	nop			; (mov r8, r8)
 8001308:	46bd      	mov	sp, r7
 800130a:	b002      	add	sp, #8
 800130c:	bd80      	pop	{r7, pc}

0800130e <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800130e:	b580      	push	{r7, lr}
 8001310:	b082      	sub	sp, #8
 8001312:	af00      	add	r7, sp, #0
 8001314:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001316:	46c0      	nop			; (mov r8, r8)
 8001318:	46bd      	mov	sp, r7
 800131a:	b002      	add	sp, #8
 800131c:	bd80      	pop	{r7, pc}

0800131e <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800131e:	b580      	push	{r7, lr}
 8001320:	b082      	sub	sp, #8
 8001322:	af00      	add	r7, sp, #0
 8001324:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001326:	46c0      	nop			; (mov r8, r8)
 8001328:	46bd      	mov	sp, r7
 800132a:	b002      	add	sp, #8
 800132c:	bd80      	pop	{r7, pc}

0800132e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800132e:	b580      	push	{r7, lr}
 8001330:	b082      	sub	sp, #8
 8001332:	af00      	add	r7, sp, #0
 8001334:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001336:	46c0      	nop			; (mov r8, r8)
 8001338:	46bd      	mov	sp, r7
 800133a:	b002      	add	sp, #8
 800133c:	bd80      	pop	{r7, pc}

0800133e <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800133e:	b580      	push	{r7, lr}
 8001340:	b082      	sub	sp, #8
 8001342:	af00      	add	r7, sp, #0
 8001344:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001346:	46c0      	nop			; (mov r8, r8)
 8001348:	46bd      	mov	sp, r7
 800134a:	b002      	add	sp, #8
 800134c:	bd80      	pop	{r7, pc}

0800134e <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800134e:	b580      	push	{r7, lr}
 8001350:	b082      	sub	sp, #8
 8001352:	af00      	add	r7, sp, #0
 8001354:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001356:	46c0      	nop			; (mov r8, r8)
 8001358:	46bd      	mov	sp, r7
 800135a:	b002      	add	sp, #8
 800135c:	bd80      	pop	{r7, pc}

0800135e <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800135e:	b580      	push	{r7, lr}
 8001360:	b082      	sub	sp, #8
 8001362:	af00      	add	r7, sp, #0
 8001364:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001366:	46c0      	nop			; (mov r8, r8)
 8001368:	46bd      	mov	sp, r7
 800136a:	b002      	add	sp, #8
 800136c:	bd80      	pop	{r7, pc}

0800136e <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800136e:	b580      	push	{r7, lr}
 8001370:	b082      	sub	sp, #8
 8001372:	af00      	add	r7, sp, #0
 8001374:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001376:	46c0      	nop			; (mov r8, r8)
 8001378:	46bd      	mov	sp, r7
 800137a:	b002      	add	sp, #8
 800137c:	bd80      	pop	{r7, pc}
	...

08001380 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0
 8001386:	0002      	movs	r2, r0
 8001388:	1dfb      	adds	r3, r7, #7
 800138a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800138c:	1dfb      	adds	r3, r7, #7
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	2b7f      	cmp	r3, #127	; 0x7f
 8001392:	d809      	bhi.n	80013a8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001394:	1dfb      	adds	r3, r7, #7
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	001a      	movs	r2, r3
 800139a:	231f      	movs	r3, #31
 800139c:	401a      	ands	r2, r3
 800139e:	4b04      	ldr	r3, [pc, #16]	; (80013b0 <__NVIC_EnableIRQ+0x30>)
 80013a0:	2101      	movs	r1, #1
 80013a2:	4091      	lsls	r1, r2
 80013a4:	000a      	movs	r2, r1
 80013a6:	601a      	str	r2, [r3, #0]
  }
}
 80013a8:	46c0      	nop			; (mov r8, r8)
 80013aa:	46bd      	mov	sp, r7
 80013ac:	b002      	add	sp, #8
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	e000e100 	.word	0xe000e100

080013b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013b4:	b590      	push	{r4, r7, lr}
 80013b6:	b083      	sub	sp, #12
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	0002      	movs	r2, r0
 80013bc:	6039      	str	r1, [r7, #0]
 80013be:	1dfb      	adds	r3, r7, #7
 80013c0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80013c2:	1dfb      	adds	r3, r7, #7
 80013c4:	781b      	ldrb	r3, [r3, #0]
 80013c6:	2b7f      	cmp	r3, #127	; 0x7f
 80013c8:	d828      	bhi.n	800141c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013ca:	4a2f      	ldr	r2, [pc, #188]	; (8001488 <__NVIC_SetPriority+0xd4>)
 80013cc:	1dfb      	adds	r3, r7, #7
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	b25b      	sxtb	r3, r3
 80013d2:	089b      	lsrs	r3, r3, #2
 80013d4:	33c0      	adds	r3, #192	; 0xc0
 80013d6:	009b      	lsls	r3, r3, #2
 80013d8:	589b      	ldr	r3, [r3, r2]
 80013da:	1dfa      	adds	r2, r7, #7
 80013dc:	7812      	ldrb	r2, [r2, #0]
 80013de:	0011      	movs	r1, r2
 80013e0:	2203      	movs	r2, #3
 80013e2:	400a      	ands	r2, r1
 80013e4:	00d2      	lsls	r2, r2, #3
 80013e6:	21ff      	movs	r1, #255	; 0xff
 80013e8:	4091      	lsls	r1, r2
 80013ea:	000a      	movs	r2, r1
 80013ec:	43d2      	mvns	r2, r2
 80013ee:	401a      	ands	r2, r3
 80013f0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	019b      	lsls	r3, r3, #6
 80013f6:	22ff      	movs	r2, #255	; 0xff
 80013f8:	401a      	ands	r2, r3
 80013fa:	1dfb      	adds	r3, r7, #7
 80013fc:	781b      	ldrb	r3, [r3, #0]
 80013fe:	0018      	movs	r0, r3
 8001400:	2303      	movs	r3, #3
 8001402:	4003      	ands	r3, r0
 8001404:	00db      	lsls	r3, r3, #3
 8001406:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001408:	481f      	ldr	r0, [pc, #124]	; (8001488 <__NVIC_SetPriority+0xd4>)
 800140a:	1dfb      	adds	r3, r7, #7
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	b25b      	sxtb	r3, r3
 8001410:	089b      	lsrs	r3, r3, #2
 8001412:	430a      	orrs	r2, r1
 8001414:	33c0      	adds	r3, #192	; 0xc0
 8001416:	009b      	lsls	r3, r3, #2
 8001418:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800141a:	e031      	b.n	8001480 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800141c:	4a1b      	ldr	r2, [pc, #108]	; (800148c <__NVIC_SetPriority+0xd8>)
 800141e:	1dfb      	adds	r3, r7, #7
 8001420:	781b      	ldrb	r3, [r3, #0]
 8001422:	0019      	movs	r1, r3
 8001424:	230f      	movs	r3, #15
 8001426:	400b      	ands	r3, r1
 8001428:	3b08      	subs	r3, #8
 800142a:	089b      	lsrs	r3, r3, #2
 800142c:	3306      	adds	r3, #6
 800142e:	009b      	lsls	r3, r3, #2
 8001430:	18d3      	adds	r3, r2, r3
 8001432:	3304      	adds	r3, #4
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	1dfa      	adds	r2, r7, #7
 8001438:	7812      	ldrb	r2, [r2, #0]
 800143a:	0011      	movs	r1, r2
 800143c:	2203      	movs	r2, #3
 800143e:	400a      	ands	r2, r1
 8001440:	00d2      	lsls	r2, r2, #3
 8001442:	21ff      	movs	r1, #255	; 0xff
 8001444:	4091      	lsls	r1, r2
 8001446:	000a      	movs	r2, r1
 8001448:	43d2      	mvns	r2, r2
 800144a:	401a      	ands	r2, r3
 800144c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800144e:	683b      	ldr	r3, [r7, #0]
 8001450:	019b      	lsls	r3, r3, #6
 8001452:	22ff      	movs	r2, #255	; 0xff
 8001454:	401a      	ands	r2, r3
 8001456:	1dfb      	adds	r3, r7, #7
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	0018      	movs	r0, r3
 800145c:	2303      	movs	r3, #3
 800145e:	4003      	ands	r3, r0
 8001460:	00db      	lsls	r3, r3, #3
 8001462:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001464:	4809      	ldr	r0, [pc, #36]	; (800148c <__NVIC_SetPriority+0xd8>)
 8001466:	1dfb      	adds	r3, r7, #7
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	001c      	movs	r4, r3
 800146c:	230f      	movs	r3, #15
 800146e:	4023      	ands	r3, r4
 8001470:	3b08      	subs	r3, #8
 8001472:	089b      	lsrs	r3, r3, #2
 8001474:	430a      	orrs	r2, r1
 8001476:	3306      	adds	r3, #6
 8001478:	009b      	lsls	r3, r3, #2
 800147a:	18c3      	adds	r3, r0, r3
 800147c:	3304      	adds	r3, #4
 800147e:	601a      	str	r2, [r3, #0]
}
 8001480:	46c0      	nop			; (mov r8, r8)
 8001482:	46bd      	mov	sp, r7
 8001484:	b003      	add	sp, #12
 8001486:	bd90      	pop	{r4, r7, pc}
 8001488:	e000e100 	.word	0xe000e100
 800148c:	e000ed00 	.word	0xe000ed00

08001490 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	1e5a      	subs	r2, r3, #1
 800149c:	2380      	movs	r3, #128	; 0x80
 800149e:	045b      	lsls	r3, r3, #17
 80014a0:	429a      	cmp	r2, r3
 80014a2:	d301      	bcc.n	80014a8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014a4:	2301      	movs	r3, #1
 80014a6:	e010      	b.n	80014ca <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014a8:	4b0a      	ldr	r3, [pc, #40]	; (80014d4 <SysTick_Config+0x44>)
 80014aa:	687a      	ldr	r2, [r7, #4]
 80014ac:	3a01      	subs	r2, #1
 80014ae:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014b0:	2301      	movs	r3, #1
 80014b2:	425b      	negs	r3, r3
 80014b4:	2103      	movs	r1, #3
 80014b6:	0018      	movs	r0, r3
 80014b8:	f7ff ff7c 	bl	80013b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014bc:	4b05      	ldr	r3, [pc, #20]	; (80014d4 <SysTick_Config+0x44>)
 80014be:	2200      	movs	r2, #0
 80014c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014c2:	4b04      	ldr	r3, [pc, #16]	; (80014d4 <SysTick_Config+0x44>)
 80014c4:	2207      	movs	r2, #7
 80014c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014c8:	2300      	movs	r3, #0
}
 80014ca:	0018      	movs	r0, r3
 80014cc:	46bd      	mov	sp, r7
 80014ce:	b002      	add	sp, #8
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	46c0      	nop			; (mov r8, r8)
 80014d4:	e000e010 	.word	0xe000e010

080014d8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014d8:	b580      	push	{r7, lr}
 80014da:	b084      	sub	sp, #16
 80014dc:	af00      	add	r7, sp, #0
 80014de:	60b9      	str	r1, [r7, #8]
 80014e0:	607a      	str	r2, [r7, #4]
 80014e2:	210f      	movs	r1, #15
 80014e4:	187b      	adds	r3, r7, r1
 80014e6:	1c02      	adds	r2, r0, #0
 80014e8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80014ea:	68ba      	ldr	r2, [r7, #8]
 80014ec:	187b      	adds	r3, r7, r1
 80014ee:	781b      	ldrb	r3, [r3, #0]
 80014f0:	b25b      	sxtb	r3, r3
 80014f2:	0011      	movs	r1, r2
 80014f4:	0018      	movs	r0, r3
 80014f6:	f7ff ff5d 	bl	80013b4 <__NVIC_SetPriority>
}
 80014fa:	46c0      	nop			; (mov r8, r8)
 80014fc:	46bd      	mov	sp, r7
 80014fe:	b004      	add	sp, #16
 8001500:	bd80      	pop	{r7, pc}

08001502 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001502:	b580      	push	{r7, lr}
 8001504:	b082      	sub	sp, #8
 8001506:	af00      	add	r7, sp, #0
 8001508:	0002      	movs	r2, r0
 800150a:	1dfb      	adds	r3, r7, #7
 800150c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800150e:	1dfb      	adds	r3, r7, #7
 8001510:	781b      	ldrb	r3, [r3, #0]
 8001512:	b25b      	sxtb	r3, r3
 8001514:	0018      	movs	r0, r3
 8001516:	f7ff ff33 	bl	8001380 <__NVIC_EnableIRQ>
}
 800151a:	46c0      	nop			; (mov r8, r8)
 800151c:	46bd      	mov	sp, r7
 800151e:	b002      	add	sp, #8
 8001520:	bd80      	pop	{r7, pc}

08001522 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001522:	b580      	push	{r7, lr}
 8001524:	b082      	sub	sp, #8
 8001526:	af00      	add	r7, sp, #0
 8001528:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	0018      	movs	r0, r3
 800152e:	f7ff ffaf 	bl	8001490 <SysTick_Config>
 8001532:	0003      	movs	r3, r0
}
 8001534:	0018      	movs	r0, r3
 8001536:	46bd      	mov	sp, r7
 8001538:	b002      	add	sp, #8
 800153a:	bd80      	pop	{r7, pc}

0800153c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b086      	sub	sp, #24
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
 8001544:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001546:	2300      	movs	r3, #0
 8001548:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800154a:	e149      	b.n	80017e0 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	2101      	movs	r1, #1
 8001552:	697a      	ldr	r2, [r7, #20]
 8001554:	4091      	lsls	r1, r2
 8001556:	000a      	movs	r2, r1
 8001558:	4013      	ands	r3, r2
 800155a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	2b00      	cmp	r3, #0
 8001560:	d100      	bne.n	8001564 <HAL_GPIO_Init+0x28>
 8001562:	e13a      	b.n	80017da <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	2203      	movs	r2, #3
 800156a:	4013      	ands	r3, r2
 800156c:	2b01      	cmp	r3, #1
 800156e:	d005      	beq.n	800157c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	2203      	movs	r2, #3
 8001576:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001578:	2b02      	cmp	r3, #2
 800157a:	d130      	bne.n	80015de <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	689b      	ldr	r3, [r3, #8]
 8001580:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001582:	697b      	ldr	r3, [r7, #20]
 8001584:	005b      	lsls	r3, r3, #1
 8001586:	2203      	movs	r2, #3
 8001588:	409a      	lsls	r2, r3
 800158a:	0013      	movs	r3, r2
 800158c:	43da      	mvns	r2, r3
 800158e:	693b      	ldr	r3, [r7, #16]
 8001590:	4013      	ands	r3, r2
 8001592:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	68da      	ldr	r2, [r3, #12]
 8001598:	697b      	ldr	r3, [r7, #20]
 800159a:	005b      	lsls	r3, r3, #1
 800159c:	409a      	lsls	r2, r3
 800159e:	0013      	movs	r3, r2
 80015a0:	693a      	ldr	r2, [r7, #16]
 80015a2:	4313      	orrs	r3, r2
 80015a4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	693a      	ldr	r2, [r7, #16]
 80015aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80015b2:	2201      	movs	r2, #1
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	409a      	lsls	r2, r3
 80015b8:	0013      	movs	r3, r2
 80015ba:	43da      	mvns	r2, r3
 80015bc:	693b      	ldr	r3, [r7, #16]
 80015be:	4013      	ands	r3, r2
 80015c0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	091b      	lsrs	r3, r3, #4
 80015c8:	2201      	movs	r2, #1
 80015ca:	401a      	ands	r2, r3
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	409a      	lsls	r2, r3
 80015d0:	0013      	movs	r3, r2
 80015d2:	693a      	ldr	r2, [r7, #16]
 80015d4:	4313      	orrs	r3, r2
 80015d6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	693a      	ldr	r2, [r7, #16]
 80015dc:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	2203      	movs	r2, #3
 80015e4:	4013      	ands	r3, r2
 80015e6:	2b03      	cmp	r3, #3
 80015e8:	d017      	beq.n	800161a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	68db      	ldr	r3, [r3, #12]
 80015ee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	005b      	lsls	r3, r3, #1
 80015f4:	2203      	movs	r2, #3
 80015f6:	409a      	lsls	r2, r3
 80015f8:	0013      	movs	r3, r2
 80015fa:	43da      	mvns	r2, r3
 80015fc:	693b      	ldr	r3, [r7, #16]
 80015fe:	4013      	ands	r3, r2
 8001600:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	689a      	ldr	r2, [r3, #8]
 8001606:	697b      	ldr	r3, [r7, #20]
 8001608:	005b      	lsls	r3, r3, #1
 800160a:	409a      	lsls	r2, r3
 800160c:	0013      	movs	r3, r2
 800160e:	693a      	ldr	r2, [r7, #16]
 8001610:	4313      	orrs	r3, r2
 8001612:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	693a      	ldr	r2, [r7, #16]
 8001618:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	2203      	movs	r2, #3
 8001620:	4013      	ands	r3, r2
 8001622:	2b02      	cmp	r3, #2
 8001624:	d123      	bne.n	800166e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	08da      	lsrs	r2, r3, #3
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	3208      	adds	r2, #8
 800162e:	0092      	lsls	r2, r2, #2
 8001630:	58d3      	ldr	r3, [r2, r3]
 8001632:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	2207      	movs	r2, #7
 8001638:	4013      	ands	r3, r2
 800163a:	009b      	lsls	r3, r3, #2
 800163c:	220f      	movs	r2, #15
 800163e:	409a      	lsls	r2, r3
 8001640:	0013      	movs	r3, r2
 8001642:	43da      	mvns	r2, r3
 8001644:	693b      	ldr	r3, [r7, #16]
 8001646:	4013      	ands	r3, r2
 8001648:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	691a      	ldr	r2, [r3, #16]
 800164e:	697b      	ldr	r3, [r7, #20]
 8001650:	2107      	movs	r1, #7
 8001652:	400b      	ands	r3, r1
 8001654:	009b      	lsls	r3, r3, #2
 8001656:	409a      	lsls	r2, r3
 8001658:	0013      	movs	r3, r2
 800165a:	693a      	ldr	r2, [r7, #16]
 800165c:	4313      	orrs	r3, r2
 800165e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	08da      	lsrs	r2, r3, #3
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	3208      	adds	r2, #8
 8001668:	0092      	lsls	r2, r2, #2
 800166a:	6939      	ldr	r1, [r7, #16]
 800166c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	005b      	lsls	r3, r3, #1
 8001678:	2203      	movs	r2, #3
 800167a:	409a      	lsls	r2, r3
 800167c:	0013      	movs	r3, r2
 800167e:	43da      	mvns	r2, r3
 8001680:	693b      	ldr	r3, [r7, #16]
 8001682:	4013      	ands	r3, r2
 8001684:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	2203      	movs	r2, #3
 800168c:	401a      	ands	r2, r3
 800168e:	697b      	ldr	r3, [r7, #20]
 8001690:	005b      	lsls	r3, r3, #1
 8001692:	409a      	lsls	r2, r3
 8001694:	0013      	movs	r3, r2
 8001696:	693a      	ldr	r2, [r7, #16]
 8001698:	4313      	orrs	r3, r2
 800169a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	693a      	ldr	r2, [r7, #16]
 80016a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	685a      	ldr	r2, [r3, #4]
 80016a6:	23c0      	movs	r3, #192	; 0xc0
 80016a8:	029b      	lsls	r3, r3, #10
 80016aa:	4013      	ands	r3, r2
 80016ac:	d100      	bne.n	80016b0 <HAL_GPIO_Init+0x174>
 80016ae:	e094      	b.n	80017da <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016b0:	4b51      	ldr	r3, [pc, #324]	; (80017f8 <HAL_GPIO_Init+0x2bc>)
 80016b2:	699a      	ldr	r2, [r3, #24]
 80016b4:	4b50      	ldr	r3, [pc, #320]	; (80017f8 <HAL_GPIO_Init+0x2bc>)
 80016b6:	2101      	movs	r1, #1
 80016b8:	430a      	orrs	r2, r1
 80016ba:	619a      	str	r2, [r3, #24]
 80016bc:	4b4e      	ldr	r3, [pc, #312]	; (80017f8 <HAL_GPIO_Init+0x2bc>)
 80016be:	699b      	ldr	r3, [r3, #24]
 80016c0:	2201      	movs	r2, #1
 80016c2:	4013      	ands	r3, r2
 80016c4:	60bb      	str	r3, [r7, #8]
 80016c6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80016c8:	4a4c      	ldr	r2, [pc, #304]	; (80017fc <HAL_GPIO_Init+0x2c0>)
 80016ca:	697b      	ldr	r3, [r7, #20]
 80016cc:	089b      	lsrs	r3, r3, #2
 80016ce:	3302      	adds	r3, #2
 80016d0:	009b      	lsls	r3, r3, #2
 80016d2:	589b      	ldr	r3, [r3, r2]
 80016d4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	2203      	movs	r2, #3
 80016da:	4013      	ands	r3, r2
 80016dc:	009b      	lsls	r3, r3, #2
 80016de:	220f      	movs	r2, #15
 80016e0:	409a      	lsls	r2, r3
 80016e2:	0013      	movs	r3, r2
 80016e4:	43da      	mvns	r2, r3
 80016e6:	693b      	ldr	r3, [r7, #16]
 80016e8:	4013      	ands	r3, r2
 80016ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80016ec:	687a      	ldr	r2, [r7, #4]
 80016ee:	2390      	movs	r3, #144	; 0x90
 80016f0:	05db      	lsls	r3, r3, #23
 80016f2:	429a      	cmp	r2, r3
 80016f4:	d00d      	beq.n	8001712 <HAL_GPIO_Init+0x1d6>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	4a41      	ldr	r2, [pc, #260]	; (8001800 <HAL_GPIO_Init+0x2c4>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d007      	beq.n	800170e <HAL_GPIO_Init+0x1d2>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	4a40      	ldr	r2, [pc, #256]	; (8001804 <HAL_GPIO_Init+0x2c8>)
 8001702:	4293      	cmp	r3, r2
 8001704:	d101      	bne.n	800170a <HAL_GPIO_Init+0x1ce>
 8001706:	2302      	movs	r3, #2
 8001708:	e004      	b.n	8001714 <HAL_GPIO_Init+0x1d8>
 800170a:	2305      	movs	r3, #5
 800170c:	e002      	b.n	8001714 <HAL_GPIO_Init+0x1d8>
 800170e:	2301      	movs	r3, #1
 8001710:	e000      	b.n	8001714 <HAL_GPIO_Init+0x1d8>
 8001712:	2300      	movs	r3, #0
 8001714:	697a      	ldr	r2, [r7, #20]
 8001716:	2103      	movs	r1, #3
 8001718:	400a      	ands	r2, r1
 800171a:	0092      	lsls	r2, r2, #2
 800171c:	4093      	lsls	r3, r2
 800171e:	693a      	ldr	r2, [r7, #16]
 8001720:	4313      	orrs	r3, r2
 8001722:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001724:	4935      	ldr	r1, [pc, #212]	; (80017fc <HAL_GPIO_Init+0x2c0>)
 8001726:	697b      	ldr	r3, [r7, #20]
 8001728:	089b      	lsrs	r3, r3, #2
 800172a:	3302      	adds	r3, #2
 800172c:	009b      	lsls	r3, r3, #2
 800172e:	693a      	ldr	r2, [r7, #16]
 8001730:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001732:	4b35      	ldr	r3, [pc, #212]	; (8001808 <HAL_GPIO_Init+0x2cc>)
 8001734:	689b      	ldr	r3, [r3, #8]
 8001736:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	43da      	mvns	r2, r3
 800173c:	693b      	ldr	r3, [r7, #16]
 800173e:	4013      	ands	r3, r2
 8001740:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	685a      	ldr	r2, [r3, #4]
 8001746:	2380      	movs	r3, #128	; 0x80
 8001748:	035b      	lsls	r3, r3, #13
 800174a:	4013      	ands	r3, r2
 800174c:	d003      	beq.n	8001756 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 800174e:	693a      	ldr	r2, [r7, #16]
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	4313      	orrs	r3, r2
 8001754:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001756:	4b2c      	ldr	r3, [pc, #176]	; (8001808 <HAL_GPIO_Init+0x2cc>)
 8001758:	693a      	ldr	r2, [r7, #16]
 800175a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800175c:	4b2a      	ldr	r3, [pc, #168]	; (8001808 <HAL_GPIO_Init+0x2cc>)
 800175e:	68db      	ldr	r3, [r3, #12]
 8001760:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	43da      	mvns	r2, r3
 8001766:	693b      	ldr	r3, [r7, #16]
 8001768:	4013      	ands	r3, r2
 800176a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	685a      	ldr	r2, [r3, #4]
 8001770:	2380      	movs	r3, #128	; 0x80
 8001772:	039b      	lsls	r3, r3, #14
 8001774:	4013      	ands	r3, r2
 8001776:	d003      	beq.n	8001780 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8001778:	693a      	ldr	r2, [r7, #16]
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	4313      	orrs	r3, r2
 800177e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001780:	4b21      	ldr	r3, [pc, #132]	; (8001808 <HAL_GPIO_Init+0x2cc>)
 8001782:	693a      	ldr	r2, [r7, #16]
 8001784:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8001786:	4b20      	ldr	r3, [pc, #128]	; (8001808 <HAL_GPIO_Init+0x2cc>)
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	43da      	mvns	r2, r3
 8001790:	693b      	ldr	r3, [r7, #16]
 8001792:	4013      	ands	r3, r2
 8001794:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	685a      	ldr	r2, [r3, #4]
 800179a:	2380      	movs	r3, #128	; 0x80
 800179c:	029b      	lsls	r3, r3, #10
 800179e:	4013      	ands	r3, r2
 80017a0:	d003      	beq.n	80017aa <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 80017a2:	693a      	ldr	r2, [r7, #16]
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	4313      	orrs	r3, r2
 80017a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80017aa:	4b17      	ldr	r3, [pc, #92]	; (8001808 <HAL_GPIO_Init+0x2cc>)
 80017ac:	693a      	ldr	r2, [r7, #16]
 80017ae:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80017b0:	4b15      	ldr	r3, [pc, #84]	; (8001808 <HAL_GPIO_Init+0x2cc>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	43da      	mvns	r2, r3
 80017ba:	693b      	ldr	r3, [r7, #16]
 80017bc:	4013      	ands	r3, r2
 80017be:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	685a      	ldr	r2, [r3, #4]
 80017c4:	2380      	movs	r3, #128	; 0x80
 80017c6:	025b      	lsls	r3, r3, #9
 80017c8:	4013      	ands	r3, r2
 80017ca:	d003      	beq.n	80017d4 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 80017cc:	693a      	ldr	r2, [r7, #16]
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	4313      	orrs	r3, r2
 80017d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80017d4:	4b0c      	ldr	r3, [pc, #48]	; (8001808 <HAL_GPIO_Init+0x2cc>)
 80017d6:	693a      	ldr	r2, [r7, #16]
 80017d8:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	3301      	adds	r3, #1
 80017de:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	697b      	ldr	r3, [r7, #20]
 80017e6:	40da      	lsrs	r2, r3
 80017e8:	1e13      	subs	r3, r2, #0
 80017ea:	d000      	beq.n	80017ee <HAL_GPIO_Init+0x2b2>
 80017ec:	e6ae      	b.n	800154c <HAL_GPIO_Init+0x10>
  } 
}
 80017ee:	46c0      	nop			; (mov r8, r8)
 80017f0:	46c0      	nop			; (mov r8, r8)
 80017f2:	46bd      	mov	sp, r7
 80017f4:	b006      	add	sp, #24
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	40021000 	.word	0x40021000
 80017fc:	40010000 	.word	0x40010000
 8001800:	48000400 	.word	0x48000400
 8001804:	48000800 	.word	0x48000800
 8001808:	40010400 	.word	0x40010400

0800180c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b082      	sub	sp, #8
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
 8001814:	0008      	movs	r0, r1
 8001816:	0011      	movs	r1, r2
 8001818:	1cbb      	adds	r3, r7, #2
 800181a:	1c02      	adds	r2, r0, #0
 800181c:	801a      	strh	r2, [r3, #0]
 800181e:	1c7b      	adds	r3, r7, #1
 8001820:	1c0a      	adds	r2, r1, #0
 8001822:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001824:	1c7b      	adds	r3, r7, #1
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d004      	beq.n	8001836 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800182c:	1cbb      	adds	r3, r7, #2
 800182e:	881a      	ldrh	r2, [r3, #0]
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001834:	e003      	b.n	800183e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001836:	1cbb      	adds	r3, r7, #2
 8001838:	881a      	ldrh	r2, [r3, #0]
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800183e:	46c0      	nop			; (mov r8, r8)
 8001840:	46bd      	mov	sp, r7
 8001842:	b002      	add	sp, #8
 8001844:	bd80      	pop	{r7, pc}
	...

08001848 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b088      	sub	sp, #32
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d102      	bne.n	800185c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001856:	2301      	movs	r3, #1
 8001858:	f000 fb76 	bl	8001f48 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	2201      	movs	r2, #1
 8001862:	4013      	ands	r3, r2
 8001864:	d100      	bne.n	8001868 <HAL_RCC_OscConfig+0x20>
 8001866:	e08e      	b.n	8001986 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001868:	4bc5      	ldr	r3, [pc, #788]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	220c      	movs	r2, #12
 800186e:	4013      	ands	r3, r2
 8001870:	2b04      	cmp	r3, #4
 8001872:	d00e      	beq.n	8001892 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001874:	4bc2      	ldr	r3, [pc, #776]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	220c      	movs	r2, #12
 800187a:	4013      	ands	r3, r2
 800187c:	2b08      	cmp	r3, #8
 800187e:	d117      	bne.n	80018b0 <HAL_RCC_OscConfig+0x68>
 8001880:	4bbf      	ldr	r3, [pc, #764]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 8001882:	685a      	ldr	r2, [r3, #4]
 8001884:	23c0      	movs	r3, #192	; 0xc0
 8001886:	025b      	lsls	r3, r3, #9
 8001888:	401a      	ands	r2, r3
 800188a:	2380      	movs	r3, #128	; 0x80
 800188c:	025b      	lsls	r3, r3, #9
 800188e:	429a      	cmp	r2, r3
 8001890:	d10e      	bne.n	80018b0 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001892:	4bbb      	ldr	r3, [pc, #748]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 8001894:	681a      	ldr	r2, [r3, #0]
 8001896:	2380      	movs	r3, #128	; 0x80
 8001898:	029b      	lsls	r3, r3, #10
 800189a:	4013      	ands	r3, r2
 800189c:	d100      	bne.n	80018a0 <HAL_RCC_OscConfig+0x58>
 800189e:	e071      	b.n	8001984 <HAL_RCC_OscConfig+0x13c>
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d000      	beq.n	80018aa <HAL_RCC_OscConfig+0x62>
 80018a8:	e06c      	b.n	8001984 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 80018aa:	2301      	movs	r3, #1
 80018ac:	f000 fb4c 	bl	8001f48 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	2b01      	cmp	r3, #1
 80018b6:	d107      	bne.n	80018c8 <HAL_RCC_OscConfig+0x80>
 80018b8:	4bb1      	ldr	r3, [pc, #708]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 80018ba:	681a      	ldr	r2, [r3, #0]
 80018bc:	4bb0      	ldr	r3, [pc, #704]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 80018be:	2180      	movs	r1, #128	; 0x80
 80018c0:	0249      	lsls	r1, r1, #9
 80018c2:	430a      	orrs	r2, r1
 80018c4:	601a      	str	r2, [r3, #0]
 80018c6:	e02f      	b.n	8001928 <HAL_RCC_OscConfig+0xe0>
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d10c      	bne.n	80018ea <HAL_RCC_OscConfig+0xa2>
 80018d0:	4bab      	ldr	r3, [pc, #684]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 80018d2:	681a      	ldr	r2, [r3, #0]
 80018d4:	4baa      	ldr	r3, [pc, #680]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 80018d6:	49ab      	ldr	r1, [pc, #684]	; (8001b84 <HAL_RCC_OscConfig+0x33c>)
 80018d8:	400a      	ands	r2, r1
 80018da:	601a      	str	r2, [r3, #0]
 80018dc:	4ba8      	ldr	r3, [pc, #672]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 80018de:	681a      	ldr	r2, [r3, #0]
 80018e0:	4ba7      	ldr	r3, [pc, #668]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 80018e2:	49a9      	ldr	r1, [pc, #676]	; (8001b88 <HAL_RCC_OscConfig+0x340>)
 80018e4:	400a      	ands	r2, r1
 80018e6:	601a      	str	r2, [r3, #0]
 80018e8:	e01e      	b.n	8001928 <HAL_RCC_OscConfig+0xe0>
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	2b05      	cmp	r3, #5
 80018f0:	d10e      	bne.n	8001910 <HAL_RCC_OscConfig+0xc8>
 80018f2:	4ba3      	ldr	r3, [pc, #652]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 80018f4:	681a      	ldr	r2, [r3, #0]
 80018f6:	4ba2      	ldr	r3, [pc, #648]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 80018f8:	2180      	movs	r1, #128	; 0x80
 80018fa:	02c9      	lsls	r1, r1, #11
 80018fc:	430a      	orrs	r2, r1
 80018fe:	601a      	str	r2, [r3, #0]
 8001900:	4b9f      	ldr	r3, [pc, #636]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 8001902:	681a      	ldr	r2, [r3, #0]
 8001904:	4b9e      	ldr	r3, [pc, #632]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 8001906:	2180      	movs	r1, #128	; 0x80
 8001908:	0249      	lsls	r1, r1, #9
 800190a:	430a      	orrs	r2, r1
 800190c:	601a      	str	r2, [r3, #0]
 800190e:	e00b      	b.n	8001928 <HAL_RCC_OscConfig+0xe0>
 8001910:	4b9b      	ldr	r3, [pc, #620]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 8001912:	681a      	ldr	r2, [r3, #0]
 8001914:	4b9a      	ldr	r3, [pc, #616]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 8001916:	499b      	ldr	r1, [pc, #620]	; (8001b84 <HAL_RCC_OscConfig+0x33c>)
 8001918:	400a      	ands	r2, r1
 800191a:	601a      	str	r2, [r3, #0]
 800191c:	4b98      	ldr	r3, [pc, #608]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 800191e:	681a      	ldr	r2, [r3, #0]
 8001920:	4b97      	ldr	r3, [pc, #604]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 8001922:	4999      	ldr	r1, [pc, #612]	; (8001b88 <HAL_RCC_OscConfig+0x340>)
 8001924:	400a      	ands	r2, r1
 8001926:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d014      	beq.n	800195a <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001930:	f7fe ff58 	bl	80007e4 <HAL_GetTick>
 8001934:	0003      	movs	r3, r0
 8001936:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001938:	e008      	b.n	800194c <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800193a:	f7fe ff53 	bl	80007e4 <HAL_GetTick>
 800193e:	0002      	movs	r2, r0
 8001940:	69bb      	ldr	r3, [r7, #24]
 8001942:	1ad3      	subs	r3, r2, r3
 8001944:	2b64      	cmp	r3, #100	; 0x64
 8001946:	d901      	bls.n	800194c <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8001948:	2303      	movs	r3, #3
 800194a:	e2fd      	b.n	8001f48 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800194c:	4b8c      	ldr	r3, [pc, #560]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 800194e:	681a      	ldr	r2, [r3, #0]
 8001950:	2380      	movs	r3, #128	; 0x80
 8001952:	029b      	lsls	r3, r3, #10
 8001954:	4013      	ands	r3, r2
 8001956:	d0f0      	beq.n	800193a <HAL_RCC_OscConfig+0xf2>
 8001958:	e015      	b.n	8001986 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800195a:	f7fe ff43 	bl	80007e4 <HAL_GetTick>
 800195e:	0003      	movs	r3, r0
 8001960:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001962:	e008      	b.n	8001976 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001964:	f7fe ff3e 	bl	80007e4 <HAL_GetTick>
 8001968:	0002      	movs	r2, r0
 800196a:	69bb      	ldr	r3, [r7, #24]
 800196c:	1ad3      	subs	r3, r2, r3
 800196e:	2b64      	cmp	r3, #100	; 0x64
 8001970:	d901      	bls.n	8001976 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8001972:	2303      	movs	r3, #3
 8001974:	e2e8      	b.n	8001f48 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001976:	4b82      	ldr	r3, [pc, #520]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 8001978:	681a      	ldr	r2, [r3, #0]
 800197a:	2380      	movs	r3, #128	; 0x80
 800197c:	029b      	lsls	r3, r3, #10
 800197e:	4013      	ands	r3, r2
 8001980:	d1f0      	bne.n	8001964 <HAL_RCC_OscConfig+0x11c>
 8001982:	e000      	b.n	8001986 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001984:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	2202      	movs	r2, #2
 800198c:	4013      	ands	r3, r2
 800198e:	d100      	bne.n	8001992 <HAL_RCC_OscConfig+0x14a>
 8001990:	e06c      	b.n	8001a6c <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001992:	4b7b      	ldr	r3, [pc, #492]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	220c      	movs	r2, #12
 8001998:	4013      	ands	r3, r2
 800199a:	d00e      	beq.n	80019ba <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800199c:	4b78      	ldr	r3, [pc, #480]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	220c      	movs	r2, #12
 80019a2:	4013      	ands	r3, r2
 80019a4:	2b08      	cmp	r3, #8
 80019a6:	d11f      	bne.n	80019e8 <HAL_RCC_OscConfig+0x1a0>
 80019a8:	4b75      	ldr	r3, [pc, #468]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 80019aa:	685a      	ldr	r2, [r3, #4]
 80019ac:	23c0      	movs	r3, #192	; 0xc0
 80019ae:	025b      	lsls	r3, r3, #9
 80019b0:	401a      	ands	r2, r3
 80019b2:	2380      	movs	r3, #128	; 0x80
 80019b4:	021b      	lsls	r3, r3, #8
 80019b6:	429a      	cmp	r2, r3
 80019b8:	d116      	bne.n	80019e8 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019ba:	4b71      	ldr	r3, [pc, #452]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	2202      	movs	r2, #2
 80019c0:	4013      	ands	r3, r2
 80019c2:	d005      	beq.n	80019d0 <HAL_RCC_OscConfig+0x188>
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	68db      	ldr	r3, [r3, #12]
 80019c8:	2b01      	cmp	r3, #1
 80019ca:	d001      	beq.n	80019d0 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80019cc:	2301      	movs	r3, #1
 80019ce:	e2bb      	b.n	8001f48 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019d0:	4b6b      	ldr	r3, [pc, #428]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	22f8      	movs	r2, #248	; 0xf8
 80019d6:	4393      	bics	r3, r2
 80019d8:	0019      	movs	r1, r3
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	691b      	ldr	r3, [r3, #16]
 80019de:	00da      	lsls	r2, r3, #3
 80019e0:	4b67      	ldr	r3, [pc, #412]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 80019e2:	430a      	orrs	r2, r1
 80019e4:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019e6:	e041      	b.n	8001a6c <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	68db      	ldr	r3, [r3, #12]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d024      	beq.n	8001a3a <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019f0:	4b63      	ldr	r3, [pc, #396]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	4b62      	ldr	r3, [pc, #392]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 80019f6:	2101      	movs	r1, #1
 80019f8:	430a      	orrs	r2, r1
 80019fa:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019fc:	f7fe fef2 	bl	80007e4 <HAL_GetTick>
 8001a00:	0003      	movs	r3, r0
 8001a02:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a04:	e008      	b.n	8001a18 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a06:	f7fe feed 	bl	80007e4 <HAL_GetTick>
 8001a0a:	0002      	movs	r2, r0
 8001a0c:	69bb      	ldr	r3, [r7, #24]
 8001a0e:	1ad3      	subs	r3, r2, r3
 8001a10:	2b02      	cmp	r3, #2
 8001a12:	d901      	bls.n	8001a18 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001a14:	2303      	movs	r3, #3
 8001a16:	e297      	b.n	8001f48 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a18:	4b59      	ldr	r3, [pc, #356]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	2202      	movs	r2, #2
 8001a1e:	4013      	ands	r3, r2
 8001a20:	d0f1      	beq.n	8001a06 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a22:	4b57      	ldr	r3, [pc, #348]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	22f8      	movs	r2, #248	; 0xf8
 8001a28:	4393      	bics	r3, r2
 8001a2a:	0019      	movs	r1, r3
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	691b      	ldr	r3, [r3, #16]
 8001a30:	00da      	lsls	r2, r3, #3
 8001a32:	4b53      	ldr	r3, [pc, #332]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 8001a34:	430a      	orrs	r2, r1
 8001a36:	601a      	str	r2, [r3, #0]
 8001a38:	e018      	b.n	8001a6c <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a3a:	4b51      	ldr	r3, [pc, #324]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 8001a3c:	681a      	ldr	r2, [r3, #0]
 8001a3e:	4b50      	ldr	r3, [pc, #320]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 8001a40:	2101      	movs	r1, #1
 8001a42:	438a      	bics	r2, r1
 8001a44:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a46:	f7fe fecd 	bl	80007e4 <HAL_GetTick>
 8001a4a:	0003      	movs	r3, r0
 8001a4c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a4e:	e008      	b.n	8001a62 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a50:	f7fe fec8 	bl	80007e4 <HAL_GetTick>
 8001a54:	0002      	movs	r2, r0
 8001a56:	69bb      	ldr	r3, [r7, #24]
 8001a58:	1ad3      	subs	r3, r2, r3
 8001a5a:	2b02      	cmp	r3, #2
 8001a5c:	d901      	bls.n	8001a62 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8001a5e:	2303      	movs	r3, #3
 8001a60:	e272      	b.n	8001f48 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a62:	4b47      	ldr	r3, [pc, #284]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	2202      	movs	r2, #2
 8001a68:	4013      	ands	r3, r2
 8001a6a:	d1f1      	bne.n	8001a50 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	2208      	movs	r2, #8
 8001a72:	4013      	ands	r3, r2
 8001a74:	d036      	beq.n	8001ae4 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	69db      	ldr	r3, [r3, #28]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d019      	beq.n	8001ab2 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a7e:	4b40      	ldr	r3, [pc, #256]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 8001a80:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001a82:	4b3f      	ldr	r3, [pc, #252]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 8001a84:	2101      	movs	r1, #1
 8001a86:	430a      	orrs	r2, r1
 8001a88:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a8a:	f7fe feab 	bl	80007e4 <HAL_GetTick>
 8001a8e:	0003      	movs	r3, r0
 8001a90:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a92:	e008      	b.n	8001aa6 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a94:	f7fe fea6 	bl	80007e4 <HAL_GetTick>
 8001a98:	0002      	movs	r2, r0
 8001a9a:	69bb      	ldr	r3, [r7, #24]
 8001a9c:	1ad3      	subs	r3, r2, r3
 8001a9e:	2b02      	cmp	r3, #2
 8001aa0:	d901      	bls.n	8001aa6 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8001aa2:	2303      	movs	r3, #3
 8001aa4:	e250      	b.n	8001f48 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001aa6:	4b36      	ldr	r3, [pc, #216]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 8001aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aaa:	2202      	movs	r2, #2
 8001aac:	4013      	ands	r3, r2
 8001aae:	d0f1      	beq.n	8001a94 <HAL_RCC_OscConfig+0x24c>
 8001ab0:	e018      	b.n	8001ae4 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ab2:	4b33      	ldr	r3, [pc, #204]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 8001ab4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001ab6:	4b32      	ldr	r3, [pc, #200]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 8001ab8:	2101      	movs	r1, #1
 8001aba:	438a      	bics	r2, r1
 8001abc:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001abe:	f7fe fe91 	bl	80007e4 <HAL_GetTick>
 8001ac2:	0003      	movs	r3, r0
 8001ac4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ac6:	e008      	b.n	8001ada <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ac8:	f7fe fe8c 	bl	80007e4 <HAL_GetTick>
 8001acc:	0002      	movs	r2, r0
 8001ace:	69bb      	ldr	r3, [r7, #24]
 8001ad0:	1ad3      	subs	r3, r2, r3
 8001ad2:	2b02      	cmp	r3, #2
 8001ad4:	d901      	bls.n	8001ada <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	e236      	b.n	8001f48 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ada:	4b29      	ldr	r3, [pc, #164]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 8001adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ade:	2202      	movs	r2, #2
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	d1f1      	bne.n	8001ac8 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2204      	movs	r2, #4
 8001aea:	4013      	ands	r3, r2
 8001aec:	d100      	bne.n	8001af0 <HAL_RCC_OscConfig+0x2a8>
 8001aee:	e0b5      	b.n	8001c5c <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001af0:	201f      	movs	r0, #31
 8001af2:	183b      	adds	r3, r7, r0
 8001af4:	2200      	movs	r2, #0
 8001af6:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001af8:	4b21      	ldr	r3, [pc, #132]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 8001afa:	69da      	ldr	r2, [r3, #28]
 8001afc:	2380      	movs	r3, #128	; 0x80
 8001afe:	055b      	lsls	r3, r3, #21
 8001b00:	4013      	ands	r3, r2
 8001b02:	d110      	bne.n	8001b26 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b04:	4b1e      	ldr	r3, [pc, #120]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 8001b06:	69da      	ldr	r2, [r3, #28]
 8001b08:	4b1d      	ldr	r3, [pc, #116]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 8001b0a:	2180      	movs	r1, #128	; 0x80
 8001b0c:	0549      	lsls	r1, r1, #21
 8001b0e:	430a      	orrs	r2, r1
 8001b10:	61da      	str	r2, [r3, #28]
 8001b12:	4b1b      	ldr	r3, [pc, #108]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 8001b14:	69da      	ldr	r2, [r3, #28]
 8001b16:	2380      	movs	r3, #128	; 0x80
 8001b18:	055b      	lsls	r3, r3, #21
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	60fb      	str	r3, [r7, #12]
 8001b1e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001b20:	183b      	adds	r3, r7, r0
 8001b22:	2201      	movs	r2, #1
 8001b24:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b26:	4b19      	ldr	r3, [pc, #100]	; (8001b8c <HAL_RCC_OscConfig+0x344>)
 8001b28:	681a      	ldr	r2, [r3, #0]
 8001b2a:	2380      	movs	r3, #128	; 0x80
 8001b2c:	005b      	lsls	r3, r3, #1
 8001b2e:	4013      	ands	r3, r2
 8001b30:	d11a      	bne.n	8001b68 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b32:	4b16      	ldr	r3, [pc, #88]	; (8001b8c <HAL_RCC_OscConfig+0x344>)
 8001b34:	681a      	ldr	r2, [r3, #0]
 8001b36:	4b15      	ldr	r3, [pc, #84]	; (8001b8c <HAL_RCC_OscConfig+0x344>)
 8001b38:	2180      	movs	r1, #128	; 0x80
 8001b3a:	0049      	lsls	r1, r1, #1
 8001b3c:	430a      	orrs	r2, r1
 8001b3e:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b40:	f7fe fe50 	bl	80007e4 <HAL_GetTick>
 8001b44:	0003      	movs	r3, r0
 8001b46:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b48:	e008      	b.n	8001b5c <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b4a:	f7fe fe4b 	bl	80007e4 <HAL_GetTick>
 8001b4e:	0002      	movs	r2, r0
 8001b50:	69bb      	ldr	r3, [r7, #24]
 8001b52:	1ad3      	subs	r3, r2, r3
 8001b54:	2b64      	cmp	r3, #100	; 0x64
 8001b56:	d901      	bls.n	8001b5c <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8001b58:	2303      	movs	r3, #3
 8001b5a:	e1f5      	b.n	8001f48 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b5c:	4b0b      	ldr	r3, [pc, #44]	; (8001b8c <HAL_RCC_OscConfig+0x344>)
 8001b5e:	681a      	ldr	r2, [r3, #0]
 8001b60:	2380      	movs	r3, #128	; 0x80
 8001b62:	005b      	lsls	r3, r3, #1
 8001b64:	4013      	ands	r3, r2
 8001b66:	d0f0      	beq.n	8001b4a <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	689b      	ldr	r3, [r3, #8]
 8001b6c:	2b01      	cmp	r3, #1
 8001b6e:	d10f      	bne.n	8001b90 <HAL_RCC_OscConfig+0x348>
 8001b70:	4b03      	ldr	r3, [pc, #12]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 8001b72:	6a1a      	ldr	r2, [r3, #32]
 8001b74:	4b02      	ldr	r3, [pc, #8]	; (8001b80 <HAL_RCC_OscConfig+0x338>)
 8001b76:	2101      	movs	r1, #1
 8001b78:	430a      	orrs	r2, r1
 8001b7a:	621a      	str	r2, [r3, #32]
 8001b7c:	e036      	b.n	8001bec <HAL_RCC_OscConfig+0x3a4>
 8001b7e:	46c0      	nop			; (mov r8, r8)
 8001b80:	40021000 	.word	0x40021000
 8001b84:	fffeffff 	.word	0xfffeffff
 8001b88:	fffbffff 	.word	0xfffbffff
 8001b8c:	40007000 	.word	0x40007000
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	689b      	ldr	r3, [r3, #8]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d10c      	bne.n	8001bb2 <HAL_RCC_OscConfig+0x36a>
 8001b98:	4bca      	ldr	r3, [pc, #808]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001b9a:	6a1a      	ldr	r2, [r3, #32]
 8001b9c:	4bc9      	ldr	r3, [pc, #804]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001b9e:	2101      	movs	r1, #1
 8001ba0:	438a      	bics	r2, r1
 8001ba2:	621a      	str	r2, [r3, #32]
 8001ba4:	4bc7      	ldr	r3, [pc, #796]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001ba6:	6a1a      	ldr	r2, [r3, #32]
 8001ba8:	4bc6      	ldr	r3, [pc, #792]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001baa:	2104      	movs	r1, #4
 8001bac:	438a      	bics	r2, r1
 8001bae:	621a      	str	r2, [r3, #32]
 8001bb0:	e01c      	b.n	8001bec <HAL_RCC_OscConfig+0x3a4>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	689b      	ldr	r3, [r3, #8]
 8001bb6:	2b05      	cmp	r3, #5
 8001bb8:	d10c      	bne.n	8001bd4 <HAL_RCC_OscConfig+0x38c>
 8001bba:	4bc2      	ldr	r3, [pc, #776]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001bbc:	6a1a      	ldr	r2, [r3, #32]
 8001bbe:	4bc1      	ldr	r3, [pc, #772]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001bc0:	2104      	movs	r1, #4
 8001bc2:	430a      	orrs	r2, r1
 8001bc4:	621a      	str	r2, [r3, #32]
 8001bc6:	4bbf      	ldr	r3, [pc, #764]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001bc8:	6a1a      	ldr	r2, [r3, #32]
 8001bca:	4bbe      	ldr	r3, [pc, #760]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001bcc:	2101      	movs	r1, #1
 8001bce:	430a      	orrs	r2, r1
 8001bd0:	621a      	str	r2, [r3, #32]
 8001bd2:	e00b      	b.n	8001bec <HAL_RCC_OscConfig+0x3a4>
 8001bd4:	4bbb      	ldr	r3, [pc, #748]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001bd6:	6a1a      	ldr	r2, [r3, #32]
 8001bd8:	4bba      	ldr	r3, [pc, #744]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001bda:	2101      	movs	r1, #1
 8001bdc:	438a      	bics	r2, r1
 8001bde:	621a      	str	r2, [r3, #32]
 8001be0:	4bb8      	ldr	r3, [pc, #736]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001be2:	6a1a      	ldr	r2, [r3, #32]
 8001be4:	4bb7      	ldr	r3, [pc, #732]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001be6:	2104      	movs	r1, #4
 8001be8:	438a      	bics	r2, r1
 8001bea:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	689b      	ldr	r3, [r3, #8]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d014      	beq.n	8001c1e <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bf4:	f7fe fdf6 	bl	80007e4 <HAL_GetTick>
 8001bf8:	0003      	movs	r3, r0
 8001bfa:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bfc:	e009      	b.n	8001c12 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bfe:	f7fe fdf1 	bl	80007e4 <HAL_GetTick>
 8001c02:	0002      	movs	r2, r0
 8001c04:	69bb      	ldr	r3, [r7, #24]
 8001c06:	1ad3      	subs	r3, r2, r3
 8001c08:	4aaf      	ldr	r2, [pc, #700]	; (8001ec8 <HAL_RCC_OscConfig+0x680>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d901      	bls.n	8001c12 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8001c0e:	2303      	movs	r3, #3
 8001c10:	e19a      	b.n	8001f48 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c12:	4bac      	ldr	r3, [pc, #688]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001c14:	6a1b      	ldr	r3, [r3, #32]
 8001c16:	2202      	movs	r2, #2
 8001c18:	4013      	ands	r3, r2
 8001c1a:	d0f0      	beq.n	8001bfe <HAL_RCC_OscConfig+0x3b6>
 8001c1c:	e013      	b.n	8001c46 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c1e:	f7fe fde1 	bl	80007e4 <HAL_GetTick>
 8001c22:	0003      	movs	r3, r0
 8001c24:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c26:	e009      	b.n	8001c3c <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c28:	f7fe fddc 	bl	80007e4 <HAL_GetTick>
 8001c2c:	0002      	movs	r2, r0
 8001c2e:	69bb      	ldr	r3, [r7, #24]
 8001c30:	1ad3      	subs	r3, r2, r3
 8001c32:	4aa5      	ldr	r2, [pc, #660]	; (8001ec8 <HAL_RCC_OscConfig+0x680>)
 8001c34:	4293      	cmp	r3, r2
 8001c36:	d901      	bls.n	8001c3c <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001c38:	2303      	movs	r3, #3
 8001c3a:	e185      	b.n	8001f48 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c3c:	4ba1      	ldr	r3, [pc, #644]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001c3e:	6a1b      	ldr	r3, [r3, #32]
 8001c40:	2202      	movs	r2, #2
 8001c42:	4013      	ands	r3, r2
 8001c44:	d1f0      	bne.n	8001c28 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001c46:	231f      	movs	r3, #31
 8001c48:	18fb      	adds	r3, r7, r3
 8001c4a:	781b      	ldrb	r3, [r3, #0]
 8001c4c:	2b01      	cmp	r3, #1
 8001c4e:	d105      	bne.n	8001c5c <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c50:	4b9c      	ldr	r3, [pc, #624]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001c52:	69da      	ldr	r2, [r3, #28]
 8001c54:	4b9b      	ldr	r3, [pc, #620]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001c56:	499d      	ldr	r1, [pc, #628]	; (8001ecc <HAL_RCC_OscConfig+0x684>)
 8001c58:	400a      	ands	r2, r1
 8001c5a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	2210      	movs	r2, #16
 8001c62:	4013      	ands	r3, r2
 8001c64:	d063      	beq.n	8001d2e <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	695b      	ldr	r3, [r3, #20]
 8001c6a:	2b01      	cmp	r3, #1
 8001c6c:	d12a      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001c6e:	4b95      	ldr	r3, [pc, #596]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001c70:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c72:	4b94      	ldr	r3, [pc, #592]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001c74:	2104      	movs	r1, #4
 8001c76:	430a      	orrs	r2, r1
 8001c78:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001c7a:	4b92      	ldr	r3, [pc, #584]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001c7c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c7e:	4b91      	ldr	r3, [pc, #580]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001c80:	2101      	movs	r1, #1
 8001c82:	430a      	orrs	r2, r1
 8001c84:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c86:	f7fe fdad 	bl	80007e4 <HAL_GetTick>
 8001c8a:	0003      	movs	r3, r0
 8001c8c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001c8e:	e008      	b.n	8001ca2 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001c90:	f7fe fda8 	bl	80007e4 <HAL_GetTick>
 8001c94:	0002      	movs	r2, r0
 8001c96:	69bb      	ldr	r3, [r7, #24]
 8001c98:	1ad3      	subs	r3, r2, r3
 8001c9a:	2b02      	cmp	r3, #2
 8001c9c:	d901      	bls.n	8001ca2 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	e152      	b.n	8001f48 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001ca2:	4b88      	ldr	r3, [pc, #544]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001ca4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ca6:	2202      	movs	r2, #2
 8001ca8:	4013      	ands	r3, r2
 8001caa:	d0f1      	beq.n	8001c90 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001cac:	4b85      	ldr	r3, [pc, #532]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001cae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cb0:	22f8      	movs	r2, #248	; 0xf8
 8001cb2:	4393      	bics	r3, r2
 8001cb4:	0019      	movs	r1, r3
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	699b      	ldr	r3, [r3, #24]
 8001cba:	00da      	lsls	r2, r3, #3
 8001cbc:	4b81      	ldr	r3, [pc, #516]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001cbe:	430a      	orrs	r2, r1
 8001cc0:	635a      	str	r2, [r3, #52]	; 0x34
 8001cc2:	e034      	b.n	8001d2e <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	695b      	ldr	r3, [r3, #20]
 8001cc8:	3305      	adds	r3, #5
 8001cca:	d111      	bne.n	8001cf0 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001ccc:	4b7d      	ldr	r3, [pc, #500]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001cce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001cd0:	4b7c      	ldr	r3, [pc, #496]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001cd2:	2104      	movs	r1, #4
 8001cd4:	438a      	bics	r2, r1
 8001cd6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001cd8:	4b7a      	ldr	r3, [pc, #488]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001cda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cdc:	22f8      	movs	r2, #248	; 0xf8
 8001cde:	4393      	bics	r3, r2
 8001ce0:	0019      	movs	r1, r3
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	699b      	ldr	r3, [r3, #24]
 8001ce6:	00da      	lsls	r2, r3, #3
 8001ce8:	4b76      	ldr	r3, [pc, #472]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001cea:	430a      	orrs	r2, r1
 8001cec:	635a      	str	r2, [r3, #52]	; 0x34
 8001cee:	e01e      	b.n	8001d2e <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001cf0:	4b74      	ldr	r3, [pc, #464]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001cf2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001cf4:	4b73      	ldr	r3, [pc, #460]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001cf6:	2104      	movs	r1, #4
 8001cf8:	430a      	orrs	r2, r1
 8001cfa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001cfc:	4b71      	ldr	r3, [pc, #452]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001cfe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d00:	4b70      	ldr	r3, [pc, #448]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001d02:	2101      	movs	r1, #1
 8001d04:	438a      	bics	r2, r1
 8001d06:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d08:	f7fe fd6c 	bl	80007e4 <HAL_GetTick>
 8001d0c:	0003      	movs	r3, r0
 8001d0e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001d10:	e008      	b.n	8001d24 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001d12:	f7fe fd67 	bl	80007e4 <HAL_GetTick>
 8001d16:	0002      	movs	r2, r0
 8001d18:	69bb      	ldr	r3, [r7, #24]
 8001d1a:	1ad3      	subs	r3, r2, r3
 8001d1c:	2b02      	cmp	r3, #2
 8001d1e:	d901      	bls.n	8001d24 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8001d20:	2303      	movs	r3, #3
 8001d22:	e111      	b.n	8001f48 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001d24:	4b67      	ldr	r3, [pc, #412]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001d26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d28:	2202      	movs	r2, #2
 8001d2a:	4013      	ands	r3, r2
 8001d2c:	d1f1      	bne.n	8001d12 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	2220      	movs	r2, #32
 8001d34:	4013      	ands	r3, r2
 8001d36:	d05c      	beq.n	8001df2 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001d38:	4b62      	ldr	r3, [pc, #392]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	220c      	movs	r2, #12
 8001d3e:	4013      	ands	r3, r2
 8001d40:	2b0c      	cmp	r3, #12
 8001d42:	d00e      	beq.n	8001d62 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001d44:	4b5f      	ldr	r3, [pc, #380]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	220c      	movs	r2, #12
 8001d4a:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001d4c:	2b08      	cmp	r3, #8
 8001d4e:	d114      	bne.n	8001d7a <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001d50:	4b5c      	ldr	r3, [pc, #368]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001d52:	685a      	ldr	r2, [r3, #4]
 8001d54:	23c0      	movs	r3, #192	; 0xc0
 8001d56:	025b      	lsls	r3, r3, #9
 8001d58:	401a      	ands	r2, r3
 8001d5a:	23c0      	movs	r3, #192	; 0xc0
 8001d5c:	025b      	lsls	r3, r3, #9
 8001d5e:	429a      	cmp	r2, r3
 8001d60:	d10b      	bne.n	8001d7a <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001d62:	4b58      	ldr	r3, [pc, #352]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001d64:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d66:	2380      	movs	r3, #128	; 0x80
 8001d68:	029b      	lsls	r3, r3, #10
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	d040      	beq.n	8001df0 <HAL_RCC_OscConfig+0x5a8>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6a1b      	ldr	r3, [r3, #32]
 8001d72:	2b01      	cmp	r3, #1
 8001d74:	d03c      	beq.n	8001df0 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001d76:	2301      	movs	r3, #1
 8001d78:	e0e6      	b.n	8001f48 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6a1b      	ldr	r3, [r3, #32]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d01b      	beq.n	8001dba <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001d82:	4b50      	ldr	r3, [pc, #320]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001d84:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d86:	4b4f      	ldr	r3, [pc, #316]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001d88:	2180      	movs	r1, #128	; 0x80
 8001d8a:	0249      	lsls	r1, r1, #9
 8001d8c:	430a      	orrs	r2, r1
 8001d8e:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d90:	f7fe fd28 	bl	80007e4 <HAL_GetTick>
 8001d94:	0003      	movs	r3, r0
 8001d96:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001d98:	e008      	b.n	8001dac <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001d9a:	f7fe fd23 	bl	80007e4 <HAL_GetTick>
 8001d9e:	0002      	movs	r2, r0
 8001da0:	69bb      	ldr	r3, [r7, #24]
 8001da2:	1ad3      	subs	r3, r2, r3
 8001da4:	2b02      	cmp	r3, #2
 8001da6:	d901      	bls.n	8001dac <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8001da8:	2303      	movs	r3, #3
 8001daa:	e0cd      	b.n	8001f48 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001dac:	4b45      	ldr	r3, [pc, #276]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001dae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001db0:	2380      	movs	r3, #128	; 0x80
 8001db2:	029b      	lsls	r3, r3, #10
 8001db4:	4013      	ands	r3, r2
 8001db6:	d0f0      	beq.n	8001d9a <HAL_RCC_OscConfig+0x552>
 8001db8:	e01b      	b.n	8001df2 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001dba:	4b42      	ldr	r3, [pc, #264]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001dbc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001dbe:	4b41      	ldr	r3, [pc, #260]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001dc0:	4943      	ldr	r1, [pc, #268]	; (8001ed0 <HAL_RCC_OscConfig+0x688>)
 8001dc2:	400a      	ands	r2, r1
 8001dc4:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dc6:	f7fe fd0d 	bl	80007e4 <HAL_GetTick>
 8001dca:	0003      	movs	r3, r0
 8001dcc:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001dce:	e008      	b.n	8001de2 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001dd0:	f7fe fd08 	bl	80007e4 <HAL_GetTick>
 8001dd4:	0002      	movs	r2, r0
 8001dd6:	69bb      	ldr	r3, [r7, #24]
 8001dd8:	1ad3      	subs	r3, r2, r3
 8001dda:	2b02      	cmp	r3, #2
 8001ddc:	d901      	bls.n	8001de2 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8001dde:	2303      	movs	r3, #3
 8001de0:	e0b2      	b.n	8001f48 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001de2:	4b38      	ldr	r3, [pc, #224]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001de4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001de6:	2380      	movs	r3, #128	; 0x80
 8001de8:	029b      	lsls	r3, r3, #10
 8001dea:	4013      	ands	r3, r2
 8001dec:	d1f0      	bne.n	8001dd0 <HAL_RCC_OscConfig+0x588>
 8001dee:	e000      	b.n	8001df2 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001df0:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d100      	bne.n	8001dfc <HAL_RCC_OscConfig+0x5b4>
 8001dfa:	e0a4      	b.n	8001f46 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001dfc:	4b31      	ldr	r3, [pc, #196]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	220c      	movs	r2, #12
 8001e02:	4013      	ands	r3, r2
 8001e04:	2b08      	cmp	r3, #8
 8001e06:	d100      	bne.n	8001e0a <HAL_RCC_OscConfig+0x5c2>
 8001e08:	e078      	b.n	8001efc <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e0e:	2b02      	cmp	r3, #2
 8001e10:	d14c      	bne.n	8001eac <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e12:	4b2c      	ldr	r3, [pc, #176]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001e14:	681a      	ldr	r2, [r3, #0]
 8001e16:	4b2b      	ldr	r3, [pc, #172]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001e18:	492e      	ldr	r1, [pc, #184]	; (8001ed4 <HAL_RCC_OscConfig+0x68c>)
 8001e1a:	400a      	ands	r2, r1
 8001e1c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e1e:	f7fe fce1 	bl	80007e4 <HAL_GetTick>
 8001e22:	0003      	movs	r3, r0
 8001e24:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e26:	e008      	b.n	8001e3a <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e28:	f7fe fcdc 	bl	80007e4 <HAL_GetTick>
 8001e2c:	0002      	movs	r2, r0
 8001e2e:	69bb      	ldr	r3, [r7, #24]
 8001e30:	1ad3      	subs	r3, r2, r3
 8001e32:	2b02      	cmp	r3, #2
 8001e34:	d901      	bls.n	8001e3a <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8001e36:	2303      	movs	r3, #3
 8001e38:	e086      	b.n	8001f48 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e3a:	4b22      	ldr	r3, [pc, #136]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	2380      	movs	r3, #128	; 0x80
 8001e40:	049b      	lsls	r3, r3, #18
 8001e42:	4013      	ands	r3, r2
 8001e44:	d1f0      	bne.n	8001e28 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e46:	4b1f      	ldr	r3, [pc, #124]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001e48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e4a:	220f      	movs	r2, #15
 8001e4c:	4393      	bics	r3, r2
 8001e4e:	0019      	movs	r1, r3
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e54:	4b1b      	ldr	r3, [pc, #108]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001e56:	430a      	orrs	r2, r1
 8001e58:	62da      	str	r2, [r3, #44]	; 0x2c
 8001e5a:	4b1a      	ldr	r3, [pc, #104]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	4a1e      	ldr	r2, [pc, #120]	; (8001ed8 <HAL_RCC_OscConfig+0x690>)
 8001e60:	4013      	ands	r3, r2
 8001e62:	0019      	movs	r1, r3
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e6c:	431a      	orrs	r2, r3
 8001e6e:	4b15      	ldr	r3, [pc, #84]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001e70:	430a      	orrs	r2, r1
 8001e72:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e74:	4b13      	ldr	r3, [pc, #76]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001e76:	681a      	ldr	r2, [r3, #0]
 8001e78:	4b12      	ldr	r3, [pc, #72]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001e7a:	2180      	movs	r1, #128	; 0x80
 8001e7c:	0449      	lsls	r1, r1, #17
 8001e7e:	430a      	orrs	r2, r1
 8001e80:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e82:	f7fe fcaf 	bl	80007e4 <HAL_GetTick>
 8001e86:	0003      	movs	r3, r0
 8001e88:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e8a:	e008      	b.n	8001e9e <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e8c:	f7fe fcaa 	bl	80007e4 <HAL_GetTick>
 8001e90:	0002      	movs	r2, r0
 8001e92:	69bb      	ldr	r3, [r7, #24]
 8001e94:	1ad3      	subs	r3, r2, r3
 8001e96:	2b02      	cmp	r3, #2
 8001e98:	d901      	bls.n	8001e9e <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8001e9a:	2303      	movs	r3, #3
 8001e9c:	e054      	b.n	8001f48 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e9e:	4b09      	ldr	r3, [pc, #36]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001ea0:	681a      	ldr	r2, [r3, #0]
 8001ea2:	2380      	movs	r3, #128	; 0x80
 8001ea4:	049b      	lsls	r3, r3, #18
 8001ea6:	4013      	ands	r3, r2
 8001ea8:	d0f0      	beq.n	8001e8c <HAL_RCC_OscConfig+0x644>
 8001eaa:	e04c      	b.n	8001f46 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001eac:	4b05      	ldr	r3, [pc, #20]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001eae:	681a      	ldr	r2, [r3, #0]
 8001eb0:	4b04      	ldr	r3, [pc, #16]	; (8001ec4 <HAL_RCC_OscConfig+0x67c>)
 8001eb2:	4908      	ldr	r1, [pc, #32]	; (8001ed4 <HAL_RCC_OscConfig+0x68c>)
 8001eb4:	400a      	ands	r2, r1
 8001eb6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eb8:	f7fe fc94 	bl	80007e4 <HAL_GetTick>
 8001ebc:	0003      	movs	r3, r0
 8001ebe:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ec0:	e015      	b.n	8001eee <HAL_RCC_OscConfig+0x6a6>
 8001ec2:	46c0      	nop			; (mov r8, r8)
 8001ec4:	40021000 	.word	0x40021000
 8001ec8:	00001388 	.word	0x00001388
 8001ecc:	efffffff 	.word	0xefffffff
 8001ed0:	fffeffff 	.word	0xfffeffff
 8001ed4:	feffffff 	.word	0xfeffffff
 8001ed8:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001edc:	f7fe fc82 	bl	80007e4 <HAL_GetTick>
 8001ee0:	0002      	movs	r2, r0
 8001ee2:	69bb      	ldr	r3, [r7, #24]
 8001ee4:	1ad3      	subs	r3, r2, r3
 8001ee6:	2b02      	cmp	r3, #2
 8001ee8:	d901      	bls.n	8001eee <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8001eea:	2303      	movs	r3, #3
 8001eec:	e02c      	b.n	8001f48 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001eee:	4b18      	ldr	r3, [pc, #96]	; (8001f50 <HAL_RCC_OscConfig+0x708>)
 8001ef0:	681a      	ldr	r2, [r3, #0]
 8001ef2:	2380      	movs	r3, #128	; 0x80
 8001ef4:	049b      	lsls	r3, r3, #18
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	d1f0      	bne.n	8001edc <HAL_RCC_OscConfig+0x694>
 8001efa:	e024      	b.n	8001f46 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f00:	2b01      	cmp	r3, #1
 8001f02:	d101      	bne.n	8001f08 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8001f04:	2301      	movs	r3, #1
 8001f06:	e01f      	b.n	8001f48 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001f08:	4b11      	ldr	r3, [pc, #68]	; (8001f50 <HAL_RCC_OscConfig+0x708>)
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001f0e:	4b10      	ldr	r3, [pc, #64]	; (8001f50 <HAL_RCC_OscConfig+0x708>)
 8001f10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f12:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f14:	697a      	ldr	r2, [r7, #20]
 8001f16:	23c0      	movs	r3, #192	; 0xc0
 8001f18:	025b      	lsls	r3, r3, #9
 8001f1a:	401a      	ands	r2, r3
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f20:	429a      	cmp	r2, r3
 8001f22:	d10e      	bne.n	8001f42 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001f24:	693b      	ldr	r3, [r7, #16]
 8001f26:	220f      	movs	r2, #15
 8001f28:	401a      	ands	r2, r3
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f2e:	429a      	cmp	r2, r3
 8001f30:	d107      	bne.n	8001f42 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001f32:	697a      	ldr	r2, [r7, #20]
 8001f34:	23f0      	movs	r3, #240	; 0xf0
 8001f36:	039b      	lsls	r3, r3, #14
 8001f38:	401a      	ands	r2, r3
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001f3e:	429a      	cmp	r2, r3
 8001f40:	d001      	beq.n	8001f46 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8001f42:	2301      	movs	r3, #1
 8001f44:	e000      	b.n	8001f48 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8001f46:	2300      	movs	r3, #0
}
 8001f48:	0018      	movs	r0, r3
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	b008      	add	sp, #32
 8001f4e:	bd80      	pop	{r7, pc}
 8001f50:	40021000 	.word	0x40021000

08001f54 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b084      	sub	sp, #16
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
 8001f5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d101      	bne.n	8001f68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f64:	2301      	movs	r3, #1
 8001f66:	e0bf      	b.n	80020e8 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001f68:	4b61      	ldr	r3, [pc, #388]	; (80020f0 <HAL_RCC_ClockConfig+0x19c>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	2201      	movs	r2, #1
 8001f6e:	4013      	ands	r3, r2
 8001f70:	683a      	ldr	r2, [r7, #0]
 8001f72:	429a      	cmp	r2, r3
 8001f74:	d911      	bls.n	8001f9a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f76:	4b5e      	ldr	r3, [pc, #376]	; (80020f0 <HAL_RCC_ClockConfig+0x19c>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	4393      	bics	r3, r2
 8001f7e:	0019      	movs	r1, r3
 8001f80:	4b5b      	ldr	r3, [pc, #364]	; (80020f0 <HAL_RCC_ClockConfig+0x19c>)
 8001f82:	683a      	ldr	r2, [r7, #0]
 8001f84:	430a      	orrs	r2, r1
 8001f86:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f88:	4b59      	ldr	r3, [pc, #356]	; (80020f0 <HAL_RCC_ClockConfig+0x19c>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	4013      	ands	r3, r2
 8001f90:	683a      	ldr	r2, [r7, #0]
 8001f92:	429a      	cmp	r2, r3
 8001f94:	d001      	beq.n	8001f9a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
 8001f98:	e0a6      	b.n	80020e8 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	2202      	movs	r2, #2
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	d015      	beq.n	8001fd0 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2204      	movs	r2, #4
 8001faa:	4013      	ands	r3, r2
 8001fac:	d006      	beq.n	8001fbc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001fae:	4b51      	ldr	r3, [pc, #324]	; (80020f4 <HAL_RCC_ClockConfig+0x1a0>)
 8001fb0:	685a      	ldr	r2, [r3, #4]
 8001fb2:	4b50      	ldr	r3, [pc, #320]	; (80020f4 <HAL_RCC_ClockConfig+0x1a0>)
 8001fb4:	21e0      	movs	r1, #224	; 0xe0
 8001fb6:	00c9      	lsls	r1, r1, #3
 8001fb8:	430a      	orrs	r2, r1
 8001fba:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fbc:	4b4d      	ldr	r3, [pc, #308]	; (80020f4 <HAL_RCC_ClockConfig+0x1a0>)
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	22f0      	movs	r2, #240	; 0xf0
 8001fc2:	4393      	bics	r3, r2
 8001fc4:	0019      	movs	r1, r3
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	689a      	ldr	r2, [r3, #8]
 8001fca:	4b4a      	ldr	r3, [pc, #296]	; (80020f4 <HAL_RCC_ClockConfig+0x1a0>)
 8001fcc:	430a      	orrs	r2, r1
 8001fce:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	d04c      	beq.n	8002074 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	2b01      	cmp	r3, #1
 8001fe0:	d107      	bne.n	8001ff2 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fe2:	4b44      	ldr	r3, [pc, #272]	; (80020f4 <HAL_RCC_ClockConfig+0x1a0>)
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	2380      	movs	r3, #128	; 0x80
 8001fe8:	029b      	lsls	r3, r3, #10
 8001fea:	4013      	ands	r3, r2
 8001fec:	d120      	bne.n	8002030 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	e07a      	b.n	80020e8 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	2b02      	cmp	r3, #2
 8001ff8:	d107      	bne.n	800200a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ffa:	4b3e      	ldr	r3, [pc, #248]	; (80020f4 <HAL_RCC_ClockConfig+0x1a0>)
 8001ffc:	681a      	ldr	r2, [r3, #0]
 8001ffe:	2380      	movs	r3, #128	; 0x80
 8002000:	049b      	lsls	r3, r3, #18
 8002002:	4013      	ands	r3, r2
 8002004:	d114      	bne.n	8002030 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002006:	2301      	movs	r3, #1
 8002008:	e06e      	b.n	80020e8 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	2b03      	cmp	r3, #3
 8002010:	d107      	bne.n	8002022 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002012:	4b38      	ldr	r3, [pc, #224]	; (80020f4 <HAL_RCC_ClockConfig+0x1a0>)
 8002014:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002016:	2380      	movs	r3, #128	; 0x80
 8002018:	029b      	lsls	r3, r3, #10
 800201a:	4013      	ands	r3, r2
 800201c:	d108      	bne.n	8002030 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800201e:	2301      	movs	r3, #1
 8002020:	e062      	b.n	80020e8 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002022:	4b34      	ldr	r3, [pc, #208]	; (80020f4 <HAL_RCC_ClockConfig+0x1a0>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	2202      	movs	r2, #2
 8002028:	4013      	ands	r3, r2
 800202a:	d101      	bne.n	8002030 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800202c:	2301      	movs	r3, #1
 800202e:	e05b      	b.n	80020e8 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002030:	4b30      	ldr	r3, [pc, #192]	; (80020f4 <HAL_RCC_ClockConfig+0x1a0>)
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	2203      	movs	r2, #3
 8002036:	4393      	bics	r3, r2
 8002038:	0019      	movs	r1, r3
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	685a      	ldr	r2, [r3, #4]
 800203e:	4b2d      	ldr	r3, [pc, #180]	; (80020f4 <HAL_RCC_ClockConfig+0x1a0>)
 8002040:	430a      	orrs	r2, r1
 8002042:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002044:	f7fe fbce 	bl	80007e4 <HAL_GetTick>
 8002048:	0003      	movs	r3, r0
 800204a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800204c:	e009      	b.n	8002062 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800204e:	f7fe fbc9 	bl	80007e4 <HAL_GetTick>
 8002052:	0002      	movs	r2, r0
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	1ad3      	subs	r3, r2, r3
 8002058:	4a27      	ldr	r2, [pc, #156]	; (80020f8 <HAL_RCC_ClockConfig+0x1a4>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d901      	bls.n	8002062 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800205e:	2303      	movs	r3, #3
 8002060:	e042      	b.n	80020e8 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002062:	4b24      	ldr	r3, [pc, #144]	; (80020f4 <HAL_RCC_ClockConfig+0x1a0>)
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	220c      	movs	r2, #12
 8002068:	401a      	ands	r2, r3
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	009b      	lsls	r3, r3, #2
 8002070:	429a      	cmp	r2, r3
 8002072:	d1ec      	bne.n	800204e <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002074:	4b1e      	ldr	r3, [pc, #120]	; (80020f0 <HAL_RCC_ClockConfig+0x19c>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	2201      	movs	r2, #1
 800207a:	4013      	ands	r3, r2
 800207c:	683a      	ldr	r2, [r7, #0]
 800207e:	429a      	cmp	r2, r3
 8002080:	d211      	bcs.n	80020a6 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002082:	4b1b      	ldr	r3, [pc, #108]	; (80020f0 <HAL_RCC_ClockConfig+0x19c>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	2201      	movs	r2, #1
 8002088:	4393      	bics	r3, r2
 800208a:	0019      	movs	r1, r3
 800208c:	4b18      	ldr	r3, [pc, #96]	; (80020f0 <HAL_RCC_ClockConfig+0x19c>)
 800208e:	683a      	ldr	r2, [r7, #0]
 8002090:	430a      	orrs	r2, r1
 8002092:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002094:	4b16      	ldr	r3, [pc, #88]	; (80020f0 <HAL_RCC_ClockConfig+0x19c>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	2201      	movs	r2, #1
 800209a:	4013      	ands	r3, r2
 800209c:	683a      	ldr	r2, [r7, #0]
 800209e:	429a      	cmp	r2, r3
 80020a0:	d001      	beq.n	80020a6 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 80020a2:	2301      	movs	r3, #1
 80020a4:	e020      	b.n	80020e8 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	2204      	movs	r2, #4
 80020ac:	4013      	ands	r3, r2
 80020ae:	d009      	beq.n	80020c4 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80020b0:	4b10      	ldr	r3, [pc, #64]	; (80020f4 <HAL_RCC_ClockConfig+0x1a0>)
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	4a11      	ldr	r2, [pc, #68]	; (80020fc <HAL_RCC_ClockConfig+0x1a8>)
 80020b6:	4013      	ands	r3, r2
 80020b8:	0019      	movs	r1, r3
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	68da      	ldr	r2, [r3, #12]
 80020be:	4b0d      	ldr	r3, [pc, #52]	; (80020f4 <HAL_RCC_ClockConfig+0x1a0>)
 80020c0:	430a      	orrs	r2, r1
 80020c2:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80020c4:	f000 f820 	bl	8002108 <HAL_RCC_GetSysClockFreq>
 80020c8:	0001      	movs	r1, r0
 80020ca:	4b0a      	ldr	r3, [pc, #40]	; (80020f4 <HAL_RCC_ClockConfig+0x1a0>)
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	091b      	lsrs	r3, r3, #4
 80020d0:	220f      	movs	r2, #15
 80020d2:	4013      	ands	r3, r2
 80020d4:	4a0a      	ldr	r2, [pc, #40]	; (8002100 <HAL_RCC_ClockConfig+0x1ac>)
 80020d6:	5cd3      	ldrb	r3, [r2, r3]
 80020d8:	000a      	movs	r2, r1
 80020da:	40da      	lsrs	r2, r3
 80020dc:	4b09      	ldr	r3, [pc, #36]	; (8002104 <HAL_RCC_ClockConfig+0x1b0>)
 80020de:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80020e0:	2003      	movs	r0, #3
 80020e2:	f7fe fb39 	bl	8000758 <HAL_InitTick>
  
  return HAL_OK;
 80020e6:	2300      	movs	r3, #0
}
 80020e8:	0018      	movs	r0, r3
 80020ea:	46bd      	mov	sp, r7
 80020ec:	b004      	add	sp, #16
 80020ee:	bd80      	pop	{r7, pc}
 80020f0:	40022000 	.word	0x40022000
 80020f4:	40021000 	.word	0x40021000
 80020f8:	00001388 	.word	0x00001388
 80020fc:	fffff8ff 	.word	0xfffff8ff
 8002100:	0800225c 	.word	0x0800225c
 8002104:	20000000 	.word	0x20000000

08002108 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b086      	sub	sp, #24
 800210c:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800210e:	2300      	movs	r3, #0
 8002110:	60fb      	str	r3, [r7, #12]
 8002112:	2300      	movs	r3, #0
 8002114:	60bb      	str	r3, [r7, #8]
 8002116:	2300      	movs	r3, #0
 8002118:	617b      	str	r3, [r7, #20]
 800211a:	2300      	movs	r3, #0
 800211c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800211e:	2300      	movs	r3, #0
 8002120:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002122:	4b2d      	ldr	r3, [pc, #180]	; (80021d8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	220c      	movs	r2, #12
 800212c:	4013      	ands	r3, r2
 800212e:	2b0c      	cmp	r3, #12
 8002130:	d046      	beq.n	80021c0 <HAL_RCC_GetSysClockFreq+0xb8>
 8002132:	d848      	bhi.n	80021c6 <HAL_RCC_GetSysClockFreq+0xbe>
 8002134:	2b04      	cmp	r3, #4
 8002136:	d002      	beq.n	800213e <HAL_RCC_GetSysClockFreq+0x36>
 8002138:	2b08      	cmp	r3, #8
 800213a:	d003      	beq.n	8002144 <HAL_RCC_GetSysClockFreq+0x3c>
 800213c:	e043      	b.n	80021c6 <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800213e:	4b27      	ldr	r3, [pc, #156]	; (80021dc <HAL_RCC_GetSysClockFreq+0xd4>)
 8002140:	613b      	str	r3, [r7, #16]
      break;
 8002142:	e043      	b.n	80021cc <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	0c9b      	lsrs	r3, r3, #18
 8002148:	220f      	movs	r2, #15
 800214a:	4013      	ands	r3, r2
 800214c:	4a24      	ldr	r2, [pc, #144]	; (80021e0 <HAL_RCC_GetSysClockFreq+0xd8>)
 800214e:	5cd3      	ldrb	r3, [r2, r3]
 8002150:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002152:	4b21      	ldr	r3, [pc, #132]	; (80021d8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002154:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002156:	220f      	movs	r2, #15
 8002158:	4013      	ands	r3, r2
 800215a:	4a22      	ldr	r2, [pc, #136]	; (80021e4 <HAL_RCC_GetSysClockFreq+0xdc>)
 800215c:	5cd3      	ldrb	r3, [r2, r3]
 800215e:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002160:	68fa      	ldr	r2, [r7, #12]
 8002162:	23c0      	movs	r3, #192	; 0xc0
 8002164:	025b      	lsls	r3, r3, #9
 8002166:	401a      	ands	r2, r3
 8002168:	2380      	movs	r3, #128	; 0x80
 800216a:	025b      	lsls	r3, r3, #9
 800216c:	429a      	cmp	r2, r3
 800216e:	d109      	bne.n	8002184 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002170:	68b9      	ldr	r1, [r7, #8]
 8002172:	481a      	ldr	r0, [pc, #104]	; (80021dc <HAL_RCC_GetSysClockFreq+0xd4>)
 8002174:	f7fd ffc8 	bl	8000108 <__udivsi3>
 8002178:	0003      	movs	r3, r0
 800217a:	001a      	movs	r2, r3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	4353      	muls	r3, r2
 8002180:	617b      	str	r3, [r7, #20]
 8002182:	e01a      	b.n	80021ba <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8002184:	68fa      	ldr	r2, [r7, #12]
 8002186:	23c0      	movs	r3, #192	; 0xc0
 8002188:	025b      	lsls	r3, r3, #9
 800218a:	401a      	ands	r2, r3
 800218c:	23c0      	movs	r3, #192	; 0xc0
 800218e:	025b      	lsls	r3, r3, #9
 8002190:	429a      	cmp	r2, r3
 8002192:	d109      	bne.n	80021a8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002194:	68b9      	ldr	r1, [r7, #8]
 8002196:	4814      	ldr	r0, [pc, #80]	; (80021e8 <HAL_RCC_GetSysClockFreq+0xe0>)
 8002198:	f7fd ffb6 	bl	8000108 <__udivsi3>
 800219c:	0003      	movs	r3, r0
 800219e:	001a      	movs	r2, r3
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	4353      	muls	r3, r2
 80021a4:	617b      	str	r3, [r7, #20]
 80021a6:	e008      	b.n	80021ba <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80021a8:	68b9      	ldr	r1, [r7, #8]
 80021aa:	480c      	ldr	r0, [pc, #48]	; (80021dc <HAL_RCC_GetSysClockFreq+0xd4>)
 80021ac:	f7fd ffac 	bl	8000108 <__udivsi3>
 80021b0:	0003      	movs	r3, r0
 80021b2:	001a      	movs	r2, r3
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	4353      	muls	r3, r2
 80021b8:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 80021ba:	697b      	ldr	r3, [r7, #20]
 80021bc:	613b      	str	r3, [r7, #16]
      break;
 80021be:	e005      	b.n	80021cc <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 80021c0:	4b09      	ldr	r3, [pc, #36]	; (80021e8 <HAL_RCC_GetSysClockFreq+0xe0>)
 80021c2:	613b      	str	r3, [r7, #16]
      break;
 80021c4:	e002      	b.n	80021cc <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80021c6:	4b05      	ldr	r3, [pc, #20]	; (80021dc <HAL_RCC_GetSysClockFreq+0xd4>)
 80021c8:	613b      	str	r3, [r7, #16]
      break;
 80021ca:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80021cc:	693b      	ldr	r3, [r7, #16]
}
 80021ce:	0018      	movs	r0, r3
 80021d0:	46bd      	mov	sp, r7
 80021d2:	b006      	add	sp, #24
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	46c0      	nop			; (mov r8, r8)
 80021d8:	40021000 	.word	0x40021000
 80021dc:	007a1200 	.word	0x007a1200
 80021e0:	0800226c 	.word	0x0800226c
 80021e4:	0800227c 	.word	0x0800227c
 80021e8:	02dc6c00 	.word	0x02dc6c00

080021ec <__libc_init_array>:
 80021ec:	b570      	push	{r4, r5, r6, lr}
 80021ee:	2600      	movs	r6, #0
 80021f0:	4d0c      	ldr	r5, [pc, #48]	; (8002224 <__libc_init_array+0x38>)
 80021f2:	4c0d      	ldr	r4, [pc, #52]	; (8002228 <__libc_init_array+0x3c>)
 80021f4:	1b64      	subs	r4, r4, r5
 80021f6:	10a4      	asrs	r4, r4, #2
 80021f8:	42a6      	cmp	r6, r4
 80021fa:	d109      	bne.n	8002210 <__libc_init_array+0x24>
 80021fc:	2600      	movs	r6, #0
 80021fe:	f000 f821 	bl	8002244 <_init>
 8002202:	4d0a      	ldr	r5, [pc, #40]	; (800222c <__libc_init_array+0x40>)
 8002204:	4c0a      	ldr	r4, [pc, #40]	; (8002230 <__libc_init_array+0x44>)
 8002206:	1b64      	subs	r4, r4, r5
 8002208:	10a4      	asrs	r4, r4, #2
 800220a:	42a6      	cmp	r6, r4
 800220c:	d105      	bne.n	800221a <__libc_init_array+0x2e>
 800220e:	bd70      	pop	{r4, r5, r6, pc}
 8002210:	00b3      	lsls	r3, r6, #2
 8002212:	58eb      	ldr	r3, [r5, r3]
 8002214:	4798      	blx	r3
 8002216:	3601      	adds	r6, #1
 8002218:	e7ee      	b.n	80021f8 <__libc_init_array+0xc>
 800221a:	00b3      	lsls	r3, r6, #2
 800221c:	58eb      	ldr	r3, [r5, r3]
 800221e:	4798      	blx	r3
 8002220:	3601      	adds	r6, #1
 8002222:	e7f2      	b.n	800220a <__libc_init_array+0x1e>
 8002224:	0800228c 	.word	0x0800228c
 8002228:	0800228c 	.word	0x0800228c
 800222c:	0800228c 	.word	0x0800228c
 8002230:	08002290 	.word	0x08002290

08002234 <memset>:
 8002234:	0003      	movs	r3, r0
 8002236:	1882      	adds	r2, r0, r2
 8002238:	4293      	cmp	r3, r2
 800223a:	d100      	bne.n	800223e <memset+0xa>
 800223c:	4770      	bx	lr
 800223e:	7019      	strb	r1, [r3, #0]
 8002240:	3301      	adds	r3, #1
 8002242:	e7f9      	b.n	8002238 <memset+0x4>

08002244 <_init>:
 8002244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002246:	46c0      	nop			; (mov r8, r8)
 8002248:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800224a:	bc08      	pop	{r3}
 800224c:	469e      	mov	lr, r3
 800224e:	4770      	bx	lr

08002250 <_fini>:
 8002250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002252:	46c0      	nop			; (mov r8, r8)
 8002254:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002256:	bc08      	pop	{r3}
 8002258:	469e      	mov	lr, r3
 800225a:	4770      	bx	lr
