Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\okoko\OneDrive - The University Of British Columbia\ELEC 391\FPGA_audio_starter\rng.qsys" --block-symbol-file --output-directory="C:\Users\okoko\OneDrive - The University Of British Columbia\ELEC 391\FPGA_audio_starter\rng" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading FPGA_audio_starter/rng.qsys
Progress: Reading input file
Progress: Adding rand_gen_0 [altera_rand_gen 19.1]
Progress: Parameterizing module rand_gen_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\okoko\OneDrive - The University Of British Columbia\ELEC 391\FPGA_audio_starter\rng.qsys" --synthesis=VERILOG --output-directory="C:\Users\okoko\OneDrive - The University Of British Columbia\ELEC 391\FPGA_audio_starter\rng\synthesis" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading FPGA_audio_starter/rng.qsys
Progress: Reading input file
Progress: Adding rand_gen_0 [altera_rand_gen 19.1]
Progress: Parameterizing module rand_gen_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: rng: Generating rng "rng" for QUARTUS_SYNTH
Info: rand_gen_0: C:/intelfpga_lite/19.1/quartus/../hls/bin/i++ --simulator none -o altera_rand_gen_fn {-march=Cyclone V} --fpc -I. C:/intelfpga_lite/19.1/ip/altera/dsp/altera_rand_gen/altera_rand_gen_fn.cpp
Error: rand_gen_0: Error starting the process ([C:/intelfpga_lite/19.1/quartus/../hls/bin/i++, --simulator, none, -o, altera_rand_gen_fn, -march=Cyclone V, --fpc, -I., C:/intelfpga_lite/19.1/ip/altera/dsp/altera_rand_gen/altera_rand_gen_fn.cpp]): Cannot run program "C:\intelfpga_lite\19.1\quartus\..\hls\bin\i++" (in directory "C:\Users\okoko\AppData\Local\Temp\alt9152_4644934437608713946.dir\0002_rand_gen_0_gen"): CreateProcess error=2, The system cannot find the file specified 
Error: rand_gen_0: IP geneneration failed at file discovery, please tell Altera
Error: couldn't open "C:/Users/okoko/AppData/Local/Temp/alt9152_4644934437608713946.dir/0002_rand_gen_0_gen//altera_rand_gen_fn.prj/components/altera_rand_gen_fn/altera_rand_gen_fn_internal_hw.tcl": no such file or directory     while executing "discover_files $proxy_file_set $tmp_dir"     (procedure "generate_all" line 16)     invoked from within "generate_all $output_name QUARTUS_SYNTH"     (procedure "generate_quartus_synth" line 2)     invoked from within "generate_quartus_synth rng_rand_gen_0"
Info: rand_gen_0: "rng" instantiated altera_rand_gen "rand_gen_0"
Info: rng: Done "rng" with 2 modules, 1 files
Error: qsys-generate failed with exit code 1: 3 Errors, 0 Warnings
Info: Finished: Create HDL design files for synthesis
