Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Fri May 26 12:09:12 2017
| Host         : meije running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_wrapper_timing_summary_routed.rpt -rpx top_wrapper_timing_summary_routed.rpx
| Design       : top_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/CU/FSM_sequential_STATE_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/CU/FSM_sequential_STATE_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/CU/FSM_sequential_STATE_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/CU/FSM_sequential_STATE_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/CU/FSM_sequential_STATE_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/CU/MARGIN_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/CU/MARGIN_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/CU/MARGIN_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/CU/MARGIN_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/CU/THRESHOLD_COMP_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/CU/THRESHOLD_COMP_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/CU/THRESHOLD_COMP_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/CU/THRESHOLD_COMP_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 4 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.659      -48.449                     33                  320        0.173        0.000                      0                  320        3.500        0.000                       0                   157  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk         {0.000 4.000}        8.000           125.000         
clk_fpga_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -1.659      -48.449                     33                  320        0.173        0.000                      0                  320        3.500        0.000                       0                   157  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           33  Failing Endpoints,  Worst Slack       -1.659ns,  Total Violation      -48.449ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.659ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.038ns  (logic 5.176ns (57.267%)  route 3.862ns (42.733%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.740     5.408    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X41Y27         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[3]/Q
                         net (fo=3, routed)           0.320     6.185    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[0]
    SLICE_X39Y27         LUT1 (Prop_lut1_I0_O)        0.124     6.309 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16/O
                         net (fo=1, routed)           0.000     6.309    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.859 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_8/CO[3]
                         net (fo=2, routed)           0.802     7.660    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_8_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.240 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.240    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.511 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[0]
                         net (fo=2, routed)           0.349     8.861    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_3
    SLICE_X40Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.690 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.690    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.804    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_8_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.961 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/CO[1]
                         net (fo=2, routed)           0.491    10.452    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7_n_2
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.847    11.299 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.722    12.020    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[21]
    SLICE_X39Y29         LUT6 (Prop_lut6_I5_O)        0.306    12.326 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.326    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.727 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.727    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.955 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.452    13.408    top_i/dht11_sa_top/U0/u0/u0/CU/CO[0]
    SLICE_X39Y31         LUT6 (Prop_lut6_I1_O)        0.313    13.721 r  top_i/dht11_sa_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.726    14.447    top_i/dht11_sa_top/U0/u0/u0/dp/FSM_sequential_STATE_reg[4]_5
    SLICE_X38Y27         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.564    12.956    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X38Y27         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[10]/C
                         clock pessimism              0.391    13.347    
                         clock uncertainty           -0.035    13.312    
    SLICE_X38Y27         FDRE (Setup_fdre_C_R)       -0.524    12.788    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[10]
  -------------------------------------------------------------------
                         required time                         12.788    
                         arrival time                         -14.447    
  -------------------------------------------------------------------
                         slack                                 -1.659    

Slack (VIOLATED) :        -1.659ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.038ns  (logic 5.176ns (57.267%)  route 3.862ns (42.733%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.740     5.408    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X41Y27         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[3]/Q
                         net (fo=3, routed)           0.320     6.185    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[0]
    SLICE_X39Y27         LUT1 (Prop_lut1_I0_O)        0.124     6.309 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16/O
                         net (fo=1, routed)           0.000     6.309    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.859 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_8/CO[3]
                         net (fo=2, routed)           0.802     7.660    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_8_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.240 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.240    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.511 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[0]
                         net (fo=2, routed)           0.349     8.861    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_3
    SLICE_X40Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.690 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.690    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.804    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_8_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.961 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/CO[1]
                         net (fo=2, routed)           0.491    10.452    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7_n_2
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.847    11.299 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.722    12.020    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[21]
    SLICE_X39Y29         LUT6 (Prop_lut6_I5_O)        0.306    12.326 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.326    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.727 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.727    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.955 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.452    13.408    top_i/dht11_sa_top/U0/u0/u0/CU/CO[0]
    SLICE_X39Y31         LUT6 (Prop_lut6_I1_O)        0.313    13.721 r  top_i/dht11_sa_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.726    14.447    top_i/dht11_sa_top/U0/u0/u0/dp/FSM_sequential_STATE_reg[4]_5
    SLICE_X38Y27         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.564    12.956    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X38Y27         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[11]/C
                         clock pessimism              0.391    13.347    
                         clock uncertainty           -0.035    13.312    
    SLICE_X38Y27         FDRE (Setup_fdre_C_R)       -0.524    12.788    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[11]
  -------------------------------------------------------------------
                         required time                         12.788    
                         arrival time                         -14.447    
  -------------------------------------------------------------------
                         slack                                 -1.659    

Slack (VIOLATED) :        -1.659ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.038ns  (logic 5.176ns (57.267%)  route 3.862ns (42.733%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.740     5.408    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X41Y27         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[3]/Q
                         net (fo=3, routed)           0.320     6.185    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[0]
    SLICE_X39Y27         LUT1 (Prop_lut1_I0_O)        0.124     6.309 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16/O
                         net (fo=1, routed)           0.000     6.309    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.859 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_8/CO[3]
                         net (fo=2, routed)           0.802     7.660    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_8_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.240 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.240    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.511 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[0]
                         net (fo=2, routed)           0.349     8.861    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_3
    SLICE_X40Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.690 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.690    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.804    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_8_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.961 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/CO[1]
                         net (fo=2, routed)           0.491    10.452    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7_n_2
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.847    11.299 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.722    12.020    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[21]
    SLICE_X39Y29         LUT6 (Prop_lut6_I5_O)        0.306    12.326 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.326    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.727 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.727    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.955 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.452    13.408    top_i/dht11_sa_top/U0/u0/u0/CU/CO[0]
    SLICE_X39Y31         LUT6 (Prop_lut6_I1_O)        0.313    13.721 r  top_i/dht11_sa_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.726    14.447    top_i/dht11_sa_top/U0/u0/u0/dp/FSM_sequential_STATE_reg[4]_5
    SLICE_X38Y27         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.564    12.956    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X38Y27         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[8]/C
                         clock pessimism              0.391    13.347    
                         clock uncertainty           -0.035    13.312    
    SLICE_X38Y27         FDRE (Setup_fdre_C_R)       -0.524    12.788    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[8]
  -------------------------------------------------------------------
                         required time                         12.788    
                         arrival time                         -14.447    
  -------------------------------------------------------------------
                         slack                                 -1.659    

Slack (VIOLATED) :        -1.659ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.038ns  (logic 5.176ns (57.267%)  route 3.862ns (42.733%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.740     5.408    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X41Y27         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[3]/Q
                         net (fo=3, routed)           0.320     6.185    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[0]
    SLICE_X39Y27         LUT1 (Prop_lut1_I0_O)        0.124     6.309 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16/O
                         net (fo=1, routed)           0.000     6.309    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.859 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_8/CO[3]
                         net (fo=2, routed)           0.802     7.660    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_8_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.240 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.240    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.511 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[0]
                         net (fo=2, routed)           0.349     8.861    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_3
    SLICE_X40Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.690 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.690    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.804    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_8_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.961 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/CO[1]
                         net (fo=2, routed)           0.491    10.452    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7_n_2
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.847    11.299 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.722    12.020    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[21]
    SLICE_X39Y29         LUT6 (Prop_lut6_I5_O)        0.306    12.326 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.326    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.727 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.727    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.955 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.452    13.408    top_i/dht11_sa_top/U0/u0/u0/CU/CO[0]
    SLICE_X39Y31         LUT6 (Prop_lut6_I1_O)        0.313    13.721 r  top_i/dht11_sa_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.726    14.447    top_i/dht11_sa_top/U0/u0/u0/dp/FSM_sequential_STATE_reg[4]_5
    SLICE_X38Y27         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.564    12.956    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X38Y27         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[9]/C
                         clock pessimism              0.391    13.347    
                         clock uncertainty           -0.035    13.312    
    SLICE_X38Y27         FDRE (Setup_fdre_C_R)       -0.524    12.788    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[9]
  -------------------------------------------------------------------
                         required time                         12.788    
                         arrival time                         -14.447    
  -------------------------------------------------------------------
                         slack                                 -1.659    

Slack (VIOLATED) :        -1.608ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        8.989ns  (logic 5.176ns (57.579%)  route 3.813ns (42.421%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 12.958 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.740     5.408    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X41Y27         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[3]/Q
                         net (fo=3, routed)           0.320     6.185    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[0]
    SLICE_X39Y27         LUT1 (Prop_lut1_I0_O)        0.124     6.309 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16/O
                         net (fo=1, routed)           0.000     6.309    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.859 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_8/CO[3]
                         net (fo=2, routed)           0.802     7.660    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_8_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.240 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.240    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.511 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[0]
                         net (fo=2, routed)           0.349     8.861    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_3
    SLICE_X40Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.690 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.690    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.804    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_8_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.961 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/CO[1]
                         net (fo=2, routed)           0.491    10.452    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7_n_2
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.847    11.299 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.722    12.020    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[21]
    SLICE_X39Y29         LUT6 (Prop_lut6_I5_O)        0.306    12.326 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.326    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.727 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.727    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.955 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.452    13.408    top_i/dht11_sa_top/U0/u0/u0/CU/CO[0]
    SLICE_X39Y31         LUT6 (Prop_lut6_I1_O)        0.313    13.721 r  top_i/dht11_sa_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.677    14.398    top_i/dht11_sa_top/U0/u0/u0/dp/FSM_sequential_STATE_reg[4]_5
    SLICE_X38Y28         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.566    12.958    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X38Y28         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[12]/C
                         clock pessimism              0.391    13.349    
                         clock uncertainty           -0.035    13.314    
    SLICE_X38Y28         FDRE (Setup_fdre_C_R)       -0.524    12.790    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[12]
  -------------------------------------------------------------------
                         required time                         12.790    
                         arrival time                         -14.398    
  -------------------------------------------------------------------
                         slack                                 -1.608    

Slack (VIOLATED) :        -1.608ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        8.989ns  (logic 5.176ns (57.579%)  route 3.813ns (42.421%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 12.958 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.740     5.408    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X41Y27         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[3]/Q
                         net (fo=3, routed)           0.320     6.185    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[0]
    SLICE_X39Y27         LUT1 (Prop_lut1_I0_O)        0.124     6.309 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16/O
                         net (fo=1, routed)           0.000     6.309    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.859 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_8/CO[3]
                         net (fo=2, routed)           0.802     7.660    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_8_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.240 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.240    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.511 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[0]
                         net (fo=2, routed)           0.349     8.861    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_3
    SLICE_X40Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.690 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.690    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.804    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_8_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.961 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/CO[1]
                         net (fo=2, routed)           0.491    10.452    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7_n_2
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.847    11.299 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.722    12.020    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[21]
    SLICE_X39Y29         LUT6 (Prop_lut6_I5_O)        0.306    12.326 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.326    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.727 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.727    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.955 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.452    13.408    top_i/dht11_sa_top/U0/u0/u0/CU/CO[0]
    SLICE_X39Y31         LUT6 (Prop_lut6_I1_O)        0.313    13.721 r  top_i/dht11_sa_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.677    14.398    top_i/dht11_sa_top/U0/u0/u0/dp/FSM_sequential_STATE_reg[4]_5
    SLICE_X38Y28         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.566    12.958    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X38Y28         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[13]/C
                         clock pessimism              0.391    13.349    
                         clock uncertainty           -0.035    13.314    
    SLICE_X38Y28         FDRE (Setup_fdre_C_R)       -0.524    12.790    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[13]
  -------------------------------------------------------------------
                         required time                         12.790    
                         arrival time                         -14.398    
  -------------------------------------------------------------------
                         slack                                 -1.608    

Slack (VIOLATED) :        -1.608ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        8.989ns  (logic 5.176ns (57.579%)  route 3.813ns (42.421%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 12.958 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.740     5.408    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X41Y27         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[3]/Q
                         net (fo=3, routed)           0.320     6.185    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[0]
    SLICE_X39Y27         LUT1 (Prop_lut1_I0_O)        0.124     6.309 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16/O
                         net (fo=1, routed)           0.000     6.309    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.859 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_8/CO[3]
                         net (fo=2, routed)           0.802     7.660    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_8_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.240 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.240    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.511 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[0]
                         net (fo=2, routed)           0.349     8.861    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_3
    SLICE_X40Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.690 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.690    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.804    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_8_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.961 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/CO[1]
                         net (fo=2, routed)           0.491    10.452    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7_n_2
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.847    11.299 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.722    12.020    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[21]
    SLICE_X39Y29         LUT6 (Prop_lut6_I5_O)        0.306    12.326 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.326    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.727 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.727    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.955 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.452    13.408    top_i/dht11_sa_top/U0/u0/u0/CU/CO[0]
    SLICE_X39Y31         LUT6 (Prop_lut6_I1_O)        0.313    13.721 r  top_i/dht11_sa_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.677    14.398    top_i/dht11_sa_top/U0/u0/u0/dp/FSM_sequential_STATE_reg[4]_5
    SLICE_X38Y28         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.566    12.958    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X38Y28         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[14]/C
                         clock pessimism              0.391    13.349    
                         clock uncertainty           -0.035    13.314    
    SLICE_X38Y28         FDRE (Setup_fdre_C_R)       -0.524    12.790    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[14]
  -------------------------------------------------------------------
                         required time                         12.790    
                         arrival time                         -14.398    
  -------------------------------------------------------------------
                         slack                                 -1.608    

Slack (VIOLATED) :        -1.608ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        8.989ns  (logic 5.176ns (57.579%)  route 3.813ns (42.421%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 12.958 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.740     5.408    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X41Y27         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[3]/Q
                         net (fo=3, routed)           0.320     6.185    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[0]
    SLICE_X39Y27         LUT1 (Prop_lut1_I0_O)        0.124     6.309 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16/O
                         net (fo=1, routed)           0.000     6.309    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.859 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_8/CO[3]
                         net (fo=2, routed)           0.802     7.660    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_8_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.240 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.240    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.511 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[0]
                         net (fo=2, routed)           0.349     8.861    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_3
    SLICE_X40Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.690 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.690    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.804    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_8_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.961 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/CO[1]
                         net (fo=2, routed)           0.491    10.452    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7_n_2
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.847    11.299 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.722    12.020    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[21]
    SLICE_X39Y29         LUT6 (Prop_lut6_I5_O)        0.306    12.326 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.326    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.727 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.727    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.955 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.452    13.408    top_i/dht11_sa_top/U0/u0/u0/CU/CO[0]
    SLICE_X39Y31         LUT6 (Prop_lut6_I1_O)        0.313    13.721 r  top_i/dht11_sa_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.677    14.398    top_i/dht11_sa_top/U0/u0/u0/dp/FSM_sequential_STATE_reg[4]_5
    SLICE_X38Y28         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.566    12.958    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X38Y28         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[15]/C
                         clock pessimism              0.391    13.349    
                         clock uncertainty           -0.035    13.314    
    SLICE_X38Y28         FDRE (Setup_fdre_C_R)       -0.524    12.790    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[15]
  -------------------------------------------------------------------
                         required time                         12.790    
                         arrival time                         -14.398    
  -------------------------------------------------------------------
                         slack                                 -1.608    

Slack (VIOLATED) :        -1.604ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        8.988ns  (logic 5.176ns (57.590%)  route 3.812ns (42.410%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.740     5.408    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X41Y27         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[3]/Q
                         net (fo=3, routed)           0.320     6.185    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[0]
    SLICE_X39Y27         LUT1 (Prop_lut1_I0_O)        0.124     6.309 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16/O
                         net (fo=1, routed)           0.000     6.309    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.859 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_8/CO[3]
                         net (fo=2, routed)           0.802     7.660    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_8_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.240 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.240    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.511 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[0]
                         net (fo=2, routed)           0.349     8.861    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_3
    SLICE_X40Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.690 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.690    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.804    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_8_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.961 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/CO[1]
                         net (fo=2, routed)           0.491    10.452    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7_n_2
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.847    11.299 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.722    12.020    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[21]
    SLICE_X39Y29         LUT6 (Prop_lut6_I5_O)        0.306    12.326 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.326    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.727 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.727    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.955 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.452    13.408    top_i/dht11_sa_top/U0/u0/u0/CU/CO[0]
    SLICE_X39Y31         LUT6 (Prop_lut6_I1_O)        0.313    13.721 r  top_i/dht11_sa_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.675    14.396    top_i/dht11_sa_top/U0/u0/u0/dp/FSM_sequential_STATE_reg[4]_5
    SLICE_X38Y31         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.568    12.960    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X38Y31         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[24]/C
                         clock pessimism              0.391    13.351    
                         clock uncertainty           -0.035    13.316    
    SLICE_X38Y31         FDRE (Setup_fdre_C_R)       -0.524    12.792    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[24]
  -------------------------------------------------------------------
                         required time                         12.792    
                         arrival time                         -14.396    
  -------------------------------------------------------------------
                         slack                                 -1.604    

Slack (VIOLATED) :        -1.604ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        8.988ns  (logic 5.176ns (57.590%)  route 3.812ns (42.410%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.740     5.408    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X41Y27         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[3]/Q
                         net (fo=3, routed)           0.320     6.185    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[0]
    SLICE_X39Y27         LUT1 (Prop_lut1_I0_O)        0.124     6.309 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16/O
                         net (fo=1, routed)           0.000     6.309    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.859 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_8/CO[3]
                         net (fo=2, routed)           0.802     7.660    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_8_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.240 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.240    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.511 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[0]
                         net (fo=2, routed)           0.349     8.861    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_3
    SLICE_X40Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.690 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.690    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.804    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_8_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.961 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/CO[1]
                         net (fo=2, routed)           0.491    10.452    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7_n_2
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.847    11.299 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.722    12.020    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[21]
    SLICE_X39Y29         LUT6 (Prop_lut6_I5_O)        0.306    12.326 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.326    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.727 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.727    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.955 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.452    13.408    top_i/dht11_sa_top/U0/u0/u0/CU/CO[0]
    SLICE_X39Y31         LUT6 (Prop_lut6_I1_O)        0.313    13.721 r  top_i/dht11_sa_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.675    14.396    top_i/dht11_sa_top/U0/u0/u0/dp/FSM_sequential_STATE_reg[4]_5
    SLICE_X38Y31         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.568    12.960    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X38Y31         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[25]/C
                         clock pessimism              0.391    13.351    
                         clock uncertainty           -0.035    13.316    
    SLICE_X38Y31         FDRE (Setup_fdre_C_R)       -0.524    12.792    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[25]
  -------------------------------------------------------------------
                         required time                         12.792    
                         arrival time                         -14.396    
  -------------------------------------------------------------------
                         slack                                 -1.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.633%)  route 0.132ns (48.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.592     1.504    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X40Y38         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[28]/Q
                         net (fo=2, routed)           0.132     1.777    top_i/dht11_sa_top/U0/u0/u0/dp/p_0_in[29]
    SLICE_X39Y39         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.859     2.018    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X39Y39         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[29]/C
                         clock pessimism             -0.480     1.538    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.066     1.604    top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.089%)  route 0.075ns (36.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.590     1.502    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X41Y36         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.128     1.630 r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[22]/Q
                         net (fo=2, routed)           0.075     1.705    top_i/dht11_sa_top/U0/u0/u0/dp/p_0_in[23]
    SLICE_X40Y36         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.858     2.017    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X40Y36         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[23]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.016     1.531    top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.128ns (62.427%)  route 0.077ns (37.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.589     1.501    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X36Y37         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.128     1.629 r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[3]/Q
                         net (fo=2, routed)           0.077     1.706    top_i/dht11_sa_top/U0/u0/u0/dp/p_0_in[4]
    SLICE_X37Y37         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.857     2.016    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X37Y37         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[4]/C
                         clock pessimism             -0.502     1.514    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.018     1.532    top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.128ns (62.109%)  route 0.078ns (37.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.590     1.502    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X36Y38         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.128     1.630 r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[7]/Q
                         net (fo=2, routed)           0.078     1.708    top_i/dht11_sa_top/U0/u0/u0/dp/p_0_in[8]
    SLICE_X37Y38         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.859     2.018    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X37Y38         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[8]/C
                         clock pessimism             -0.503     1.515    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.019     1.534    top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.858%)  route 0.116ns (45.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.590     1.502    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X36Y38         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[11]/Q
                         net (fo=2, routed)           0.116     1.759    top_i/dht11_sa_top/U0/u0/u0/dp/p_0_in[12]
    SLICE_X38Y38         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.859     2.018    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X38Y38         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[12]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.063     1.581    top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.467%)  route 0.113ns (44.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.590     1.502    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X36Y38         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[11]/Q
                         net (fo=2, routed)           0.113     1.756    top_i/dht11_sa_top/U0/u0/u0/dp/p_0_in[12]
    SLICE_X38Y39         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.859     2.018    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X38Y39         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[12]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X38Y39         FDRE (Hold_fdre_C_D)         0.059     1.577    top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.406%)  route 0.128ns (47.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.589     1.501    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X36Y37         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[2]/Q
                         net (fo=2, routed)           0.128     1.770    top_i/dht11_sa_top/U0/u0/u0/dp/p_0_in[3]
    SLICE_X37Y37         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.857     2.016    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X37Y37         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[3]/C
                         clock pessimism             -0.502     1.514    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.075     1.589    top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.202%)  route 0.124ns (46.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.592     1.504    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X40Y38         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[15]/Q
                         net (fo=2, routed)           0.124     1.769    top_i/dht11_sa_top/U0/u0/u0/dp/p_0_in[16]
    SLICE_X40Y37         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.859     2.018    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X40Y37         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[16]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X40Y37         FDRE (Hold_fdre_C_D)         0.066     1.584    top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.161%)  route 0.129ns (47.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.592     1.504    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X40Y38         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[14]/Q
                         net (fo=2, routed)           0.129     1.774    top_i/dht11_sa_top/U0/u0/u0/dp/p_0_in[15]
    SLICE_X40Y37         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.859     2.018    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X40Y37         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[15]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X40Y37         FDRE (Hold_fdre_C_D)         0.070     1.588    top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.590     1.502    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X36Y38         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[5]/Q
                         net (fo=2, routed)           0.121     1.763    top_i/dht11_sa_top/U0/u0/u0/dp/p_0_in[6]
    SLICE_X36Y38         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.859     2.018    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X36Y38         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[6]/C
                         clock pessimism             -0.516     1.502    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.075     1.577    top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y22    top_i/dht11_sa_top/U0/u0/deb/lp_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y22    top_i/dht11_sa_top/U0/u0/deb/r_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y23    top_i/dht11_sa_top/U0/u0/deb/sync_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y23    top_i/dht11_sa_top/U0/u0/deb/sync_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y27    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y27    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y28    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y28    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y28    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y22    top_i/dht11_sa_top/U0/u0/deb/lp_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y22    top_i/dht11_sa_top/U0/u0/deb/r_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y23    top_i/dht11_sa_top/U0/u0/deb/sync_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y23    top_i/dht11_sa_top/U0/u0/deb/sync_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y27    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y27    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y28    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y28    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y28    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y28    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y23    top_i/dht11_sa_top/U0/u0/deb/sync_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y23    top_i/dht11_sa_top/U0/u0/deb/sync_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y27    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y27    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y26    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y26    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y26    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y27    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y27    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y37    top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[0]/C



