var g_data = {"name":"/home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/COMP_8bit.sv","src":"module COMP_8bit #(\n    parameter SIZE_DATA = 8\n)(\n    input  logic [SIZE_DATA-1:0] i_data_a,\n    input  logic [SIZE_DATA-1:0] i_data_b,\n    output logic                 o_less\n);\n    logic w_less_low, w_equal_low;\n    logic w_less_high, w_equal_high;\n\n    COMP_4bit u_low (\n        .i_data_a (i_data_a[3:0]),\n        .i_data_b (i_data_b[3:0]),\n        .o_less   (w_less_low),\n        .o_equal  (w_equal_low)\n    );\n\n    COMP_4bit u_high (\n        .i_data_a (i_data_a[7:4]),\n        .i_data_b (i_data_b[7:4]),\n        .o_less   (w_less_high),\n        .o_equal  (w_equal_high)\n    );\n\n    assign o_less = w_less_high | (w_equal_high & w_less_low);\nendmodule\n","lang":"verilog"};
processSrcData(g_data);