

================================================================
== Vivado HLS Report for 'FFT'
================================================================
* Date:           Sun May 24 12:19:45 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        FFT
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.604 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      561|      561| 5.610 us | 5.610 us |  561|  561|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |                 |       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |     Instance    | Module|   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |grp_FFT0_fu_261  |FFT0   |       65|       65| 0.650 us | 0.650 us |   65|   65|   none  |
        +-----------------+-------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1              |       32|       32|         1|          -|          -|    32|    no    |
        |- bitreversal_label1  |       96|       96|         3|          -|          -|    32|    no    |
        |- Loop 3              |       96|       96|         3|          -|          -|    32|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 6 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %data_OUT), !map !90"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %data_IN), !map !99"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @FFT_str) nounwind"   --->   Operation 20 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_OUT, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:47]   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_IN, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:48]   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.18ns)   --->   "br label %0" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 1.42>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %codeRepl ], [ %i, %1 ]"   --->   Operation 24 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.12ns)   --->   "%icmp_ln58 = icmp eq i6 %i_0, -32" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 25 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.37ns)   --->   "%i = add i6 %i_0, 1" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 27 'add' 'i' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln58, label %.preheader.preheader, label %1" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i6 %i_0 to i64" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 29 'zext' 'zext_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%data_IN_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %data_IN)" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 30 'read' 'data_IN_read' <Predicate = (!icmp_ln58)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i32 %data_IN_read to i16" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 31 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%xin_M_real_V_addr = getelementptr [32 x i16]* @xin_M_real_V, i64 0, i64 %zext_ln58" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 32 'getelementptr' 'xin_M_real_V_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.42ns)   --->   "store i16 %trunc_ln203, i16* %xin_M_real_V_addr, align 4" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 33 'store' <Predicate = (!icmp_ln58)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%data_IN_M_imag_V_lo = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %data_IN_read, i32 16, i32 31)" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 34 'partselect' 'data_IN_M_imag_V_lo' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%xin_M_imag_V_addr = getelementptr [32 x i16]* @xin_M_imag_V, i64 0, i64 %zext_ln58" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 35 'getelementptr' 'xin_M_imag_V_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.42ns)   --->   "store i16 %data_IN_M_imag_V_lo, i16* %xin_M_imag_V_addr, align 2" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 36 'store' <Predicate = (!icmp_ln58)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br label %0" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 37 'br' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.18ns)   --->   "br label %.preheader" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:17->../teach-fpga/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 38 'br' <Predicate = (icmp_ln58)> <Delay = 1.18>

State 3 <SV = 2> <Delay = 3.53>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%i_0_i = phi i6 [ %i_1, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 39 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.12ns)   --->   "%icmp_ln17 = icmp eq i6 %i_0_i, -32" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:17->../teach-fpga/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 40 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 41 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.37ns)   --->   "%i_1 = add i6 %i_0_i, 1" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:17->../teach-fpga/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 42 'add' 'i_1' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %bitreverse.exit, label %2" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:17->../teach-fpga/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i6 %i_0_i to i64" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:18->../teach-fpga/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 44 'zext' 'zext_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%rev_32_addr = getelementptr [32 x i5]* @rev_32, i64 0, i64 %zext_ln18" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:18->../teach-fpga/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 45 'getelementptr' 'rev_32_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (2.66ns)   --->   "%index = load i5* %rev_32_addr, align 1" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:18->../teach-fpga/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 46 'load' 'index' <Predicate = (!icmp_ln17)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_3 : Operation 47 [2/2] (3.53ns)   --->   "call fastcc void @FFT0(i6 1, i6 16, i4 4, i4 1, [32 x i16]* @data_OUT0_M_real_V, [32 x i16]* @data_OUT0_M_imag_V, [32 x i16]* @data_OUT1_M_real_V, [32 x i16]* @data_OUT1_M_imag_V)" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:62]   --->   Operation 47 'call' <Predicate = (icmp_ln17)> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.08>
ST_4 : Operation 48 [1/2] (2.66ns)   --->   "%index = load i5* %rev_32_addr, align 1" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:18->../teach-fpga/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 48 'load' 'index' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i5 %index to i64" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 49 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%xin_M_real_V_addr_1 = getelementptr [32 x i16]* @xin_M_real_V, i64 0, i64 %zext_ln19" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 50 'getelementptr' 'xin_M_real_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [2/2] (1.42ns)   --->   "%xin_M_real_V_load = load i16* %xin_M_real_V_addr_1, align 2" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 51 'load' 'xin_M_real_V_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%xin_M_imag_V_addr_1 = getelementptr [32 x i16]* @xin_M_imag_V, i64 0, i64 %zext_ln19" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 52 'getelementptr' 'xin_M_imag_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [2/2] (1.42ns)   --->   "%xin_M_imag_V_load = load i16* %xin_M_imag_V_addr_1, align 2" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 53 'load' 'xin_M_imag_V_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 5 <SV = 4> <Delay = 2.85>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str) nounwind" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:17->../teach-fpga/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 54 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/2] (1.42ns)   --->   "%xin_M_real_V_load = load i16* %xin_M_real_V_addr_1, align 2" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 55 'load' 'xin_M_real_V_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%data_OUT0_M_real_V_s = getelementptr [32 x i16]* @data_OUT0_M_real_V, i64 0, i64 %zext_ln18" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 56 'getelementptr' 'data_OUT0_M_real_V_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.42ns)   --->   "store i16 %xin_M_real_V_load, i16* %data_OUT0_M_real_V_s, align 2" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 57 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_5 : Operation 58 [1/2] (1.42ns)   --->   "%xin_M_imag_V_load = load i16* %xin_M_imag_V_addr_1, align 2" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 58 'load' 'xin_M_imag_V_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%data_OUT0_M_imag_V_s = getelementptr [32 x i16]* @data_OUT0_M_imag_V, i64 0, i64 %zext_ln18" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 59 'getelementptr' 'data_OUT0_M_imag_V_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.42ns)   --->   "store i16 %xin_M_imag_V_load, i16* %data_OUT0_M_imag_V_s, align 2" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:19->../teach-fpga/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 60 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "br label %.preheader" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:17->../teach-fpga/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 62 [1/2] (0.00ns)   --->   "call fastcc void @FFT0(i6 1, i6 16, i4 4, i4 1, [32 x i16]* @data_OUT0_M_real_V, [32 x i16]* @data_OUT0_M_imag_V, [32 x i16]* @data_OUT1_M_real_V, [32 x i16]* @data_OUT1_M_imag_V)" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:62]   --->   Operation 62 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 3.53>
ST_7 : Operation 63 [2/2] (3.53ns)   --->   "call fastcc void @FFT0(i6 2, i6 8, i4 3, i4 2, [32 x i16]* @data_OUT1_M_real_V, [32 x i16]* @data_OUT1_M_imag_V, [32 x i16]* @data_OUT2_M_real_V, [32 x i16]* @data_OUT2_M_imag_V)" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:63]   --->   Operation 63 'call' <Predicate = true> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 64 [1/2] (0.00ns)   --->   "call fastcc void @FFT0(i6 2, i6 8, i4 3, i4 2, [32 x i16]* @data_OUT1_M_real_V, [32 x i16]* @data_OUT1_M_imag_V, [32 x i16]* @data_OUT2_M_real_V, [32 x i16]* @data_OUT2_M_imag_V)" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:63]   --->   Operation 64 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 3.53>
ST_9 : Operation 65 [2/2] (3.53ns)   --->   "call fastcc void @FFT0(i6 4, i6 4, i4 2, i4 3, [32 x i16]* @data_OUT2_M_real_V, [32 x i16]* @data_OUT2_M_imag_V, [32 x i16]* @data_OUT3_M_real_V, [32 x i16]* @data_OUT3_M_imag_V)" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:64]   --->   Operation 65 'call' <Predicate = true> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 66 [1/2] (0.00ns)   --->   "call fastcc void @FFT0(i6 4, i6 4, i4 2, i4 3, [32 x i16]* @data_OUT2_M_real_V, [32 x i16]* @data_OUT2_M_imag_V, [32 x i16]* @data_OUT3_M_real_V, [32 x i16]* @data_OUT3_M_imag_V)" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:64]   --->   Operation 66 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 3.53>
ST_11 : Operation 67 [2/2] (3.53ns)   --->   "call fastcc void @FFT0(i6 8, i6 2, i4 1, i4 4, [32 x i16]* @data_OUT3_M_real_V, [32 x i16]* @data_OUT3_M_imag_V, [32 x i16]* @data_OUT4_M_real_V, [32 x i16]* @data_OUT4_M_imag_V)" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:65]   --->   Operation 67 'call' <Predicate = true> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 68 [1/2] (0.00ns)   --->   "call fastcc void @FFT0(i6 8, i6 2, i4 1, i4 4, [32 x i16]* @data_OUT3_M_real_V, [32 x i16]* @data_OUT3_M_imag_V, [32 x i16]* @data_OUT4_M_real_V, [32 x i16]* @data_OUT4_M_imag_V)" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:65]   --->   Operation 68 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 10> <Delay = 3.53>
ST_13 : Operation 69 [2/2] (3.53ns)   --->   "call fastcc void @FFT0(i6 16, i6 1, i4 0, i4 5, [32 x i16]* @data_OUT4_M_real_V, [32 x i16]* @data_OUT4_M_imag_V, [32 x i16]* @xout_M_real_V, [32 x i16]* @xout_M_imag_V)" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:66]   --->   Operation 69 'call' <Predicate = true> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 11> <Delay = 1.18>
ST_14 : Operation 70 [1/2] (0.00ns)   --->   "call fastcc void @FFT0(i6 16, i6 1, i4 0, i4 5, [32 x i16]* @data_OUT4_M_real_V, [32 x i16]* @data_OUT4_M_imag_V, [32 x i16]* @xout_M_real_V, [32 x i16]* @xout_M_imag_V)" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:66]   --->   Operation 70 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 71 [1/1] (1.18ns)   --->   "br label %3" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 71 'br' <Predicate = true> <Delay = 1.18>

State 15 <SV = 12> <Delay = 1.42>
ST_15 : Operation 72 [1/1] (0.00ns)   --->   "%i1_0 = phi i6 [ 0, %bitreverse.exit ], [ %i_2, %4 ]"   --->   Operation 72 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 73 [1/1] (1.12ns)   --->   "%icmp_ln68 = icmp eq i6 %i1_0, -32" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 73 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 74 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 74 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 75 [1/1] (1.37ns)   --->   "%i_2 = add i6 %i1_0, 1" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 75 'add' 'i_2' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln68, label %5, label %4" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i6 %i1_0 to i64" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 77 'zext' 'zext_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_15 : Operation 78 [1/1] (0.00ns)   --->   "%xout_M_real_V_addr = getelementptr [32 x i16]* @xout_M_real_V, i64 0, i64 %zext_ln68" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 78 'getelementptr' 'xout_M_real_V_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_15 : Operation 79 [2/2] (1.42ns)   --->   "%xout_M_real_V_load = load i16* %xout_M_real_V_addr, align 4" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 79 'load' 'xout_M_real_V_load' <Predicate = (!icmp_ln68)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_15 : Operation 80 [1/1] (0.00ns)   --->   "%xout_M_imag_V_addr = getelementptr [32 x i16]* @xout_M_imag_V, i64 0, i64 %zext_ln68" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 80 'getelementptr' 'xout_M_imag_V_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_15 : Operation 81 [2/2] (1.42ns)   --->   "%xout_M_imag_V_load = load i16* %xout_M_imag_V_addr, align 2" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 81 'load' 'xout_M_imag_V_load' <Predicate = (!icmp_ln68)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_15 : Operation 82 [1/1] (0.00ns)   --->   "ret void" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:69]   --->   Operation 82 'ret' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 16 <SV = 13> <Delay = 1.42>
ST_16 : Operation 83 [1/2] (1.42ns)   --->   "%xout_M_real_V_load = load i16* %xout_M_real_V_addr, align 4" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 83 'load' 'xout_M_real_V_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_16 : Operation 84 [1/2] (1.42ns)   --->   "%xout_M_imag_V_load = load i16* %xout_M_imag_V_addr, align 2" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 84 'load' 'xout_M_imag_V_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_16 : Operation 85 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_V_a = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %xout_M_imag_V_load, i16 %xout_M_real_V_load)" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 85 'bitconcatenate' 'data_OUT_M_imag_V_a' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 86 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %data_OUT, i32 %data_OUT_M_imag_V_a)" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 86 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 17 <SV = 14> <Delay = 0.00>
ST_17 : Operation 87 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %data_OUT, i32 %data_OUT_M_imag_V_a)" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 87 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_17 : Operation 88 [1/1] (0.00ns)   --->   "br label %3" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_IN]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_OUT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ xin_M_real_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ xin_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ rev_32]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ data_OUT0_M_real_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_OUT0_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_M_real_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ data_OUT1_M_real_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_OUT1_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_OUT2_M_real_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_OUT2_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_OUT3_M_real_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_OUT3_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_OUT4_M_real_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_OUT4_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ xout_M_real_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ xout_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 000000000000000000]
specinterface_ln47   (specinterface    ) [ 000000000000000000]
specinterface_ln48   (specinterface    ) [ 000000000000000000]
br_ln58              (br               ) [ 011000000000000000]
i_0                  (phi              ) [ 001000000000000000]
icmp_ln58            (icmp             ) [ 001000000000000000]
empty                (speclooptripcount) [ 000000000000000000]
i                    (add              ) [ 011000000000000000]
br_ln58              (br               ) [ 000000000000000000]
zext_ln58            (zext             ) [ 000000000000000000]
data_IN_read         (read             ) [ 000000000000000000]
trunc_ln203          (trunc            ) [ 000000000000000000]
xin_M_real_V_addr    (getelementptr    ) [ 000000000000000000]
store_ln58           (store            ) [ 000000000000000000]
data_IN_M_imag_V_lo  (partselect       ) [ 000000000000000000]
xin_M_imag_V_addr    (getelementptr    ) [ 000000000000000000]
store_ln58           (store            ) [ 000000000000000000]
br_ln58              (br               ) [ 011000000000000000]
br_ln17              (br               ) [ 001111000000000000]
i_0_i                (phi              ) [ 000100000000000000]
icmp_ln17            (icmp             ) [ 000111000000000000]
empty_11             (speclooptripcount) [ 000000000000000000]
i_1                  (add              ) [ 001111000000000000]
br_ln17              (br               ) [ 000000000000000000]
zext_ln18            (zext             ) [ 000011000000000000]
rev_32_addr          (getelementptr    ) [ 000010000000000000]
index                (load             ) [ 000000000000000000]
zext_ln19            (zext             ) [ 000000000000000000]
xin_M_real_V_addr_1  (getelementptr    ) [ 000001000000000000]
xin_M_imag_V_addr_1  (getelementptr    ) [ 000001000000000000]
specloopname_ln17    (specloopname     ) [ 000000000000000000]
xin_M_real_V_load    (load             ) [ 000000000000000000]
data_OUT0_M_real_V_s (getelementptr    ) [ 000000000000000000]
store_ln19           (store            ) [ 000000000000000000]
xin_M_imag_V_load    (load             ) [ 000000000000000000]
data_OUT0_M_imag_V_s (getelementptr    ) [ 000000000000000000]
store_ln19           (store            ) [ 000000000000000000]
br_ln17              (br               ) [ 001111000000000000]
call_ln62            (call             ) [ 000000000000000000]
call_ln63            (call             ) [ 000000000000000000]
call_ln64            (call             ) [ 000000000000000000]
call_ln65            (call             ) [ 000000000000000000]
call_ln66            (call             ) [ 000000000000000000]
br_ln68              (br               ) [ 000000000000001111]
i1_0                 (phi              ) [ 000000000000000100]
icmp_ln68            (icmp             ) [ 000000000000000111]
empty_12             (speclooptripcount) [ 000000000000000000]
i_2                  (add              ) [ 000000000000001111]
br_ln68              (br               ) [ 000000000000000000]
zext_ln68            (zext             ) [ 000000000000000000]
xout_M_real_V_addr   (getelementptr    ) [ 000000000000000010]
xout_M_imag_V_addr   (getelementptr    ) [ 000000000000000010]
ret_ln69             (ret              ) [ 000000000000000000]
xout_M_real_V_load   (load             ) [ 000000000000000000]
xout_M_imag_V_load   (load             ) [ 000000000000000000]
data_OUT_M_imag_V_a  (bitconcatenate   ) [ 000000000000000001]
write_ln68           (write            ) [ 000000000000000000]
br_ln68              (br               ) [ 000000000000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_IN">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_IN"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_OUT">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="xin_M_real_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xin_M_real_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="xin_M_imag_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xin_M_imag_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rev_32">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rev_32"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_OUT0_M_real_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT0_M_real_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_OUT0_M_imag_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT0_M_imag_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="W_M_real_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_M_real_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="W_M_imag_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_M_imag_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_OUT1_M_real_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT1_M_real_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_OUT1_M_imag_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT1_M_imag_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_OUT2_M_real_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT2_M_real_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_OUT2_M_imag_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT2_M_imag_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_OUT3_M_real_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT3_M_real_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data_OUT3_M_imag_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT3_M_imag_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="data_OUT4_M_real_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT4_M_real_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="data_OUT4_M_imag_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT4_M_imag_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="xout_M_real_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xout_M_real_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="xout_M_imag_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xout_M_imag_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT0"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="data_IN_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_IN_read/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="32" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln68/16 "/>
</bind>
</comp>

<comp id="119" class="1004" name="xin_M_real_V_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="16" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="6" slack="0"/>
<pin id="123" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xin_M_real_V_addr/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln58/2 xin_M_real_V_load/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="xin_M_imag_V_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="6" slack="0"/>
<pin id="136" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xin_M_imag_V_addr/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="0"/>
<pin id="141" dir="0" index="1" bw="16" slack="0"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln58/2 xin_M_imag_V_load/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="rev_32_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="6" slack="0"/>
<pin id="149" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rev_32_addr/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="5" slack="0"/>
<pin id="154" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="index/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="xin_M_real_V_addr_1_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="5" slack="0"/>
<pin id="162" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xin_M_real_V_addr_1/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="xin_M_imag_V_addr_1_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="5" slack="0"/>
<pin id="170" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xin_M_imag_V_addr_1/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="data_OUT0_M_real_V_s_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="6" slack="2"/>
<pin id="178" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_OUT0_M_real_V_s/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln19_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="0" index="1" bw="16" slack="0"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/5 "/>
</bind>
</comp>

<comp id="188" class="1004" name="data_OUT0_M_imag_V_s_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="6" slack="2"/>
<pin id="192" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_OUT0_M_imag_V_s/5 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln19_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="0"/>
<pin id="197" dir="0" index="1" bw="16" slack="0"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/5 "/>
</bind>
</comp>

<comp id="202" class="1004" name="xout_M_real_V_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="6" slack="0"/>
<pin id="206" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xout_M_real_V_addr/15 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="0"/>
<pin id="211" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xout_M_real_V_load/15 "/>
</bind>
</comp>

<comp id="215" class="1004" name="xout_M_imag_V_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="6" slack="0"/>
<pin id="219" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xout_M_imag_V_addr/15 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xout_M_imag_V_load/15 "/>
</bind>
</comp>

<comp id="228" class="1005" name="i_0_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="6" slack="1"/>
<pin id="230" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="i_0_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="239" class="1005" name="i_0_i_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="6" slack="1"/>
<pin id="241" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="i_0_i_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="0"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="1" slack="1"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/3 "/>
</bind>
</comp>

<comp id="250" class="1005" name="i1_0_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="6" slack="1"/>
<pin id="252" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="i1_0_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="6" slack="0"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/15 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_FFT0_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="0" slack="0"/>
<pin id="263" dir="0" index="1" bw="6" slack="0"/>
<pin id="264" dir="0" index="2" bw="6" slack="0"/>
<pin id="265" dir="0" index="3" bw="4" slack="0"/>
<pin id="266" dir="0" index="4" bw="4" slack="0"/>
<pin id="267" dir="0" index="5" bw="16" slack="0"/>
<pin id="268" dir="0" index="6" bw="16" slack="0"/>
<pin id="269" dir="0" index="7" bw="16" slack="0"/>
<pin id="270" dir="0" index="8" bw="16" slack="0"/>
<pin id="271" dir="0" index="9" bw="10" slack="0"/>
<pin id="272" dir="0" index="10" bw="9" slack="0"/>
<pin id="273" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln62/3 call_ln63/7 call_ln64/9 call_ln65/11 call_ln66/13 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln58_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="6" slack="0"/>
<pin id="319" dir="0" index="1" bw="6" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="i_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="6" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln58_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="6" slack="0"/>
<pin id="331" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="trunc_ln203_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="data_IN_M_imag_V_lo_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="0" index="2" bw="6" slack="0"/>
<pin id="344" dir="0" index="3" bw="6" slack="0"/>
<pin id="345" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_IN_M_imag_V_lo/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="icmp_ln17_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="6" slack="0"/>
<pin id="353" dir="0" index="1" bw="6" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="i_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="6" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln18_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="6" slack="0"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln19_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="5" slack="0"/>
<pin id="370" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="icmp_ln68_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="6" slack="0"/>
<pin id="376" dir="0" index="1" bw="6" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/15 "/>
</bind>
</comp>

<comp id="380" class="1004" name="i_2_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="6" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/15 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln68_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="6" slack="0"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/15 "/>
</bind>
</comp>

<comp id="392" class="1004" name="data_OUT_M_imag_V_a_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="16" slack="0"/>
<pin id="395" dir="0" index="2" bw="16" slack="0"/>
<pin id="396" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="data_OUT_M_imag_V_a/16 "/>
</bind>
</comp>

<comp id="404" class="1005" name="i_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="6" slack="0"/>
<pin id="406" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="412" class="1005" name="i_1_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="6" slack="0"/>
<pin id="414" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="417" class="1005" name="zext_ln18_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="64" slack="2"/>
<pin id="419" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="423" class="1005" name="rev_32_addr_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="5" slack="1"/>
<pin id="425" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rev_32_addr "/>
</bind>
</comp>

<comp id="428" class="1005" name="xin_M_real_V_addr_1_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="5" slack="1"/>
<pin id="430" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xin_M_real_V_addr_1 "/>
</bind>
</comp>

<comp id="433" class="1005" name="xin_M_imag_V_addr_1_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="5" slack="1"/>
<pin id="435" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xin_M_imag_V_addr_1 "/>
</bind>
</comp>

<comp id="441" class="1005" name="i_2_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="6" slack="0"/>
<pin id="443" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="446" class="1005" name="xout_M_real_V_addr_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="5" slack="1"/>
<pin id="448" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xout_M_real_V_addr "/>
</bind>
</comp>

<comp id="451" class="1005" name="xout_M_imag_V_addr_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="5" slack="1"/>
<pin id="453" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xout_M_imag_V_addr "/>
</bind>
</comp>

<comp id="456" class="1005" name="data_OUT_M_imag_V_a_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_OUT_M_imag_V_a "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="110"><net_src comp="66" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="104" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="4" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="68" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="68" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="132" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="68" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="145" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="68" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="158" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="68" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="166" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="68" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="126" pin="3"/><net_sink comp="181" pin=1"/></net>

<net id="187"><net_src comp="174" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="68" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="139" pin="3"/><net_sink comp="195" pin=1"/></net>

<net id="201"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="207"><net_src comp="34" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="68" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="202" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="68" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="215" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="56" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="56" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="253"><net_src comp="56" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="274"><net_src comp="76" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="275"><net_src comp="64" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="276"><net_src comp="78" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="277"><net_src comp="80" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="278"><net_src comp="82" pin="0"/><net_sink comp="261" pin=4"/></net>

<net id="279"><net_src comp="10" pin="0"/><net_sink comp="261" pin=5"/></net>

<net id="280"><net_src comp="12" pin="0"/><net_sink comp="261" pin=6"/></net>

<net id="281"><net_src comp="18" pin="0"/><net_sink comp="261" pin=7"/></net>

<net id="282"><net_src comp="20" pin="0"/><net_sink comp="261" pin=8"/></net>

<net id="283"><net_src comp="14" pin="0"/><net_sink comp="261" pin=9"/></net>

<net id="284"><net_src comp="16" pin="0"/><net_sink comp="261" pin=10"/></net>

<net id="285"><net_src comp="88" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="286"><net_src comp="90" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="287"><net_src comp="92" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="288"><net_src comp="94" pin="0"/><net_sink comp="261" pin=4"/></net>

<net id="289"><net_src comp="18" pin="0"/><net_sink comp="261" pin=5"/></net>

<net id="290"><net_src comp="20" pin="0"/><net_sink comp="261" pin=6"/></net>

<net id="291"><net_src comp="22" pin="0"/><net_sink comp="261" pin=7"/></net>

<net id="292"><net_src comp="24" pin="0"/><net_sink comp="261" pin=8"/></net>

<net id="293"><net_src comp="96" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="294"><net_src comp="96" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="295"><net_src comp="94" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="296"><net_src comp="92" pin="0"/><net_sink comp="261" pin=4"/></net>

<net id="297"><net_src comp="22" pin="0"/><net_sink comp="261" pin=5"/></net>

<net id="298"><net_src comp="24" pin="0"/><net_sink comp="261" pin=6"/></net>

<net id="299"><net_src comp="26" pin="0"/><net_sink comp="261" pin=7"/></net>

<net id="300"><net_src comp="28" pin="0"/><net_sink comp="261" pin=8"/></net>

<net id="301"><net_src comp="90" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="302"><net_src comp="88" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="303"><net_src comp="82" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="304"><net_src comp="80" pin="0"/><net_sink comp="261" pin=4"/></net>

<net id="305"><net_src comp="26" pin="0"/><net_sink comp="261" pin=5"/></net>

<net id="306"><net_src comp="28" pin="0"/><net_sink comp="261" pin=6"/></net>

<net id="307"><net_src comp="30" pin="0"/><net_sink comp="261" pin=7"/></net>

<net id="308"><net_src comp="32" pin="0"/><net_sink comp="261" pin=8"/></net>

<net id="309"><net_src comp="78" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="310"><net_src comp="64" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="311"><net_src comp="98" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="312"><net_src comp="100" pin="0"/><net_sink comp="261" pin=4"/></net>

<net id="313"><net_src comp="30" pin="0"/><net_sink comp="261" pin=5"/></net>

<net id="314"><net_src comp="32" pin="0"/><net_sink comp="261" pin=6"/></net>

<net id="315"><net_src comp="34" pin="0"/><net_sink comp="261" pin=7"/></net>

<net id="316"><net_src comp="36" pin="0"/><net_sink comp="261" pin=8"/></net>

<net id="321"><net_src comp="232" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="58" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="232" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="64" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="232" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="338"><net_src comp="106" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="346"><net_src comp="70" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="106" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="72" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="349"><net_src comp="74" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="350"><net_src comp="340" pin="4"/><net_sink comp="139" pin=1"/></net>

<net id="355"><net_src comp="243" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="58" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="243" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="64" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="243" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="371"><net_src comp="152" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="378"><net_src comp="254" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="58" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="254" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="64" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="254" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="397"><net_src comp="102" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="222" pin="3"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="209" pin="3"/><net_sink comp="392" pin=2"/></net>

<net id="400"><net_src comp="392" pin="3"/><net_sink comp="112" pin=2"/></net>

<net id="407"><net_src comp="323" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="415"><net_src comp="357" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="420"><net_src comp="363" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="426"><net_src comp="145" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="431"><net_src comp="158" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="436"><net_src comp="166" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="444"><net_src comp="380" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="449"><net_src comp="202" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="454"><net_src comp="215" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="459"><net_src comp="392" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="112" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_OUT | {17 }
	Port: xin_M_real_V | {2 }
	Port: xin_M_imag_V | {2 }
	Port: data_OUT0_M_real_V | {5 }
	Port: data_OUT0_M_imag_V | {5 }
	Port: data_OUT1_M_real_V | {3 6 }
	Port: data_OUT1_M_imag_V | {3 6 }
	Port: data_OUT2_M_real_V | {7 8 }
	Port: data_OUT2_M_imag_V | {7 8 }
	Port: data_OUT3_M_real_V | {9 10 }
	Port: data_OUT3_M_imag_V | {9 10 }
	Port: data_OUT4_M_real_V | {11 12 }
	Port: data_OUT4_M_imag_V | {11 12 }
	Port: xout_M_real_V | {13 14 }
	Port: xout_M_imag_V | {13 14 }
 - Input state : 
	Port: FFT : data_IN | {2 }
	Port: FFT : xin_M_real_V | {4 5 }
	Port: FFT : xin_M_imag_V | {4 5 }
	Port: FFT : rev_32 | {3 4 }
	Port: FFT : data_OUT0_M_real_V | {3 6 }
	Port: FFT : data_OUT0_M_imag_V | {3 6 }
	Port: FFT : W_M_real_V | {3 6 7 8 9 10 11 12 13 14 }
	Port: FFT : W_M_imag_V | {3 6 7 8 9 10 11 12 13 14 }
	Port: FFT : data_OUT1_M_real_V | {7 8 }
	Port: FFT : data_OUT1_M_imag_V | {7 8 }
	Port: FFT : data_OUT2_M_real_V | {9 10 }
	Port: FFT : data_OUT2_M_imag_V | {9 10 }
	Port: FFT : data_OUT3_M_real_V | {11 12 }
	Port: FFT : data_OUT3_M_imag_V | {11 12 }
	Port: FFT : data_OUT4_M_real_V | {13 14 }
	Port: FFT : data_OUT4_M_imag_V | {13 14 }
	Port: FFT : xout_M_real_V | {15 16 }
	Port: FFT : xout_M_imag_V | {15 16 }
  - Chain level:
	State 1
	State 2
		icmp_ln58 : 1
		i : 1
		br_ln58 : 2
		zext_ln58 : 1
		xin_M_real_V_addr : 2
		store_ln58 : 3
		xin_M_imag_V_addr : 2
		store_ln58 : 3
	State 3
		icmp_ln17 : 1
		i_1 : 1
		br_ln17 : 2
		zext_ln18 : 1
		rev_32_addr : 2
		index : 3
	State 4
		zext_ln19 : 1
		xin_M_real_V_addr_1 : 2
		xin_M_real_V_load : 3
		xin_M_imag_V_addr_1 : 2
		xin_M_imag_V_load : 3
	State 5
		store_ln19 : 1
		store_ln19 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		icmp_ln68 : 1
		i_2 : 1
		br_ln68 : 2
		zext_ln68 : 1
		xout_M_real_V_addr : 2
		xout_M_real_V_load : 3
		xout_M_imag_V_addr : 2
		xout_M_imag_V_load : 3
	State 16
		data_OUT_M_imag_V_a : 1
		write_ln68 : 2
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|
|   call   |       grp_FFT0_fu_261      |    4    |  12.056 |   630   |   720   |
|----------|----------------------------|---------|---------|---------|---------|
|          |          i_fu_323          |    0    |    0    |    0    |    15   |
|    add   |         i_1_fu_357         |    0    |    0    |    0    |    15   |
|          |         i_2_fu_380         |    0    |    0    |    0    |    15   |
|----------|----------------------------|---------|---------|---------|---------|
|          |      icmp_ln58_fu_317      |    0    |    0    |    0    |    11   |
|   icmp   |      icmp_ln17_fu_351      |    0    |    0    |    0    |    11   |
|          |      icmp_ln68_fu_374      |    0    |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|---------|
|   read   |  data_IN_read_read_fu_106  |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   write  |      grp_write_fu_112      |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |      zext_ln58_fu_329      |    0    |    0    |    0    |    0    |
|   zext   |      zext_ln18_fu_363      |    0    |    0    |    0    |    0    |
|          |      zext_ln19_fu_368      |    0    |    0    |    0    |    0    |
|          |      zext_ln68_fu_386      |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   trunc  |     trunc_ln203_fu_335     |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|partselect| data_IN_M_imag_V_lo_fu_340 |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|bitconcatenate| data_OUT_M_imag_V_a_fu_392 |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   Total  |                            |    4    |  12.056 |   630   |   798   |
|----------|----------------------------|---------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------+--------+--------+--------+--------+
|    W_M_imag_V    |    0   |    9   |    3   |    -   |
|    W_M_real_V    |    0   |   10   |    3   |    -   |
|data_OUT0_M_imag_V|    0   |   32   |    8   |    0   |
|data_OUT0_M_real_V|    0   |   32   |    8   |    0   |
|data_OUT1_M_imag_V|    0   |   32   |    8   |    0   |
|data_OUT1_M_real_V|    0   |   32   |    8   |    0   |
|data_OUT2_M_imag_V|    0   |   32   |    8   |    0   |
|data_OUT2_M_real_V|    0   |   32   |    8   |    0   |
|data_OUT3_M_imag_V|    0   |   32   |    8   |    0   |
|data_OUT3_M_real_V|    0   |   32   |    8   |    0   |
|data_OUT4_M_imag_V|    0   |   32   |    8   |    0   |
|data_OUT4_M_real_V|    0   |   32   |    8   |    0   |
|      rev_32      |    0   |    5   |    3   |    -   |
|   xin_M_imag_V   |    0   |   32   |    8   |    0   |
|   xin_M_real_V   |    0   |   32   |    8   |    0   |
|   xout_M_imag_V  |    0   |   32   |    8   |    0   |
|   xout_M_real_V  |    0   |   32   |    8   |    0   |
+------------------+--------+--------+--------+--------+
|       Total      |    0   |   472  |   121  |    0   |
+------------------+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|data_OUT_M_imag_V_a_reg_456|   32   |
|        i1_0_reg_250       |    6   |
|       i_0_i_reg_239       |    6   |
|        i_0_reg_228        |    6   |
|        i_1_reg_412        |    6   |
|        i_2_reg_441        |    6   |
|         i_reg_404         |    6   |
|    rev_32_addr_reg_423    |    5   |
|xin_M_imag_V_addr_1_reg_433|    5   |
|xin_M_real_V_addr_1_reg_428|    5   |
| xout_M_imag_V_addr_reg_451|    5   |
| xout_M_real_V_addr_reg_446|    5   |
|     zext_ln18_reg_417     |   64   |
+---------------------------+--------+
|           Total           |   157  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_112 |  p2  |   2  |  32  |   64   ||    9    |
| grp_access_fu_126 |  p0  |   3  |   5  |   15   ||    15   |
| grp_access_fu_139 |  p0  |   3  |   5  |   15   ||    15   |
| grp_access_fu_152 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_209 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_222 |  p0  |   2  |   5  |   10   ||    9    |
|  grp_FFT0_fu_261  |  p1  |   5  |   6  |   30   ||    9    |
|  grp_FFT0_fu_261  |  p2  |   5  |   6  |   30   ||    9    |
|  grp_FFT0_fu_261  |  p3  |   5  |   4  |   20   ||    9    |
|  grp_FFT0_fu_261  |  p4  |   5  |   4  |   20   ||    9    |
|  grp_FFT0_fu_261  |  p5  |   5  |  16  |   80   ||    27   |
|  grp_FFT0_fu_261  |  p6  |   5  |  16  |   80   ||    27   |
|  grp_FFT0_fu_261  |  p7  |   5  |  16  |   80   ||    27   |
|  grp_FFT0_fu_261  |  p8  |   5  |  16  |   80   ||    27   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   544  ||  18.031 ||   210   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |   12   |   630  |   798  |    -   |
|   Memory  |    0   |    -   |    -   |   472  |   121  |    0   |
|Multiplexer|    -   |    -   |   18   |    -   |   210  |    -   |
|  Register |    -   |    -   |    -   |   157  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    4   |   30   |  1259  |  1129  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
