INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/seppl/assignment_1/assignment_1.srcs/sources_1/imports/seppl/multiplier/multiplier.srcs/sources_1/imports/imports/Downloads/FSM_Template v1_00.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_template
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/seppl/assignment_1/assignment_1.srcs/sources_1/imports/Vivado Sources/univ_sseg_v1_05.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module univ_sseg
INFO: [VRFC 10-2458] undeclared symbol sclk, assumed default net type wire [C:/Users/seppl/assignment_1/assignment_1.srcs/sources_1/imports/Vivado Sources/univ_sseg_v1_05.v:120]
INFO: [VRFC 10-311] analyzing module clk_divder
INFO: [VRFC 10-311] analyzing module cnt_convert_14b
INFO: [VRFC 10-311] analyzing module cnt_convert_7b
