Reading OpenROAD database at '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17109/64-openroad-repairantennas/1-diodeinsertion/mult8_2bits_1op_e17109.odb'…
Reading library file at '/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO] Using clock __VIRTUAL_CLK__…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[WARNING STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
[INFO ORD-0030] Using 4 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   mult8_2bits_1op_e17109
Die area:                 ( 0 0 ) ( 200000 200000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     919
Number of terminals:      34
Number of snets:          2
Number of nets:           336

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 159.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 12841.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 2094.
[INFO DRT-0033] via shape region query size = 660.
[INFO DRT-0033] met2 shape region query size = 408.
[INFO DRT-0033] via2 shape region query size = 528.
[INFO DRT-0033] met3 shape region query size = 416.
[INFO DRT-0033] via3 shape region query size = 528.
[INFO DRT-0033] met4 shape region query size = 148.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 560 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 153 unique inst patterns.
[INFO DRT-0084]   Complete 235 groups.
#scanned instances     = 919
#unique  instances     = 159
#stdCellGenAp          = 4223
#stdCellValidPlanarAp  = 21
#stdCellValidViaAp     = 3310
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1099
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:33, elapsed time = 00:00:09, memory = 139.81 (MB), peak = 139.81 (MB)

[INFO DRT-0157] Number of guides:     2340

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 28 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 28 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 844.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 665.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 333.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 21.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1177 vertical wires in 1 frboxes and 686 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 49 vertical wires in 1 frboxes and 167 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 146.93 (MB), peak = 146.93 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 146.93 (MB), peak = 146.93 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 173.62 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 157.30 (MB).
    Completing 30% with 17 violations.
    elapsed time = 00:00:00, memory = 179.30 (MB).
    Completing 40% with 17 violations.
    elapsed time = 00:00:00, memory = 179.30 (MB).
    Completing 50% with 17 violations.
    elapsed time = 00:00:01, memory = 170.57 (MB).
    Completing 60% with 31 violations.
    elapsed time = 00:00:01, memory = 179.44 (MB).
    Completing 70% with 31 violations.
    elapsed time = 00:00:02, memory = 179.82 (MB).
    Completing 80% with 50 violations.
    elapsed time = 00:00:02, memory = 179.82 (MB).
    Completing 90% with 50 violations.
    elapsed time = 00:00:02, memory = 192.82 (MB).
    Completing 100% with 82 violations.
    elapsed time = 00:00:03, memory = 192.82 (MB).
[INFO DRT-0199]   Number of violations = 87.
Viol/Layer         li1   met1   met2   met3
Metal Spacing       12     16      0      5
Recheck              0      4      1      0
Short                0     49      0      0
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:04, memory = 540.94 (MB), peak = 540.94 (MB)
Total wire length = 8324 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4598 um.
Total wire length on LAYER met2 = 3644 um.
Total wire length on LAYER met3 = 82 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2151.
Up-via summary (total 2151):

-----------------------
 FR_MASTERSLICE       0
            li1    1094
           met1    1035
           met2      22
           met3       0
           met4       0
-----------------------
                   2151


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 87 violations.
    elapsed time = 00:00:00, memory = 540.94 (MB).
    Completing 20% with 87 violations.
    elapsed time = 00:00:00, memory = 540.94 (MB).
    Completing 30% with 87 violations.
    elapsed time = 00:00:00, memory = 552.82 (MB).
    Completing 40% with 54 violations.
    elapsed time = 00:00:00, memory = 540.96 (MB).
    Completing 50% with 54 violations.
    elapsed time = 00:00:00, memory = 541.96 (MB).
    Completing 60% with 54 violations.
    elapsed time = 00:00:01, memory = 544.21 (MB).
    Completing 70% with 46 violations.
    elapsed time = 00:00:01, memory = 557.96 (MB).
    Completing 80% with 46 violations.
    elapsed time = 00:00:01, memory = 557.96 (MB).
    Completing 90% with 27 violations.
    elapsed time = 00:00:02, memory = 560.21 (MB).
    Completing 100% with 28 violations.
    elapsed time = 00:00:02, memory = 560.21 (MB).
[INFO DRT-0199]   Number of violations = 28.
Viol/Layer        met1
Metal Spacing        4
Short               24
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:03, memory = 560.34 (MB), peak = 560.34 (MB)
Total wire length = 8308 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4612 um.
Total wire length on LAYER met2 = 3614 um.
Total wire length on LAYER met3 = 81 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2134.
Up-via summary (total 2134):

-----------------------
 FR_MASTERSLICE       0
            li1    1094
           met1    1018
           met2      22
           met3       0
           met4       0
-----------------------
                   2134


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 28 violations.
    elapsed time = 00:00:00, memory = 560.34 (MB).
    Completing 20% with 28 violations.
    elapsed time = 00:00:00, memory = 560.34 (MB).
    Completing 30% with 28 violations.
    elapsed time = 00:00:00, memory = 560.34 (MB).
    Completing 40% with 28 violations.
    elapsed time = 00:00:00, memory = 560.34 (MB).
    Completing 50% with 28 violations.
    elapsed time = 00:00:00, memory = 560.34 (MB).
    Completing 60% with 28 violations.
    elapsed time = 00:00:00, memory = 560.34 (MB).
    Completing 70% with 27 violations.
    elapsed time = 00:00:00, memory = 560.34 (MB).
    Completing 80% with 27 violations.
    elapsed time = 00:00:01, memory = 573.84 (MB).
    Completing 90% with 27 violations.
    elapsed time = 00:00:01, memory = 560.34 (MB).
    Completing 100% with 17 violations.
    elapsed time = 00:00:02, memory = 561.34 (MB).
[INFO DRT-0199]   Number of violations = 17.
Viol/Layer        met1
Metal Spacing        3
Short               14
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 561.34 (MB), peak = 573.84 (MB)
Total wire length = 8296 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4614 um.
Total wire length on LAYER met2 = 3599 um.
Total wire length on LAYER met3 = 82 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2131.
Up-via summary (total 2131):

-----------------------
 FR_MASTERSLICE       0
            li1    1094
           met1    1015
           met2      22
           met3       0
           met4       0
-----------------------
                   2131


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 17 violations.
    elapsed time = 00:00:00, memory = 561.34 (MB).
    Completing 20% with 17 violations.
    elapsed time = 00:00:00, memory = 561.34 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:00, memory = 561.34 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:00, memory = 561.34 (MB).
    Completing 50% with 11 violations.
    elapsed time = 00:00:00, memory = 561.34 (MB).
    Completing 60% with 11 violations.
    elapsed time = 00:00:00, memory = 561.34 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:00, memory = 569.59 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 569.59 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 569.59 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 569.59 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 569.59 (MB), peak = 573.84 (MB)
Total wire length = 8293 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4593 um.
Total wire length on LAYER met2 = 3612 um.
Total wire length on LAYER met3 = 87 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2142.
Up-via summary (total 2142):

-----------------------
 FR_MASTERSLICE       0
            li1    1094
           met1    1024
           met2      24
           met3       0
           met4       0
-----------------------
                   2142


[INFO DRT-0198] Complete detail routing.
Total wire length = 8293 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4593 um.
Total wire length on LAYER met2 = 3612 um.
Total wire length on LAYER met3 = 87 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2142.
Up-via summary (total 2142):

-----------------------
 FR_MASTERSLICE       0
            li1    1094
           met1    1024
           met2      24
           met3       0
           met4       0
-----------------------
                   2142


[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:11, memory = 569.59 (MB), peak = 573.84 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               130     487.97
  Tap cell                                469     586.81
  Buffer                                    2       7.51
  Timing Repair Buffer                     72     591.82
  Inverter                                  7      26.28
  Multi-Input combinational cell          239    2018.19
  Total                                   919    3718.57
Writing OpenROAD database to '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17109/66-openroad-detailedrouting/mult8_2bits_1op_e17109.odb'…
Writing netlist to '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17109/66-openroad-detailedrouting/mult8_2bits_1op_e17109.nl.v'…
Writing powered netlist to '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17109/66-openroad-detailedrouting/mult8_2bits_1op_e17109.pnl.v'…
Writing layout to '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17109/66-openroad-detailedrouting/mult8_2bits_1op_e17109.def'…
Writing timing constraints to '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17109/66-openroad-detailedrouting/mult8_2bits_1op_e17109.sdc'…
