///Register `CORE_1_PIF_PMS_CONSTRAIN_8` reader
pub type R = crate::R<CORE_1_PIF_PMS_CONSTRAIN_8_SPEC>;
///Register `CORE_1_PIF_PMS_CONSTRAIN_8` writer
pub type W = crate::W<CORE_1_PIF_PMS_CONSTRAIN_8_SPEC>;
///Field `CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB_DEVICE` reader - Core1 access usb_device permission in world1.
pub type CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB_DEVICE_R = crate::FieldReader;
///Field `CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB_DEVICE` writer - Core1 access usb_device permission in world1.
pub type CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB_DEVICE_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB_WRAP` reader - Core1 access usb_wrap permission in world1.
pub type CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB_WRAP_R = crate::FieldReader;
///Field `CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB_WRAP` writer - Core1 access usb_wrap permission in world1.
pub type CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB_WRAP_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_PERI` reader - Core1 access crypto_peri permission in world1.
pub type CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_PERI_R = crate::FieldReader;
///Field `CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_PERI` writer - Core1 access crypto_peri permission in world1.
pub type CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_PERI_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_DMA` reader - Core1 access crypto_dma permission in world1.
pub type CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_DMA_R = crate::FieldReader;
///Field `CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_DMA` writer - Core1 access crypto_dma permission in world1.
pub type CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_DMA_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_APB_ADC` reader - Core1 access apb_adc permission in world1.
pub type CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_APB_ADC_R = crate::FieldReader;
///Field `CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_APB_ADC` writer - Core1 access apb_adc permission in world1.
pub type CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_APB_ADC_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_LCD_CAM` reader - Core1 access lcd_cam permission in world1.
pub type CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_LCD_CAM_R = crate::FieldReader;
///Field `CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_LCD_CAM` writer - Core1 access lcd_cam permission in world1.
pub type CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_LCD_CAM_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_BT_PWR` reader - Core1 access bt_pwr permission in world1.
pub type CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_BT_PWR_R = crate::FieldReader;
///Field `CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_BT_PWR` writer - Core1 access bt_pwr permission in world1.
pub type CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_BT_PWR_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB` reader - Core1 access usb permission in world1.
pub type CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB_R = crate::FieldReader;
///Field `CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB` writer - Core1 access usb permission in world1.
pub type CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SYSTEM` reader - Core1 access system permission in world1.
pub type CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SYSTEM_R = crate::FieldReader;
///Field `CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SYSTEM` writer - Core1 access system permission in world1.
pub type CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SYSTEM_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SENSITIVE` reader - Core1 access sensitive permission in world1.
pub type CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SENSITIVE_R = crate::FieldReader;
///Field `CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SENSITIVE` writer - Core1 access sensitive permission in world1.
pub type CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SENSITIVE_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_INTERRUPT` reader - Core1 access interrupt permission in world1.
pub type CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_INTERRUPT_R = crate::FieldReader;
///Field `CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_INTERRUPT` writer - Core1 access interrupt permission in world1.
pub type CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_INTERRUPT_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_DMA_COPY` reader - Core1 access dma_copy permission in world1.
pub type CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_DMA_COPY_R = crate::FieldReader;
///Field `CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_DMA_COPY` writer - Core1 access dma_copy permission in world1.
pub type CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_DMA_COPY_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CACHE_CONFIG` reader - Core1 access cache_config permission in world1.
pub type CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CACHE_CONFIG_R = crate::FieldReader;
///Field `CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CACHE_CONFIG` writer - Core1 access cache_config permission in world1.
pub type CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CACHE_CONFIG_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_AD` reader - Core1 access ad permission in world1.
pub type CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_AD_R = crate::FieldReader;
///Field `CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_AD` writer - Core1 access ad permission in world1.
pub type CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_AD_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_DIO` reader - Core1 access dio permission in world1.
pub type CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_DIO_R = crate::FieldReader;
///Field `CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_DIO` writer - Core1 access dio permission in world1.
pub type CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_DIO_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_WORLD_CONTROLLER` reader - Core1 access world_controller permission in world1.
pub type CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_WORLD_CONTROLLER_R = crate::FieldReader;
///Field `CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_WORLD_CONTROLLER` writer - Core1 access world_controller permission in world1.
pub type CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_WORLD_CONTROLLER_W<'a, REG> =
    crate::FieldWriter<'a, REG, 2>;
impl R {
    ///Bits 0:1 - Core1 access usb_device permission in world1.
    #[inline(always)]
    pub fn core_1_pif_pms_constrain_world_1_usb_device(
        &self,
    ) -> CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB_DEVICE_R {
        CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB_DEVICE_R::new((self.bits & 3) as u8)
    }
    ///Bits 2:3 - Core1 access usb_wrap permission in world1.
    #[inline(always)]
    pub fn core_1_pif_pms_constrain_world_1_usb_wrap(
        &self,
    ) -> CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB_WRAP_R {
        CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB_WRAP_R::new(((self.bits >> 2) & 3) as u8)
    }
    ///Bits 4:5 - Core1 access crypto_peri permission in world1.
    #[inline(always)]
    pub fn core_1_pif_pms_constrain_world_1_crypto_peri(
        &self,
    ) -> CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_PERI_R {
        CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_PERI_R::new(((self.bits >> 4) & 3) as u8)
    }
    ///Bits 6:7 - Core1 access crypto_dma permission in world1.
    #[inline(always)]
    pub fn core_1_pif_pms_constrain_world_1_crypto_dma(
        &self,
    ) -> CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_DMA_R {
        CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_DMA_R::new(((self.bits >> 6) & 3) as u8)
    }
    ///Bits 8:9 - Core1 access apb_adc permission in world1.
    #[inline(always)]
    pub fn core_1_pif_pms_constrain_world_1_apb_adc(
        &self,
    ) -> CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_APB_ADC_R {
        CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_APB_ADC_R::new(((self.bits >> 8) & 3) as u8)
    }
    ///Bits 10:11 - Core1 access lcd_cam permission in world1.
    #[inline(always)]
    pub fn core_1_pif_pms_constrain_world_1_lcd_cam(
        &self,
    ) -> CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_LCD_CAM_R {
        CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_LCD_CAM_R::new(((self.bits >> 10) & 3) as u8)
    }
    ///Bits 12:13 - Core1 access bt_pwr permission in world1.
    #[inline(always)]
    pub fn core_1_pif_pms_constrain_world_1_bt_pwr(
        &self,
    ) -> CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_BT_PWR_R {
        CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_BT_PWR_R::new(((self.bits >> 12) & 3) as u8)
    }
    ///Bits 14:15 - Core1 access usb permission in world1.
    #[inline(always)]
    pub fn core_1_pif_pms_constrain_world_1_usb(&self) -> CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB_R {
        CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB_R::new(((self.bits >> 14) & 3) as u8)
    }
    ///Bits 16:17 - Core1 access system permission in world1.
    #[inline(always)]
    pub fn core_1_pif_pms_constrain_world_1_system(
        &self,
    ) -> CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SYSTEM_R {
        CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SYSTEM_R::new(((self.bits >> 16) & 3) as u8)
    }
    ///Bits 18:19 - Core1 access sensitive permission in world1.
    #[inline(always)]
    pub fn core_1_pif_pms_constrain_world_1_sensitive(
        &self,
    ) -> CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SENSITIVE_R {
        CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SENSITIVE_R::new(((self.bits >> 18) & 3) as u8)
    }
    ///Bits 20:21 - Core1 access interrupt permission in world1.
    #[inline(always)]
    pub fn core_1_pif_pms_constrain_world_1_interrupt(
        &self,
    ) -> CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_INTERRUPT_R {
        CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_INTERRUPT_R::new(((self.bits >> 20) & 3) as u8)
    }
    ///Bits 22:23 - Core1 access dma_copy permission in world1.
    #[inline(always)]
    pub fn core_1_pif_pms_constrain_world_1_dma_copy(
        &self,
    ) -> CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_DMA_COPY_R {
        CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_DMA_COPY_R::new(((self.bits >> 22) & 3) as u8)
    }
    ///Bits 24:25 - Core1 access cache_config permission in world1.
    #[inline(always)]
    pub fn core_1_pif_pms_constrain_world_1_cache_config(
        &self,
    ) -> CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CACHE_CONFIG_R {
        CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CACHE_CONFIG_R::new(((self.bits >> 24) & 3) as u8)
    }
    ///Bits 26:27 - Core1 access ad permission in world1.
    #[inline(always)]
    pub fn core_1_pif_pms_constrain_world_1_ad(&self) -> CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_AD_R {
        CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_AD_R::new(((self.bits >> 26) & 3) as u8)
    }
    ///Bits 28:29 - Core1 access dio permission in world1.
    #[inline(always)]
    pub fn core_1_pif_pms_constrain_world_1_dio(&self) -> CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_DIO_R {
        CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_DIO_R::new(((self.bits >> 28) & 3) as u8)
    }
    ///Bits 30:31 - Core1 access world_controller permission in world1.
    #[inline(always)]
    pub fn core_1_pif_pms_constrain_world_1_world_controller(
        &self,
    ) -> CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_WORLD_CONTROLLER_R {
        CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_WORLD_CONTROLLER_R::new(((self.bits >> 30) & 3) as u8)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("CORE_1_PIF_PMS_CONSTRAIN_8")
            .field(
                "core_1_pif_pms_constrain_world_1_usb_device",
                &self.core_1_pif_pms_constrain_world_1_usb_device(),
            )
            .field(
                "core_1_pif_pms_constrain_world_1_usb_wrap",
                &self.core_1_pif_pms_constrain_world_1_usb_wrap(),
            )
            .field(
                "core_1_pif_pms_constrain_world_1_crypto_peri",
                &self.core_1_pif_pms_constrain_world_1_crypto_peri(),
            )
            .field(
                "core_1_pif_pms_constrain_world_1_crypto_dma",
                &self.core_1_pif_pms_constrain_world_1_crypto_dma(),
            )
            .field(
                "core_1_pif_pms_constrain_world_1_apb_adc",
                &self.core_1_pif_pms_constrain_world_1_apb_adc(),
            )
            .field(
                "core_1_pif_pms_constrain_world_1_lcd_cam",
                &self.core_1_pif_pms_constrain_world_1_lcd_cam(),
            )
            .field(
                "core_1_pif_pms_constrain_world_1_bt_pwr",
                &self.core_1_pif_pms_constrain_world_1_bt_pwr(),
            )
            .field(
                "core_1_pif_pms_constrain_world_1_usb",
                &self.core_1_pif_pms_constrain_world_1_usb(),
            )
            .field(
                "core_1_pif_pms_constrain_world_1_system",
                &self.core_1_pif_pms_constrain_world_1_system(),
            )
            .field(
                "core_1_pif_pms_constrain_world_1_sensitive",
                &self.core_1_pif_pms_constrain_world_1_sensitive(),
            )
            .field(
                "core_1_pif_pms_constrain_world_1_interrupt",
                &self.core_1_pif_pms_constrain_world_1_interrupt(),
            )
            .field(
                "core_1_pif_pms_constrain_world_1_dma_copy",
                &self.core_1_pif_pms_constrain_world_1_dma_copy(),
            )
            .field(
                "core_1_pif_pms_constrain_world_1_cache_config",
                &self.core_1_pif_pms_constrain_world_1_cache_config(),
            )
            .field(
                "core_1_pif_pms_constrain_world_1_ad",
                &self.core_1_pif_pms_constrain_world_1_ad(),
            )
            .field(
                "core_1_pif_pms_constrain_world_1_dio",
                &self.core_1_pif_pms_constrain_world_1_dio(),
            )
            .field(
                "core_1_pif_pms_constrain_world_1_world_controller",
                &self.core_1_pif_pms_constrain_world_1_world_controller(),
            )
            .finish()
    }
}
impl W {
    ///Bits 0:1 - Core1 access usb_device permission in world1.
    #[inline(always)]
    #[must_use]
    pub fn core_1_pif_pms_constrain_world_1_usb_device(
        &mut self,
    ) -> CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB_DEVICE_W<CORE_1_PIF_PMS_CONSTRAIN_8_SPEC> {
        CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB_DEVICE_W::new(self, 0)
    }
    ///Bits 2:3 - Core1 access usb_wrap permission in world1.
    #[inline(always)]
    #[must_use]
    pub fn core_1_pif_pms_constrain_world_1_usb_wrap(
        &mut self,
    ) -> CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB_WRAP_W<CORE_1_PIF_PMS_CONSTRAIN_8_SPEC> {
        CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB_WRAP_W::new(self, 2)
    }
    ///Bits 4:5 - Core1 access crypto_peri permission in world1.
    #[inline(always)]
    #[must_use]
    pub fn core_1_pif_pms_constrain_world_1_crypto_peri(
        &mut self,
    ) -> CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_PERI_W<CORE_1_PIF_PMS_CONSTRAIN_8_SPEC> {
        CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_PERI_W::new(self, 4)
    }
    ///Bits 6:7 - Core1 access crypto_dma permission in world1.
    #[inline(always)]
    #[must_use]
    pub fn core_1_pif_pms_constrain_world_1_crypto_dma(
        &mut self,
    ) -> CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_DMA_W<CORE_1_PIF_PMS_CONSTRAIN_8_SPEC> {
        CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_DMA_W::new(self, 6)
    }
    ///Bits 8:9 - Core1 access apb_adc permission in world1.
    #[inline(always)]
    #[must_use]
    pub fn core_1_pif_pms_constrain_world_1_apb_adc(
        &mut self,
    ) -> CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_APB_ADC_W<CORE_1_PIF_PMS_CONSTRAIN_8_SPEC> {
        CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_APB_ADC_W::new(self, 8)
    }
    ///Bits 10:11 - Core1 access lcd_cam permission in world1.
    #[inline(always)]
    #[must_use]
    pub fn core_1_pif_pms_constrain_world_1_lcd_cam(
        &mut self,
    ) -> CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_LCD_CAM_W<CORE_1_PIF_PMS_CONSTRAIN_8_SPEC> {
        CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_LCD_CAM_W::new(self, 10)
    }
    ///Bits 12:13 - Core1 access bt_pwr permission in world1.
    #[inline(always)]
    #[must_use]
    pub fn core_1_pif_pms_constrain_world_1_bt_pwr(
        &mut self,
    ) -> CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_BT_PWR_W<CORE_1_PIF_PMS_CONSTRAIN_8_SPEC> {
        CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_BT_PWR_W::new(self, 12)
    }
    ///Bits 14:15 - Core1 access usb permission in world1.
    #[inline(always)]
    #[must_use]
    pub fn core_1_pif_pms_constrain_world_1_usb(
        &mut self,
    ) -> CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB_W<CORE_1_PIF_PMS_CONSTRAIN_8_SPEC> {
        CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_USB_W::new(self, 14)
    }
    ///Bits 16:17 - Core1 access system permission in world1.
    #[inline(always)]
    #[must_use]
    pub fn core_1_pif_pms_constrain_world_1_system(
        &mut self,
    ) -> CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SYSTEM_W<CORE_1_PIF_PMS_CONSTRAIN_8_SPEC> {
        CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SYSTEM_W::new(self, 16)
    }
    ///Bits 18:19 - Core1 access sensitive permission in world1.
    #[inline(always)]
    #[must_use]
    pub fn core_1_pif_pms_constrain_world_1_sensitive(
        &mut self,
    ) -> CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SENSITIVE_W<CORE_1_PIF_PMS_CONSTRAIN_8_SPEC> {
        CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_SENSITIVE_W::new(self, 18)
    }
    ///Bits 20:21 - Core1 access interrupt permission in world1.
    #[inline(always)]
    #[must_use]
    pub fn core_1_pif_pms_constrain_world_1_interrupt(
        &mut self,
    ) -> CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_INTERRUPT_W<CORE_1_PIF_PMS_CONSTRAIN_8_SPEC> {
        CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_INTERRUPT_W::new(self, 20)
    }
    ///Bits 22:23 - Core1 access dma_copy permission in world1.
    #[inline(always)]
    #[must_use]
    pub fn core_1_pif_pms_constrain_world_1_dma_copy(
        &mut self,
    ) -> CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_DMA_COPY_W<CORE_1_PIF_PMS_CONSTRAIN_8_SPEC> {
        CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_DMA_COPY_W::new(self, 22)
    }
    ///Bits 24:25 - Core1 access cache_config permission in world1.
    #[inline(always)]
    #[must_use]
    pub fn core_1_pif_pms_constrain_world_1_cache_config(
        &mut self,
    ) -> CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CACHE_CONFIG_W<CORE_1_PIF_PMS_CONSTRAIN_8_SPEC> {
        CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_CACHE_CONFIG_W::new(self, 24)
    }
    ///Bits 26:27 - Core1 access ad permission in world1.
    #[inline(always)]
    #[must_use]
    pub fn core_1_pif_pms_constrain_world_1_ad(
        &mut self,
    ) -> CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_AD_W<CORE_1_PIF_PMS_CONSTRAIN_8_SPEC> {
        CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_AD_W::new(self, 26)
    }
    ///Bits 28:29 - Core1 access dio permission in world1.
    #[inline(always)]
    #[must_use]
    pub fn core_1_pif_pms_constrain_world_1_dio(
        &mut self,
    ) -> CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_DIO_W<CORE_1_PIF_PMS_CONSTRAIN_8_SPEC> {
        CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_DIO_W::new(self, 28)
    }
    ///Bits 30:31 - Core1 access world_controller permission in world1.
    #[inline(always)]
    #[must_use]
    pub fn core_1_pif_pms_constrain_world_1_world_controller(
        &mut self,
    ) -> CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_WORLD_CONTROLLER_W<CORE_1_PIF_PMS_CONSTRAIN_8_SPEC> {
        CORE_1_PIF_PMS_CONSTRAIN_WORLD_1_WORLD_CONTROLLER_W::new(self, 30)
    }
}
/**Core1 access peripherals permission configuration register 8.

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_pif_pms_constrain_8::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_pif_pms_constrain_8::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct CORE_1_PIF_PMS_CONSTRAIN_8_SPEC;
impl crate::RegisterSpec for CORE_1_PIF_PMS_CONSTRAIN_8_SPEC {
    type Ux = u32;
}
///`read()` method returns [`core_1_pif_pms_constrain_8::R`](R) reader structure
impl crate::Readable for CORE_1_PIF_PMS_CONSTRAIN_8_SPEC {}
///`write(|w| ..)` method takes [`core_1_pif_pms_constrain_8::W`](W) writer structure
impl crate::Writable for CORE_1_PIF_PMS_CONSTRAIN_8_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
///`reset()` method sets CORE_1_PIF_PMS_CONSTRAIN_8 to value 0xffff_ffff
impl crate::Resettable for CORE_1_PIF_PMS_CONSTRAIN_8_SPEC {
    const RESET_VALUE: u32 = 0xffff_ffff;
}
