Labs written in verilog for Logic Design course
