# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do Error_Block_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/17.0/Error_Block {C:/intelFPGA_lite/17.0/Error_Block/Error_Block.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:03 on Nov 12,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/17.0/Error_Block" C:/intelFPGA_lite/17.0/Error_Block/Error_Block.v 
# -- Compiling module Error_Block
# 
# Top level modules:
# 	Error_Block
# End time: 21:13:03 on Nov 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/intelFPGA_lite/17.0/Error_Block/Error_Block_TB.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:50 on Nov 12,2017
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/17.0/Error_Block/Error_Block_TB.v 
# -- Compiling module Error_Block_TB
# 
# Top level modules:
# 	Error_Block_TB
# End time: 21:13:50 on Nov 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Error_Block_TB
# vsim work.Error_Block_TB 
# Start time: 21:13:54 on Nov 12,2017
# Loading work.Error_Block_TB
# Loading work.Error_Block
add wave -position end  sim:/Error_Block_TB/reset
add wave -position end  sim:/Error_Block_TB/SP
add wave -position end  sim:/Error_Block_TB/STF_E
add wave -position end  sim:/Error_Block_TB/EOF_E
add wave -position end  sim:/Error_Block_TB/CRC_E
add wave -position end  sim:/Error_Block_TB/FRM_E
add wave -position end  sim:/Error_Block_TB/ERROR
run -all
# End time: 21:22:40 on Nov 12,2017, Elapsed time: 0:08:46
# Errors: 0, Warnings: 0
