Info: constrained 'usb_pu' to bel 'X6/Y33/io0'
Info: constrained 'usb_n' to bel 'X10/Y33/io1'
Info: constrained 'usb_p' to bel 'X9/Y33/io0'
Info: constrained 'led' to bel 'X5/Y33/io1'
Info: constrained 'clk' to bel 'X0/Y30/io0'
Info: constraining clock net 'clk' to 16.00 MHz
Info: constraining clock net 'clk_pll' to 48.00 MHz
Info: constraining clock net 'clk_1mhz' to 1.00 MHz
Info: constraining clock net 'clk_2mhz' to 2.00 MHz

Info: Packing constants..
Info: Packing IOs..
Info: usb_n feeds SB_IO u_usb_n, removing $nextpnr_iobuf usb_n.
Info: usb_p feeds SB_IO u_usb_p, removing $nextpnr_iobuf usb_p.
Info: Packing LUT-FFs..
Info:      710 LCs used as LUT4 only
Info:      365 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       78 LCs used as DFF only
Info: Packing carries..
Info:       59 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'u_pll' to X16/Y0/pll_3
Info: Packing special functions..
Info: Packing PLLs..
Info:     Input frequency of PLL 'u_pll' is constrained to 16.0 MHz
Info:     VCO frequency of PLL 'u_pll' is constrained to 768.0 MHz
Info:   PLL 'u_pll' has LOCK output, need to pass all outputs via LUT
Info:   constrained 'u_prescaler.rstn_i_SB_LUT4_I3_LC' to X1/Y1/lc0
Info: Promoting globals..
Info: promoting u_usb_cdc.u_sie.rstn_i_SB_LUT4_I3_O [reset] (fanout 325)
Info: promoting u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O [cen] (fanout 76)
Info: promoting u_usb_cdc.u_bulk_endp.out_full_q_SB_LUT4_I0_O [cen] (fanout 72)
Info: promoting clk_2mhz (fanout 51)
Info: promoting u_app.rstn_SB_LUT4_I3_O [reset] (fanout 37)
Info: promoting u_usb_cdc.u_sie.rstn_i_SB_LUT4_I3_1_O [reset] (fanout 37)
Info: promoting clk_1mhz (fanout 26)
Info: Constraining chains...
Info:       32 LCs used to legalise carry chains.
Info: Checksum: 0x4aaac5a8

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x35670821

Info: Device utilisation:
Info: 	         ICESTORM_LC:  1247/ 7680    16%
Info: 	        ICESTORM_RAM:     0/   32     0%
Info: 	               SB_IO:     5/  256     1%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     1/    2    50%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 8 cells based on constraints.
Info: Creating initial analytic placement for 1118 cells, random placement wirelen = 34394.
Info:     at initial placer iter 0, wirelen = 272
Info:     at initial placer iter 1, wirelen = 231
Info:     at initial placer iter 2, wirelen = 236
Info:     at initial placer iter 3, wirelen = 236
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 237, spread = 5033, legal = 6132; time = 0.12s
Info:     at iteration #2, type ALL: wirelen solved = 475, spread = 4150, legal = 4818; time = 0.32s
Info:     at iteration #3, type ALL: wirelen solved = 781, spread = 3827, legal = 4432; time = 0.02s
Info:     at iteration #4, type ALL: wirelen solved = 919, spread = 3997, legal = 4978; time = 0.03s
Info:     at iteration #5, type ALL: wirelen solved = 1095, spread = 4055, legal = 4882; time = 0.04s
Info:     at iteration #6, type ALL: wirelen solved = 1216, spread = 3624, legal = 4519; time = 0.03s
Info:     at iteration #7, type ALL: wirelen solved = 1367, spread = 3765, legal = 4884; time = 0.03s
Info:     at iteration #8, type ALL: wirelen solved = 1456, spread = 3763, legal = 4469; time = 0.03s
Info: HeAP Placer Time: 0.77s
Info:   of which solving equations: 0.22s
Info:   of which spreading cells: 0.03s
Info:   of which strict legalisation: 0.47s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 310, wirelen = 4432
Info:   at iteration #5: temp = 0.000000, timing cost = 281, wirelen = 3541
Info:   at iteration #10: temp = 0.000000, timing cost = 251, wirelen = 3205
Info:   at iteration #15: temp = 0.000000, timing cost = 264, wirelen = 3077
Info:   at iteration #20: temp = 0.000000, timing cost = 245, wirelen = 2947
Info:   at iteration #25: temp = 0.000000, timing cost = 244, wirelen = 2836
Info:   at iteration #30: temp = 0.000000, timing cost = 243, wirelen = 2771
Info:   at iteration #31: temp = 0.000000, timing cost = 247, wirelen = 2767 
Info: SA placement time 1.45s

Info: Max frequency for clock 'clk_1mhz_$glb_clk': 113.37 MHz (PASS at 1.00 MHz)
Info: Max frequency for clock 'clk_2mhz_$glb_clk': 69.80 MHz (PASS at 2.00 MHz)
Info: Max frequency for clock           'clk_pll': 50.63 MHz (PASS at 48.00 MHz)
Info: Max frequency for clock      'clk$SB_IO_IN': 303.86 MHz (PASS at 16.00 MHz)

Info: Max delay <async>                   -> posedge clk_pll          : 2.54 ns
Info: Max delay posedge clk$SB_IO_IN      -> posedge clk_pll          : 2.35 ns
Info: Max delay posedge clk_1mhz_$glb_clk -> <async>                  : 4.08 ns
Info: Max delay posedge clk_1mhz_$glb_clk -> posedge clk_2mhz_$glb_clk: 3.09 ns
Info: Max delay posedge clk_1mhz_$glb_clk -> posedge clk_pll          : 3.09 ns
Info: Max delay posedge clk_2mhz_$glb_clk -> posedge clk_1mhz_$glb_clk: 4.80 ns
Info: Max delay posedge clk_2mhz_$glb_clk -> posedge clk_pll          : 10.57 ns
Info: Max delay posedge clk_pll           -> <async>                  : 5.47 ns
Info: Max delay posedge clk_pll           -> posedge clk_2mhz_$glb_clk: 9.30 ns

Info: Slack histogram:
Info:  legend: * represents 31 endpoint(s)
Info:          + represents [1,31) endpoint(s)
Info: [  1080,  50919) |************************************************************ 
Info: [ 50919, 100758) |+
Info: [100758, 150597) | 
Info: [150597, 200436) | 
Info: [200436, 250275) | 
Info: [250275, 300114) | 
Info: [300114, 349953) | 
Info: [349953, 399792) | 
Info: [399792, 449631) | 
Info: [449631, 499470) |*******+
Info: [499470, 549309) | 
Info: [549309, 599148) | 
Info: [599148, 648987) | 
Info: [648987, 698826) | 
Info: [698826, 748665) | 
Info: [748665, 798504) | 
Info: [798504, 848343) | 
Info: [848343, 898182) | 
Info: [898182, 948021) | 
Info: [948021, 997860) |***+
Info: Checksum: 0xc858706e

Info: Routing..
Info: Setting up routing queue.
Info: Routing 4314 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       46        845 |   46   845 |      3377|       0.11       0.11|
Info:       2000 |      189       1702 |  143   857 |      2544|       0.14       0.25|
Info:       3000 |      319       2572 |  130   870 |      1704|       0.10       0.35|
Info:       4000 |      527       3364 |  208   792 |       961|       0.13       0.47|
Info:       5000 |      722       4169 |  195   805 |       213|       0.10       0.57|
Info:       5222 |      727       4387 |    5   218 |         0|       0.13       0.70|
Info: Routing complete.
Info: Router1 time 0.70s
Info: Checksum: 0x8b4557be

Info: Critical path report for clock 'clk_1mhz_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_19_LC.O
Info:  1.4  2.2    Net sleep_sq_SB_LUT4_I0_I3[1] budget 0.000000 ns (1,31) -> (1,29)
Info:                Sink $nextpnr_ICESTORM_LC_5.I1
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:80.21-80.27
Info:  0.4  2.6  Source $nextpnr_ICESTORM_LC_5.COUT
Info:  0.0  2.6    Net $nextpnr_ICESTORM_LC_5$O budget 0.000000 ns (1,29) -> (1,29)
Info:                Sink sleep_sq_SB_LUT4_I0_I3_SB_CARRY_CO_8$CARRY.CIN
Info:  0.2  2.8  Source sleep_sq_SB_LUT4_I0_I3_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0  2.8    Net sleep_sq_SB_LUT4_I0_I3[2] budget 0.000000 ns (1,29) -> (1,29)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_7_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:96.22-96.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  3.0  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_7_LC.COUT
Info:  0.0  3.0    Net sleep_sq_SB_LUT4_I0_I3[3] budget 0.000000 ns (1,29) -> (1,29)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_6_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:96.22-96.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  3.1  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_6_LC.COUT
Info:  0.0  3.1    Net sleep_sq_SB_LUT4_I0_I3[4] budget 0.000000 ns (1,29) -> (1,29)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_5_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:96.22-96.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  3.3  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_5_LC.COUT
Info:  0.0  3.3    Net sleep_sq_SB_LUT4_I0_I3[5] budget 0.000000 ns (1,29) -> (1,29)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_4_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:96.22-96.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  3.5  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_4_LC.COUT
Info:  0.0  3.5    Net sleep_sq_SB_LUT4_I0_I3[6] budget 0.000000 ns (1,29) -> (1,29)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_3_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:96.22-96.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  3.7  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_3_LC.COUT
Info:  0.0  3.7    Net sleep_sq_SB_LUT4_I0_I3[7] budget 0.000000 ns (1,29) -> (1,29)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_2_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:96.22-96.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  3.9  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_2_LC.COUT
Info:  0.3  4.2    Net sleep_sq_SB_LUT4_I0_I3[8] budget 0.290000 ns (1,29) -> (1,30)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_1_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:96.22-96.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.4  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_1_LC.COUT
Info:  0.0  4.4    Net sleep_sq_SB_LUT4_I0_I3[9] budget 0.000000 ns (1,30) -> (1,30)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:96.22-96.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.6  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_LC.COUT
Info:  0.0  4.6    Net sleep_sq_SB_LUT4_I0_I3[10] budget 0.000000 ns (1,30) -> (1,30)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_18_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:96.22-96.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.7  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_18_LC.COUT
Info:  0.0  4.7    Net sleep_sq_SB_LUT4_I0_I3[11] budget 0.000000 ns (1,30) -> (1,30)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_17_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:96.22-96.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.9  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_17_LC.COUT
Info:  0.0  4.9    Net sleep_sq_SB_LUT4_I0_I3[12] budget 0.000000 ns (1,30) -> (1,30)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_16_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:96.22-96.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.1  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_16_LC.COUT
Info:  0.0  5.1    Net sleep_sq_SB_LUT4_I0_I3[13] budget 0.000000 ns (1,30) -> (1,30)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_15_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:96.22-96.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.3  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_15_LC.COUT
Info:  0.0  5.3    Net sleep_sq_SB_LUT4_I0_I3[14] budget 0.000000 ns (1,30) -> (1,30)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_14_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:96.22-96.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.5  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_14_LC.COUT
Info:  0.0  5.5    Net sleep_sq_SB_LUT4_I0_I3[15] budget 0.000000 ns (1,30) -> (1,30)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_13_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:96.22-96.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.7  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_13_LC.COUT
Info:  0.3  6.0    Net sleep_sq_SB_LUT4_I0_I3[16] budget 0.290000 ns (1,30) -> (1,31)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_12_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:96.22-96.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  6.1  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_12_LC.COUT
Info:  0.0  6.1    Net sleep_sq_SB_LUT4_I0_I3[17] budget 0.000000 ns (1,31) -> (1,31)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_11_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:96.22-96.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  6.3  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_11_LC.COUT
Info:  0.0  6.3    Net sleep_sq_SB_LUT4_I0_I3[18] budget 0.000000 ns (1,31) -> (1,31)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_10_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:96.22-96.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  6.5  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_10_LC.COUT
Info:  0.0  6.5    Net sleep_sq_SB_LUT4_I0_I3[19] budget 0.000000 ns (1,31) -> (1,31)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_9_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:96.22-96.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  6.7  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_9_LC.COUT
Info:  0.4  7.1    Net $nextpnr_ICESTORM_LC_6$I3 budget 0.380000 ns (1,31) -> (1,31)
Info:                Sink $nextpnr_ICESTORM_LC_6.I3
Info:  0.5  7.6  Source $nextpnr_ICESTORM_LC_6.O
Info:  0.9  8.4    Net sleep_sq_SB_LUT4_I0_I3[20] budget 994.328979 ns (1,31) -> (2,30)
Info:                Sink sleep_sq_SB_LUT4_I0_LC.I3
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:96.22-96.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.5  8.9  Setup sleep_sq_SB_LUT4_I0_LC.I3
Info: 5.7 ns logic, 3.2 ns routing

Info: Critical path report for clock 'clk_2mhz_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source u_app.data_d_SB_LUT4_O_6_LC.O
Info:  1.9  2.7    Net u_app.data_d_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] budget 0.000000 ns (2,24) -> (2,20)
Info:                Sink u_app.data_q_SB_LUT4_I3_2_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  3.1  Source u_app.data_q_SB_LUT4_I3_2_LC.O
Info:  0.9  4.0    Net u_app.data_d_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0] budget 0.000000 ns (2,20) -> (2,21)
Info:                Sink u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5$CARRY.I2
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:105.8-113.37
Info:                  ../hdl/soc/app.v:132.38-132.51
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.3  4.3  Source u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5$CARRY.COUT
Info:  0.0  4.3    Net u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[1] budget 0.000000 ns (2,21) -> (2,21)
Info:                Sink u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4$CARRY.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:105.8-113.37
Info:                  ../hdl/soc/app.v:132.21-132.34
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.5  Source u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4$CARRY.COUT
Info:  0.0  4.5    Net u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[2] budget 0.000000 ns (2,21) -> (2,21)
Info:                Sink u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:105.8-113.37
Info:                  ../hdl/soc/app.v:132.21-132.34
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.7  Source u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.COUT
Info:  0.0  4.7    Net u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[3] budget 0.000000 ns (2,21) -> (2,21)
Info:                Sink u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:105.8-113.37
Info:                  ../hdl/soc/app.v:132.21-132.34
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.9  Source u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.COUT
Info:  0.0  4.9    Net u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[4] budget 0.000000 ns (2,21) -> (2,21)
Info:                Sink u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:105.8-113.37
Info:                  ../hdl/soc/app.v:132.21-132.34
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.1  Source u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0  5.1    Net u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[5] budget 0.000000 ns (2,21) -> (2,21)
Info:                Sink u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:105.8-113.37
Info:                  ../hdl/soc/app.v:132.21-132.34
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.3  Source u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.COUT
Info:  0.0  5.3    Net u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[6] budget 0.000000 ns (2,21) -> (2,21)
Info:                Sink u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:105.8-113.37
Info:                  ../hdl/soc/app.v:132.21-132.34
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.5  Source u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_CARRY_CO$CARRY.COUT
Info:  0.7  6.1    Net $nextpnr_ICESTORM_LC_1$I3 budget 0.670000 ns (2,21) -> (2,22)
Info:                Sink $nextpnr_ICESTORM_LC_1.I3
Info:  0.5  6.6  Source $nextpnr_ICESTORM_LC_1.O
Info:  0.9  7.5    Net u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0] budget 21.429001 ns (2,22) -> (1,23)
Info:                Sink u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:105.8-113.37
Info:                  ../hdl/soc/app.v:132.21-132.34
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.7  8.1  Source u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_LC.O
Info:  0.9  9.0    Net u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3] budget 21.429001 ns (1,23) -> (1,23)
Info:                Sink u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  9.5  Source u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_LC.O
Info:  0.9 10.3    Net u_app.data_d_SB_LUT4_O_1_I3[1] budget 14.286000 ns (1,23) -> (2,24)
Info:                Sink u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 10.9  Source u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_LC.O
Info:  0.9 11.8    Net u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1[0] budget 14.285000 ns (2,24) -> (2,25)
Info:                Sink u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 12.4  Source u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_LC.O
Info:  0.9 13.2    Net u_app.data_q_SB_DFFER_Q_7_E[2] budget 11.904000 ns (2,25) -> (2,24)
Info:                Sink u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 13.7  Source u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_I3_LC.O
Info:  2.4 16.1    Net u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_I3_O budget 61.715000 ns (2,24) -> (2,23)
Info:                Sink u_app.data_d_SB_LUT4_O_1_LC.CEN
Info:  0.1 16.2  Setup u_app.data_d_SB_LUT4_O_1_LC.CEN
Info: 6.1 ns logic, 10.1 ns routing

Info: Critical path report for clock 'clk_pll' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.u_ctrl_endp.byte_cnt_d_SB_LUT4_O_6_LC.O
Info:  1.4  2.2    Net u_usb_cdc.ctrl_stall_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1] budget 1.458000 ns (12,22) -> (12,22)
Info:                Sink u_usb_cdc.ctrl_stall_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  2.8  Source u_usb_cdc.ctrl_stall_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  0.9  3.6    Net u_usb_cdc.ctrl_stall_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[2] budget 1.458000 ns (12,22) -> (11,21)
Info:                Sink u_usb_cdc.ctrl_stall_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  4.2  Source u_usb_cdc.ctrl_stall_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_LC.O
Info:  0.9  5.1    Net u_usb_cdc.ctrl_stall_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3] budget 1.458000 ns (11,21) -> (11,21)
Info:                Sink u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I0_O_SB_LUT4_O_2_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  5.5  Source u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I0_O_SB_LUT4_O_2_LC.O
Info:  1.9  7.4    Net u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I0_O[1] budget 1.458000 ns (11,21) -> (10,25)
Info:                Sink u_usb_cdc.ctrl_stall_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  8.0  Source u_usb_cdc.ctrl_stall_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_LC.O
Info:  0.9  8.9    Net u_usb_cdc.ctrl_stall_SB_LUT4_I3_O_SB_LUT4_O_I1[2] budget 1.458000 ns (10,25) -> (10,26)
Info:                Sink u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  9.4  Source u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_LC.O
Info:  0.9 10.3    Net u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_O_SB_LUT4_I3_O[0] budget 1.458000 ns (10,26) -> (10,26)
Info:                Sink u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7 10.9  Source u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_LC.O
Info:  2.0 12.9    Net u_usb_cdc.ctrl_stall_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0] budget 1.457000 ns (10,26) -> (10,21)
Info:                Sink u_usb_cdc.ctrl_stall_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 13.5  Source u_usb_cdc.ctrl_stall_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_LC.O
Info:  1.9 15.3    Net u_usb_cdc.ctrl_stall_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3] budget 1.457000 ns (10,21) -> (12,22)
Info:                Sink u_usb_cdc.u_ctrl_endp.dev_state_q_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 15.9  Source u_usb_cdc.u_ctrl_endp.dev_state_q_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  0.9 16.8    Net u_usb_cdc.u_ctrl_endp.dev_state_q_SB_DFFER_Q_E_SB_LUT4_O_I2[0] budget 1.457000 ns (12,22) -> (12,22)
Info:                Sink u_usb_cdc.u_ctrl_endp.dev_state_q_SB_DFFER_Q_E_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 17.3  Source u_usb_cdc.u_ctrl_endp.dev_state_q_SB_DFFER_Q_E_SB_LUT4_O_LC.O
Info:  2.2 19.5    Net u_usb_cdc.u_ctrl_endp.dev_state_q_SB_DFFER_Q_E budget 1.457000 ns (12,22) -> (13,22)
Info:                Sink u_usb_cdc.u_ctrl_endp.dev_state_q_SB_DFFER_Q_D_SB_LUT4_O_LC.CEN
Info:  0.1 19.6  Setup u_usb_cdc.u_ctrl_endp.dev_state_q_SB_DFFER_Q_D_SB_LUT4_O_LC.CEN
Info: 6.0 ns logic, 13.6 ns routing

Info: Critical path report for clock 'clk$SB_IO_IN' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source u_prescaler.clk_div2_o_SB_LUT4_I3_LC.O
Info:  0.9  1.7    Net clk_8mhz budget 60.076000 ns (2,16) -> (2,16)
Info:                Sink $nextpnr_ICESTORM_LC_15.I1
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:59.14-64.49
Info:                  ../../common/hdl/prescaler.v:12.14-12.27
Info:  0.4  2.0  Source $nextpnr_ICESTORM_LC_15.COUT
Info:  0.0  2.0    Net $nextpnr_ICESTORM_LC_15$O budget 0.000000 ns (2,16) -> (2,16)
Info:                Sink u_prescaler.clk_div4_o_SB_CARRY_I1$CARRY.CIN
Info:  0.2  2.2  Source u_prescaler.clk_div4_o_SB_CARRY_I1$CARRY.COUT
Info:  0.0  2.2    Net u_prescaler.clk_div4_o_SB_CARRY_I1_CO[2] budget 0.000000 ns (2,16) -> (2,16)
Info:                Sink u_prescaler.clk_div2_o_SB_LUT4_I3_O_SB_LUT4_O_1_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:59.14-64.49
Info:                  ../../common/hdl/prescaler.v:18.27-18.44
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  2.4  Source u_prescaler.clk_div2_o_SB_LUT4_I3_O_SB_LUT4_O_1_LC.COUT
Info:  0.4  2.8    Net u_prescaler.clk_div4_o_SB_CARRY_I1_CO[3] budget 0.380000 ns (2,16) -> (2,16)
Info:                Sink u_prescaler.clk_div2_o_SB_LUT4_I3_O_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:59.14-64.49
Info:                  ../../common/hdl/prescaler.v:18.27-18.44
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.5  3.3  Setup u_prescaler.clk_div2_o_SB_LUT4_I3_O_SB_LUT4_O_LC.I3
Info: 2.0 ns logic, 1.2 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk_pll':
Info: curr total
Info:  0.0  0.0  Source u_usb_n.D_IN_0
Info:  1.9  1.9    Net rx_dn budget 20.245001 ns (10,33) -> (13,32)
Info:                Sink u_usb_cdc.u_sie.u_phy_rx.rx_dn_i_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:122.4-135.31
Info:                  ../../../usb_cdc/sie.v:100.19-100.26
Info:                  ../../../usb_cdc/usb_cdc.v:97.4-121.49
Info:  0.6  2.5  Setup u_usb_cdc.u_sie.u_phy_rx.rx_dn_i_SB_LUT4_O_LC.I2
Info: 0.6 ns logic, 1.9 ns routing

Info: Critical path report for cross-domain path 'posedge clk$SB_IO_IN' -> 'posedge clk_pll':
Info: curr total
Info:  0.8  0.8  Source u_prescaler.clk_div2_o_SB_LUT4_I3_O_SB_LUT4_O_1_LC.O
Info:  0.9  1.7    Net clk_2mhz budget 19.347000 ns (2,16) -> (1,16)
Info:                Sink u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.app_clk_sq_SB_DFFR_Q_DFFLC.I0
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:122.4-135.31
Info:                  ../../../usb_cdc/bulk_endp.v:19.18-19.27
Info:                  ../../../usb_cdc/usb_cdc.v:152.4-169.47
Info:  0.7  2.4  Setup u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.app_clk_sq_SB_DFFR_Q_DFFLC.I0
Info: 1.5 ns logic, 0.9 ns routing

Info: Critical path report for cross-domain path 'posedge clk_1mhz_$glb_clk' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source sleep_sq_SB_LUT4_I0_LC.O
Info:  1.9  2.7    Net up_cnt[20] budget 41.036999 ns (2,30) -> (4,32)
Info:                Sink led_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:80.21-80.27
Info:  0.5  3.1  Source led_SB_LUT4_O_LC.O
Info:  0.9  4.0    Net led$SB_IO_OUT budget 41.035999 ns (4,32) -> (5,33)
Info:                Sink led$sb_io.D_OUT_0
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:5.11-5.14
Info: 1.3 ns logic, 2.7 ns routing

Info: Critical path report for cross-domain path 'posedge clk_1mhz_$glb_clk' -> 'posedge clk_2mhz_$glb_clk':
Info: curr total
Info:  0.8  0.8  Source u_app.rstn_i_SB_DFFR_Q_DFFLC.O
Info:  0.9  1.7    Net rstn budget 9.737000 ns (3,30) -> (3,31)
Info:                Sink u_app.rstn_i_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:122.4-135.31
Info:                  ../../../usb_cdc/usb_cdc.v:19.18-19.24
Info:  0.5  2.1  Source u_app.rstn_i_SB_LUT4_I3_LC.O
Info:  1.7  3.8    Net u_app.rstn_i_SB_LUT4_I3_O budget 249.320007 ns (3,31) -> (2,32)
Info:                Sink u_app.rstn_SB_DFFR_Q_DFFLC.SR
Info:  0.1  3.9  Setup u_app.rstn_SB_DFFR_Q_DFFLC.SR
Info: 1.4 ns logic, 2.6 ns routing

Info: Critical path report for cross-domain path 'posedge clk_1mhz_$glb_clk' -> 'posedge clk_pll':
Info: curr total
Info:  0.8  0.8  Source u_app.rstn_i_SB_DFFR_Q_DFFLC.O
Info:  0.9  1.7    Net rstn budget 9.737000 ns (3,30) -> (3,31)
Info:                Sink u_app.rstn_i_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:122.4-135.31
Info:                  ../../../usb_cdc/usb_cdc.v:19.18-19.24
Info:  0.5  2.1  Source u_app.rstn_i_SB_LUT4_I3_LC.O
Info:  1.6  3.8    Net u_app.rstn_i_SB_LUT4_I3_O budget 9.736000 ns (3,31) -> (4,31)
Info:                Sink u_usb_cdc.rstn_sq_SB_DFFR_Q_DFFLC.SR
Info:  0.1  3.9  Setup u_usb_cdc.rstn_sq_SB_DFFR_Q_DFFLC.SR
Info: 1.4 ns logic, 2.5 ns routing

Info: Critical path report for cross-domain path 'posedge clk_2mhz_$glb_clk' -> 'posedge clk_1mhz_$glb_clk':
Info: curr total
Info:  0.8  0.8  Source u_app.status_d_SB_LUT4_O_1_LC.O
Info:  0.9  1.7    Net u_app.status_q[2] budget 41.667000 ns (1,27) -> (2,28)
Info:                Sink sleep_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:105.8-113.37
Info:                  ../hdl/soc/app.v:61.21-61.29
Info:  0.7  2.3  Source sleep_SB_LUT4_O_LC.O
Info:  1.4  3.7    Net sleep budget 498.925995 ns (2,28) -> (2,30)
Info:                Sink sleep_sq_SB_DFFR_Q_DFFLC.I0
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:105.8-113.37
Info:                  ../hdl/soc/app.v:32.17-32.24
Info:  0.7  4.4  Setup sleep_sq_SB_DFFR_Q_DFFLC.I0
Info: 2.1 ns logic, 2.3 ns routing

Info: Critical path report for cross-domain path 'posedge clk_2mhz_$glb_clk' -> 'posedge clk_pll':
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_DFFR_Q_DFFLC.O
Info:  0.9  1.7    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q budget 4.494000 ns (3,26) -> (3,25)
Info:                Sink u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_LC.I3
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:122.4-135.31
Info:                  ../../../usb_cdc/bulk_endp.v:345.20-345.33
Info:                  ../../../usb_cdc/usb_cdc.v:152.4-169.47
Info:  0.5  2.1  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_LC.O
Info:  0.9  3.0    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O[0] budget 1.602000 ns (3,25) -> (4,24)
Info:                Sink u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  3.6  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_LC.O
Info:  2.1  5.7    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O budget 1.602000 ns (4,24) -> (0,17)
Info:                Sink $gbuf_u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O_$glb_ce.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:  0.9  6.6  Source $gbuf_u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O_$glb_ce.GLOBAL_BUFFER_OUTPUT
Info:  0.9  7.5    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O_$glb_ce budget 1.602000 ns (0,17) -> (6,28)
Info:                Sink u_usb_cdc.u_bulk_endp.in_fifo_q_SB_DFFER_Q_D_SB_LUT4_O_LC.CEN
Info:  0.1  7.6  Setup u_usb_cdc.u_bulk_endp.in_fifo_q_SB_DFFER_Q_D_SB_LUT4_O_LC.CEN
Info: 2.9 ns logic, 4.7 ns routing

Info: Critical path report for cross-domain path 'posedge clk_pll' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.u_sie.u_phy_tx.nrzi_d_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_5_LC.O
Info:  1.9  2.7    Net u_usb_cdc.u_sie.u_phy_tx.data_q[0] budget 40.974998 ns (14,28) -> (12,31)
Info:                Sink tx_dp_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  3.3  Source tx_dp_SB_LUT4_O_LC.O
Info:  1.9  5.1    Net tx_dp budget 40.973999 ns (12,31) -> (9,33)
Info:                Sink u_usb_p.D_OUT_0
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:122.4-135.31
Info:                  ../../../usb_cdc/sie.v:543.4-550.34
Info:                  ../../../usb_cdc/phy_tx.v:18.17-18.24
Info:                  ../../../usb_cdc/usb_cdc.v:97.4-121.49
Info: 1.4 ns logic, 3.8 ns routing

Info: Critical path report for cross-domain path 'posedge clk_pll' -> 'posedge clk_2mhz_$glb_clk':
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.u_bulk_endp.out_first_q_SB_DFFER_Q_3_D_SB_LUT4_O_LC.O
Info:  1.9  2.7    Net u_app.u_fifo_if.out_data_i_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2] budget 27.778000 ns (4,20) -> (6,19)
Info:                Sink u_app.u_fifo_if.out_data_i_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:122.4-135.31
Info:                  ../../../usb_cdc/bulk_endp.v:314.87-314.100
Info:                  ../../../usb_cdc/usb_cdc.v:152.4-169.47
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.6  3.2  Source u_app.u_fifo_if.out_data_i_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  0.9  4.1    Net u_app.u_fifo_if.out_data_i_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3] budget 27.778000 ns (6,19) -> (5,19)
Info:                Sink u_app.u_fifo_if.out_data_i_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  4.6  Source u_app.u_fifo_if.out_data_i_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.3  5.9    Net u_app.u_fifo_if.out_data_i_SB_LUT4_O_6_I2_SB_LUT4_O_I0[2] budget 27.777000 ns (5,19) -> (3,19)
Info:                Sink u_app.u_fifo_if.out_data_i_SB_LUT4_O_6_I2_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  6.5  Source u_app.u_fifo_if.out_data_i_SB_LUT4_O_6_I2_SB_LUT4_O_LC.O
Info:  0.9  7.3    Net u_app.u_fifo_if.out_data_i_SB_LUT4_O_6_I2[1] budget 124.233002 ns (3,19) -> (3,20)
Info:                Sink u_app.u_fifo_if.out_data_i_SB_LUT4_O_6_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  7.9  Setup u_app.u_fifo_if.out_data_i_SB_LUT4_O_6_LC.I2
Info: 3.0 ns logic, 4.9 ns routing

Info: Max frequency for clock 'clk_1mhz_$glb_clk': 112.21 MHz (PASS at 1.00 MHz)
Info: Max frequency for clock 'clk_2mhz_$glb_clk': 61.77 MHz (PASS at 2.00 MHz)
Info: Max frequency for clock           'clk_pll': 51.04 MHz (PASS at 48.00 MHz)
Info: Max frequency for clock      'clk$SB_IO_IN': 303.86 MHz (PASS at 16.00 MHz)

Info: Max delay <async>                   -> posedge clk_pll          : 2.48 ns
Info: Max delay posedge clk$SB_IO_IN      -> posedge clk_pll          : 2.35 ns
Info: Max delay posedge clk_1mhz_$glb_clk -> <async>                  : 4.01 ns
Info: Max delay posedge clk_1mhz_$glb_clk -> posedge clk_2mhz_$glb_clk: 3.94 ns
Info: Max delay posedge clk_1mhz_$glb_clk -> posedge clk_pll          : 3.86 ns
Info: Max delay posedge clk_2mhz_$glb_clk -> posedge clk_1mhz_$glb_clk: 4.43 ns
Info: Max delay posedge clk_2mhz_$glb_clk -> posedge clk_pll          : 7.55 ns
Info: Max delay posedge clk_pll           -> <async>                  : 5.14 ns
Info: Max delay posedge clk_pll           -> posedge clk_2mhz_$glb_clk: 7.91 ns

Info: Slack histogram:
Info:  legend: * represents 31 endpoint(s)
Info:          + represents [1,31) endpoint(s)
Info: [  1239,  51070) |************************************************************ 
Info: [ 51070, 100901) |+
Info: [100901, 150732) | 
Info: [150732, 200563) | 
Info: [200563, 250394) | 
Info: [250394, 300225) | 
Info: [300225, 350056) | 
Info: [350056, 399887) | 
Info: [399887, 449718) | 
Info: [449718, 499549) |*******+
Info: [499549, 549380) | 
Info: [549380, 599211) | 
Info: [599211, 649042) | 
Info: [649042, 698873) | 
Info: [698873, 748704) | 
Info: [748704, 798535) | 
Info: [798535, 848366) | 
Info: [848366, 898197) | 
Info: [898197, 948028) | 
Info: [948028, 997859) |***+

Info: Program finished normally.
