0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/tiwar/OneDrive/Desktop/vivadoProjects/RCA_d_delay/RCA_d_delay.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,uvm,,,,,,
C:/Users/tiwar/OneDrive/Desktop/vivadoProjects/RCA_d_delay/RCA_d_delay.srcs/sim_1/imports/new/RC_sim.sv,1667194136,systemVerilog,,,,RC_sim,,uvm,,,,,,
C:/Users/tiwar/OneDrive/Desktop/vivadoProjects/RCA_d_delay/RCA_d_delay.srcs/sources_1/imports/new/RC_adder.sv,1667193842,systemVerilog,,C:/Users/tiwar/OneDrive/Desktop/vivadoProjects/RCA_d_delay/RCA_d_delay.srcs/sources_1/imports/new/bit_add.sv,,RC_adder,,uvm,,,,,,
C:/Users/tiwar/OneDrive/Desktop/vivadoProjects/RCA_d_delay/RCA_d_delay.srcs/sources_1/imports/new/bit_add.sv,1666136587,systemVerilog,,C:/Users/tiwar/OneDrive/Desktop/vivadoProjects/RCA_d_delay/RCA_d_delay.srcs/sim_1/imports/new/RC_sim.sv,,bit_add,,uvm,,,,,,
