"filename", "language", "MATLAB", "SystemVerilog", "Verilog", "comment", "blank", "total"
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\AntDataRead128.mat", "MATLAB", 145173, 0, 0, 0, 722, 145895
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\BeamIndex0.mat", "MATLAB", 2, 0, 0, 0, 0, 2
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\BeamIndexRead128.mat", "MATLAB", 4, 0, 0, 0, 0, 4
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\BeamPowerRead128.mat", "MATLAB", 17, 0, 0, 0, 0, 17
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\BeamPwr0.mat", "MATLAB", 8, 0, 0, 0, 0, 8
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\alaw_sim.m", "MATLAB", 13, 0, 0, 0, 5, 18
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\ant_data_read.mat", "MATLAB", 36514, 0, 0, 0, 178, 36692
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\beams_time_interleaved_sim.m", "MATLAB", 75, 0, 0, 0, 54, 129
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\comb_ants_script.m", "MATLAB", 163, 0, 0, 0, 76, 239
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\comb_vector_script.m", "MATLAB", 223, 0, 0, 0, 90, 313
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\cpri_data_gen.m", "MATLAB", 50, 0, 0, 0, 36, 86
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\cpri_rxdata_8lanes_sim.m", "MATLAB", 77, 0, 0, 0, 51, 128
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\cpri_verctor_vfy.m", "MATLAB", 534, 0, 0, 0, 198, 732
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\data64ants\antData.mat", "MATLAB", 10756, 0, 0, 0, 70, 10826
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\data64ants\antData_fix.mat", "MATLAB", 2817, 0, 0, 0, 18, 2835
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\data64ants\ant_data.mat", "MATLAB", 6, 0, 0, 0, 0, 6
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\data64ants\beam_data.mat", "MATLAB", 14, 0, 0, 0, 0, 14
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\data64ants\beam_data_even.mat", "MATLAB", 9, 0, 0, 0, 0, 9
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\data64ants\beam_data_odd.mat", "MATLAB", 20, 0, 0, 0, 0, 20
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\data64ants\codeWord.mat", "MATLAB", 126, 0, 0, 0, 1, 127
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\data64ants\codeWord64.mat", "MATLAB", 454, 0, 0, 0, 1, 455
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\data64ants\codeWord64_fix.mat", "MATLAB", 128, 0, 0, 0, 0, 128
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\data64ants\codeWord_fix.mat", "MATLAB", 28, 0, 0, 0, 0, 28
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\data64ants\compress_data.mat", "MATLAB", 1522, 0, 0, 0, 4, 1526
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\data64ants\des_beams_data.mat", "MATLAB", 7063, 0, 0, 0, 16, 7079
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\data64ants\des_beams_idx.mat", "MATLAB", 6, 0, 0, 0, 0, 6
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\data64ants\des_beams_pwr.mat", "MATLAB", 24, 0, 0, 0, 0, 24
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\data64ants\des_beams_sort.mat", "MATLAB", 13, 0, 0, 0, 0, 13
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\data64ants\des_rx_data.mat", "MATLAB", 35, 0, 0, 0, 3, 38
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\data64ants\des_tx_data.mat", "MATLAB", 49, 0, 0, 0, 0, 49
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\data64ants\des_unzip_data.mat", "MATLAB", 9, 0, 0, 0, 0, 9
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\data\antData.mat", "MATLAB", 5380, 0, 0, 0, 43, 5423
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\data\antData_fix.mat", "MATLAB", 1487, 0, 0, 0, 9, 1496
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\data\codeWord.mat", "MATLAB", 57, 0, 0, 0, 0, 57
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\data\codeWord_fix.mat", "MATLAB", 19, 0, 0, 0, 0, 19
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\data\sim_beam.mat", "MATLAB", 38, 0, 0, 0, 0, 38
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\dim_reduction_64ants_sim.m", "MATLAB", 91, 0, 0, 0, 45, 136
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\dim_reduction_sim.m", "MATLAB", 64, 0, 0, 0, 45, 109
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\dl_beams.m", "MATLAB", 188, 0, 0, 0, 103, 291
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\dl_beams_abs2_pwr.m", "MATLAB", 281, 0, 0, 0, 140, 421
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\dl_beams_pwr.m", "MATLAB", 294, 0, 0, 0, 137, 431
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\dl_sim.m", "MATLAB", 157, 0, 0, 0, 89, 246
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\dr128_vector_vfy.m", "MATLAB", 530, 0, 0, 0, 201, 731
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\dr_data_read.mat", "MATLAB", 20519, 0, 0, 0, 90, 20609
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\dr_vector_vfy.m", "MATLAB", 380, 0, 0, 0, 156, 536
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\dynamic_truncation.m", "MATLAB", 14, 0, 0, 0, 12, 26
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\gen_rom_mif.m", "MATLAB", 11, 0, 0, 0, 9, 20
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\pdsch_dr_core_vfy.m", "MATLAB", 341, 0, 0, 0, 165, 506
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\pdsch_dr_vfy.m", "MATLAB", 285, 0, 0, 0, 148, 433
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\rec_vfy.m", "MATLAB", 497, 0, 0, 0, 187, 684
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\untitled.m", "MATLAB", 75, 0, 0, 0, 43, 118
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\untitled2222.m", "MATLAB", 495, 0, 0, 0, 185, 680
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\w0_data_read.mat", "MATLAB", 4, 0, 0, 0, 0, 4
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\w1_data_read.mat", "MATLAB", 2, 0, 0, 0, 0, 2
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\write_hex2mif.m", "MATLAB", 21, 0, 0, 0, 12, 33
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\matlab\write_mif.m", "MATLAB", 20, 0, 0, 0, 18, 38
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\agc_unpack.sv", "SystemVerilog", 0, -135, 0, -50, -34, -219
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\ant_data_buffer.sv", "SystemVerilog", 0, -210, 0, -43, -47, -300
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\beam_buffer.sv", "SystemVerilog", 0, -209, 0, -46, -37, -292
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\beam_power_calc.sv", "SystemVerilog", 0, -159, 0, -40, -36, -235
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\beam_sort.sv", "SystemVerilog", 0, -421, 0, -73, -92, -586
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\beams_mem_pick.sv", "SystemVerilog", 0, -352, 0, -53, -66, -471
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\beams_pick_top.sv", "SystemVerilog", 0, -103, 0, -27, -23, -153
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\code_word_rev.sv", "SystemVerilog", 0, -142, 0, -29, -38, -209
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\compress_bit.v", "Verilog", 0, 0, -275, -56, -31, -362
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\compress_matrix.sv", "SystemVerilog", 0, -227, 0, -43, -44, -314
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\compress_shift.sv", "SystemVerilog", 0, -118, 0, -18, -25, -161
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\Simple_Dual_Port_URAM_XPM.v", "Verilog", 0, 0, -63, -281, -25, -369
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\compress_bit.v", "Verilog", 0, 0, -275, -56, -31, -362
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\compress_data.v", "Verilog", 0, 0, -139, -12, -9, -160
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\cpri_tx_gen.v", "Verilog", 0, 0, -116, -18, -23, -157
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\cpri_tx_pkg.v", "Verilog", 0, 0, -176, -47, -47, -270
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\dl_data_gen.sv", "SystemVerilog", 0, -365, 0, -179, -130, -674
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\dl_data_gen_old.v", "Verilog", 0, 0, -366, -177, -132, -675
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\dl_sym_if.v", "Verilog", 0, 0, -164, -13, -22, -199
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\intel_xpm\common\ASYNC_Dual_Port_BRAM_XPM_intel.v", "Verilog", 0, 0, -83, -26, -6, -115
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\intel_xpm\common\FIFO_ASYNC_XPM_intel.v", "Verilog", 0, 0, -56, -12, -3, -71
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\intel_xpm\common\FIFO_SYNC_XPM_intel.v", "Verilog", 0, 0, -52, -10, -3, -65
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\intel_xpm\common\Simple_Dual_Port_BRAM_XPM_intel.v", "Verilog", 0, 0, -80, -25, -5, -110
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\intel_xpm\common\loop_buffer2_sync_intel.v", "Verilog", 0, 0, -175, -25, -47, -247
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\intel_xpm\common\loop_buffer_async_intel.v", "Verilog", 0, 0, -159, -28, -32, -219
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\intel_xpm\common\loop_buffer_sync_intel.v", "Verilog", 0, 0, -153, -27, -42, -222
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\loop_buffer_async.v", "Verilog", 0, 0, -162, -25, -37, -224
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\loop_buffer_sync.v", "Verilog", 0, 0, -156, -25, -38, -219
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\package_data.v", "Verilog", 0, 0, -495, -64, -64, -623
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\package_data_intel.v", "Verilog", 0, 0, -471, -104, -65, -640
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\pcie_bf_para.v", "Verilog", 0, 0, -165, -21, -38, -224
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\ul_compress_data.sv", "SystemVerilog", 0, -186, 0, -21, -20, -227
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\ul_package_data.v", "Verilog", 0, 0, -585, -58, -72, -715
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\ul_package_data111.v", "Verilog", 0, 0, -567, -97, -72, -736
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_rx_buffer.sv", "SystemVerilog", 0, -300, 0, -53, -56, -409
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_rx_gen.sv", "SystemVerilog", 0, -165, 0, -73, -38, -276
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_rxdata_top.sv", "SystemVerilog", 0, -130, 0, -37, -33, -200
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_rxdata_unpack.sv", "SystemVerilog", 0, -277, 0, -64, -69, -410
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_tx_gen.v", "Verilog", 0, 0, -116, -18, -23, -157
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_tx_lane.sv", "SystemVerilog", 0, -198, 0, -13, -30, -241
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_txdata_top.sv", "SystemVerilog", 0, -175, 0, -28, -39, -242
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\decompress_bit.v", "Verilog", 0, 0, -37, -12, -7, -56
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\dl_symb_cmpr\compress_bit.v", "Verilog", 0, 0, -265, -47, -30, -342
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\dl_symb_cmpr\compress_data.v", "Verilog", 0, 0, -139, -12, -9, -160
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\dl_symb_cmpr\cpri_tx_gen.v", "Verilog", 0, 0, -100, -18, -18, -136
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\dl_symb_cmpr\dl_data_gen.v", "Verilog", 0, 0, -366, -179, -132, -677
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\dl_symb_cmpr\dl_package_data.sv", "SystemVerilog", 0, -521, 0, -76, -71, -668
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\dl_symb_cmpr\dl_symb_if.v", "Verilog", 0, 0, -164, -13, -22, -199
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\dl_symb_cmpr\package_data.v", "Verilog", 0, 0, -509, -66, -69, -644
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\lp_buffer_syn.sv", "SystemVerilog", 0, -70, 0, -34, -21, -125
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\mac_ants.sv", "SystemVerilog", 0, -114, 0, -50, -35, -199
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\mac_beams.sv", "SystemVerilog", 0, -171, 0, -49, -40, -260
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\mem_streams.sv", "SystemVerilog", 0, -82, 0, -38, -25, -145
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\mem_streams_ram.sv", "SystemVerilog", 0, -96, 0, -38, -29, -163
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\par_compare.sv", "SystemVerilog", 0, -72, 0, -42, -24, -138
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\pusch_dr_core.sv", "SystemVerilog", 0, -411, 0, -64, -82, -557
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\pusch_dr_top.sv", "SystemVerilog", 0, -161, 0, -39, -43, -243
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\register_shift.sv", "SystemVerilog", 0, -18, 0, 0, -8, -26
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\search_max.sv", "SystemVerilog", 0, -90, 0, -27, -18, -135
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\txdata_queue.sv", "SystemVerilog", 0, -445, 0, -49, -80, -574
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\ul_compress_data.sv", "SystemVerilog", 0, -188, 0, -21, -21, -230
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\ul_package_data.v", "Verilog", 0, 0, -607, -60, -76, -743
"Total", "-", 237182, -6311, -7236, -3049, 776, 221362