INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab9_ALU/Lab9_ALU.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab9_ALU/Lab9_ALU.srcs/sources_1/new/register.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab9_ALU/Lab9_ALU.srcs/sim_1/new/register_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_test
