!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_PROGRAM_VERSION	5.8	//
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
AS	Makefile	/^AS      = $(GCC_BIN)arm-none-eabi-as$/;"	m
CC	Makefile	/^CC      = $(GCC_BIN)arm-none-eabi-gcc$/;"	m
CC_FLAGS	Makefile	/^CC_FLAGS = $(CPU) -c -g -fno-common -fmessage-length=0 -Wall -Wextra -fno-exceptions -ffunction-sections -fdata-sections -fomit-frame-pointer -MMD -MP$/;"	m
CC_SYMBOLS	Makefile	/^CC_SYMBOLS = -DTARGET_NUCLEO_F411RE -DTARGET_M4 -DTARGET_CORTEX_M -DTARGET_STM -DTARGET_STM32F4 -DTARGET_STM32F411RE -DTOOLCHAIN_GCC_ARM -DTOOLCHAIN_GCC -D__CORTEX_M4 -DARM_MATH_CM4 -D__FPU_PRESENT=1 -DMBED_BUILD_TIMESTAMP=1437837538.2 -D__MBED__=1 -DTARGET_FF_ARDUINO -DTARGET_FF_MORPHO $/;"	m
CPP	Makefile	/^CPP     = $(GCC_BIN)arm-none-eabi-g++$/;"	m
CPU	Makefile	/^CPU = -mcpu=cortex-m4 -mthumb -mfpu=fpv4-sp-d16 -mfloat-abi=$(FLOAT_ABI) $/;"	m
DEPS	Makefile	/^DEPS = $(OBJECTS:.o=.d) $(SYS_OBJECTS:.o=.d)$/;"	m
FLOAT_ABI	Makefile	/^	FLOAT_ABI = hard$/;"	m
GCC_BIN	Makefile	/^GCC_BIN = $/;"	m
INCLUDE_PATHS	Makefile	/^INCLUDE_PATHS = -I. -I.\/include -I.\/mbed-src -I.\/mbed-src\/targets -I.\/mbed-src\/targets\/hal -I.\/mbed-src\/targets\/hal\/TARGET_STM -I.\/mbed-src\/targets\/hal\/TARGET_STM\/TARGET_STM32F4 -I.\/mbed-src\/targets\/hal\/TARGET_STM\/TARGET_STM32F4\/TARGET_NUCLEO_F411RE -I.\/mbed-src\/targets\/cmsis -I.\/mbed-src\/targets\/cmsis\/TARGET_STM -I.\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4 -I.\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/TARGET_NUCLEO_F411RE -I.\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/TARGET_NUCLEO_F411RE\/TOOLCHAIN_GCC_ARM -I.\/mbed-src\/common -I.\/mbed-src\/hal -I.\/mbed-src\/api -I.\/storage_on_flash -I.\/mbed-rtos -I.\/mbed-rtos\/rtx -I.\/mbed-rtos\/rtx\/TARGET_CORTEX_M -I.\/mbed-rtos\/rtx\/TARGET_CORTEX_M\/TARGET_M4 -I.\/mbed-rtos\/rtx\/TARGET_CORTEX_M\/TARGET_M4\/TOOLCHAIN_GCC -I.\/mbed-rtos\/rtos $/;"	m
LD	Makefile	/^LD      = $(GCC_BIN)arm-none-eabi-gcc$/;"	m
LD_FLAGS	Makefile	/^LD_FLAGS = $(CPU) -Wl,--gc-sections --specs=nano.specs -u _printf_float -u _scanf_float -Wl,--wrap,main -Wl,-Map=$(PROJECT).map,--cref$/;"	m
LD_SYS_LIBS	Makefile	/^LD_SYS_LIBS = -lstdc++ -lsupc++ -lm -lc -lgcc -lnosys$/;"	m
LIBRARIES	Makefile	/^LIBRARIES = $/;"	m
LIBRARY_PATHS	Makefile	/^LIBRARY_PATHS = $/;"	m
LINKER_SCRIPT	Makefile	/^LINKER_SCRIPT = .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/TARGET_NUCLEO_F411RE\/TOOLCHAIN_GCC_ARM\/STM32F411XE.ld$/;"	m
OBJCOPY	Makefile	/^OBJCOPY = $(GCC_BIN)arm-none-eabi-objcopy$/;"	m
OBJDUMP	Makefile	/^OBJDUMP = $(GCC_BIN)arm-none-eabi-objdump$/;"	m
OBJECTS	Makefile	/^OBJECTS = .\/src\/log.o .\/src\/vibration.o .\/src\/bluetooth.o .\/src\/accelerometer.o .\/src\/bebionic_i2c.o .\/src\/robocan.o .\/src\/flash_memory.o .\/src\/h_bridge.o .\/src\/MCP2515.o .\/src\/train.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/TARGET_NUCLEO_F411RE\/TOOLCHAIN_GCC_ARM\/startup_stm32f411xe.o .\/mbed-rtos\/rtx\/TARGET_CORTEX_M\/TARGET_M4\/TOOLCHAIN_GCC\/HAL_CM4.o .\/mbed-rtos\/rtx\/TARGET_CORTEX_M\/TARGET_M4\/TOOLCHAIN_GCC\/SVC_Table.o .\/mbed-src\/targets\/hal\/TARGET_STM\/TARGET_STM32F4\/pwmout_api.o .\/mbed-src\/targets\/hal\/TARGET_STM\/TARGET_STM32F4\/serial_api.o .\/mbed-src\/targets\/hal\/TARGET_STM\/TARGET_STM32F4\/pinmap.o .\/mbed-src\/targets\/hal\/TARGET_STM\/TARGET_STM32F4\/sleep.o .\/mbed-src\/targets\/hal\/TARGET_STM\/TARGET_STM32F4\/us_ticker.o .\/mbed-src\/targets\/hal\/TARGET_STM\/TARGET_STM32F4\/port_api.o .\/mbed-src\/targets\/hal\/TARGET_STM\/TARGET_STM32F4\/gpio_api.o .\/mbed-src\/targets\/hal\/TARGET_STM\/TARGET_STM32F4\/rtc_api.o .\/mbed-src\/targets\/hal\/TARGET_STM\/TARGET_STM32F4\/mbed_overrides.o .\/mbed-src\/targets\/hal\/TARGET_STM\/TARGET_STM32F4\/spi_api.o .\/mbed-src\/targets\/hal\/TARGET_STM\/TARGET_STM32F4\/gpio_irq_api.o .\/mbed-src\/targets\/hal\/TARGET_STM\/TARGET_STM32F4\/analogout_api.o .\/mbed-src\/targets\/hal\/TARGET_STM\/TARGET_STM32F4\/i2c_api.o .\/mbed-src\/targets\/hal\/TARGET_STM\/TARGET_STM32F4\/analogin_api.o .\/mbed-src\/targets\/hal\/TARGET_STM\/TARGET_STM32F4\/TARGET_NUCLEO_F411RE\/PeripheralPins.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_flash_ramfunc.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_i2c.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_uart.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_dma_ex.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_tim_ex.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_hcd.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_dac.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_sd.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_i2c_ex.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_qspi.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_dma2d.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_rcc_ex.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_cryp.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_pwr_ex.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_flash_ex.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_rcc.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_i2s_ex.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_iwdg.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_sdram.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_spi.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_rng.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_nand.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_smartcard.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_crc.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_gpio.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_cryp_ex.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_rtc.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_hash_ex.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_adc_ex.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_ll_usb.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_sai.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_hash.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_wwdg.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_i2s.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_irda.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_ll_fsmc.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_ltdc.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_dma.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_pccard.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_eth.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_msp_template.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_fmpi2c.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_sai_ex.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_rtc_ex.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_pcd_ex.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_fmpi2c_ex.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_adc.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_ll_sdmmc.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_dcmi_ex.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_usart.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_pwr.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_dac_ex.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_cec.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_spdifrx.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_ll_fmc.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_dcmi.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_tim.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_sram.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_cortex.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_pcd.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_can.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_flash.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/stm32f4xx_hal_nor.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/TARGET_NUCLEO_F411RE\/cmsis_nvic.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/TARGET_NUCLEO_F411RE\/hal_tick.o .\/mbed-src\/targets\/cmsis\/TARGET_STM\/TARGET_STM32F4\/TARGET_NUCLEO_F411RE\/system_stm32f4xx.o .\/mbed-src\/common\/us_ticker_api.o .\/mbed-src\/common\/semihost_api.o .\/mbed-src\/common\/lp_ticker_api.o .\/mbed-src\/common\/error.o .\/mbed-src\/common\/pinmap_common.o .\/mbed-src\/common\/gpio.o .\/mbed-src\/common\/ticker_api.o .\/mbed-src\/common\/wait_api.o .\/mbed-src\/common\/rtc_time.o .\/mbed-src\/common\/board.o .\/mbed-src\/common\/assert.o .\/mbed-src\/common\/mbed_interface.o .\/mbed-rtos\/rtx\/TARGET_CORTEX_M\/rt_Mailbox.o .\/mbed-rtos\/rtx\/TARGET_CORTEX_M\/rt_Robin.o .\/mbed-rtos\/rtx\/TARGET_CORTEX_M\/HAL_CM.o .\/mbed-rtos\/rtx\/TARGET_CORTEX_M\/rt_Mutex.o .\/mbed-rtos\/rtx\/TARGET_CORTEX_M\/rt_Event.o .\/mbed-rtos\/rtx\/TARGET_CORTEX_M\/rt_Time.o .\/mbed-rtos\/rtx\/TARGET_CORTEX_M\/rt_Task.o .\/mbed-rtos\/rtx\/TARGET_CORTEX_M\/rt_CMSIS.o .\/mbed-rtos\/rtx\/TARGET_CORTEX_M\/rt_List.o .\/mbed-rtos\/rtx\/TARGET_CORTEX_M\/RTX_Conf_CM.o .\/mbed-rtos\/rtx\/TARGET_CORTEX_M\/rt_System.o .\/mbed-rtos\/rtx\/TARGET_CORTEX_M\/rt_Semaphore.o .\/mbed-rtos\/rtx\/TARGET_CORTEX_M\/rt_MemBox.o .\/src\/main.o .\/src\/config.o .\/src\/filter.o .\/src\/lda.o .\/src\/data.o .\/src\/electrode.o .\/src\/dac.o .\/mbed-src\/common\/InterruptIn.o .\/mbed-src\/common\/FileSystemLike.o .\/mbed-src\/common\/I2C.o .\/mbed-src\/common\/SerialBase.o .\/mbed-src\/common\/InterruptManager.o .\/mbed-src\/common\/SPI.o .\/mbed-src\/common\/FilePath.o .\/mbed-src\/common\/LocalFileSystem.o .\/mbed-src\/common\/CAN.o .\/mbed-src\/common\/TimerEvent.o .\/mbed-src\/common\/Ticker.o .\/mbed-src\/common\/Ethernet.o .\/mbed-src\/common\/SPISlave.o .\/mbed-src\/common\/FileLike.o .\/mbed-src\/common\/RawSerial.o .\/mbed-src\/common\/retarget.o .\/mbed-src\/common\/Timeout.o .\/mbed-src\/common\/BusInOut.o .\/mbed-src\/common\/CallChain.o .\/mbed-src\/common\/Stream.o .\/mbed-src\/common\/Serial.o .\/mbed-src\/common\/FileBase.o .\/mbed-src\/common\/Timer.o .\/mbed-src\/common\/BusIn.o .\/mbed-src\/common\/BusOut.o .\/mbed-src\/common\/I2CSlave.o .\/storage_on_flash\/SOF_dev_stm32_f4xx.o .\/storage_on_flash\/SOF_block.o .\/storage_on_flash\/SOFBlock.o .\/mbed-rtos\/rtos\/Semaphore.o .\/mbed-rtos\/rtos\/Mutex.o .\/mbed-rtos\/rtos\/RtosTimer.o .\/mbed-rtos\/rtos\/Thread.o $/;"	m
PROJECT	Makefile	/^PROJECT = Nucleo_LDA$/;"	m
SIZE	Makefile	/^SIZE    = $(GCC_BIN)arm-none-eabi-size $/;"	m
SYS_OBJECTS	Makefile	/^SYS_OBJECTS = $/;"	m
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
BFPCTRL	include/MCP2515.h	/^#define BFPCTRL /;"	d
BIT_MODIFY	include/MCP2515.h	/^#define BIT_MODIFY /;"	d
CNF0	include/MCP2515.h	/^#define CNF0 /;"	d
CNF1	include/MCP2515.h	/^#define CNF1 /;"	d
CNF2	include/MCP2515.h	/^#define CNF2 /;"	d
CONFIGURATION	include/MCP2515.h	/^enum MCP2515Mode {CONFIGURATION,NORMAL,SLEEP,LISTEN,LOOPBACK};$/;"	e	enum:MCP2515Mode
EFLG	include/MCP2515.h	/^#define EFLG /;"	d
ERRIF	include/MCP2515.h	/^#define ERRIF /;"	d
LISTEN	include/MCP2515.h	/^enum MCP2515Mode {CONFIGURATION,NORMAL,SLEEP,LISTEN,LOOPBACK};$/;"	e	enum:MCP2515Mode
LOAD_TX_BUF_0_DATA	include/MCP2515.h	/^#define LOAD_TX_BUF_0_DATA /;"	d
LOAD_TX_BUF_0_ID	include/MCP2515.h	/^#define LOAD_TX_BUF_0_ID /;"	d
LOAD_TX_BUF_1_DATA	include/MCP2515.h	/^#define LOAD_TX_BUF_1_DATA /;"	d
LOAD_TX_BUF_1_ID	include/MCP2515.h	/^#define LOAD_TX_BUF_1_ID /;"	d
LOAD_TX_BUF_2_DATA	include/MCP2515.h	/^#define LOAD_TX_BUF_2_DATA /;"	d
LOAD_TX_BUF_2_ID	include/MCP2515.h	/^#define LOAD_TX_BUF_2_ID /;"	d
LOOPBACK	include/MCP2515.h	/^enum MCP2515Mode {CONFIGURATION,NORMAL,SLEEP,LISTEN,LOOPBACK};$/;"	e	enum:MCP2515Mode
MASK_SID_ALL_HIT	include/MCP2515.h	/^#define MASK_SID_ALL_HIT /;"	d
MASK_SID_CPL_MATCH	include/MCP2515.h	/^#define MASK_SID_CPL_MATCH /;"	d
MCP2515	include/MCP2515.h	/^class MCP2515$/;"	c
MCP2515CTRL	include/MCP2515.h	/^#define MCP2515CTRL /;"	d
MCP2515INTE	include/MCP2515.h	/^#define MCP2515INTE /;"	d
MCP2515INTF	include/MCP2515.h	/^#define MCP2515INTF /;"	d
MCP2515Mode	include/MCP2515.h	/^enum MCP2515Mode {CONFIGURATION,NORMAL,SLEEP,LISTEN,LOOPBACK};$/;"	g
MCP2515STAT	include/MCP2515.h	/^#define MCP2515STAT /;"	d
MCP2515_LOAD_BUFFER	include/MCP2515.h	/^#define MCP2515_LOAD_BUFFER /;"	d
MCP2515_READ_BUFFER	include/MCP2515.h	/^#define MCP2515_READ_BUFFER /;"	d
MCP2515_RTS	include/MCP2515.h	/^#define MCP2515_RTS /;"	d
MCP2515_h	include/MCP2515.h	/^#define MCP2515_h$/;"	d
MERRF	include/MCP2515.h	/^#define MERRF /;"	d
MISO	include/MCP2515.h	/^#define MISO /;"	d
MODE_CONFIG	include/MCP2515.h	/^#define MODE_CONFIG /;"	d
MODE_LISTEN	include/MCP2515.h	/^#define MODE_LISTEN /;"	d
MODE_LOOPBACK	include/MCP2515.h	/^#define MODE_LOOPBACK /;"	d
MODE_NORMAL	include/MCP2515.h	/^#define MODE_NORMAL /;"	d
MODE_SLEEP	include/MCP2515.h	/^#define MODE_SLEEP /;"	d
MOSI	include/MCP2515.h	/^#define MOSI /;"	d
NORMAL	include/MCP2515.h	/^enum MCP2515Mode {CONFIGURATION,NORMAL,SLEEP,LISTEN,LOOPBACK};$/;"	e	enum:MCP2515Mode
READ	include/MCP2515.h	/^#define READ /;"	d
READ_RX_BUF_0_DATA	include/MCP2515.h	/^#define READ_RX_BUF_0_DATA /;"	d
READ_RX_BUF_0_ID	include/MCP2515.h	/^#define READ_RX_BUF_0_ID /;"	d
READ_RX_BUF_1_DATA	include/MCP2515.h	/^#define READ_RX_BUF_1_DATA /;"	d
READ_RX_BUF_1_ID	include/MCP2515.h	/^#define READ_RX_BUF_1_ID /;"	d
READ_STATUS	include/MCP2515.h	/^#define READ_STATUS /;"	d
REC	include/MCP2515.h	/^#define REC /;"	d
RESET	include/MCP2515.h	/^#define RESET /;"	d
RESET_REG	include/MCP2515.h	/^#define RESET_REG /;"	d
RX0IF	include/MCP2515.h	/^#define RX0IF /;"	d
RX1IF	include/MCP2515.h	/^#define RX1IF /;"	d
RXB0	include/MCP2515.h	/^#define RXB0 /;"	d
RXB0CTRL	include/MCP2515.h	/^#define RXB0CTRL /;"	d
RXB0DLC	include/MCP2515.h	/^#define RXB0DLC /;"	d
RXB0EID0	include/MCP2515.h	/^#define RXB0EID0 /;"	d
RXB0EID8	include/MCP2515.h	/^#define RXB0EID8 /;"	d
RXB0SIDH	include/MCP2515.h	/^#define RXB0SIDH /;"	d
RXB0SIDL	include/MCP2515.h	/^#define RXB0SIDL /;"	d
RXB1	include/MCP2515.h	/^#define RXB1 /;"	d
RXB1CTRL	include/MCP2515.h	/^#define RXB1CTRL /;"	d
RXB1DLC	include/MCP2515.h	/^#define RXB1DLC /;"	d
RXB1EID0	include/MCP2515.h	/^#define RXB1EID0 /;"	d
RXB1EID8	include/MCP2515.h	/^#define RXB1EID8 /;"	d
RXB1SIDH	include/MCP2515.h	/^#define RXB1SIDH /;"	d
RXB1SIDL	include/MCP2515.h	/^#define RXB1SIDL /;"	d
RXB_BUKT_MASK	include/MCP2515.h	/^#define RXB_BUKT_MASK /;"	d
RXB_RX_MASK	include/MCP2515.h	/^#define RXB_RX_MASK /;"	d
RXB_RX_STDEXT	include/MCP2515.h	/^#define RXB_RX_STDEXT /;"	d
RXM0EID0	include/MCP2515.h	/^#define RXM0EID0 /;"	d
RXM0EID8	include/MCP2515.h	/^#define RXM0EID8 /;"	d
RXM0SIDH	include/MCP2515.h	/^#define RXM0SIDH /;"	d
RXM0SIDL	include/MCP2515.h	/^#define RXM0SIDL /;"	d
RXM1EID0	include/MCP2515.h	/^#define RXM1EID0 /;"	d
RXM1EID8	include/MCP2515.h	/^#define RXM1EID8 /;"	d
RXM1SIDH	include/MCP2515.h	/^#define RXM1SIDH /;"	d
RXM1SIDL	include/MCP2515.h	/^#define RXM1SIDL /;"	d
RX_STATUS	include/MCP2515.h	/^#define RX_STATUS /;"	d
SCK	include/MCP2515.h	/^#define SCK /;"	d
SEND_TX_BUF_0	include/MCP2515.h	/^#define SEND_TX_BUF_0 /;"	d
SEND_TX_BUF_1	include/MCP2515.h	/^#define SEND_TX_BUF_1 /;"	d
SEND_TX_BUF_2	include/MCP2515.h	/^#define SEND_TX_BUF_2 /;"	d
SLEEP	include/MCP2515.h	/^enum MCP2515Mode {CONFIGURATION,NORMAL,SLEEP,LISTEN,LOOPBACK};$/;"	e	enum:MCP2515Mode
SS	include/MCP2515.h	/^#define SS /;"	d
TEC	include/MCP2515.h	/^#define TEC /;"	d
TX0IF	include/MCP2515.h	/^#define TX0IF /;"	d
TX1IF	include/MCP2515.h	/^#define TX1IF /;"	d
TX2IF	include/MCP2515.h	/^#define TX2IF /;"	d
TXB0	include/MCP2515.h	/^#define TXB0 /;"	d
TXB0CTRL	include/MCP2515.h	/^#define TXB0CTRL /;"	d
TXB0DLC	include/MCP2515.h	/^#define TXB0DLC /;"	d
TXB0EID0	include/MCP2515.h	/^#define TXB0EID0 /;"	d
TXB0EID8	include/MCP2515.h	/^#define TXB0EID8 /;"	d
TXB0SIDH	include/MCP2515.h	/^#define TXB0SIDH /;"	d
TXB0SIDL	include/MCP2515.h	/^#define TXB0SIDL /;"	d
TXB1	include/MCP2515.h	/^#define TXB1 /;"	d
TXB1CTRL	include/MCP2515.h	/^#define TXB1CTRL /;"	d
TXB1DLC	include/MCP2515.h	/^#define TXB1DLC /;"	d
TXB1EID0	include/MCP2515.h	/^#define TXB1EID0 /;"	d
TXB1EID8	include/MCP2515.h	/^#define TXB1EID8 /;"	d
TXB1SIDH	include/MCP2515.h	/^#define TXB1SIDH /;"	d
TXB1SIDL	include/MCP2515.h	/^#define TXB1SIDL /;"	d
TXB2	include/MCP2515.h	/^#define TXB2 /;"	d
TXB2CTRL	include/MCP2515.h	/^#define TXB2CTRL /;"	d
TXB2DLC	include/MCP2515.h	/^#define TXB2DLC /;"	d
TXB2EID0	include/MCP2515.h	/^#define TXB2EID0 /;"	d
TXB2EID8	include/MCP2515.h	/^#define TXB2EID8 /;"	d
TXB2SIDH	include/MCP2515.h	/^#define TXB2SIDH /;"	d
TXB2SIDL	include/MCP2515.h	/^#define TXB2SIDL /;"	d
TXB_ALL	include/MCP2515.h	/^#define TXB_ALL /;"	d
TXRTSCTRL	include/MCP2515.h	/^#define TXRTSCTRL /;"	d
WAKIF	include/MCP2515.h	/^#define WAKIF /;"	d
WRITE	include/MCP2515.h	/^#define WRITE /;"	d
byte	include/MCP2515.h	/^typedef unsigned char byte;$/;"	t
cs	include/MCP2515.h	/^    DigitalOut cs;$/;"	m	class:MCP2515
spi	include/MCP2515.h	/^    SPI &spi;  $/;"	m	class:MCP2515
ACCELEROMETER_H	include/accelerometer.h	/^#define ACCELEROMETER_H$/;"	d
ADS_CMD_OFFSETCAL	include/ads1291.h	/^#define ADS_CMD_OFFSETCAL	/;"	d
ADS_CMD_RDATAC	include/ads1291.h	/^#define ADS_CMD_RDATAC	/;"	d
ADS_CMD_RDATAS	include/ads1291.h	/^#define ADS_CMD_RDATAS	/;"	d
ADS_CMD_READREG	include/ads1291.h	/^#define ADS_CMD_READREG	/;"	d
ADS_CMD_RESET	include/ads1291.h	/^#define ADS_CMD_RESET	/;"	d
ADS_CMD_SDATAC	include/ads1291.h	/^#define ADS_CMD_SDATAC	/;"	d
ADS_CMD_STANDBY	include/ads1291.h	/^#define ADS_CMD_STANDBY /;"	d
ADS_CMD_START_CONV	include/ads1291.h	/^#define ADS_CMD_START_CONV	/;"	d
ADS_CMD_STOP_CONV	include/ads1291.h	/^#define ADS_CMD_STOP_CONV	/;"	d
ADS_CMD_WAKEUP	include/ads1291.h	/^#define ADS_CMD_WAKEUP /;"	d
ADS_CMD_WRITEREG	include/ads1291.h	/^#define ADS_CMD_WRITEREG	/;"	d
ADS_REG_CH1SET	include/ads1291.h	/^#define ADS_REG_CH1SET	/;"	d
ADS_REG_CH2SET	include/ads1291.h	/^#define ADS_REG_CH2SET	/;"	d
ADS_REG_CONFIG1	include/ads1291.h	/^#define ADS_REG_CONFIG1	/;"	d
ADS_REG_CONFIG2	include/ads1291.h	/^#define ADS_REG_CONFIG2	/;"	d
ADS_REG_GPIO	include/ads1291.h	/^#define ADS_REG_GPIO	/;"	d
ADS_REG_ID	include/ads1291.h	/^#define ADS_REG_ID	/;"	d
ADS_REG_LOFF	include/ads1291.h	/^#define ADS_REG_LOFF	/;"	d
ADS_REG_LOFF_SENS	include/ads1291.h	/^#define ADS_REG_LOFF_SENS	/;"	d
ADS_REG_LOFF_STAT	include/ads1291.h	/^#define ADS_REG_LOFF_STAT	/;"	d
ADS_REG_RESP1	include/ads1291.h	/^#define ADS_REG_RESP1	/;"	d
ADS_REG_RESP2	include/ads1291.h	/^#define ADS_REG_RESP2	/;"	d
ADS_REG_RLD_SENS	include/ads1291.h	/^#define ADS_REG_RLD_SENS	/;"	d
CONTINUOUS_MODE	include/ads1291.h	/^#define CONTINUOUS_MODE	/;"	d
DATA_RATE_1000	include/ads1291.h	/^#define DATA_RATE_1000	/;"	d
DATA_RATE_125	include/ads1291.h	/^#define DATA_RATE_125	/;"	d
DATA_RATE_2000	include/ads1291.h	/^#define DATA_RATE_2000	/;"	d
DATA_RATE_250	include/ads1291.h	/^#define DATA_RATE_250	/;"	d
DATA_RATE_4000	include/ads1291.h	/^#define DATA_RATE_4000	/;"	d
DATA_RATE_500	include/ads1291.h	/^#define DATA_RATE_500	/;"	d
DATA_RATE_8000	include/ads1291.h	/^#define DATA_RATE_8000	/;"	d
ELECT_IN	include/ads1291.h	/^#define ELECT_IN	/;"	d
GAIN_1	include/ads1291.h	/^#define GAIN_1	/;"	d
GAIN_12	include/ads1291.h	/^#define GAIN_12	/;"	d
GAIN_2	include/ads1291.h	/^#define GAIN_2 /;"	d
GAIN_3	include/ads1291.h	/^#define GAIN_3	/;"	d
GAIN_4	include/ads1291.h	/^#define GAIN_4	/;"	d
GAIN_6	include/ads1291.h	/^#define GAIN_6	/;"	d
GAIN_8	include/ads1291.h	/^#define GAIN_8	/;"	d
INPUT3	include/ads1291.h	/^#define INPUT3	/;"	d
INT_TEST_SIG_AC	include/ads1291.h	/^#define INT_TEST_SIG_AC	/;"	d
INT_TEST_SIG_DC	include/ads1291.h	/^#define INT_TEST_SIG_DC	/;"	d
INT_TEST_SIG_OFF	include/ads1291.h	/^#define INT_TEST_SIG_OFF	/;"	d
INT_TEST_SIG_ON	include/ads1291.h	/^#define INT_TEST_SIG_ON	/;"	d
LEAD_OFF_DISABLED	include/ads1291.h	/^#define LEAD_OFF_DISABLED	/;"	d
LEAD_OFF_ENABLED	include/ads1291.h	/^#define LEAD_OFF_ENABLED	/;"	d
MEAS_VDD	include/ads1291.h	/^#define MEAS_VDD	/;"	d
OSC_CLK_OFF	include/ads1291.h	/^#define OSC_CLK_OFF	/;"	d
OSC_CLK_OUT	include/ads1291.h	/^#define OSC_CLK_OUT	/;"	d
PWR_DWN	include/ads1291.h	/^#define PWR_DWN	/;"	d
PWR_UP	include/ads1291.h	/^#define PWR_UP	/;"	d
REF_BUFFER_DISABLED	include/ads1291.h	/^#define REF_BUFFER_DISABLED /;"	d
REF_BUFFER_ENABLED	include/ads1291.h	/^#define REF_BUFFER_ENABLED	/;"	d
RLD_DRM	include/ads1291.h	/^#define RLD_DRM	/;"	d
RLD_DRP	include/ads1291.h	/^#define RLD_DRP	/;"	d
RLD_DRPM	include/ads1291.h	/^#define RLD_DRPM	/;"	d
RLD_MEASURE	include/ads1291.h	/^#define RLD_MEASURE /;"	d
SHORT_INPUT	include/ads1291.h	/^#define SHORT_INPUT	/;"	d
SINGLE_SHOT_MODE	include/ads1291.h	/^#define SINGLE_SHOT_MODE	/;"	d
TEMP_SENS	include/ads1291.h	/^#define TEMP_SENS	/;"	d
TEST_SIG	include/ads1291.h	/^#define TEST_SIG	/;"	d
VREF_2V	include/ads1291.h	/^#define VREF_2V	/;"	d
VREF_4V	include/ads1291.h	/^#define VREF_4V	/;"	d
ActiveIndex	include/bebionic_i2c.h	/^	ActiveIndex = 3,$/;"	e	enum:__anon1
BEBIONIC_I2C_H	include/bebionic_i2c.h	/^#define BEBIONIC_I2C_H$/;"	d
BebionicGrip_t	include/bebionic_i2c.h	/^} BebionicGrip_t;$/;"	t	typeref:enum:__anon1
Column	include/bebionic_i2c.h	/^	Column = 8,$/;"	e	enum:__anon1
FingerPoint	include/bebionic_i2c.h	/^	FingerPoint = 6,$/;"	e	enum:__anon1
KeyGrip	include/bebionic_i2c.h	/^	KeyGrip = 5,$/;"	e	enum:__anon1
Mouse	include/bebionic_i2c.h	/^	Mouse = 7,$/;"	e	enum:__anon1
NoGrip	include/bebionic_i2c.h	/^	NoGrip = 10$/;"	e	enum:__anon1
Power	include/bebionic_i2c.h	/^	Power = 1,$/;"	e	enum:__anon1
PrecisionClosed	include/bebionic_i2c.h	/^	PrecisionClosed = 4,$/;"	e	enum:__anon1
PrecisionOpen	include/bebionic_i2c.h	/^	PrecisionOpen = 2,$/;"	e	enum:__anon1
Relaxed	include/bebionic_i2c.h	/^	Relaxed = 9,$/;"	e	enum:__anon1
Tripod	include/bebionic_i2c.h	/^	Tripod = 0,$/;"	e	enum:__anon1
BLUETOOTH_H	include/bluetooth.h	/^#define BLUETOOTH_H$/;"	d
UART_baudrate_t	include/bluetooth.h	/^} UART_baudrate_t;$/;"	t	typeref:enum:__anon2
baud_115200	include/bluetooth.h	/^	baud_115200 = 7,$/;"	e	enum:__anon2
baud_19200	include/bluetooth.h	/^	baud_19200 = 4,$/;"	e	enum:__anon2
baud_230400	include/bluetooth.h	/^	baud_230400 = 8,$/;"	e	enum:__anon2
baud_38400	include/bluetooth.h	/^	baud_38400 = 5,$/;"	e	enum:__anon2
baud_460800	include/bluetooth.h	/^	baud_460800 = 9,$/;"	e	enum:__anon2
baud_57600	include/bluetooth.h	/^	baud_57600 = 6,$/;"	e	enum:__anon2
baud_921600	include/bluetooth.h	/^	baud_921600 = 10$/;"	e	enum:__anon2
baud_9600	include/bluetooth.h	/^	baud_9600 = 3,$/;"	e	enum:__anon2
CONFIG_H	include/config.h	/^#define CONFIG_H$/;"	d
ConfigFile	include/config.h	/^} ConfigFile;$/;"	t	typeref:struct:__anon3
dac_gain	include/config.h	/^    float dac_gain;$/;"	m	struct:__anon3
direct_algorithm	include/config.h	/^    Algorithm_t direct_algorithm;$/;"	m	struct:__anon3
direct_buf_size	include/config.h	/^    uint32_t direct_buf_size;$/;"	m	struct:__anon3
hand_type	include/config.h	/^    Hand_type_t hand_type;$/;"	m	struct:__anon3
idle_time	include/config.h	/^    uint32_t idle_time;$/;"	m	struct:__anon3
log_level	include/config.h	/^    Log_level_t log_level;$/;"	m	struct:__anon3
log_max_bytes	include/config.h	/^    uint32_t log_max_bytes;$/;"	m	struct:__anon3
num_electrodes	include/config.h	/^    uint8_t num_electrodes;$/;"	m	struct:__anon3
pat_rec_M	include/config.h	/^    float **pat_rec_M;$/;"	m	struct:__anon3
pat_rec_M_size_1	include/config.h	/^    uint32_t pat_rec_M_size_1;$/;"	m	struct:__anon3
pat_rec_M_size_2	include/config.h	/^    uint32_t pat_rec_M_size_2;$/;"	m	struct:__anon3
pat_rec_S	include/config.h	/^    float **pat_rec_S;$/;"	m	struct:__anon3
pat_rec_S_size_1	include/config.h	/^    uint32_t pat_rec_S_size_1;$/;"	m	struct:__anon3
pat_rec_S_size_2	include/config.h	/^    uint32_t pat_rec_S_size_2;$/;"	m	struct:__anon3
pat_rec_classes	include/config.h	/^    uint8_t pat_rec_classes;$/;"	m	struct:__anon3
pat_rec_features	include/config.h	/^    uint8_t pat_rec_features;$/;"	m	struct:__anon3
running_mode	include/config.h	/^    Running_mode_t running_mode;$/;"	m	struct:__anon3
type_electrodes	include/config.h	/^    Electrode_type_t type_electrodes;$/;"	m	struct:__anon3
DAC_H	include/dac.h	/^#define DAC_H$/;"	d
BUFF_SIZE	include/data.h	/^#define BUFF_SIZE /;"	d
DATA_H	include/data.h	/^#define DATA_H$/;"	d
ELECTRODE_H	include/electrode.h	/^#define ELECTRODE_H$/;"	d
MAX_ELECTRODES	include/electrode.h	/^#define MAX_ELECTRODES /;"	d
ERRORS_H	include/errors.h	/^#define ERRORS_H$/;"	d
LDA_ACC_BIT_FAILED	include/errors.h	/^	LDA_ACC_BIT_FAILED = 19,$/;"	e	enum:__anon4
LDA_BOUNDS_ERROR	include/errors.h	/^	LDA_BOUNDS_ERROR = 8,$/;"	e	enum:__anon4
LDA_CONFIG_NOT_INITIALIZED	include/errors.h	/^	LDA_CONFIG_NOT_INITIALIZED = 5,$/;"	e	enum:__anon4
LDA_CONFIG_NULL_PTR	include/errors.h	/^	LDA_CONFIG_NULL_PTR = 6,$/;"	e	enum:__anon4
LDA_DAC_BIT_FAILED	include/errors.h	/^	LDA_DAC_BIT_FAILED = 22,$/;"	e	enum:__anon4
LDA_ELECTRODE_BIT_FAILED	include/errors.h	/^	LDA_ELECTRODE_BIT_FAILED = 20,$/;"	e	enum:__anon4
LDA_ELECTRODE_ERROR	include/errors.h	/^	LDA_ELECTRODE_ERROR = 17,$/;"	e	enum:__anon4
LDA_ELECTRODE_MAX_RETRY_ERROR	include/errors.h	/^	LDA_ELECTRODE_MAX_RETRY_ERROR = 18,$/;"	e	enum:__anon4
LDA_ELEMENT_NOT_FOUND	include/errors.h	/^	LDA_ELEMENT_NOT_FOUND = 4,$/;"	e	enum:__anon4
LDA_ERROR	include/errors.h	/^	LDA_ERROR = 23$/;"	e	enum:__anon4
LDA_ERROR_NULL_PTR	include/errors.h	/^	LDA_ERROR_NULL_PTR = 12,$/;"	e	enum:__anon4
LDA_FLASH_ERASE_ERROR	include/errors.h	/^	LDA_FLASH_ERASE_ERROR = 3,$/;"	e	enum:__anon4
LDA_FLASH_READ_ERROR	include/errors.h	/^	LDA_FLASH_READ_ERROR = 2,$/;"	e	enum:__anon4
LDA_FLASH_WRITE_ERROR	include/errors.h	/^	LDA_FLASH_WRITE_ERROR = 1,$/;"	e	enum:__anon4
LDA_FM_BIT_FAILED	include/errors.h	/^	LDA_FM_BIT_FAILED = 21,$/;"	e	enum:__anon4
LDA_I2C_SLAVE_NOT_INITIALIZED	include/errors.h	/^	LDA_I2C_SLAVE_NOT_INITIALIZED = 11,$/;"	e	enum:__anon4
LDA_INDEX_BOUNDS_ERROR	include/errors.h	/^	LDA_INDEX_BOUNDS_ERROR = 7,$/;"	e	enum:__anon4
LDA_INVALID_GRIP_TYPE	include/errors.h	/^	LDA_INVALID_GRIP_TYPE = 10,$/;"	e	enum:__anon4
LDA_INVALID_HAND_TYPE	include/errors.h	/^	LDA_INVALID_HAND_TYPE = 9,$/;"	e	enum:__anon4
LDA_OK	include/errors.h	/^	LDA_OK = 0,$/;"	e	enum:__anon4
LDA_VIBE_ALREADY_INITIALIZED	include/errors.h	/^	LDA_VIBE_ALREADY_INITIALIZED = 13,$/;"	e	enum:__anon4
LDA_VIBE_BUFFER_FULL	include/errors.h	/^	LDA_VIBE_BUFFER_FULL = 16,$/;"	e	enum:__anon4
LDA_VIBE_INVALID_STATE	include/errors.h	/^	LDA_VIBE_INVALID_STATE = 15,$/;"	e	enum:__anon4
LDA_VIBE_NOT_INITIALIZED	include/errors.h	/^	LDA_VIBE_NOT_INITIALIZED = 14,$/;"	e	enum:__anon4
ReturnCode	include/errors.h	/^} ReturnCode;$/;"	t	typeref:enum:__anon4
FILTER_H	include/filter.h	/^#define FILTER_H$/;"	d
MAX_ADS_OUT	include/filter.h	/^#define MAX_ADS_OUT /;"	d
MIN_ADS_OUT	include/filter.h	/^#define MIN_ADS_OUT /;"	d
FLASH_MEMORY_H	include/flash_memory.h	/^#define FLASH_MEMORY_H$/;"	d
MEM_ID	include/flash_memory.h	/^#define MEM_ID /;"	d
H_BRIDGE_H	include/h_bridge.h	/^#define H_BRIDGE_H$/;"	d
HAND_CONTROLLER_H	include/hand_controller.h	/^#define HAND_CONTROLLER_H$/;"	d
ALGORITHM	include/input_data.h	/^#define ALGORITHM /;"	d
BUFFER_SIZE	include/input_data.h	/^#define BUFFER_SIZE /;"	d
CLASSES	include/input_data.h	/^#define CLASSES /;"	d
DAC_GAIN	include/input_data.h	/^#define DAC_GAIN /;"	d
ELECTRODE_TYPE	include/input_data.h	/^#define ELECTRODE_TYPE /;"	d
FEATURES	include/input_data.h	/^#define FEATURES /;"	d
HAND_TYPE	include/input_data.h	/^#define HAND_TYPE /;"	d
IDLE_TIME	include/input_data.h	/^#define IDLE_TIME /;"	d
INPUT_DATA_H	include/input_data.h	/^#define INPUT_DATA_H$/;"	d
LOG_LEVEL	include/input_data.h	/^#define LOG_LEVEL /;"	d
LOG_MAX_SIZE	include/input_data.h	/^#define LOG_MAX_SIZE /;"	d
MODE	include/input_data.h	/^#define MODE /;"	d
M_MATRIX	include/input_data.h	/^#define M_MATRIX /;"	d
M_SIZE_1	include/input_data.h	/^#define M_SIZE_1 /;"	d
M_SIZE_2	include/input_data.h	/^#define M_SIZE_2 /;"	d
NUM_ELECTRODES	include/input_data.h	/^#define NUM_ELECTRODES /;"	d
S_MATRIX	include/input_data.h	/^#define S_MATRIX /;"	d
S_SIZE_1	include/input_data.h	/^#define S_SIZE_1 /;"	d
S_SIZE_2	include/input_data.h	/^#define S_SIZE_2 /;"	d
pat_rec_M_input	include/input_data.h	/^float pat_rec_M_input[CLASSES][FEATURES] = $/;"	v
pat_rec_S_input	include/input_data.h	/^float pat_rec_S_input[FEATURES][FEATURES] = $/;"	v
LDA_H	include/lda.h	/^#define LDA_H$/;"	d
NUM_CLASSES	include/lda.h	/^#define NUM_CLASSES /;"	d
NUM_FEATURES	include/lda.h	/^#define NUM_FEATURES /;"	d
NUM_SAMPLES	include/lda.h	/^#define NUM_SAMPLES /;"	d
BEBIONIC_SMALL	include/lda_types.h	/^	BEBIONIC_SMALL,$/;"	e	enum:__anon5
BEBIONIC_THREE	include/lda_types.h	/^	BEBIONIC_THREE,$/;"	e	enum:__anon5
CAN_HAND	include/lda_types.h	/^	CAN_HAND$/;"	e	enum:__anon5
HandType_t	include/lda_types.h	/^} HandType_t;$/;"	t	typeref:enum:__anon5
LDA_TYPES_H	include/lda_types.h	/^#define LDA_TYPES_H$/;"	d
lda_double	include/lda_types.h	/^typedef float lda_double;$/;"	t
lda_float	include/lda_types.h	/^typedef float lda_float;$/;"	t
LOG_H	include/log.h	/^#define LOG_H$/;"	d
LOG_TYPE_CONFIG_CHANGE	include/log.h	/^	LOG_TYPE_CONFIG_CHANGE = 1,$/;"	e	enum:__anon6
LOG_TYPE_CUM_USE	include/log.h	/^	LOG_TYPE_CUM_USE = 4,$/;"	e	enum:__anon6
LOG_TYPE_END_OF_LOGS	include/log.h	/^	LOG_TYPE_END_OF_LOGS = 5$/;"	e	enum:__anon6
LOG_TYPE_ERROR	include/log.h	/^	LOG_TYPE_ERROR = 0,$/;"	e	enum:__anon6
LOG_TYPE_MORPH_TAG_UPDATE	include/log.h	/^	LOG_TYPE_MORPH_TAG_UPDATE = 2,$/;"	e	enum:__anon6
LOG_TYPE_PAT_REC_CLASS_TRIGGER	include/log.h	/^	LOG_TYPE_PAT_REC_CLASS_TRIGGER = 3,$/;"	e	enum:__anon6
Log_Entry_t	include/log.h	/^} Log_Entry_t;$/;"	t	typeref:struct:__anon7
Log_Event_t	include/log.h	/^} Log_Event_t;$/;"	t	typeref:enum:__anon6
data	include/log.h	/^	uint8_t *data;$/;"	m	struct:__anon7
event_time	include/log.h	/^	time_t event_time;$/;"	m	struct:__anon7
event_type	include/log.h	/^	Log_Event_t event_type;$/;"	m	struct:__anon7
num_data_bytes	include/log.h	/^	uint8_t num_data_bytes;$/;"	m	struct:__anon7
ROBOCAN_H	include/robocan.h	/^#define ROBOCAN_H$/;"	d
ROBO_CLOSE	include/robocan.h	/^    ROBO_CLOSE  = 0x1,$/;"	e	enum:__anon9
ROBO_DIGIT	include/robocan.h	/^} ROBO_DIGIT;$/;"	t	typeref:enum:__anon8
ROBO_DIGIT_COMMAND	include/robocan.h	/^} ROBO_DIGIT_COMMAND;$/;"	t	typeref:enum:__anon9
ROBO_DIGIT_STATUS	include/robocan.h	/^} ROBO_DIGIT_STATUS;$/;"	t	typeref:enum:__anon11
ROBO_GRIP	include/robocan.h	/^} ROBO_GRIP;$/;"	t	typeref:enum:__anon10
ROBO_GRIP_DONNING	include/robocan.h	/^    ROBO_GRIP_DONNING                           = 0x18$/;"	e	enum:__anon10
ROBO_GRIP_INDEX_POINT	include/robocan.h	/^    ROBO_GRIP_INDEX_POINT                       = 0x06,$/;"	e	enum:__anon10
ROBO_GRIP_LATERAL	include/robocan.h	/^    ROBO_GRIP_LATERAL                           = 0x05,$/;"	e	enum:__anon10
ROBO_GRIP_NORMAL	include/robocan.h	/^    ROBO_GRIP_NORMAL                            = 0x00,$/;"	e	enum:__anon10
ROBO_GRIP_STD_3JAW_CHUCK_CLOSED	include/robocan.h	/^    ROBO_GRIP_STD_3JAW_CHUCK_CLOSED             = 0x02,$/;"	e	enum:__anon10
ROBO_GRIP_STD_3JAW_CHUCK_OPENED	include/robocan.h	/^    ROBO_GRIP_STD_3JAW_CHUCK_OPENED             = 0x0d,$/;"	e	enum:__anon10
ROBO_GRIP_STD_PRECISION_PINCH_CLOSED	include/robocan.h	/^    ROBO_GRIP_STD_PRECISION_PINCH_CLOSED        = 0x01,$/;"	e	enum:__anon10
ROBO_GRIP_STD_PRECISION_PINCH_OPENED	include/robocan.h	/^    ROBO_GRIP_STD_PRECISION_PINCH_OPENED        = 0x07,$/;"	e	enum:__anon10
ROBO_GRIP_THUMB_3JAW_CHUCK_OPENED	include/robocan.h	/^    ROBO_GRIP_THUMB_3JAW_CHUCK_OPENED           = 0x0e,$/;"	e	enum:__anon10
ROBO_GRIP_THUMB_PARK_CONTINUOUS	include/robocan.h	/^    ROBO_GRIP_THUMB_PARK_CONTINUOUS             = 0x03,$/;"	e	enum:__anon10
ROBO_GRIP_THUMB_PRECISION_PINCH_CLOSED	include/robocan.h	/^    ROBO_GRIP_THUMB_PRECISION_PINCH_CLOSED      = 0x09,$/;"	e	enum:__anon10
ROBO_GRIP_THUMB_PRECISION_PINCH_OPENED	include/robocan.h	/^    ROBO_GRIP_THUMB_PRECISION_PINCH_OPENED      = 0x0a,$/;"	e	enum:__anon10
ROBO_GRIP_THUM_3JAW_CHUCK_CLOSED	include/robocan.h	/^    ROBO_GRIP_THUM_3JAW_CHUCK_CLOSED            = 0x0b,$/;"	e	enum:__anon10
ROBO_INDEX	include/robocan.h	/^    ROBO_INDEX      = 0x02,$/;"	e	enum:__anon8
ROBO_LITTLE	include/robocan.h	/^    ROBO_LITTLE     = 0x05,$/;"	e	enum:__anon8
ROBO_MIDDLE	include/robocan.h	/^    ROBO_MIDDLE     = 0x03,$/;"	e	enum:__anon8
ROBO_OPEN	include/robocan.h	/^    ROBO_OPEN   = 0x2$/;"	e	enum:__anon9
ROBO_RING	include/robocan.h	/^    ROBO_RING       = 0x04,$/;"	e	enum:__anon8
ROBO_ROTATOR	include/robocan.h	/^    ROBO_ROTATOR    = 0x06$/;"	e	enum:__anon8
ROBO_ROTATOR_STATUS	include/robocan.h	/^} ROBO_ROTATOR_STATUS;$/;"	t	typeref:enum:__anon12
ROBO_STATUS	include/robocan.h	/^} ROBO_STATUS;$/;"	t	typeref:struct:__anon13
ROBO_STATUS_DIGIT_CLOSING	include/robocan.h	/^    ROBO_STATUS_DIGIT_CLOSING,$/;"	e	enum:__anon11
ROBO_STATUS_DIGIT_OPENING	include/robocan.h	/^    ROBO_STATUS_DIGIT_OPENING,$/;"	e	enum:__anon11
ROBO_STATUS_DIGIT_STALLED_CLOSED	include/robocan.h	/^    ROBO_STATUS_DIGIT_STALLED_CLOSED,$/;"	e	enum:__anon11
ROBO_STATUS_DIGIT_STALLED_OPENED	include/robocan.h	/^    ROBO_STATUS_DIGIT_STALLED_OPENED$/;"	e	enum:__anon11
ROBO_STATUS_DIGIT_STOP	include/robocan.h	/^    ROBO_STATUS_DIGIT_STOP = 0,$/;"	e	enum:__anon11
ROBO_STATUS_FULLY_PALMAR	include/robocan.h	/^    ROBO_STATUS_FULLY_PALMAR$/;"	e	enum:__anon12
ROBO_STATUS_ROTATOR_NOT_FULLY_PALMAR	include/robocan.h	/^    ROBO_STATUS_ROTATOR_NOT_FULLY_PALMAR = 0,$/;"	e	enum:__anon12
ROBO_STOP	include/robocan.h	/^    ROBO_STOP   = 0x0,$/;"	e	enum:__anon9
ROBO_THUMB	include/robocan.h	/^    ROBO_THUMB      = 0x01,$/;"	e	enum:__anon8
digitStatus	include/robocan.h	/^    ROBO_DIGIT_STATUS digitStatus;$/;"	m	struct:__anon13
motorCurrent	include/robocan.h	/^    int motorCurrent;$/;"	m	struct:__anon13
rotatorStatus	include/robocan.h	/^    ROBO_ROTATOR_STATUS rotatorStatus;$/;"	m	struct:__anon13
TRAIN_H	include/train.h	/^#define TRAIN_H$/;"	d
ADS1291	include/types.h	/^#define ADS1291 /;"	d
APPROX_MEAN	include/types.h	/^	APPROX_MEAN,$/;"	e	enum:__anon16
Algorithm_t	include/types.h	/^}Algorithm_t;$/;"	t	typeref:enum:__anon16
BEBIONIC3	include/types.h	/^	BEBIONIC3 = 3,$/;"	e	enum:__anon18
BEBIONICSMALL	include/types.h	/^	BEBIONICSMALL = 4$/;"	e	enum:__anon18
DIRECT	include/types.h	/^	DIRECT = 1,$/;"	e	enum:__anon14
Electrode_type_t	include/types.h	/^}Electrode_type_t;$/;"	t	typeref:enum:__anon15
Hand_type_t	include/types.h	/^}Hand_type_t;$/;"	t	typeref:enum:__anon18
IBT	include/types.h	/^	IBT = 1,$/;"	e	enum:__anon15
LOG_CRITICAL	include/types.h	/^	LOG_CRITICAL,$/;"	e	enum:__anon17
LOG_DEBUG	include/types.h	/^	LOG_DEBUG$/;"	e	enum:__anon17
LOG_ERROR	include/types.h	/^	LOG_ERROR,$/;"	e	enum:__anon17
LOG_INFO	include/types.h	/^	LOG_INFO,$/;"	e	enum:__anon17
LOG_NONE	include/types.h	/^	LOG_NONE,$/;"	e	enum:__anon17
Log_level_t	include/types.h	/^}Log_level_t;$/;"	t	typeref:enum:__anon17
MEAN	include/types.h	/^	MEAN$/;"	e	enum:__anon16
MORPH	include/types.h	/^	MORPH = 3$/;"	e	enum:__anon14
NORMAL	include/types.h	/^	NORMAL = 2,$/;"	e	enum:__anon15
OTHER	include/types.h	/^	OTHER = 3$/;"	e	enum:__anon15
PAT_REC	include/types.h	/^	PAT_REC = 2,$/;"	e	enum:__anon14
RMS	include/types.h	/^	RMS,$/;"	e	enum:__anon16
ROBOLIMB	include/types.h	/^	ROBOLIMB = 2,$/;"	e	enum:__anon18
Running_mode_t	include/types.h	/^}Running_mode_t;$/;"	t	typeref:enum:__anon14
SIMPLE	include/types.h	/^	SIMPLE = 1,$/;"	e	enum:__anon18
TYPES_H	include/types.h	/^#define TYPES_H$/;"	d
VIBRATION_H	include/vibration.h	/^#define VIBRATION_H$/;"	d
VIBRATION_OFF	include/vibration.h	/^	VIBRATION_OFF$/;"	e	enum:__anon19
VIBRATION_ON	include/vibration.h	/^	VIBRATION_ON,$/;"	e	enum:__anon19
Vibration_state_t	include/vibration.h	/^} Vibration_state_t;$/;"	t	typeref:enum:__anon19
MAIL_H	mbed-rtos/rtos/Mail.h	/^#define MAIL_H$/;"	d
Mail	mbed-rtos/rtos/Mail.h	/^    Mail() {$/;"	f	class:rtos::Mail
Mail	mbed-rtos/rtos/Mail.h	/^class Mail {$/;"	c	namespace:rtos
_mail_def	mbed-rtos/rtos/Mail.h	/^    osMailQDef_t _mail_def;$/;"	m	class:rtos::Mail
_mail_id	mbed-rtos/rtos/Mail.h	/^    osMailQId    _mail_id;$/;"	m	class:rtos::Mail
_mail_m	mbed-rtos/rtos/Mail.h	/^    uint32_t     _mail_m[3+((sizeof(T)+3)\/4)*(queue_sz)];$/;"	m	class:rtos::Mail
_mail_p	mbed-rtos/rtos/Mail.h	/^    void        *_mail_p[2];$/;"	m	class:rtos::Mail
_mail_q	mbed-rtos/rtos/Mail.h	/^    uint32_t     _mail_q[4+(queue_sz)];$/;"	m	class:rtos::Mail
alloc	mbed-rtos/rtos/Mail.h	/^    T* alloc(uint32_t millisec=0) {$/;"	f	class:rtos::Mail
calloc	mbed-rtos/rtos/Mail.h	/^    T* calloc(uint32_t millisec=0) {$/;"	f	class:rtos::Mail
free	mbed-rtos/rtos/Mail.h	/^    osStatus free(T *mptr) {$/;"	f	class:rtos::Mail
get	mbed-rtos/rtos/Mail.h	/^    osEvent get(uint32_t millisec=osWaitForever) {$/;"	f	class:rtos::Mail
put	mbed-rtos/rtos/Mail.h	/^    osStatus put(T *mptr) {$/;"	f	class:rtos::Mail
rtos	mbed-rtos/rtos/Mail.h	/^namespace rtos {$/;"	n
MEMORYPOOL_H	mbed-rtos/rtos/MemoryPool.h	/^#define MEMORYPOOL_H$/;"	d
MemoryPool	mbed-rtos/rtos/MemoryPool.h	/^    MemoryPool() {$/;"	f	class:rtos::MemoryPool
MemoryPool	mbed-rtos/rtos/MemoryPool.h	/^class MemoryPool {$/;"	c	namespace:rtos
_pool_def	mbed-rtos/rtos/MemoryPool.h	/^    osPoolDef_t _pool_def;$/;"	m	class:rtos::MemoryPool
_pool_id	mbed-rtos/rtos/MemoryPool.h	/^    osPoolId    _pool_id;$/;"	m	class:rtos::MemoryPool
_pool_m	mbed-rtos/rtos/MemoryPool.h	/^    uint32_t    _pool_m[3+((sizeof(T)+3)\/4)*(pool_sz)];$/;"	m	class:rtos::MemoryPool
alloc	mbed-rtos/rtos/MemoryPool.h	/^    T* alloc(void) {$/;"	f	class:rtos::MemoryPool
calloc	mbed-rtos/rtos/MemoryPool.h	/^    T* calloc(void) {$/;"	f	class:rtos::MemoryPool
free	mbed-rtos/rtos/MemoryPool.h	/^    osStatus free(T *block) {$/;"	f	class:rtos::MemoryPool
rtos	mbed-rtos/rtos/MemoryPool.h	/^namespace rtos {$/;"	n
Mutex	mbed-rtos/rtos/Mutex.cpp	/^Mutex::Mutex() {$/;"	f	class:rtos::Mutex
lock	mbed-rtos/rtos/Mutex.cpp	/^osStatus Mutex::lock(uint32_t millisec) {$/;"	f	class:rtos::Mutex
rtos	mbed-rtos/rtos/Mutex.cpp	/^namespace rtos {$/;"	n	file:
trylock	mbed-rtos/rtos/Mutex.cpp	/^bool Mutex::trylock() {$/;"	f	class:rtos::Mutex
unlock	mbed-rtos/rtos/Mutex.cpp	/^osStatus Mutex::unlock() {$/;"	f	class:rtos::Mutex
~Mutex	mbed-rtos/rtos/Mutex.cpp	/^Mutex::~Mutex() {$/;"	f	class:rtos::Mutex
MUTEX_H	mbed-rtos/rtos/Mutex.h	/^#define MUTEX_H$/;"	d
Mutex	mbed-rtos/rtos/Mutex.h	/^class Mutex {$/;"	c	namespace:rtos
_mutex_data	mbed-rtos/rtos/Mutex.h	/^    int32_t _mutex_data[3];$/;"	m	class:rtos::Mutex
_osMutexDef	mbed-rtos/rtos/Mutex.h	/^    osMutexDef_t _osMutexDef;$/;"	m	class:rtos::Mutex
_osMutexId	mbed-rtos/rtos/Mutex.h	/^    osMutexId _osMutexId;$/;"	m	class:rtos::Mutex
rtos	mbed-rtos/rtos/Mutex.h	/^namespace rtos {$/;"	n
QUEUE_H	mbed-rtos/rtos/Queue.h	/^#define QUEUE_H$/;"	d
Queue	mbed-rtos/rtos/Queue.h	/^    Queue() {$/;"	f	class:rtos::Queue
Queue	mbed-rtos/rtos/Queue.h	/^class Queue {$/;"	c	namespace:rtos
_queue_def	mbed-rtos/rtos/Queue.h	/^    osMessageQDef_t _queue_def;$/;"	m	class:rtos::Queue
_queue_id	mbed-rtos/rtos/Queue.h	/^    osMessageQId    _queue_id;$/;"	m	class:rtos::Queue
_queue_q	mbed-rtos/rtos/Queue.h	/^    uint32_t        _queue_q[4+(queue_sz)];$/;"	m	class:rtos::Queue
get	mbed-rtos/rtos/Queue.h	/^    osEvent get(uint32_t millisec=osWaitForever) {$/;"	f	class:rtos::Queue
put	mbed-rtos/rtos/Queue.h	/^    osStatus put(T* data, uint32_t millisec=0) {$/;"	f	class:rtos::Queue
rtos	mbed-rtos/rtos/Queue.h	/^namespace rtos {$/;"	n
RtosTimer	mbed-rtos/rtos/RtosTimer.cpp	/^RtosTimer::RtosTimer(void (*periodic_task)(void const *argument), os_timer_type type, void *argument) {$/;"	f	class:rtos::RtosTimer
rtos	mbed-rtos/rtos/RtosTimer.cpp	/^namespace rtos {$/;"	n	file:
start	mbed-rtos/rtos/RtosTimer.cpp	/^osStatus RtosTimer::start(uint32_t millisec) {$/;"	f	class:rtos::RtosTimer
stop	mbed-rtos/rtos/RtosTimer.cpp	/^osStatus RtosTimer::stop(void) {$/;"	f	class:rtos::RtosTimer
~RtosTimer	mbed-rtos/rtos/RtosTimer.cpp	/^RtosTimer::~RtosTimer() {$/;"	f	class:rtos::RtosTimer
RTOS_TIMER_H	mbed-rtos/rtos/RtosTimer.h	/^#define RTOS_TIMER_H$/;"	d
RtosTimer	mbed-rtos/rtos/RtosTimer.h	/^class RtosTimer {$/;"	c	namespace:rtos
_timer	mbed-rtos/rtos/RtosTimer.h	/^    osTimerDef_t _timer;$/;"	m	class:rtos::RtosTimer
_timer_data	mbed-rtos/rtos/RtosTimer.h	/^    uint32_t _timer_data[5];$/;"	m	class:rtos::RtosTimer
_timer_id	mbed-rtos/rtos/RtosTimer.h	/^    osTimerId _timer_id;$/;"	m	class:rtos::RtosTimer
rtos	mbed-rtos/rtos/RtosTimer.h	/^namespace rtos {$/;"	n
Semaphore	mbed-rtos/rtos/Semaphore.cpp	/^Semaphore::Semaphore(int32_t count) {$/;"	f	class:rtos::Semaphore
release	mbed-rtos/rtos/Semaphore.cpp	/^osStatus Semaphore::release(void) {$/;"	f	class:rtos::Semaphore
rtos	mbed-rtos/rtos/Semaphore.cpp	/^namespace rtos {$/;"	n	file:
wait	mbed-rtos/rtos/Semaphore.cpp	/^int32_t Semaphore::wait(uint32_t millisec) {$/;"	f	class:rtos::Semaphore
~Semaphore	mbed-rtos/rtos/Semaphore.cpp	/^Semaphore::~Semaphore() {$/;"	f	class:rtos::Semaphore
SEMAPHORE_H	mbed-rtos/rtos/Semaphore.h	/^#define SEMAPHORE_H$/;"	d
Semaphore	mbed-rtos/rtos/Semaphore.h	/^class Semaphore {$/;"	c	namespace:rtos
_osSemaphoreDef	mbed-rtos/rtos/Semaphore.h	/^    osSemaphoreDef_t _osSemaphoreDef;$/;"	m	class:rtos::Semaphore
_osSemaphoreId	mbed-rtos/rtos/Semaphore.h	/^    osSemaphoreId _osSemaphoreId;$/;"	m	class:rtos::Semaphore
_semaphore_data	mbed-rtos/rtos/Semaphore.h	/^    uint32_t _semaphore_data[2];$/;"	m	class:rtos::Semaphore
rtos	mbed-rtos/rtos/Semaphore.h	/^namespace rtos {$/;"	n
Thread	mbed-rtos/rtos/Thread.cpp	/^Thread::Thread(void (*task)(void const *argument), void *argument,$/;"	f	class:rtos::Thread
free_stack	mbed-rtos/rtos/Thread.cpp	/^uint32_t Thread::free_stack() {$/;"	f	class:rtos::Thread
get_priority	mbed-rtos/rtos/Thread.cpp	/^osPriority Thread::get_priority() {$/;"	f	class:rtos::Thread
get_state	mbed-rtos/rtos/Thread.cpp	/^Thread::State Thread::get_state() {$/;"	f	class:rtos::Thread
gettid	mbed-rtos/rtos/Thread.cpp	/^osThreadId Thread::gettid() {$/;"	f	class:rtos::Thread
max_stack	mbed-rtos/rtos/Thread.cpp	/^uint32_t Thread::max_stack() {$/;"	f	class:rtos::Thread
rtos	mbed-rtos/rtos/Thread.cpp	/^namespace rtos {$/;"	n	file:
set_priority	mbed-rtos/rtos/Thread.cpp	/^osStatus Thread::set_priority(osPriority priority) {$/;"	f	class:rtos::Thread
signal_clr	mbed-rtos/rtos/Thread.cpp	/^int32_t Thread::signal_clr(int32_t signals) {$/;"	f	class:rtos::Thread
signal_set	mbed-rtos/rtos/Thread.cpp	/^int32_t Thread::signal_set(int32_t signals) {$/;"	f	class:rtos::Thread
signal_wait	mbed-rtos/rtos/Thread.cpp	/^osEvent Thread::signal_wait(int32_t signals, uint32_t millisec) {$/;"	f	class:rtos::Thread
stack_size	mbed-rtos/rtos/Thread.cpp	/^uint32_t Thread::stack_size() {$/;"	f	class:rtos::Thread
terminate	mbed-rtos/rtos/Thread.cpp	/^osStatus Thread::terminate() {$/;"	f	class:rtos::Thread
used_stack	mbed-rtos/rtos/Thread.cpp	/^uint32_t Thread::used_stack() {$/;"	f	class:rtos::Thread
wait	mbed-rtos/rtos/Thread.cpp	/^osStatus Thread::wait(uint32_t millisec) {$/;"	f	class:rtos::Thread
yield	mbed-rtos/rtos/Thread.cpp	/^osStatus Thread::yield() {$/;"	f	class:rtos::Thread
~Thread	mbed-rtos/rtos/Thread.cpp	/^Thread::~Thread() {$/;"	f	class:rtos::Thread
Inactive	mbed-rtos/rtos/Thread.h	/^        Inactive,           \/**< Not created or terminated *\/$/;"	e	enum:rtos::Thread::State
Ready	mbed-rtos/rtos/Thread.h	/^        Ready,              \/**< Ready to run *\/$/;"	e	enum:rtos::Thread::State
Running	mbed-rtos/rtos/Thread.h	/^        Running,            \/**< Running *\/$/;"	e	enum:rtos::Thread::State
State	mbed-rtos/rtos/Thread.h	/^    enum State {$/;"	g	class:rtos::Thread
THREAD_H	mbed-rtos/rtos/Thread.h	/^#define THREAD_H$/;"	d
Thread	mbed-rtos/rtos/Thread.h	/^class Thread {$/;"	c	namespace:rtos
WaitingAnd	mbed-rtos/rtos/Thread.h	/^        WaitingAnd,         \/**< Waiting for multiple events in a set to occur *\/$/;"	e	enum:rtos::Thread::State
WaitingDelay	mbed-rtos/rtos/Thread.h	/^        WaitingDelay,       \/**< Waiting for a delay to occur *\/$/;"	e	enum:rtos::Thread::State
WaitingInterval	mbed-rtos/rtos/Thread.h	/^        WaitingInterval,    \/**< Waiting for an interval to occur *\/$/;"	e	enum:rtos::Thread::State
WaitingMailbox	mbed-rtos/rtos/Thread.h	/^        WaitingMailbox,     \/**< Waiting for a mailbox event to occur *\/$/;"	e	enum:rtos::Thread::State
WaitingMutex	mbed-rtos/rtos/Thread.h	/^        WaitingMutex,       \/**< Waiting for a mutex event to occur *\/$/;"	e	enum:rtos::Thread::State
WaitingOr	mbed-rtos/rtos/Thread.h	/^        WaitingOr,          \/**< Waiting for one event in a set to occur *\/$/;"	e	enum:rtos::Thread::State
WaitingSemaphore	mbed-rtos/rtos/Thread.h	/^        WaitingSemaphore,   \/**< Waiting for a semaphore event to occur *\/$/;"	e	enum:rtos::Thread::State
_dynamic_stack	mbed-rtos/rtos/Thread.h	/^    bool _dynamic_stack;$/;"	m	class:rtos::Thread
_thread_def	mbed-rtos/rtos/Thread.h	/^    osThreadDef_t _thread_def;$/;"	m	class:rtos::Thread
_tid	mbed-rtos/rtos/Thread.h	/^    osThreadId _tid;$/;"	m	class:rtos::Thread
rtos	mbed-rtos/rtos/Thread.h	/^namespace rtos {$/;"	n
RTOS_H	mbed-rtos/rtos/rtos.h	/^#define RTOS_H$/;"	d
dbg_init	mbed-rtos/rtx/TARGET_CORTEX_M/HAL_CM.c	/^void dbg_init (void) {$/;"	f
dbg_msg	mbed-rtos/rtx/TARGET_CORTEX_M/HAL_CM.c	/^BIT dbg_msg;$/;"	v
dbg_task_notify	mbed-rtos/rtx/TARGET_CORTEX_M/HAL_CM.c	/^void dbg_task_notify (P_TCB p_tcb, BOOL create) {$/;"	f
dbg_task_switch	mbed-rtos/rtx/TARGET_CORTEX_M/HAL_CM.c	/^void dbg_task_switch (U32 task_id) {$/;"	f
rt_init_stack	mbed-rtos/rtx/TARGET_CORTEX_M/HAL_CM.c	/^void rt_init_stack (P_TCB p_TCB, FUNCP task_body) {$/;"	f
rt_ret_regs	mbed-rtos/rtx/TARGET_CORTEX_M/HAL_CM.c	/^static __inline U32 *rt_ret_regs (P_TCB p_TCB) {$/;"	f	file:
rt_ret_val	mbed-rtos/rtx/TARGET_CORTEX_M/HAL_CM.c	/^void rt_ret_val (P_TCB p_TCB, U32 v0) {$/;"	f
rt_ret_val2	mbed-rtos/rtx/TARGET_CORTEX_M/HAL_CM.c	/^void rt_ret_val2(P_TCB p_TCB, U32 v0, U32 v1) {$/;"	f
HEAP_START	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^#define HEAP_START /;"	d
INITIAL_SP	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^#define INITIAL_SP /;"	d
OS_FIFOSZ	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^ #define OS_FIFOSZ /;"	d
OS_ID	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^typedef void    *OS_ID;$/;"	t
OS_MUT	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^typedef uint32_t OS_MUT[3];$/;"	t
OS_RESULT	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^typedef uint32_t OS_RESULT;$/;"	t
OS_TASK_CNT	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^#define OS_TASK_CNT /;"	d
OS_TCB_SIZE	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^#define OS_TCB_SIZE /;"	d
OS_TID	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^typedef uint32_t OS_TID;$/;"	t
OS_TMR_SIZE	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^#define OS_TMR_SIZE /;"	d
__USED	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^#define __USED /;"	d
__cs3_start_c	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^__attribute ((noreturn)) void __cs3_start_c (void){$/;"	f
__iar_program_start	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^void __iar_program_start( void )$/;"	f
__rt_entry	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^__asm void __rt_entry (void) {$/;"	f
_declare_box	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^#define _declare_box(/;"	d
_declare_box8	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^#define _declare_box8(/;"	d
_main_init	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^void _main_init (void) {$/;"	f
_mutex_acquire	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^__attribute__((used)) void _mutex_acquire (OS_ID *mutex) {$/;"	f
_mutex_initialize	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^int _mutex_initialize (OS_ID *mutex) {$/;"	f
_mutex_release	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^__attribute__((used)) void _mutex_release (OS_ID *mutex) {$/;"	f
idle_task_stack	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^unsigned int idle_task_stack[OS_IDLESTKSIZE];$/;"	v
idle_task_stack_size	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^unsigned short const idle_task_stack_size = OS_IDLESTKSIZE;$/;"	v
mutex_init	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^#define mutex_init(/;"	d
mutex_rel	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^#define mutex_rel(/;"	d
mutex_wait	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^#define mutex_wait(/;"	d
nr_mutex	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^ static uint32_t nr_mutex;$/;"	v
osMessageQId_osTimerMessageQ	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^osMessageQId osMessageQId_osTimerMessageQ;$/;"	v
osThreadId_osTimerThread	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^osThreadId osThreadId_osTimerThread;$/;"	v
os_active_TCB	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^void *os_active_TCB[OS_TASK_CNT];$/;"	v
os_clockrate	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^__USED uint32_t const os_clockrate = OS_TICK;$/;"	v
os_fifo	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^uint32_t       os_fifo[OS_FIFOSZ*2+1];$/;"	v
os_fifo_size	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^uint8_t  const os_fifo_size = OS_FIFOSZ;$/;"	v
os_flags	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^uint8_t  const os_flags      = OS_RUNPRIV;$/;"	v
os_maxtaskrun	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^uint16_t const os_maxtaskrun = OS_TASK_CNT;$/;"	v
os_mut_release	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^#define os_mut_release(/;"	d
os_mut_wait	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^#define os_mut_wait(/;"	d
os_rrobin	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^uint32_t const os_rrobin     = (OS_ROBIN << 16) | OS_ROBINTOUT;$/;"	v
os_thread_def_main	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^osThreadDef_t os_thread_def_main = {(os_pthread)main, osPriorityNormal, 0, NULL};$/;"	v
os_thread_def_osTimerThread	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^osThreadDef_t os_thread_def_osTimerThread = { NULL };$/;"	v
os_timernum	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^__USED uint32_t const os_timernum  = 0;$/;"	v
os_trv	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^uint32_t const os_trv        = OS_TRV;$/;"	v
rt_chk_robin	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^ void rt_chk_robin  (void) {;}$/;"	f
rt_init_robin	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^ void rt_init_robin (void) {;}$/;"	f
rt_stk_check	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^ void rt_stk_check  (void) {;}$/;"	f
runtask_id	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^#define runtask_id(/;"	d
set_main_stack	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^void set_main_stack(void) {$/;"	f
software_init_hook	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^__attribute__((naked)) void software_init_hook (void) {$/;"	f
std_libmutex	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_CM_lib.h	/^ static OS_MUT   std_libmutex[OS_MUTEXCNT];$/;"	v
BOX_ALIGN_8	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_Conf.h	/^#define BOX_ALIGN_8 /;"	d
OS_ERR_FIFO_OVF	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_Conf.h	/^#define OS_ERR_FIFO_OVF /;"	d
OS_ERR_MBX_OVF	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_Conf.h	/^#define OS_ERR_MBX_OVF /;"	d
OS_ERR_STK_OVF	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_Conf.h	/^#define OS_ERR_STK_OVF /;"	d
_declare_box	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_Conf.h	/^#define _declare_box(/;"	d
_declare_box8	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_Conf.h	/^#define _declare_box8(/;"	d
_init_box8	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_Conf.h	/^#define _init_box8(/;"	d
OS_CLOCK	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_Conf_CM.c	/^#     define OS_CLOCK /;"	d	file:
OS_CLOCK	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_Conf_CM.c	/^#    define OS_CLOCK /;"	d	file:
OS_FIFOSZ	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_Conf_CM.c	/^ #define OS_FIFOSZ /;"	d	file:
OS_IDLESTKSIZE	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_Conf_CM.c	/^ #define OS_IDLESTKSIZE /;"	d	file:
OS_MUTEXCNT	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_Conf_CM.c	/^ #define OS_MUTEXCNT /;"	d	file:
OS_ROBIN	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_Conf_CM.c	/^ #define OS_ROBIN /;"	d	file:
OS_ROBINTOUT	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_Conf_CM.c	/^ #define OS_ROBINTOUT /;"	d	file:
OS_RUNPRIV	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_Conf_CM.c	/^ #define OS_RUNPRIV /;"	d	file:
OS_SCHEDULERSTKSIZE	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_Conf_CM.c	/^#      define OS_SCHEDULERSTKSIZE /;"	d	file:
OS_STKCHECK	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_Conf_CM.c	/^ #define OS_STKCHECK /;"	d	file:
OS_TASKCNT	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_Conf_CM.c	/^#    define OS_TASKCNT /;"	d	file:
OS_TICK	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_Conf_CM.c	/^ #define OS_TICK /;"	d	file:
OS_TIMERCBQS	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_Conf_CM.c	/^ #define OS_TIMERCBQS /;"	d	file:
OS_TIMERPRIO	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_Conf_CM.c	/^ #define OS_TIMERPRIO /;"	d	file:
OS_TIMERS	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_Conf_CM.c	/^ #define OS_TIMERS /;"	d	file:
OS_TIMERSTKSZ	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_Conf_CM.c	/^ #define OS_TIMERSTKSZ /;"	d	file:
OS_TRV	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_Conf_CM.c	/^#define OS_TRV /;"	d	file:
os_error	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_Conf_CM.c	/^void os_error (uint32_t err_code) {$/;"	f
os_idle_demon	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_Conf_CM.c	/^void os_idle_demon (void) {$/;"	f
sysThreadError	mbed-rtos/rtx/TARGET_CORTEX_M/RTX_Conf_CM.c	/^void sysThreadError(osStatus status) {$/;"	f
OS_Tick_Handler	mbed-rtos/rtx/TARGET_CORTEX_M/TARGET_M4/TOOLCHAIN_GCC/HAL_CM4.S	/^OS_Tick_Handler:$/;"	l
PendSV_Handler	mbed-rtos/rtx/TARGET_CORTEX_M/TARGET_M4/TOOLCHAIN_GCC/HAL_CM4.S	/^PendSV_Handler:$/;"	l
PendSV_Handler_Veneer	mbed-rtos/rtx/TARGET_CORTEX_M/TARGET_M4/TOOLCHAIN_GCC/HAL_CM4.S	/^PendSV_Handler_Veneer:$/;"	l
SVC_Done	mbed-rtos/rtx/TARGET_CORTEX_M/TARGET_M4/TOOLCHAIN_GCC/HAL_CM4.S	/^SVC_Done:$/;"	l
SVC_Exit	mbed-rtos/rtx/TARGET_CORTEX_M/TARGET_M4/TOOLCHAIN_GCC/HAL_CM4.S	/^SVC_Exit:$/;"	l
SVC_Handler	mbed-rtos/rtx/TARGET_CORTEX_M/TARGET_M4/TOOLCHAIN_GCC/HAL_CM4.S	/^SVC_Handler:$/;"	l
SVC_Handler_Veneer	mbed-rtos/rtx/TARGET_CORTEX_M/TARGET_M4/TOOLCHAIN_GCC/HAL_CM4.S	/^SVC_Handler_Veneer:$/;"	l
SVC_Next	mbed-rtos/rtx/TARGET_CORTEX_M/TARGET_M4/TOOLCHAIN_GCC/HAL_CM4.S	/^SVC_Next:$/;"	l
SVC_User	mbed-rtos/rtx/TARGET_CORTEX_M/TARGET_M4/TOOLCHAIN_GCC/HAL_CM4.S	/^SVC_User:$/;"	l
SysTick_Handler	mbed-rtos/rtx/TARGET_CORTEX_M/TARGET_M4/TOOLCHAIN_GCC/HAL_CM4.S	/^SysTick_Handler:$/;"	l
SysTick_Handler_Veneer	mbed-rtos/rtx/TARGET_CORTEX_M/TARGET_M4/TOOLCHAIN_GCC/HAL_CM4.S	/^SysTick_Handler_Veneer:$/;"	l
Sys_Exit	mbed-rtos/rtx/TARGET_CORTEX_M/TARGET_M4/TOOLCHAIN_GCC/HAL_CM4.S	/^Sys_Exit:$/;"	l
Sys_Switch	mbed-rtos/rtx/TARGET_CORTEX_M/TARGET_M4/TOOLCHAIN_GCC/HAL_CM4.S	/^Sys_Switch:$/;"	l
_alloc_box	mbed-rtos/rtx/TARGET_CORTEX_M/TARGET_M4/TOOLCHAIN_GCC/HAL_CM4.S	/^_alloc_box:$/;"	l
_free_box	mbed-rtos/rtx/TARGET_CORTEX_M/TARGET_M4/TOOLCHAIN_GCC/HAL_CM4.S	/^_free_box:$/;"	l
os_set_env	mbed-rtos/rtx/TARGET_CORTEX_M/TARGET_M4/TOOLCHAIN_GCC/HAL_CM4.S	/^os_set_env:$/;"	l
rt_get_PSP	mbed-rtos/rtx/TARGET_CORTEX_M/TARGET_M4/TOOLCHAIN_GCC/HAL_CM4.S	/^rt_get_PSP:$/;"	l
rt_set_PSP	mbed-rtos/rtx/TARGET_CORTEX_M/TARGET_M4/TOOLCHAIN_GCC/HAL_CM4.S	/^rt_set_PSP:$/;"	l
SVC_Count	mbed-rtos/rtx/TARGET_CORTEX_M/TARGET_M4/TOOLCHAIN_GCC/SVC_Table.S	/^SVC_Count:$/;"	l
SVC_End	mbed-rtos/rtx/TARGET_CORTEX_M/TARGET_M4/TOOLCHAIN_GCC/SVC_Table.S	/^SVC_End:$/;"	l
SVC_Table	mbed-rtos/rtx/TARGET_CORTEX_M/TARGET_M4/TOOLCHAIN_GCC/SVC_Table.S	/^SVC_Table:$/;"	l
CMSIS_OS_RTX	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^#define CMSIS_OS_RTX$/;"	d
DEFAULT_STACK_SIZE	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^#define DEFAULT_STACK_SIZE /;"	d
WORDS_STACK_SIZE	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^#    define WORDS_STACK_SIZE /;"	d
_CMSIS_OS_H	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^#define _CMSIS_OS_H$/;"	d
def	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  } def;                               \/\/\/< event definition$/;"	m	struct:__anon23	typeref:union:__anon23::__anon25
item_sz	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  uint32_t                 item_sz;    \/\/\/< size of an item$/;"	m	struct:os_mailQ_def
item_sz	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  uint32_t                 item_sz;    \/\/\/< size of an item$/;"	m	struct:os_pool_def
mail_id	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^    osMailQId             mail_id;     \/\/\/< mail id obtained by \\ref osMailCreate$/;"	m	union:__anon23::__anon25
message_id	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^    osMessageQId       message_id;     \/\/\/< message id obtained by \\ref osMessageCreate$/;"	m	union:__anon23::__anon25
mutex	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  void                      *mutex;    \/\/\/< pointer to internal data$/;"	m	struct:os_mutex_def
osCMSIS	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^#define osCMSIS /;"	d
osCMSIS_RTX	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^#define osCMSIS_RTX /;"	d
osErrorISR	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  osErrorISR              =  0x82,       \/\/\/< not allowed in ISR context: the function cannot be called from interrupt service routines.$/;"	e	enum:__anon21
osErrorISRRecursive	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  osErrorISRRecursive     =  0x83,       \/\/\/< function called multiple times from ISR with same object.$/;"	e	enum:__anon21
osErrorNoMemory	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  osErrorNoMemory         =  0x85,       \/\/\/< system is out of memory: it was impossible to allocate or reserve memory for the operation.$/;"	e	enum:__anon21
osErrorOS	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  osErrorOS               =  0xFF,       \/\/\/< unspecified RTOS error: run-time error but no other error message fits.$/;"	e	enum:__anon21
osErrorParameter	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  osErrorParameter        =  0x80,       \/\/\/< parameter error: a mandatory parameter was missing or specified an incorrect object.$/;"	e	enum:__anon21
osErrorPriority	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  osErrorPriority         =  0x84,       \/\/\/< system cannot determine priority or thread has illegal priority.$/;"	e	enum:__anon21
osErrorResource	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  osErrorResource         =  0x81,       \/\/\/< resource not available: a specified resource was not available.$/;"	e	enum:__anon21
osErrorTimeoutResource	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  osErrorTimeoutResource  =  0xC1,       \/\/\/< resource not available within given time: a specified resource was not available within the timeout period.$/;"	e	enum:__anon21
osErrorValue	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  osErrorValue            =  0x86,       \/\/\/< value of a parameter is out of range.$/;"	e	enum:__anon21
osEvent	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^} osEvent;$/;"	t	typeref:struct:__anon23
osEventMail	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  osEventMail             =  0x20,       \/\/\/< function completed; mail event occurred.$/;"	e	enum:__anon21
osEventMessage	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  osEventMessage          =  0x10,       \/\/\/< function completed; message event occurred.$/;"	e	enum:__anon21
osEventSignal	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  osEventSignal           =  0x08,       \/\/\/< function completed; signal event occurred.$/;"	e	enum:__anon21
osEventTimeout	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  osEventTimeout          =  0x40,       \/\/\/< function completed; timeout occurred.$/;"	e	enum:__anon21
osFeature_MailQ	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^#define osFeature_MailQ /;"	d
osFeature_MainThread	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^#define osFeature_MainThread /;"	d
osFeature_MessageQ	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^#define osFeature_MessageQ /;"	d
osFeature_Pool	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^#define osFeature_Pool /;"	d
osFeature_Semaphore	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^#define osFeature_Semaphore /;"	d
osFeature_Signals	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^#define osFeature_Signals /;"	d
osFeature_Wait	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^#define osFeature_Wait /;"	d
osKernelSystemId	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^#define osKernelSystemId /;"	d
osMailQ	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^#define osMailQ(/;"	d
osMailQDef	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^#define osMailQDef(/;"	d
osMailQDef_t	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^} osMailQDef_t;$/;"	t	typeref:struct:os_mailQ_def
osMailQId	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^typedef struct os_mailQ_cb *osMailQId;$/;"	t	typeref:struct:os_mailQ_cb
osMessageQ	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^#define osMessageQ(/;"	d
osMessageQDef	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^#define osMessageQDef(/;"	d
osMessageQDef_t	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^} osMessageQDef_t;$/;"	t	typeref:struct:os_messageQ_def
osMessageQId	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^typedef struct os_messageQ_cb *osMessageQId;$/;"	t	typeref:struct:os_messageQ_cb
osMutex	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^#define osMutex(/;"	d
osMutexDef	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^#define osMutexDef(/;"	d
osMutexDef_t	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^} osMutexDef_t;$/;"	t	typeref:struct:os_mutex_def
osMutexId	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^typedef struct os_mutex_cb *osMutexId;$/;"	t	typeref:struct:os_mutex_cb
osOK	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  osOK                    =     0,       \/\/\/< function completed; no error or event occurred.$/;"	e	enum:__anon21
osPool	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^#define osPool(/;"	d
osPoolDef	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^#define osPoolDef(/;"	d
osPoolDef_t	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^} osPoolDef_t;$/;"	t	typeref:struct:os_pool_def
osPoolId	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^typedef struct os_pool_cb *osPoolId;$/;"	t	typeref:struct:os_pool_cb
osPriority	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^} osPriority;$/;"	t	typeref:enum:__anon20
osPriorityAboveNormal	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  osPriorityAboveNormal   = +1,          \/\/\/< priority: above normal$/;"	e	enum:__anon20
osPriorityBelowNormal	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  osPriorityBelowNormal   = -1,          \/\/\/< priority: below normal$/;"	e	enum:__anon20
osPriorityError	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  osPriorityError         =  0x84        \/\/\/< system cannot determine priority or thread has illegal priority$/;"	e	enum:__anon20
osPriorityHigh	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  osPriorityHigh          = +2,          \/\/\/< priority: high$/;"	e	enum:__anon20
osPriorityIdle	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  osPriorityIdle          = -3,          \/\/\/< priority: idle (lowest)$/;"	e	enum:__anon20
osPriorityLow	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  osPriorityLow           = -2,          \/\/\/< priority: low$/;"	e	enum:__anon20
osPriorityNormal	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  osPriorityNormal        =  0,          \/\/\/< priority: normal (default)$/;"	e	enum:__anon20
osPriorityRealtime	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  osPriorityRealtime      = +3,          \/\/\/< priority: realtime (highest)$/;"	e	enum:__anon20
osSemaphore	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^#define osSemaphore(/;"	d
osSemaphoreDef	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^#define osSemaphoreDef(/;"	d
osSemaphoreDef_t	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^} osSemaphoreDef_t;$/;"	t	typeref:struct:os_semaphore_def
osSemaphoreId	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^typedef struct os_semaphore_cb *osSemaphoreId;$/;"	t	typeref:struct:os_semaphore_cb
osStatus	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^} osStatus;$/;"	t	typeref:enum:__anon21
osThread	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^#define osThread(/;"	d
osThreadDef	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^#define osThreadDef(/;"	d
osThreadDef_t	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^} osThreadDef_t;$/;"	t	typeref:struct:os_thread_def
osThreadId	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^typedef struct os_thread_cb *osThreadId;$/;"	t	typeref:struct:os_thread_cb
osTimer	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^#define osTimer(/;"	d
osTimerDef	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^#define osTimerDef(/;"	d
osTimerDef_t	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^} osTimerDef_t;$/;"	t	typeref:struct:os_timer_def
osTimerId	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^typedef struct os_timer_cb *osTimerId;$/;"	t	typeref:struct:os_timer_cb
osTimerOnce	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  osTimerOnce             =     0,       \/\/\/< one-shot timer$/;"	e	enum:__anon22
osTimerPeriodic	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  osTimerPeriodic         =     1        \/\/\/< repeating timer$/;"	e	enum:__anon22
osWaitForever	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^#define osWaitForever /;"	d
os_InRegs	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^#define os_InRegs /;"	d
os_InRegs	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^#define os_InRegs$/;"	d
os_mailQ_def	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^typedef struct os_mailQ_def  {$/;"	s
os_messageQ_def	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^typedef struct os_messageQ_def  {$/;"	s
os_mutex_def	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^typedef struct os_mutex_def  {$/;"	s
os_pool_def	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^typedef struct os_pool_def  {$/;"	s
os_pthread	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^typedef void (*os_pthread) (void const *argument);$/;"	t
os_ptimer	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^typedef void (*os_ptimer) (void const *argument);$/;"	t
os_semaphore_def	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^typedef struct os_semaphore_def  {$/;"	s
os_status_reserved	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  os_status_reserved      =  0x7FFFFFFF  \/\/\/< prevent from enum down-size compiler optimization.$/;"	e	enum:__anon21
os_thread_def	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^typedef struct os_thread_def  {$/;"	s
os_timer_def	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^typedef struct os_timer_def  {$/;"	s
os_timer_type	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^} os_timer_type;$/;"	t	typeref:enum:__anon22
p	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^    void                       *p;     \/\/\/< message or mail as void pointer$/;"	m	union:__anon23::__anon24
pool	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  void                       *pool;    \/\/\/< memory array for mail$/;"	m	struct:os_mailQ_def
pool	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  void                       *pool;    \/\/\/< memory array for messages$/;"	m	struct:os_messageQ_def
pool	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  void                       *pool;    \/\/\/< pointer to memory for pool$/;"	m	struct:os_pool_def
pool_sz	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  uint32_t                 pool_sz;    \/\/\/< number of items (elements) in the pool$/;"	m	struct:os_pool_def
pthread	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  os_pthread               pthread;      \/\/\/< start address of thread function$/;"	m	struct:os_thread_def
ptimer	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  os_ptimer                 ptimer;    \/\/\/< start address of a timer function$/;"	m	struct:os_timer_def
queue_sz	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  uint32_t                queue_sz;    \/\/\/< number of elements in the queue$/;"	m	struct:os_mailQ_def
queue_sz	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  uint32_t                queue_sz;    \/\/\/< number of elements in the queue$/;"	m	struct:os_messageQ_def
semaphore	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  void                  *semaphore;    \/\/\/< pointer to internal data$/;"	m	struct:os_semaphore_def
signals	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^    int32_t               signals;     \/\/\/< signal flags$/;"	m	union:__anon23::__anon24
stack_pointer	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  uint32_t               *stack_pointer;  \/\/\/< pointer to the stack memory block$/;"	m	struct:os_thread_def
stacksize	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  uint32_t               stacksize;      \/\/\/< stack size requirements in bytes$/;"	m	struct:os_thread_def
status	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  osStatus                 status;     \/\/\/< status code: event or error information$/;"	m	struct:__anon23
tcb	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  struct OS_TCB          tcb;$/;"	m	struct:os_thread_def	typeref:struct:os_thread_def::OS_TCB
timer	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  void                      *timer;    \/\/\/< pointer to internal data$/;"	m	struct:os_timer_def
tpriority	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  osPriority             tpriority;      \/\/\/< initial thread priority$/;"	m	struct:os_thread_def
v	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^    uint32_t                    v;     \/\/\/< message as 32-bit value$/;"	m	union:__anon23::__anon24
value	mbed-rtos/rtx/TARGET_CORTEX_M/cmsis_os.h	/^  } value;                             \/\/\/< event value$/;"	m	struct:__anon23	typeref:union:__anon23::__anon24
BIT	mbed-rtos/rtx/TARGET_CORTEX_M/os_tcb.h	/^typedef unsigned char      BIT;$/;"	t
BOOL	mbed-rtos/rtx/TARGET_CORTEX_M/os_tcb.h	/^typedef unsigned int       BOOL;$/;"	t
FUNCP	mbed-rtos/rtx/TARGET_CORTEX_M/os_tcb.h	/^typedef void               (*FUNCP)(void);$/;"	t
OS_TCB	mbed-rtos/rtx/TARGET_CORTEX_M/os_tcb.h	/^typedef struct OS_TCB {$/;"	s
OS_TCB_H	mbed-rtos/rtx/TARGET_CORTEX_M/os_tcb.h	/^#define OS_TCB_H$/;"	d
P_TCB	mbed-rtos/rtx/TARGET_CORTEX_M/os_tcb.h	/^} *P_TCB;$/;"	t	typeref:struct:OS_TCB
S16	mbed-rtos/rtx/TARGET_CORTEX_M/os_tcb.h	/^typedef short              S16;$/;"	t
S32	mbed-rtos/rtx/TARGET_CORTEX_M/os_tcb.h	/^typedef int                S32;$/;"	t
S64	mbed-rtos/rtx/TARGET_CORTEX_M/os_tcb.h	/^typedef long long          S64;$/;"	t
S8	mbed-rtos/rtx/TARGET_CORTEX_M/os_tcb.h	/^typedef char               S8;$/;"	t
U16	mbed-rtos/rtx/TARGET_CORTEX_M/os_tcb.h	/^typedef unsigned short     U16;$/;"	t
U32	mbed-rtos/rtx/TARGET_CORTEX_M/os_tcb.h	/^typedef unsigned int       U32;$/;"	t
U64	mbed-rtos/rtx/TARGET_CORTEX_M/os_tcb.h	/^typedef unsigned long long U64;$/;"	t
U8	mbed-rtos/rtx/TARGET_CORTEX_M/os_tcb.h	/^typedef unsigned char      U8;$/;"	t
cb_type	mbed-rtos/rtx/TARGET_CORTEX_M/os_tcb.h	/^  U8     cb_type;                 \/* Control Block Type                      *\/$/;"	m	struct:OS_TCB
delta_time	mbed-rtos/rtx/TARGET_CORTEX_M/os_tcb.h	/^  U16    delta_time;              \/* Time until time out                     *\/$/;"	m	struct:OS_TCB
events	mbed-rtos/rtx/TARGET_CORTEX_M/os_tcb.h	/^  U16    events;                  \/* Event flags                             *\/$/;"	m	struct:OS_TCB
interval_time	mbed-rtos/rtx/TARGET_CORTEX_M/os_tcb.h	/^  U16    interval_time;           \/* Time interval for periodic waits        *\/$/;"	m	struct:OS_TCB
msg	mbed-rtos/rtx/TARGET_CORTEX_M/os_tcb.h	/^  void   **msg;                   \/* Direct message passing when task waits  *\/$/;"	m	struct:OS_TCB
p_blnk	mbed-rtos/rtx/TARGET_CORTEX_M/os_tcb.h	/^  struct OS_TCB *p_blnk;          \/* Link pointer for delay list backwards   *\/$/;"	m	struct:OS_TCB	typeref:struct:OS_TCB::OS_TCB
p_dlnk	mbed-rtos/rtx/TARGET_CORTEX_M/os_tcb.h	/^  struct OS_TCB *p_dlnk;          \/* Link pointer for delay list             *\/$/;"	m	struct:OS_TCB	typeref:struct:OS_TCB::OS_TCB
p_lnk	mbed-rtos/rtx/TARGET_CORTEX_M/os_tcb.h	/^  struct OS_TCB *p_lnk;           \/* Link pointer for ready\/sem. wait list   *\/$/;"	m	struct:OS_TCB	typeref:struct:OS_TCB::OS_TCB
p_rlnk	mbed-rtos/rtx/TARGET_CORTEX_M/os_tcb.h	/^  struct OS_TCB *p_rlnk;          \/* Link pointer for sem.\/mbx lst backwards *\/$/;"	m	struct:OS_TCB	typeref:struct:OS_TCB::OS_TCB
prio	mbed-rtos/rtx/TARGET_CORTEX_M/os_tcb.h	/^  U8     prio;                    \/* Execution priority                      *\/$/;"	m	struct:OS_TCB
priv_stack	mbed-rtos/rtx/TARGET_CORTEX_M/os_tcb.h	/^  U32    priv_stack;              \/* Private stack size in bytes             *\/$/;"	m	struct:OS_TCB
ptask	mbed-rtos/rtx/TARGET_CORTEX_M/os_tcb.h	/^  FUNCP  ptask;                   \/* Task entry address                      *\/$/;"	m	struct:OS_TCB
reserved1	mbed-rtos/rtx/TARGET_CORTEX_M/os_tcb.h	/^  U8     reserved1;$/;"	m	struct:OS_TCB
reserved2	mbed-rtos/rtx/TARGET_CORTEX_M/os_tcb.h	/^  U16    reserved2;$/;"	m	struct:OS_TCB
stack	mbed-rtos/rtx/TARGET_CORTEX_M/os_tcb.h	/^  U32    *stack;                  \/* Pointer to Task Stack memory block      *\/$/;"	m	struct:OS_TCB
stack_frame	mbed-rtos/rtx/TARGET_CORTEX_M/os_tcb.h	/^  U8     stack_frame;             \/* Stack frame: 0=Basic, 1=Extended        *\/$/;"	m	struct:OS_TCB
state	mbed-rtos/rtx/TARGET_CORTEX_M/os_tcb.h	/^  U8     state;                   \/* Task state                              *\/$/;"	m	struct:OS_TCB
std_libspace	mbed-rtos/rtx/TARGET_CORTEX_M/os_tcb.h	/^  U32 std_libspace[96\/4];$/;"	m	struct:OS_TCB
task_id	mbed-rtos/rtx/TARGET_CORTEX_M/os_tcb.h	/^  U8     task_id;                 \/* Task ID value for optimized TCB access  *\/$/;"	m	struct:OS_TCB
tsk_stack	mbed-rtos/rtx/TARGET_CORTEX_M/os_tcb.h	/^  U32    tsk_stack;               \/* Current task Stack pointer (R13)        *\/$/;"	m	struct:OS_TCB
waits	mbed-rtos/rtx/TARGET_CORTEX_M/os_tcb.h	/^  U16    waits;                   \/* Wait flags                              *\/$/;"	m	struct:OS_TCB
RET_int32_t	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^#define RET_int32_t /;"	d	file:
RET_osCallback	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^#define RET_osCallback /;"	d	file:
RET_osEvent	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^#define RET_osEvent /;"	d	file:
RET_osPriority	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^#define RET_osPriority /;"	d	file:
RET_osStatus	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^#define RET_osStatus /;"	d	file:
RET_pointer	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^#define RET_pointer /;"	d	file:
SVC_0_1	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^#define SVC_0_1(/;"	d	file:
SVC_1_1	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^#define SVC_1_1(/;"	d	file:
SVC_1_1	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^SVC_1_1(svcDelay,           osStatus, uint32_t, RET_osStatus)$/;"	f
SVC_1_2	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^#define SVC_1_2 /;"	d	file:
SVC_1_3	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^#define SVC_1_3 /;"	d	file:
SVC_2_1	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^#define SVC_2_1(/;"	d	file:
SVC_2_1	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^SVC_2_1(svcMutexWait,    osStatus,  osMutexId,      uint32_t, RET_osStatus)$/;"	f
SVC_2_1	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^SVC_2_1(svcSemaphoreWait,    int32_t,       osSemaphoreId,      uint32_t, RET_int32_t)$/;"	f
SVC_2_1	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^SVC_2_1(svcSignalSet,             int32_t, osThreadId, int32_t,  RET_int32_t)$/;"	f
SVC_2_1	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^SVC_2_1(svcTimerStart,            osStatus,   osTimerId,      uint32_t,              RET_osStatus)$/;"	f
SVC_2_3	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^#define SVC_2_3 /;"	d	file:
SVC_3_1	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^#define SVC_3_1(/;"	d	file:
SVC_3_1	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^SVC_3_1(svcMessagePut,              osStatus,     osMessageQId,      uint32_t,   uint32_t, RET_osStatus)$/;"	f
SVC_4_1	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^#define SVC_4_1(/;"	d	file:
SVC_Arg0	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^#define SVC_Arg0(/;"	d	file:
SVC_Arg1	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^#define SVC_Arg1(/;"	d	file:
SVC_Arg2	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^#define SVC_Arg2(/;"	d	file:
SVC_Arg3	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^#define SVC_Arg3(/;"	d	file:
SVC_Arg4	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^#define SVC_Arg4(/;"	d	file:
SVC_ArgN	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^#define SVC_ArgN(/;"	d	file:
SVC_ArgR	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^#define SVC_ArgR(/;"	d	file:
SVC_Call	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^#define SVC_Call(/;"	d	file:
SVC_Setup	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^#define SVC_Setup(/;"	d	file:
__CMSIS_GENERIC	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^#define __CMSIS_GENERIC$/;"	d	file:
__NO_RETURN	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^#define __NO_RETURN /;"	d	file:
arg	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^  void                 *arg;                    \/\/ Timer Function Argument$/;"	m	struct:os_timer_cb_	file:
arg	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^  void *arg;            \/\/ Function argument$/;"	m	struct:__anon26	file:
fp	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^  void *fp;             \/\/ Function pointer$/;"	m	struct:__anon26	file:
icnt	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^  uint16_t             icnt;                    \/\/ Timer Initial Count$/;"	m	struct:os_timer_cb_	file:
isrMessageGet	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^static __INLINE os_InRegs osEvent isrMessageGet (osMessageQId queue_id, uint32_t millisec) {$/;"	f	file:
isrMessagePut	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^static __INLINE osStatus isrMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec) {$/;"	f	file:
isrSemaphoreRelease	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^static __INLINE osStatus isrSemaphoreRelease (osSemaphoreId semaphore_id) {$/;"	f	file:
isrSignalSet	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^static __INLINE int32_t isrSignalSet (osThreadId thread_id, int32_t signals) {$/;"	f	file:
next	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^  struct os_timer_cb_ *next;                    \/\/ Pointer to next active Timer$/;"	m	struct:os_timer_cb_	typeref:struct:os_timer_cb_::os_timer_cb_	file:
osCallback	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^} osCallback;$/;"	t	typeref:struct:__anon26	file:
osCallback_ret	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^#define osCallback_ret /;"	d	file:
osCallback_type	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^#define osCallback_type /;"	d	file:
osDelay	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osStatus osDelay (uint32_t millisec) {$/;"	f
osEvent_ret_mail	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^#define osEvent_ret_mail /;"	d	file:
osEvent_ret_msg	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^#define osEvent_ret_msg /;"	d	file:
osEvent_ret_status	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^#define osEvent_ret_status /;"	d	file:
osEvent_ret_value	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^#define osEvent_ret_value /;"	d	file:
osEvent_type	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^#define osEvent_type /;"	d	file:
osKernelInitialize	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osStatus osKernelInitialize (void) {$/;"	f
osKernelRunning	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^int32_t osKernelRunning(void) {$/;"	f
osKernelStart	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osStatus osKernelStart (void) {$/;"	f
osMailAlloc	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^void *osMailAlloc (osMailQId queue_id, uint32_t millisec) {$/;"	f
osMailCAlloc	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^void *osMailCAlloc (osMailQId queue_id, uint32_t millisec) {$/;"	f
osMailCreate	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osMailQId osMailCreate (osMailQDef_t *queue_def, osThreadId thread_id) {$/;"	f
osMailFree	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osStatus osMailFree (osMailQId queue_id, void *mail) {$/;"	f
osMailGet	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^os_InRegs osEvent osMailGet (osMailQId queue_id, uint32_t millisec) {$/;"	f
osMailPut	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osStatus osMailPut (osMailQId queue_id, void *mail) {$/;"	f
osMessageCreate	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osMessageQId osMessageCreate (osMessageQDef_t *queue_def, osThreadId thread_id) {$/;"	f
osMessageGet	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^os_InRegs osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec) {$/;"	f
osMessagePut	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec) {$/;"	f
osMutexCreate	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osMutexId osMutexCreate (osMutexDef_t *mutex_def) {$/;"	f
osMutexDelete	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osStatus osMutexDelete (osMutexId mutex_id) {$/;"	f
osMutexRelease	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osStatus osMutexRelease (osMutexId mutex_id) {$/;"	f
osMutexWait	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec) {$/;"	f
osPoolAlloc	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^void *osPoolAlloc (osPoolId pool_id) {$/;"	f
osPoolCAlloc	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^void *osPoolCAlloc (osPoolId pool_id) {$/;"	f
osPoolCreate	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osPoolId osPoolCreate (osPoolDef_t *pool_def) {$/;"	f
osPoolFree	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osStatus osPoolFree (osPoolId pool_id, void *block) {$/;"	f
osSemaphoreCreate	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osSemaphoreId osSemaphoreCreate (osSemaphoreDef_t *semaphore_def, int32_t count) {$/;"	f
osSemaphoreDelete	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osStatus osSemaphoreDelete (osSemaphoreId semaphore_id) {$/;"	f
osSemaphoreRelease	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osStatus osSemaphoreRelease (osSemaphoreId semaphore_id) {$/;"	f
osSemaphoreWait	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec) {$/;"	f
osSignalClear	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^int32_t osSignalClear (osThreadId thread_id, int32_t signals) {$/;"	f
osSignalGet	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^int32_t osSignalGet (osThreadId thread_id) {$/;"	f
osSignalSet	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^int32_t osSignalSet (osThreadId thread_id, int32_t signals) {$/;"	f
osSignalWait	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^os_InRegs osEvent osSignalWait (int32_t signals, uint32_t millisec) {$/;"	f
osThreadCreate	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osThreadId osThreadCreate (osThreadDef_t *thread_def, void *argument) {$/;"	f
osThreadExit	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^__NO_RETURN void osThreadExit (void) {$/;"	f
osThreadGetId	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osThreadId osThreadGetId (void) {$/;"	f
osThreadGetPriority	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osPriority osThreadGetPriority (osThreadId thread_id) {$/;"	f
osThreadSetPriority	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osStatus osThreadSetPriority (osThreadId thread_id, osPriority priority) {$/;"	f
osThreadTerminate	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osStatus osThreadTerminate (osThreadId thread_id) {$/;"	f
osThreadYield	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osStatus osThreadYield (void) {$/;"	f
osTimerCall	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^os_InRegs osCallback osTimerCall (osTimerId timer_id) {$/;"	f
osTimerCreate	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osTimerId osTimerCreate (osTimerDef_t *timer_def, os_timer_type type, void *argument) {$/;"	f
osTimerDelete	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osStatus osTimerDelete (osTimerId timer_id) {$/;"	f
osTimerInvalid	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^#define osTimerInvalid /;"	d	file:
osTimerRunning	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^#define osTimerRunning /;"	d	file:
osTimerStart	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osStatus osTimerStart (osTimerId timer_id, uint32_t millisec) {$/;"	f
osTimerStop	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osStatus osTimerStop (osTimerId timer_id) {$/;"	f
osTimerStopped	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^#define osTimerStopped /;"	d	file:
osTimerThread	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^__NO_RETURN void osTimerThread (void const *argument) {$/;"	f
osWait	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^os_InRegs osEvent osWait (uint32_t millisec) {$/;"	f
os_initialized	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^uint8_t os_initialized;                         \/\/ Kernel Initialized flag$/;"	v
os_running	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^uint8_t os_running;                             \/\/ Kernel Running flag$/;"	v
os_thread_cb	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^#define os_thread_cb /;"	d	file:
os_timer_cb	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^} os_timer_cb;$/;"	t	typeref:struct:os_timer_cb_	file:
os_timer_cb_	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^typedef struct os_timer_cb_ {                   \/\/ Timer Control Block$/;"	s	file:
os_timer_head	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^os_timer_cb *os_timer_head;                     \/\/ Pointer to first active Timer$/;"	v
reserved	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^  uint16_t         reserved;                    \/\/ Reserved$/;"	m	struct:os_timer_cb_	file:
ret128	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^typedef uint32_t __attribute__((vector_size(16))) ret128;$/;"	t	file:
ret64	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^typedef uint32_t __attribute__((vector_size(8)))  ret64;$/;"	t	file:
rt_clr_box	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^static void rt_clr_box (void *box_mem, void *box) {$/;"	f	file:
rt_id2obj	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^static void *rt_id2obj (void *id) {$/;"	f	file:
rt_ms2tick	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^static uint32_t rt_ms2tick (uint32_t millisec) {$/;"	f	file:
rt_tid2ptcb	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^static P_TCB rt_tid2ptcb (osThreadId thread_id) {$/;"	f	file:
rt_timer_insert	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^static void rt_timer_insert (os_timer_cb *pt, uint32_t tcnt) {$/;"	f	file:
rt_timer_remove	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^static int rt_timer_remove (os_timer_cb *pt) {$/;"	f	file:
state	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^  uint8_t             state;                    \/\/ Timer State$/;"	m	struct:os_timer_cb_	file:
svcKernelInitialize	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osStatus svcKernelInitialize (void) {$/;"	f
svcKernelRunning	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^int32_t svcKernelRunning(void) {$/;"	f
svcKernelStart	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osStatus svcKernelStart (void) {$/;"	f
svcMailCreate	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osMailQId svcMailCreate (osMailQDef_t *queue_def, osThreadId thread_id) {$/;"	f
svcMessageGet	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^os_InRegs osEvent_type svcMessageGet (osMessageQId queue_id, uint32_t millisec) {$/;"	f
svcMessagePut	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osStatus svcMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec) {$/;"	f
svcMutexDelete	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osStatus svcMutexDelete (osMutexId mutex_id) {$/;"	f
svcMutexRelease	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osStatus svcMutexRelease (osMutexId mutex_id) {$/;"	f
svcMutexWait	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osStatus svcMutexWait (osMutexId mutex_id, uint32_t millisec) {$/;"	f
svcPoolCreate	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osPoolId svcPoolCreate (const osPoolDef_t *pool_def) {$/;"	f
svcSemaphoreDelete	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osStatus svcSemaphoreDelete (osSemaphoreId semaphore_id) {$/;"	f
svcSemaphoreRelease	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osStatus svcSemaphoreRelease (osSemaphoreId semaphore_id) {$/;"	f
svcSemaphoreWait	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^int32_t svcSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec) {$/;"	f
svcSignalClear	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^int32_t svcSignalClear (osThreadId thread_id, int32_t signals) {$/;"	f
svcSignalGet	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^int32_t svcSignalGet (osThreadId thread_id) {$/;"	f
svcSignalWait	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^os_InRegs osEvent_type svcSignalWait (int32_t signals, uint32_t millisec) {$/;"	f
svcThreadCreate	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osThreadId svcThreadCreate (osThreadDef_t *thread_def, void *argument) {$/;"	f
svcThreadGetId	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osThreadId svcThreadGetId (void) {$/;"	f
svcThreadGetPriority	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osPriority svcThreadGetPriority (osThreadId thread_id) {$/;"	f
svcThreadSetPriority	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osStatus svcThreadSetPriority (osThreadId thread_id, osPriority priority) {$/;"	f
svcThreadTerminate	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osStatus svcThreadTerminate (osThreadId thread_id) {$/;"	f
svcThreadYield	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osStatus svcThreadYield (void) {$/;"	f
svcTimerCall	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^os_InRegs osCallback_type svcTimerCall (osTimerId timer_id) {$/;"	f
svcTimerDelete	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osStatus svcTimerDelete (osTimerId timer_id) {$/;"	f
svcTimerStart	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osStatus svcTimerStart (osTimerId timer_id, uint32_t millisec) {$/;"	f
svcTimerStop	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osStatus svcTimerStop (osTimerId timer_id) {$/;"	f
svcWait	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^os_InRegs osEvent_type svcWait (uint32_t millisec) {$/;"	f
sysMailAlloc	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^void *sysMailAlloc (osMailQId queue_id, uint32_t millisec, uint32_t isr, uint32_t clr) {$/;"	f
sysMailFree	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osStatus sysMailFree (osMailQId queue_id, void *mail, uint32_t isr) {$/;"	f
sysPoolAlloc	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^void *sysPoolAlloc (osPoolId pool_id, uint32_t clr) {$/;"	f
sysPoolFree	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^osStatus sysPoolFree (osPoolId pool_id, void *block) {$/;"	f
sysTimerTick	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^void sysTimerTick (void) {$/;"	f
tcnt	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^  uint16_t             tcnt;                    \/\/ Timer Delay Count$/;"	m	struct:os_timer_cb_	file:
timer	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^  osTimerDef_t       *timer;                    \/\/ Pointer to Timer definition$/;"	m	struct:os_timer_cb_	file:
type	mbed-rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c	/^  uint8_t              type;                    \/\/ Timer Type (Periodic\/One-shot)$/;"	m	struct:os_timer_cb_	file:
isr_evt_set	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Event.c	/^void isr_evt_set (U16 event_flags, OS_TID task_id) {$/;"	f
rt_evt_clr	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Event.c	/^void rt_evt_clr (U16 clear_flags, OS_TID task_id) {$/;"	f
rt_evt_get	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Event.c	/^U16 rt_evt_get (void) {$/;"	f
rt_evt_psh	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Event.c	/^void rt_evt_psh (P_TCB p_CB, U16 set_flags) {$/;"	f
rt_evt_set	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Event.c	/^void rt_evt_set (U16 event_flags, OS_TID task_id) {$/;"	f
rt_evt_wait	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Event.c	/^OS_RESULT rt_evt_wait (U16 wait_flags, U16 timeout, BOOL and_wait) {$/;"	f
DBG_INIT	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define DBG_INIT(/;"	d
DBG_TASK_NOTIFY	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define DBG_TASK_NOTIFY(/;"	d
DBG_TASK_SWITCH	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define DBG_TASK_SWITCH(/;"	d
DEMCR	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define DEMCR /;"	d
DEMCR_TRCENA	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define DEMCR_TRCENA /;"	d
INITIAL_xPSR	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define INITIAL_xPSR /;"	d
ITM_CONTROL	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define ITM_CONTROL /;"	d
ITM_ENABLE	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define ITM_ENABLE /;"	d
ITM_ITMENA	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define ITM_ITMENA /;"	d
ITM_PORT30_U32	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define ITM_PORT30_U32 /;"	d
ITM_PORT31_U16	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define ITM_PORT31_U16 /;"	d
ITM_PORT31_U32	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define ITM_PORT31_U32 /;"	d
ITM_PORT31_U8	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define ITM_PORT31_U8 /;"	d
MAGIC_WORD	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define MAGIC_WORD /;"	d
NVIC_AIR_CTRL	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define NVIC_AIR_CTRL /;"	d
NVIC_ICER	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define NVIC_ICER /;"	d
NVIC_INT_CTRL	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define NVIC_INT_CTRL /;"	d
NVIC_IP	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define NVIC_IP /;"	d
NVIC_ISER	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define NVIC_ISER /;"	d
NVIC_ST_CTRL	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define NVIC_ST_CTRL /;"	d
NVIC_ST_CURRENT	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define NVIC_ST_CURRENT /;"	d
NVIC_ST_RELOAD	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define NVIC_ST_RELOAD /;"	d
NVIC_SYS_PRI2	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define NVIC_SYS_PRI2 /;"	d
NVIC_SYS_PRI3	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define NVIC_SYS_PRI3 /;"	d
OS_LOCK	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define OS_LOCK(/;"	d
OS_PEND	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define OS_PEND(/;"	d
OS_PENDING	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define OS_PENDING /;"	d
OS_PEND_IRQ	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define OS_PEND_IRQ(/;"	d
OS_UNLOCK	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define OS_UNLOCK(/;"	d
OS_UNPEND	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define OS_UNPEND(/;"	d
OS_X_INIT	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define OS_X_INIT(/;"	d
OS_X_LOCK	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define OS_X_LOCK(/;"	d
OS_X_PEND	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define OS_X_PEND(/;"	d
OS_X_PENDING	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define OS_X_PENDING /;"	d
OS_X_UNLOCK	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define OS_X_UNLOCK(/;"	d
OS_X_UNPEND	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define OS_X_UNPEND(/;"	d
__TARGET_ARCH_6S_M	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define __TARGET_ARCH_6S_M /;"	d
__TARGET_FPU_VFP	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define __TARGET_FPU_VFP /;"	d
__USE_EXCLUSIVE_ACCESS	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^ #define __USE_EXCLUSIVE_ACCESS$/;"	d
__USE_EXCLUSIVE_ACCESS	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^ #undef  __USE_EXCLUSIVE_ACCESS$/;"	d
__USE_EXCLUSIVE_ACCESS	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#undef  __USE_EXCLUSIVE_ACCESS$/;"	d
__clz	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^__attribute__(( always_inline)) static inline U8 __clz(U32 value)$/;"	f
__clz	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^static inline U8 __clz(U32 value)$/;"	f
__disable_irq	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^__attribute__((always_inline)) static inline U32 __disable_irq(void)$/;"	f
__disable_irq	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^static inline U32 __disable_irq(void)$/;"	f
__enable_irq	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^__attribute__((always_inline)) static inline void __enable_irq(void)$/;"	f
__enable_irq	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^static inline void __enable_irq(void)$/;"	f
__inline	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define __inline /;"	d
__weak	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^#define __weak /;"	d
rt_dec	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^ #define rt_dec(/;"	d
rt_inc	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^ #define rt_inc(/;"	d
rt_inc_qi	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^__inline static U32 rt_inc_qi (U32 size, U8 *count, U8 *first) {$/;"	f
rt_svc_init	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^__inline static void rt_svc_init (void) {$/;"	f
rt_systick_init	mbed-rtos/rtx/TARGET_CORTEX_M/rt_HAL_CM.h	/^__inline static void rt_systick_init (void) {$/;"	f
os_dly	mbed-rtos/rtx/TARGET_CORTEX_M/rt_List.c	/^struct OS_XCB  os_dly;$/;"	v	typeref:struct:OS_XCB
os_rdy	mbed-rtos/rtx/TARGET_CORTEX_M/rt_List.c	/^struct OS_XCB  os_rdy;$/;"	v	typeref:struct:OS_XCB
rt_dec_dly	mbed-rtos/rtx/TARGET_CORTEX_M/rt_List.c	/^void rt_dec_dly (void) {$/;"	f
rt_get_first	mbed-rtos/rtx/TARGET_CORTEX_M/rt_List.c	/^P_TCB rt_get_first (P_XCB p_CB) {$/;"	f
rt_get_same_rdy_prio	mbed-rtos/rtx/TARGET_CORTEX_M/rt_List.c	/^P_TCB rt_get_same_rdy_prio (void) {$/;"	f
rt_psq_enq	mbed-rtos/rtx/TARGET_CORTEX_M/rt_List.c	/^void rt_psq_enq (OS_ID entry, U32 arg) {$/;"	f
rt_put_dly	mbed-rtos/rtx/TARGET_CORTEX_M/rt_List.c	/^void rt_put_dly (P_TCB p_task, U16 delay) {$/;"	f
rt_put_prio	mbed-rtos/rtx/TARGET_CORTEX_M/rt_List.c	/^void rt_put_prio (P_XCB p_CB, P_TCB p_task) {$/;"	f
rt_put_rdy_first	mbed-rtos/rtx/TARGET_CORTEX_M/rt_List.c	/^void rt_put_rdy_first (P_TCB p_task) {$/;"	f
rt_resort_prio	mbed-rtos/rtx/TARGET_CORTEX_M/rt_List.c	/^void rt_resort_prio (P_TCB p_task) {$/;"	f
rt_rmv_dly	mbed-rtos/rtx/TARGET_CORTEX_M/rt_List.c	/^void rt_rmv_dly (P_TCB p_task) {$/;"	f
rt_rmv_list	mbed-rtos/rtx/TARGET_CORTEX_M/rt_List.c	/^void rt_rmv_list (P_TCB p_task) {$/;"	f
HCB	mbed-rtos/rtx/TARGET_CORTEX_M/rt_List.h	/^#define HCB /;"	d
MCB	mbed-rtos/rtx/TARGET_CORTEX_M/rt_List.h	/^#define MCB /;"	d
MUCB	mbed-rtos/rtx/TARGET_CORTEX_M/rt_List.h	/^#define MUCB /;"	d
SCB	mbed-rtos/rtx/TARGET_CORTEX_M/rt_List.h	/^#define SCB /;"	d
TCB	mbed-rtos/rtx/TARGET_CORTEX_M/rt_List.h	/^#define TCB /;"	d
rt_rdy_prio	mbed-rtos/rtx/TARGET_CORTEX_M/rt_List.h	/^#define rt_rdy_prio(/;"	d
isr_mbx_receive	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Mailbox.c	/^OS_RESULT isr_mbx_receive (OS_ID mailbox, void **message) {$/;"	f
isr_mbx_send	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Mailbox.c	/^void isr_mbx_send (OS_ID mailbox, void *p_msg) {$/;"	f
rt_mbx_check	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Mailbox.c	/^OS_RESULT rt_mbx_check (OS_ID mailbox) {$/;"	f
rt_mbx_init	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Mailbox.c	/^void rt_mbx_init (OS_ID mailbox, U16 mbx_size) {$/;"	f
rt_mbx_psh	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Mailbox.c	/^void rt_mbx_psh (P_MCB p_CB, void *p_msg) {$/;"	f
rt_mbx_send	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Mailbox.c	/^OS_RESULT rt_mbx_send (OS_ID mailbox, void *p_msg, U16 timeout) {$/;"	f
rt_mbx_wait	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Mailbox.c	/^OS_RESULT rt_mbx_wait (OS_ID mailbox, void **message, U16 timeout) {$/;"	f
_calloc_box	mbed-rtos/rtx/TARGET_CORTEX_M/rt_MemBox.c	/^void *_calloc_box (void *box_mem)  {$/;"	f
_init_box	mbed-rtos/rtx/TARGET_CORTEX_M/rt_MemBox.c	/^int _init_box  (void *box_mem, U32 box_size, U32 blk_size) {$/;"	f
rt_alloc_box	mbed-rtos/rtx/TARGET_CORTEX_M/rt_MemBox.c	/^void *rt_alloc_box (void *box_mem) {$/;"	f
rt_free_box	mbed-rtos/rtx/TARGET_CORTEX_M/rt_MemBox.c	/^int rt_free_box (void *box_mem, void *box) {$/;"	f
rt_calloc_box	mbed-rtos/rtx/TARGET_CORTEX_M/rt_MemBox.h	/^#define rt_calloc_box /;"	d
rt_init_box	mbed-rtos/rtx/TARGET_CORTEX_M/rt_MemBox.h	/^#define rt_init_box /;"	d
rt_mut_delete	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Mutex.c	/^OS_RESULT rt_mut_delete (OS_ID mutex) {$/;"	f
rt_mut_init	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Mutex.c	/^void rt_mut_init (OS_ID mutex) {$/;"	f
rt_mut_release	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Mutex.c	/^OS_RESULT rt_mut_release (OS_ID mutex) {$/;"	f
rt_mut_wait	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Mutex.c	/^OS_RESULT rt_mut_wait (OS_ID mutex, U16 timeout) {$/;"	f
os_robin	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Robin.c	/^struct OS_ROBIN os_robin;$/;"	v	typeref:struct:OS_ROBIN
rt_chk_robin	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Robin.c	/^__weak void rt_chk_robin (void) {$/;"	f
rt_init_robin	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Robin.c	/^__weak void rt_init_robin (void) {$/;"	f
isr_sem_send	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Semaphore.c	/^void isr_sem_send (OS_ID semaphore) {$/;"	f
rt_sem_delete	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Semaphore.c	/^OS_RESULT rt_sem_delete (OS_ID semaphore) {$/;"	f
rt_sem_init	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Semaphore.c	/^void rt_sem_init (OS_ID semaphore, U16 token_count) {$/;"	f
rt_sem_psh	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Semaphore.c	/^void rt_sem_psh (P_SCB p_CB) {$/;"	f
rt_sem_send	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Semaphore.c	/^OS_RESULT rt_sem_send (OS_ID semaphore) {$/;"	f
rt_sem_wait	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Semaphore.c	/^OS_RESULT rt_sem_wait (OS_ID semaphore, U16 timeout) {$/;"	f
$$RTX$$version	mbed-rtos/rtx/TARGET_CORTEX_M/rt_System.c	/^__asm void $$RTX$$version (void) {$/;"	f
os_lock	mbed-rtos/rtx/TARGET_CORTEX_M/rt_System.c	/^static volatile BIT os_lock;$/;"	v	file:
os_psh_flag	mbed-rtos/rtx/TARGET_CORTEX_M/rt_System.c	/^static volatile BIT os_psh_flag;$/;"	v	file:
os_tick_init	mbed-rtos/rtx/TARGET_CORTEX_M/rt_System.c	/^__weak int os_tick_init (void) {$/;"	f
os_tick_irqack	mbed-rtos/rtx/TARGET_CORTEX_M/rt_System.c	/^__weak void os_tick_irqack (void) {$/;"	f
os_tick_irqn	mbed-rtos/rtx/TARGET_CORTEX_M/rt_System.c	/^int os_tick_irqn;$/;"	v
pend_flags	mbed-rtos/rtx/TARGET_CORTEX_M/rt_System.c	/^static          U8  pend_flags;$/;"	v	file:
rt_pop_req	mbed-rtos/rtx/TARGET_CORTEX_M/rt_System.c	/^void rt_pop_req (void) {$/;"	f
rt_psh_req	mbed-rtos/rtx/TARGET_CORTEX_M/rt_System.c	/^void rt_psh_req (void) {$/;"	f
rt_resume	mbed-rtos/rtx/TARGET_CORTEX_M/rt_System.c	/^void rt_resume (U32 sleep_time) {$/;"	f
rt_stk_check	mbed-rtos/rtx/TARGET_CORTEX_M/rt_System.c	/^__weak void rt_stk_check (void) {$/;"	f
rt_suspend	mbed-rtos/rtx/TARGET_CORTEX_M/rt_System.c	/^U32 rt_suspend (void) {$/;"	f
rt_systick	mbed-rtos/rtx/TARGET_CORTEX_M/rt_System.c	/^void rt_systick (void) {$/;"	f
rt_tsk_lock	mbed-rtos/rtx/TARGET_CORTEX_M/rt_System.c	/^void rt_tsk_lock (void) {$/;"	f
rt_tsk_unlock	mbed-rtos/rtx/TARGET_CORTEX_M/rt_System.c	/^void rt_tsk_unlock (void) {$/;"	f
os_psq	mbed-rtos/rtx/TARGET_CORTEX_M/rt_System.h	/^#define os_psq /;"	d
__user_perthread_libspace	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Task.c	/^void *__user_perthread_libspace (void) {$/;"	f
os_idle_TCB	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Task.c	/^struct OS_TCB os_idle_TCB;$/;"	v	typeref:struct:OS_TCB
os_tsk	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Task.c	/^struct OS_TSK os_tsk;$/;"	v	typeref:struct:OS_TSK
rt_block	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Task.c	/^void rt_block (U16 timeout, U8 block_state) {$/;"	f
rt_dispatch	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Task.c	/^void rt_dispatch (P_TCB next_TCB) {$/;"	f
rt_get_TID	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Task.c	/^OS_TID rt_get_TID (void) {$/;"	f
rt_init_context	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Task.c	/^void rt_init_context (P_TCB p_TCB, U8 priority, FUNCP task_body) {$/;"	f
rt_switch_req	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Task.c	/^void rt_switch_req (P_TCB p_new) {$/;"	f
rt_sys_init	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Task.c	/^void rt_sys_init (void) {$/;"	f
rt_sys_start	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Task.c	/^void rt_sys_start (void) {$/;"	f
rt_tsk_delete	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Task.c	/^OS_RESULT rt_tsk_delete (OS_TID task_id) {$/;"	f
rt_tsk_pass	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Task.c	/^void rt_tsk_pass (void) {$/;"	f
rt_tsk_prio	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Task.c	/^OS_RESULT rt_tsk_prio (OS_TID task_id, U8 new_prio) {$/;"	f
rt_tsk_self	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Task.c	/^OS_TID rt_tsk_self (void) {$/;"	f
INACTIVE	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Task.h	/^#define INACTIVE /;"	d
OS_R_EVT	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Task.h	/^#define OS_R_EVT /;"	d
OS_R_MBX	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Task.h	/^#define OS_R_MBX /;"	d
OS_R_MUT	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Task.h	/^#define OS_R_MUT /;"	d
OS_R_NOK	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Task.h	/^#define OS_R_NOK /;"	d
OS_R_OK	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Task.h	/^#define OS_R_OK /;"	d
OS_R_SEM	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Task.h	/^#define OS_R_SEM /;"	d
OS_R_TMO	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Task.h	/^#define OS_R_TMO /;"	d
READY	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Task.h	/^#define READY /;"	d
RUNNING	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Task.h	/^#define RUNNING /;"	d
WAIT_AND	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Task.h	/^#define WAIT_AND /;"	d
WAIT_DLY	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Task.h	/^#define WAIT_DLY /;"	d
WAIT_ITV	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Task.h	/^#define WAIT_ITV /;"	d
WAIT_MBX	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Task.h	/^#define WAIT_MBX /;"	d
WAIT_MUT	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Task.h	/^#define WAIT_MUT /;"	d
WAIT_OR	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Task.h	/^#define WAIT_OR /;"	d
WAIT_SEM	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Task.h	/^#define WAIT_SEM /;"	d
__CMSIS_RTOS	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Task.h	/^#define __CMSIS_RTOS /;"	d
os_time	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Time.c	/^U32 os_time;$/;"	v
rt_dly_wait	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Time.c	/^void rt_dly_wait (U16 delay_time) {$/;"	f
rt_itv_set	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Time.c	/^void rt_itv_set (U16 interval_time) {$/;"	f
rt_itv_wait	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Time.c	/^void rt_itv_wait (void) {$/;"	f
rt_time_get	mbed-rtos/rtx/TARGET_CORTEX_M/rt_Time.c	/^U32 rt_time_get (void) {$/;"	f
NULL	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^#define NULL /;"	d
OS_BM	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^typedef struct OS_BM {$/;"	s
OS_ID	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^typedef void    *OS_ID;$/;"	t
OS_MCB	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^typedef struct OS_MCB {$/;"	s
OS_MUCB	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^typedef struct OS_MUCB {$/;"	s
OS_PSFE	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^typedef struct OS_PSFE {          \/* Post Service Fifo Entry                 *\/$/;"	s
OS_PSQ	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^typedef struct OS_PSQ {           \/* Post Service Queue                      *\/$/;"	s
OS_RESULT	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^typedef U32     OS_RESULT;$/;"	t
OS_ROBIN	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^typedef struct OS_ROBIN {         \/* Round Robin Control                     *\/$/;"	s
OS_SCB	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^typedef struct OS_SCB {$/;"	s
OS_TID	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^typedef U32     OS_TID;$/;"	t
OS_TMR	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^typedef struct OS_TMR {$/;"	s
OS_TSK	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^typedef struct OS_TSK {$/;"	s
OS_XCB	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^typedef struct OS_XCB {$/;"	s
OS_XTMR	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^typedef struct OS_XTMR {$/;"	s
P_BM	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^} *P_BM;$/;"	t	typeref:struct:OS_BM
P_MCB	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^} *P_MCB;$/;"	t	typeref:struct:OS_MCB
P_MUCB	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^} *P_MUCB;$/;"	t	typeref:struct:OS_MUCB
P_PSFE	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^} *P_PSFE;$/;"	t	typeref:struct:OS_PSFE
P_PSQ	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^} *P_PSQ;$/;"	t	typeref:struct:OS_PSQ
P_ROBIN	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^} *P_ROBIN;$/;"	t	typeref:struct:OS_ROBIN
P_SCB	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^} *P_SCB;$/;"	t	typeref:struct:OS_SCB
P_TMR	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^} *P_TMR;$/;"	t	typeref:struct:OS_TMR
P_TSK	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^} *P_TSK;$/;"	t	typeref:struct:OS_TSK
P_XCB	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^} *P_XCB;$/;"	t	typeref:struct:OS_XCB
P_XTMR	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^} *P_XTMR;$/;"	t	typeref:struct:OS_XTMR
RT_TYPE_DEF_H	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^#define RT_TYPE_DEF_H$/;"	d
TCB_STACKF	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^#define TCB_STACKF /;"	d
TCB_TSTACK	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^#define TCB_TSTACK /;"	d
__FALSE	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^#define __FALSE /;"	d
__TRUE	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^#define __TRUE /;"	d
arg	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  U32    arg;                     \/* Object Argument                         *\/$/;"	m	struct:OS_PSFE
blk_size	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  U32  blk_size;                  \/* Memory block size                       *\/$/;"	m	struct:OS_BM
cb_type	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  U8     cb_type;                 \/* Control Block Type                      *\/$/;"	m	struct:OS_MCB
cb_type	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  U8     cb_type;                 \/* Control Block Type                      *\/$/;"	m	struct:OS_MUCB
cb_type	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  U8     cb_type;                 \/* Control Block Type                      *\/$/;"	m	struct:OS_SCB
cb_type	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  U8     cb_type;                 \/* Control Block Type                      *\/$/;"	m	struct:OS_XCB
count	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  U16    count;                   \/* Actual number of stored messages        *\/$/;"	m	struct:OS_MCB
count	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  U8     count;                   \/* Number of stored items in FIFO          *\/$/;"	m	struct:OS_PSQ
delta_time	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  U16    delta_time;              \/* Time until time out                     *\/$/;"	m	struct:OS_XCB
end	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  void *end;                      \/* Pointer to memory block end             *\/$/;"	m	struct:OS_BM
first	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  U16    first;                   \/* Index of the message list begin         *\/$/;"	m	struct:OS_MCB
first	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  U8     first;                   \/* FIFO Head Index                         *\/$/;"	m	struct:OS_PSQ
free	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  void *free;                     \/* Pointer to first free memory block      *\/$/;"	m	struct:OS_BM
id	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  void  *id;                      \/* Object Identification                   *\/$/;"	m	struct:OS_PSFE
info	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  U16    info;                    \/* User defined call info                  *\/$/;"	m	struct:OS_TMR
isr_st	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  U8     isr_st;                  \/* State flag variable for isr functions   *\/$/;"	m	struct:OS_MCB
last	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  U16    last;                    \/* Index of the message list end           *\/$/;"	m	struct:OS_MCB
last	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  U8     last;                    \/* FIFO Tail Index                         *\/$/;"	m	struct:OS_PSQ
level	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  U16    level;                   \/* Call nesting level                      *\/$/;"	m	struct:OS_MUCB
mask	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  U8     mask;                    \/* Semaphore token mask                    *\/$/;"	m	struct:OS_SCB
msg	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  void   *msg[1];                 \/* FIFO for Message pointers 1st element   *\/$/;"	m	struct:OS_MCB
new_tsk	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  P_TCB  new_tsk;                 \/* Scheduled task to run                   *\/$/;"	m	struct:OS_TSK
next	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  struct OS_TMR  *next;           \/* Link pointer to Next timer              *\/$/;"	m	struct:OS_TMR	typeref:struct:OS_TMR::OS_TMR
next	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  struct OS_TMR  *next;$/;"	m	struct:OS_XTMR	typeref:struct:OS_XTMR::OS_TMR
owner	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  struct OS_TCB *owner;           \/* Mutex owner task                        *\/$/;"	m	struct:OS_MUCB	typeref:struct:OS_MUCB::OS_TCB
p_blnk	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  struct OS_TCB *p_blnk;          \/* Link pointer for delay list backwards   *\/$/;"	m	struct:OS_XCB	typeref:struct:OS_XCB::OS_TCB
p_dlnk	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  struct OS_TCB *p_dlnk;          \/* Link pointer for delay list             *\/$/;"	m	struct:OS_XCB	typeref:struct:OS_XCB::OS_TCB
p_lnk	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  struct OS_TCB *p_lnk;           \/* Chain of tasks waiting for message      *\/$/;"	m	struct:OS_MCB	typeref:struct:OS_MCB::OS_TCB
p_lnk	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  struct OS_TCB *p_lnk;           \/* Chain of tasks waiting for mutex        *\/$/;"	m	struct:OS_MUCB	typeref:struct:OS_MUCB::OS_TCB
p_lnk	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  struct OS_TCB *p_lnk;           \/* Chain of tasks waiting for tokens       *\/$/;"	m	struct:OS_SCB	typeref:struct:OS_SCB::OS_TCB
p_lnk	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  struct OS_TCB *p_lnk;           \/* Link pointer for ready\/sem. wait list   *\/$/;"	m	struct:OS_XCB	typeref:struct:OS_XCB::OS_TCB
p_rlnk	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  struct OS_TCB *p_rlnk;          \/* Link pointer for sem.\/mbx lst backwards *\/$/;"	m	struct:OS_XCB	typeref:struct:OS_XCB::OS_TCB
prio	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  U8     prio;                    \/* Owner task default priority             *\/$/;"	m	struct:OS_MUCB
q	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  struct OS_PSFE q[1];            \/* FIFO Content                            *\/$/;"	m	struct:OS_PSQ	typeref:struct:OS_PSQ::OS_PSFE
run	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  P_TCB  run;                     \/* Current running task                    *\/$/;"	m	struct:OS_TSK
size	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  U16    size;                    \/* Maximum number of stored messages       *\/$/;"	m	struct:OS_MCB
size	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  U8     size;                    \/* FIFO Size                               *\/$/;"	m	struct:OS_PSQ
state	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  U8     state;                   \/* State flag variable                     *\/$/;"	m	struct:OS_MCB
task	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  P_TCB  task;                    \/* Round Robin task                        *\/$/;"	m	struct:OS_ROBIN
tcnt	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  U16    tcnt;                    \/* Timer delay count                       *\/$/;"	m	struct:OS_TMR
tcnt	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  U16    tcnt;$/;"	m	struct:OS_XTMR
time	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  U16    time;                    \/* Round Robin switch time                 *\/$/;"	m	struct:OS_ROBIN
tokens	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  U16    tokens;                  \/* Semaphore tokens                        *\/$/;"	m	struct:OS_SCB
tout	mbed-rtos/rtx/TARGET_CORTEX_M/rt_TypeDef.h	/^  U16    tout;                    \/* Round Robin timeout                     *\/$/;"	m	struct:OS_ROBIN
AnalogIn	mbed-src/api/AnalogIn.h	/^    AnalogIn(PinName pin) {$/;"	f	class:mbed::AnalogIn
AnalogIn	mbed-src/api/AnalogIn.h	/^class AnalogIn {$/;"	c	namespace:mbed
MBED_ANALOGIN_H	mbed-src/api/AnalogIn.h	/^#define MBED_ANALOGIN_H$/;"	d
_adc	mbed-src/api/AnalogIn.h	/^    analogin_t _adc;$/;"	m	class:mbed::AnalogIn
mbed	mbed-src/api/AnalogIn.h	/^namespace mbed {$/;"	n
operator float	mbed-src/api/AnalogIn.h	/^    operator float() {$/;"	f	class:mbed::AnalogIn
read	mbed-src/api/AnalogIn.h	/^    float read() {$/;"	f	class:mbed::AnalogIn
read_u16	mbed-src/api/AnalogIn.h	/^    unsigned short read_u16() {$/;"	f	class:mbed::AnalogIn
AnalogOut	mbed-src/api/AnalogOut.h	/^    AnalogOut(PinName pin) {$/;"	f	class:mbed::AnalogOut
AnalogOut	mbed-src/api/AnalogOut.h	/^class AnalogOut {$/;"	c	namespace:mbed
MBED_ANALOGOUT_H	mbed-src/api/AnalogOut.h	/^#define MBED_ANALOGOUT_H$/;"	d
_dac	mbed-src/api/AnalogOut.h	/^    dac_t _dac;$/;"	m	class:mbed::AnalogOut
mbed	mbed-src/api/AnalogOut.h	/^namespace mbed {$/;"	n
operator =	mbed-src/api/AnalogOut.h	/^    AnalogOut& operator= (AnalogOut& rhs) {$/;"	f	class:mbed::AnalogOut
operator =	mbed-src/api/AnalogOut.h	/^    AnalogOut& operator= (float percent) {$/;"	f	class:mbed::AnalogOut
operator float	mbed-src/api/AnalogOut.h	/^    operator float() {$/;"	f	class:mbed::AnalogOut
read	mbed-src/api/AnalogOut.h	/^    float read() {$/;"	f	class:mbed::AnalogOut
write	mbed-src/api/AnalogOut.h	/^    void write(float value) {$/;"	f	class:mbed::AnalogOut
write_u16	mbed-src/api/AnalogOut.h	/^    void write_u16(unsigned short value) {$/;"	f	class:mbed::AnalogOut
BusIn	mbed-src/api/BusIn.h	/^class BusIn {$/;"	c	namespace:mbed
MBED_BUSIN_H	mbed-src/api/BusIn.h	/^#define MBED_BUSIN_H$/;"	d
_nc_mask	mbed-src/api/BusIn.h	/^    int _nc_mask;$/;"	m	class:mbed::BusIn
_pin	mbed-src/api/BusIn.h	/^    DigitalIn* _pin[16];$/;"	m	class:mbed::BusIn
mask	mbed-src/api/BusIn.h	/^    int mask() {$/;"	f	class:mbed::BusIn
mbed	mbed-src/api/BusIn.h	/^namespace mbed {$/;"	n
BusInOut	mbed-src/api/BusInOut.h	/^class BusInOut {$/;"	c	namespace:mbed
MBED_BUSINOUT_H	mbed-src/api/BusInOut.h	/^#define MBED_BUSINOUT_H$/;"	d
_nc_mask	mbed-src/api/BusInOut.h	/^    int _nc_mask;$/;"	m	class:mbed::BusInOut
_pin	mbed-src/api/BusInOut.h	/^    DigitalInOut* _pin[16];$/;"	m	class:mbed::BusInOut
mask	mbed-src/api/BusInOut.h	/^    int mask() {$/;"	f	class:mbed::BusInOut
mbed	mbed-src/api/BusInOut.h	/^namespace mbed {$/;"	n
BusOut	mbed-src/api/BusOut.h	/^class BusOut {$/;"	c	namespace:mbed
MBED_BUSOUT_H	mbed-src/api/BusOut.h	/^#define MBED_BUSOUT_H$/;"	d
_nc_mask	mbed-src/api/BusOut.h	/^    int _nc_mask;$/;"	m	class:mbed::BusOut
_pin	mbed-src/api/BusOut.h	/^    DigitalOut* _pin[16];$/;"	m	class:mbed::BusOut
mask	mbed-src/api/BusOut.h	/^    int mask() {$/;"	f	class:mbed::BusOut
mbed	mbed-src/api/BusOut.h	/^namespace mbed {$/;"	n
AlIrq	mbed-src/api/CAN.h	/^        AlIrq,$/;"	e	enum:mbed::CAN::IrqType
BeIrq	mbed-src/api/CAN.h	/^        BeIrq,$/;"	e	enum:mbed::CAN::IrqType
CAN	mbed-src/api/CAN.h	/^class CAN {$/;"	c	namespace:mbed
CANMessage	mbed-src/api/CAN.h	/^    CANMessage() : CAN_Message() {$/;"	f	class:mbed::CANMessage
CANMessage	mbed-src/api/CAN.h	/^    CANMessage(int _id, CANFormat _format = CANStandard) {$/;"	f	class:mbed::CANMessage
CANMessage	mbed-src/api/CAN.h	/^    CANMessage(int _id, const char *_data, char _len = 8, CANType _type = CANData, CANFormat _format = CANStandard) {$/;"	f	class:mbed::CANMessage
CANMessage	mbed-src/api/CAN.h	/^class CANMessage : public CAN_Message {$/;"	c	namespace:mbed
DoIrq	mbed-src/api/CAN.h	/^        DoIrq,$/;"	e	enum:mbed::CAN::IrqType
EpIrq	mbed-src/api/CAN.h	/^        EpIrq,$/;"	e	enum:mbed::CAN::IrqType
EwIrq	mbed-src/api/CAN.h	/^        EwIrq,$/;"	e	enum:mbed::CAN::IrqType
GlobalTest	mbed-src/api/CAN.h	/^        GlobalTest,$/;"	e	enum:mbed::CAN::Mode
IdIrq	mbed-src/api/CAN.h	/^        IdIrq$/;"	e	enum:mbed::CAN::IrqType
IrqType	mbed-src/api/CAN.h	/^    enum IrqType {$/;"	g	class:mbed::CAN
LocalTest	mbed-src/api/CAN.h	/^        LocalTest,$/;"	e	enum:mbed::CAN::Mode
MBED_CAN_H	mbed-src/api/CAN.h	/^#define MBED_CAN_H$/;"	d
Mode	mbed-src/api/CAN.h	/^    enum Mode {$/;"	g	class:mbed::CAN
Normal	mbed-src/api/CAN.h	/^        Normal,$/;"	e	enum:mbed::CAN::Mode
Reset	mbed-src/api/CAN.h	/^        Reset = 0,$/;"	e	enum:mbed::CAN::Mode
RxIrq	mbed-src/api/CAN.h	/^        RxIrq = 0,$/;"	e	enum:mbed::CAN::IrqType
Silent	mbed-src/api/CAN.h	/^        Silent,$/;"	e	enum:mbed::CAN::Mode
SilentTest	mbed-src/api/CAN.h	/^        SilentTest$/;"	e	enum:mbed::CAN::Mode
TxIrq	mbed-src/api/CAN.h	/^        TxIrq,$/;"	e	enum:mbed::CAN::IrqType
WuIrq	mbed-src/api/CAN.h	/^        WuIrq,$/;"	e	enum:mbed::CAN::IrqType
_can	mbed-src/api/CAN.h	/^    can_t           _can;$/;"	m	class:mbed::CAN
_irq	mbed-src/api/CAN.h	/^    FunctionPointer _irq[9];$/;"	m	class:mbed::CAN
attach	mbed-src/api/CAN.h	/^   void attach(T* tptr, void (T::*mptr)(void), IrqType type=RxIrq) {$/;"	f	class:mbed::CAN
mbed	mbed-src/api/CAN.h	/^namespace mbed {$/;"	n
CCallback	mbed-src/api/CThunk.h	/^        typedef void (T::*CCallback)(void* context);$/;"	t	class:CThunk
CCallbackSimple	mbed-src/api/CThunk.h	/^        typedef void (T::*CCallbackSimple)(void);$/;"	t	class:CThunk
CTHUNK_ADDRESS	mbed-src/api/CThunk.h	/^#define CTHUNK_ADDRESS /;"	d
CTHUNK_ASSIGMENT	mbed-src/api/CThunk.h	/^#define CTHUNK_ASSIGMENT /;"	d
CTHUNK_VARIABLES	mbed-src/api/CThunk.h	/^            CTHUNK_VARIABLES;$/;"	m	struct:CThunk::__anon27
CTHUNK_VARIABLES	mbed-src/api/CThunk.h	/^            CTHUNK_VARIABLES;$/;"	m	struct:CThunk::__anon28
CTHUNK_VARIABLES	mbed-src/api/CThunk.h	/^#define CTHUNK_VARIABLES /;"	d
CThunk	mbed-src/api/CThunk.h	/^        inline CThunk(T &instance, CCallback callback)$/;"	f	class:CThunk
CThunk	mbed-src/api/CThunk.h	/^        inline CThunk(T &instance, CCallback callback, void* context)$/;"	f	class:CThunk
CThunk	mbed-src/api/CThunk.h	/^        inline CThunk(T &instance, CCallbackSimple callback)$/;"	f	class:CThunk
CThunk	mbed-src/api/CThunk.h	/^        inline CThunk(T *instance)$/;"	f	class:CThunk
CThunk	mbed-src/api/CThunk.h	/^        inline CThunk(T *instance, CCallback callback)$/;"	f	class:CThunk
CThunk	mbed-src/api/CThunk.h	/^        inline CThunk(T *instance, CCallbackSimple callback)$/;"	f	class:CThunk
CThunk	mbed-src/api/CThunk.h	/^class CThunk$/;"	c
CThunkEntry	mbed-src/api/CThunk.h	/^typedef void (*CThunkEntry)(void);$/;"	t
CThunkTrampoline	mbed-src/api/CThunk.h	/^        }  CThunkTrampoline;$/;"	t	class:CThunk	typeref:struct:CThunk::__anon27
CThunkTrampoline	mbed-src/api/CThunk.h	/^        } __attribute__((__packed__)) CThunkTrampoline;$/;"	t	class:CThunk	typeref:struct:CThunk::__anon28
__CTHUNK_H__	mbed-src/api/CThunk.h	/^#define __CTHUNK_H__$/;"	d
call	mbed-src/api/CThunk.h	/^        inline void call(void)$/;"	f	class:CThunk
callback	mbed-src/api/CThunk.h	/^            volatile uint32_t callback;$/;"	m	struct:CThunk::__anon27
callback	mbed-src/api/CThunk.h	/^            volatile uint32_t callback;$/;"	m	struct:CThunk::__anon28
callback	mbed-src/api/CThunk.h	/^        inline void callback(CCallback callback)$/;"	f	class:CThunk
callback	mbed-src/api/CThunk.h	/^        inline void callback(CCallbackSimple callback)$/;"	f	class:CThunk
context	mbed-src/api/CThunk.h	/^            volatile uint32_t context;$/;"	m	struct:CThunk::__anon27
context	mbed-src/api/CThunk.h	/^            volatile uint32_t context;$/;"	m	struct:CThunk::__anon28
context	mbed-src/api/CThunk.h	/^        inline void context(uint32_t context)$/;"	f	class:CThunk
context	mbed-src/api/CThunk.h	/^        inline void context(void* context)$/;"	f	class:CThunk
entry	mbed-src/api/CThunk.h	/^        inline uint32_t entry(void)$/;"	f	class:CThunk
init	mbed-src/api/CThunk.h	/^        inline void init(T *instance, CCallback callback, void* context)$/;"	f	class:CThunk
instance	mbed-src/api/CThunk.h	/^            volatile uint32_t instance;$/;"	m	struct:CThunk::__anon27
instance	mbed-src/api/CThunk.h	/^            volatile uint32_t instance;$/;"	m	struct:CThunk::__anon28
m_callback	mbed-src/api/CThunk.h	/^        volatile CCallback m_callback;$/;"	m	class:CThunk
m_instance	mbed-src/api/CThunk.h	/^        T* m_instance;$/;"	m	class:CThunk
m_thunk	mbed-src/api/CThunk.h	/^        volatile CThunkTrampoline m_thunk;$/;"	m	class:CThunk
operator CThunkEntry	mbed-src/api/CThunk.h	/^        inline operator CThunkEntry(void)$/;"	f	class:CThunk
operator uint32_t	mbed-src/api/CThunk.h	/^        inline operator uint32_t(void)$/;"	f	class:CThunk
trampoline	mbed-src/api/CThunk.h	/^            volatile uint32_t trampoline;$/;"	m	struct:CThunk::__anon27
trampoline	mbed-src/api/CThunk.h	/^            volatile uint32_t trampoline;$/;"	m	struct:CThunk::__anon28
trampoline	mbed-src/api/CThunk.h	/^        static void trampoline(T* instance, void* context, CCallback* callback)$/;"	f	class:CThunk
~CThunk	mbed-src/api/CThunk.h	/^        ~CThunk() {$/;"	f	class:CThunk
CallChain	mbed-src/api/CallChain.h	/^class CallChain {$/;"	c	namespace:mbed
MBED_CALLCHAIN_H	mbed-src/api/CallChain.h	/^#define MBED_CALLCHAIN_H$/;"	d
_chain	mbed-src/api/CallChain.h	/^    pFunctionPointer_t* _chain;$/;"	m	class:mbed::CallChain
_elements	mbed-src/api/CallChain.h	/^    int _elements;$/;"	m	class:mbed::CallChain
_size	mbed-src/api/CallChain.h	/^    int _size;$/;"	m	class:mbed::CallChain
add	mbed-src/api/CallChain.h	/^    pFunctionPointer_t add(T *tptr, void (T::*mptr)(void)) {$/;"	f	class:mbed::CallChain
add_front	mbed-src/api/CallChain.h	/^    pFunctionPointer_t add_front(T *tptr, void (T::*mptr)(void)) {$/;"	f	class:mbed::CallChain
mbed	mbed-src/api/CallChain.h	/^namespace mbed {$/;"	n
operator ()	mbed-src/api/CallChain.h	/^    void operator ()(void) {$/;"	f	class:mbed::CallChain
operator []	mbed-src/api/CallChain.h	/^    pFunctionPointer_t operator [](int i) const {$/;"	f	class:mbed::CallChain
pFunctionPointer_t	mbed-src/api/CallChain.h	/^typedef FunctionPointer* pFunctionPointer_t;$/;"	t	namespace:mbed
CircularBuffer	mbed-src/api/CircularBuffer.h	/^    CircularBuffer() : _head(0), _tail(0), _full(false) {$/;"	f	class:mbed::CircularBuffer
CircularBuffer	mbed-src/api/CircularBuffer.h	/^class CircularBuffer {$/;"	c	namespace:mbed
MBED_CIRCULARBUFFER_H	mbed-src/api/CircularBuffer.h	/^#define MBED_CIRCULARBUFFER_H$/;"	d
_full	mbed-src/api/CircularBuffer.h	/^    volatile bool _full;$/;"	m	class:mbed::CircularBuffer
_head	mbed-src/api/CircularBuffer.h	/^    volatile CounterType _head;$/;"	m	class:mbed::CircularBuffer
_pool	mbed-src/api/CircularBuffer.h	/^    T _pool[BufferSize];$/;"	m	class:mbed::CircularBuffer
_tail	mbed-src/api/CircularBuffer.h	/^    volatile CounterType _tail;$/;"	m	class:mbed::CircularBuffer
empty	mbed-src/api/CircularBuffer.h	/^    bool empty() {$/;"	f	class:mbed::CircularBuffer
full	mbed-src/api/CircularBuffer.h	/^    bool full() {$/;"	f	class:mbed::CircularBuffer
mbed	mbed-src/api/CircularBuffer.h	/^namespace mbed {$/;"	n
pop	mbed-src/api/CircularBuffer.h	/^    bool pop(T& data) {$/;"	f	class:mbed::CircularBuffer
push	mbed-src/api/CircularBuffer.h	/^    void push(const T& data) {$/;"	f	class:mbed::CircularBuffer
reset	mbed-src/api/CircularBuffer.h	/^    void reset() {$/;"	f	class:mbed::CircularBuffer
~CircularBuffer	mbed-src/api/CircularBuffer.h	/^    ~CircularBuffer() {$/;"	f	class:mbed::CircularBuffer
DigitalIn	mbed-src/api/DigitalIn.h	/^    DigitalIn(PinName pin) : gpio() {$/;"	f	class:mbed::DigitalIn
DigitalIn	mbed-src/api/DigitalIn.h	/^    DigitalIn(PinName pin, PinMode mode) : gpio() {$/;"	f	class:mbed::DigitalIn
DigitalIn	mbed-src/api/DigitalIn.h	/^class DigitalIn {$/;"	c	namespace:mbed
MBED_DIGITALIN_H	mbed-src/api/DigitalIn.h	/^#define MBED_DIGITALIN_H$/;"	d
gpio	mbed-src/api/DigitalIn.h	/^    gpio_t gpio;$/;"	m	class:mbed::DigitalIn
is_connected	mbed-src/api/DigitalIn.h	/^    int is_connected() {$/;"	f	class:mbed::DigitalIn
mbed	mbed-src/api/DigitalIn.h	/^namespace mbed {$/;"	n
mode	mbed-src/api/DigitalIn.h	/^    void mode(PinMode pull) {$/;"	f	class:mbed::DigitalIn
operator int	mbed-src/api/DigitalIn.h	/^    operator int() {$/;"	f	class:mbed::DigitalIn
read	mbed-src/api/DigitalIn.h	/^    int read() {$/;"	f	class:mbed::DigitalIn
DigitalInOut	mbed-src/api/DigitalInOut.h	/^    DigitalInOut(PinName pin) : gpio() {$/;"	f	class:mbed::DigitalInOut
DigitalInOut	mbed-src/api/DigitalInOut.h	/^    DigitalInOut(PinName pin, PinDirection direction, PinMode mode, int value) : gpio() {$/;"	f	class:mbed::DigitalInOut
DigitalInOut	mbed-src/api/DigitalInOut.h	/^class DigitalInOut {$/;"	c	namespace:mbed
MBED_DIGITALINOUT_H	mbed-src/api/DigitalInOut.h	/^#define MBED_DIGITALINOUT_H$/;"	d
gpio	mbed-src/api/DigitalInOut.h	/^    gpio_t gpio;$/;"	m	class:mbed::DigitalInOut
input	mbed-src/api/DigitalInOut.h	/^    void input() {$/;"	f	class:mbed::DigitalInOut
is_connected	mbed-src/api/DigitalInOut.h	/^    int is_connected() {$/;"	f	class:mbed::DigitalInOut
mbed	mbed-src/api/DigitalInOut.h	/^namespace mbed {$/;"	n
mode	mbed-src/api/DigitalInOut.h	/^    void mode(PinMode pull) {$/;"	f	class:mbed::DigitalInOut
operator =	mbed-src/api/DigitalInOut.h	/^    DigitalInOut& operator= (DigitalInOut& rhs) {$/;"	f	class:mbed::DigitalInOut
operator =	mbed-src/api/DigitalInOut.h	/^    DigitalInOut& operator= (int value) {$/;"	f	class:mbed::DigitalInOut
operator int	mbed-src/api/DigitalInOut.h	/^    operator int() {$/;"	f	class:mbed::DigitalInOut
output	mbed-src/api/DigitalInOut.h	/^    void output() {$/;"	f	class:mbed::DigitalInOut
read	mbed-src/api/DigitalInOut.h	/^    int read() {$/;"	f	class:mbed::DigitalInOut
write	mbed-src/api/DigitalInOut.h	/^    void write(int value) {$/;"	f	class:mbed::DigitalInOut
DigitalOut	mbed-src/api/DigitalOut.h	/^    DigitalOut(PinName pin) : gpio() {$/;"	f	class:mbed::DigitalOut
DigitalOut	mbed-src/api/DigitalOut.h	/^    DigitalOut(PinName pin, int value) : gpio() {$/;"	f	class:mbed::DigitalOut
DigitalOut	mbed-src/api/DigitalOut.h	/^class DigitalOut {$/;"	c	namespace:mbed
MBED_DIGITALOUT_H	mbed-src/api/DigitalOut.h	/^#define MBED_DIGITALOUT_H$/;"	d
gpio	mbed-src/api/DigitalOut.h	/^    gpio_t gpio;$/;"	m	class:mbed::DigitalOut
is_connected	mbed-src/api/DigitalOut.h	/^    int is_connected() {$/;"	f	class:mbed::DigitalOut
mbed	mbed-src/api/DigitalOut.h	/^namespace mbed {$/;"	n
operator =	mbed-src/api/DigitalOut.h	/^    DigitalOut& operator= (DigitalOut& rhs) {$/;"	f	class:mbed::DigitalOut
operator =	mbed-src/api/DigitalOut.h	/^    DigitalOut& operator= (int value) {$/;"	f	class:mbed::DigitalOut
operator int	mbed-src/api/DigitalOut.h	/^    operator int() {$/;"	f	class:mbed::DigitalOut
read	mbed-src/api/DigitalOut.h	/^    int read() {$/;"	f	class:mbed::DigitalOut
write	mbed-src/api/DigitalOut.h	/^    void write(int value) {$/;"	f	class:mbed::DigitalOut
DIR	mbed-src/api/DirHandle.h	/^typedef mbed::DirHandle DIR;$/;"	t
DirHandle	mbed-src/api/DirHandle.h	/^class DirHandle {$/;"	c	namespace:mbed
MBED_DIRHANDLE_H	mbed-src/api/DirHandle.h	/^#define MBED_DIRHANDLE_H$/;"	d
NAME_MAX	mbed-src/api/DirHandle.h	/^#   define NAME_MAX /;"	d
d_name	mbed-src/api/DirHandle.h	/^    char d_name[NAME_MAX+1];$/;"	m	struct:dirent
dirent	mbed-src/api/DirHandle.h	/^struct dirent {$/;"	s
mbed	mbed-src/api/DirHandle.h	/^namespace mbed {$/;"	n
mode_t	mbed-src/api/DirHandle.h	/^typedef int mode_t;$/;"	t
seekdir	mbed-src/api/DirHandle.h	/^    virtual void seekdir(off_t location) { }$/;"	f	class:mbed::DirHandle
telldir	mbed-src/api/DirHandle.h	/^    virtual off_t telldir() { return -1; }$/;"	f	class:mbed::DirHandle
~DirHandle	mbed-src/api/DirHandle.h	/^    virtual ~DirHandle() {}$/;"	f	class:mbed::DirHandle
AutoNegotiate	mbed-src/api/Ethernet.h	/^        AutoNegotiate,$/;"	e	enum:mbed::Ethernet::Mode
Ethernet	mbed-src/api/Ethernet.h	/^class Ethernet {$/;"	c	namespace:mbed
FullDuplex10	mbed-src/api/Ethernet.h	/^        FullDuplex10,$/;"	e	enum:mbed::Ethernet::Mode
FullDuplex100	mbed-src/api/Ethernet.h	/^        FullDuplex100$/;"	e	enum:mbed::Ethernet::Mode
HalfDuplex10	mbed-src/api/Ethernet.h	/^        HalfDuplex10,$/;"	e	enum:mbed::Ethernet::Mode
HalfDuplex100	mbed-src/api/Ethernet.h	/^        HalfDuplex100,$/;"	e	enum:mbed::Ethernet::Mode
MBED_ETHERNET_H	mbed-src/api/Ethernet.h	/^#define MBED_ETHERNET_H$/;"	d
Mode	mbed-src/api/Ethernet.h	/^    enum Mode {$/;"	g	class:mbed::Ethernet
mbed	mbed-src/api/Ethernet.h	/^namespace mbed {$/;"	n
FILEHANDLE	mbed-src/api/FileBase.h	/^typedef int FILEHANDLE;$/;"	t
FileBase	mbed-src/api/FileBase.h	/^class FileBase {$/;"	c	namespace:mbed
FilePathType	mbed-src/api/FileBase.h	/^    FilePathType,$/;"	e	enum:mbed::__anon29
FileSystemPathType	mbed-src/api/FileBase.h	/^    FileSystemPathType$/;"	e	enum:mbed::__anon29
MBED_FILEBASE_H	mbed-src/api/FileBase.h	/^#define MBED_FILEBASE_H$/;"	d
NAME_MAX	mbed-src/api/FileBase.h	/^#    define NAME_MAX /;"	d
O_APPEND	mbed-src/api/FileBase.h	/^#    define O_APPEND /;"	d
O_CREAT	mbed-src/api/FileBase.h	/^#    define O_CREAT /;"	d
O_RDONLY	mbed-src/api/FileBase.h	/^#    define O_RDONLY /;"	d
O_RDWR	mbed-src/api/FileBase.h	/^#    define O_RDWR /;"	d
O_TRUNC	mbed-src/api/FileBase.h	/^#    define O_TRUNC /;"	d
O_WRONLY	mbed-src/api/FileBase.h	/^#    define O_WRONLY /;"	d
PathType	mbed-src/api/FileBase.h	/^} PathType;$/;"	t	namespace:mbed	typeref:enum:mbed::__anon29
_head	mbed-src/api/FileBase.h	/^    static FileBase *_head;$/;"	m	class:mbed::FileBase
_name	mbed-src/api/FileBase.h	/^    const char *_name;$/;"	m	class:mbed::FileBase
_next	mbed-src/api/FileBase.h	/^    FileBase   *_next;$/;"	m	class:mbed::FileBase
_path_type	mbed-src/api/FileBase.h	/^    PathType    _path_type;$/;"	m	class:mbed::FileBase
mbed	mbed-src/api/FileBase.h	/^namespace mbed {$/;"	n
mode_t	mbed-src/api/FileBase.h	/^typedef int mode_t;$/;"	t
off_t	mbed-src/api/FileBase.h	/^typedef long off_t;$/;"	t
ssize_t	mbed-src/api/FileBase.h	/^typedef int ssize_t;$/;"	t
FILEHANDLE	mbed-src/api/FileHandle.h	/^typedef int FILEHANDLE;$/;"	t
FileHandle	mbed-src/api/FileHandle.h	/^class FileHandle {$/;"	c	namespace:mbed
MBED_FILEHANDLE_H	mbed-src/api/FileHandle.h	/^#define MBED_FILEHANDLE_H$/;"	d
flen	mbed-src/api/FileHandle.h	/^    virtual off_t flen() {$/;"	f	class:mbed::FileHandle
mbed	mbed-src/api/FileHandle.h	/^namespace mbed {$/;"	n
off_t	mbed-src/api/FileHandle.h	/^typedef long off_t;$/;"	t
ssize_t	mbed-src/api/FileHandle.h	/^typedef int ssize_t;$/;"	t
FileLike	mbed-src/api/FileLike.h	/^class FileLike : public FileHandle, public FileBase {$/;"	c	namespace:mbed
MBED_FILELIKE_H	mbed-src/api/FileLike.h	/^#define MBED_FILELIKE_H$/;"	d
mbed	mbed-src/api/FileLike.h	/^namespace mbed {$/;"	n
FilePath	mbed-src/api/FilePath.h	/^class FilePath {$/;"	c	namespace:mbed
MBED_FILEPATH_H	mbed-src/api/FilePath.h	/^#define MBED_FILEPATH_H$/;"	d
fb	mbed-src/api/FilePath.h	/^    FileBase* fb;$/;"	m	class:mbed::FilePath
file_name	mbed-src/api/FilePath.h	/^    const char* file_name;$/;"	m	class:mbed::FilePath
mbed	mbed-src/api/FilePath.h	/^namespace mbed {$/;"	n
FileSystemLike	mbed-src/api/FileSystemLike.h	/^class FileSystemLike : public FileBase {$/;"	c	namespace:mbed
MBED_FILESYSTEMLIKE_H	mbed-src/api/FileSystemLike.h	/^#define MBED_FILESYSTEMLIKE_H$/;"	d
mbed	mbed-src/api/FileSystemLike.h	/^namespace mbed {$/;"	n
mkdir	mbed-src/api/FileSystemLike.h	/^    virtual int mkdir(const char *name, mode_t mode) { return -1; }$/;"	f	class:mbed::FileSystemLike
opendir	mbed-src/api/FileSystemLike.h	/^    virtual DirHandle *opendir(const char *name) { return NULL; };$/;"	f	class:mbed::FileSystemLike
remove	mbed-src/api/FileSystemLike.h	/^    virtual int remove(const char *filename) { return -1; };$/;"	f	class:mbed::FileSystemLike
rename	mbed-src/api/FileSystemLike.h	/^    virtual int rename(const char *oldname, const char *newname) { return -1; };$/;"	f	class:mbed::FileSystemLike
FunctionPointer	mbed-src/api/FunctionPointer.h	/^typedef FunctionPointerArg1<void, void> FunctionPointer;$/;"	t	namespace:mbed
FunctionPointerArg1	mbed-src/api/FunctionPointer.h	/^    FunctionPointerArg1(R (*function)(A1) = 0) {$/;"	f	class:mbed::FunctionPointerArg1
FunctionPointerArg1	mbed-src/api/FunctionPointer.h	/^    FunctionPointerArg1(R (*function)(void) = 0) {$/;"	f	class:mbed::FunctionPointerArg1
FunctionPointerArg1	mbed-src/api/FunctionPointer.h	/^    FunctionPointerArg1(T *object, R (T::*member)(A1)) {$/;"	f	class:mbed::FunctionPointerArg1
FunctionPointerArg1	mbed-src/api/FunctionPointer.h	/^    FunctionPointerArg1(T *object, R (T::*member)(void)) {$/;"	f	class:mbed::FunctionPointerArg1
FunctionPointerArg1	mbed-src/api/FunctionPointer.h	/^class FunctionPointerArg1<R, void>{$/;"	c	namespace:mbed
FunctionPointerArg1	mbed-src/api/FunctionPointer.h	/^class FunctionPointerArg1{$/;"	c	namespace:mbed
MBED_FUNCTIONPOINTER_H	mbed-src/api/FunctionPointer.h	/^#define MBED_FUNCTIONPOINTER_H$/;"	d
_member	mbed-src/api/FunctionPointer.h	/^    uintptr_t _member[4]; \/\/ aligned raw member function pointer storage - converted back by registered _membercaller$/;"	m	class:mbed::FunctionPointerArg1
_membercaller	mbed-src/api/FunctionPointer.h	/^    R (*_membercaller)(void*, uintptr_t*); \/\/ registered membercaller function to convert back and call _m.member on _object$/;"	m	class:mbed::FunctionPointerArg1
_membercaller	mbed-src/api/FunctionPointer.h	/^    R (*_membercaller)(void*, uintptr_t*, A1); \/\/ registered membercaller function to convert back and call _m.member on _object$/;"	m	class:mbed::FunctionPointerArg1
_p	mbed-src/api/FunctionPointer.h	/^    } _p;$/;"	m	class:mbed::FunctionPointerArg1	typeref:union:mbed::FunctionPointerArg1::__anon30
_p	mbed-src/api/FunctionPointer.h	/^    } _p;$/;"	m	class:mbed::FunctionPointerArg1	typeref:union:mbed::FunctionPointerArg1::__anon31
attach	mbed-src/api/FunctionPointer.h	/^    void attach(R (*function)(A1)) {$/;"	f	class:mbed::FunctionPointerArg1
attach	mbed-src/api/FunctionPointer.h	/^    void attach(R (*function)(void)) {$/;"	f	class:mbed::FunctionPointerArg1
attach	mbed-src/api/FunctionPointer.h	/^    void attach(T *object, R (T::*member)(A1)) {$/;"	f	class:mbed::FunctionPointerArg1
attach	mbed-src/api/FunctionPointer.h	/^    void attach(T *object, R (T::*member)(void)) {$/;"	f	class:mbed::FunctionPointerArg1
call	mbed-src/api/FunctionPointer.h	/^    R call(){$/;"	f	class:mbed::FunctionPointerArg1
call	mbed-src/api/FunctionPointer.h	/^    R call(A1 a) {$/;"	f	class:mbed::FunctionPointerArg1
event_callback_t	mbed-src/api/FunctionPointer.h	/^typedef FunctionPointerArg1<void, int> event_callback_t;$/;"	t	namespace:mbed
function	mbed-src/api/FunctionPointer.h	/^        R (*function)(A1); \/\/ static function pointer$/;"	m	union:mbed::FunctionPointerArg1::__anon30
function	mbed-src/api/FunctionPointer.h	/^        R (*function)(void); \/\/ static function pointer$/;"	m	union:mbed::FunctionPointerArg1::__anon31
get_function	mbed-src/api/FunctionPointer.h	/^    R(*get_function())() {$/;"	f	class:mbed::FunctionPointerArg1
get_function	mbed-src/api/FunctionPointer.h	/^    R(*get_function(A1))() {$/;"	f	class:mbed::FunctionPointerArg1
mbed	mbed-src/api/FunctionPointer.h	/^namespace mbed {$/;"	n
membercaller	mbed-src/api/FunctionPointer.h	/^    static R membercaller(void *object, uintptr_t *member) {$/;"	f	class:mbed::FunctionPointerArg1
membercaller	mbed-src/api/FunctionPointer.h	/^    static R membercaller(void *object, uintptr_t *member, A1 a) {$/;"	f	class:mbed::FunctionPointerArg1
object	mbed-src/api/FunctionPointer.h	/^        void *object;        \/\/ object this pointer$/;"	m	union:mbed::FunctionPointerArg1::__anon31
object	mbed-src/api/FunctionPointer.h	/^        void *object;      \/\/ object this pointer$/;"	m	union:mbed::FunctionPointerArg1::__anon30
operator ()	mbed-src/api/FunctionPointer.h	/^    R operator ()(A1 a) {$/;"	f	class:mbed::FunctionPointerArg1
operator ()	mbed-src/api/FunctionPointer.h	/^    R operator ()(void) {$/;"	f	class:mbed::FunctionPointerArg1
operator bool	mbed-src/api/FunctionPointer.h	/^    operator bool(void) const {$/;"	f	class:mbed::FunctionPointerArg1
ACK	mbed-src/api/I2C.h	/^        ACK   = 1$/;"	e	enum:mbed::I2C::Acknowledge
Acknowledge	mbed-src/api/I2C.h	/^    enum Acknowledge {$/;"	g	class:mbed::I2C
I2C	mbed-src/api/I2C.h	/^class I2C {$/;"	c	namespace:mbed
MBED_I2C_H	mbed-src/api/I2C.h	/^#define MBED_I2C_H$/;"	d
MasterGeneralCall	mbed-src/api/I2C.h	/^        MasterGeneralCall,$/;"	e	enum:mbed::I2C::RxStatus
MasterRead	mbed-src/api/I2C.h	/^        MasterRead$/;"	e	enum:mbed::I2C::RxStatus
MasterWrite	mbed-src/api/I2C.h	/^        MasterWrite,$/;"	e	enum:mbed::I2C::RxStatus
NoACK	mbed-src/api/I2C.h	/^        NoACK = 0,$/;"	e	enum:mbed::I2C::Acknowledge
NoData	mbed-src/api/I2C.h	/^        NoData,$/;"	e	enum:mbed::I2C::RxStatus
RxStatus	mbed-src/api/I2C.h	/^    enum RxStatus {$/;"	g	class:mbed::I2C
_callback	mbed-src/api/I2C.h	/^    event_callback_t _callback;$/;"	m	class:mbed::I2C
_hz	mbed-src/api/I2C.h	/^    int         _hz;$/;"	m	class:mbed::I2C
_i2c	mbed-src/api/I2C.h	/^    i2c_t _i2c;$/;"	m	class:mbed::I2C
_irq	mbed-src/api/I2C.h	/^    CThunk<I2C> _irq;$/;"	m	class:mbed::I2C
_owner	mbed-src/api/I2C.h	/^    static I2C  *_owner;$/;"	m	class:mbed::I2C
_usage	mbed-src/api/I2C.h	/^    DMAUsage _usage;$/;"	m	class:mbed::I2C
mbed	mbed-src/api/I2C.h	/^namespace mbed {$/;"	n
I2CSlave	mbed-src/api/I2CSlave.h	/^class I2CSlave {$/;"	c	namespace:mbed
MBED_I2C_SLAVE_H	mbed-src/api/I2CSlave.h	/^#define MBED_I2C_SLAVE_H$/;"	d
NoData	mbed-src/api/I2CSlave.h	/^        NoData         = 0,$/;"	e	enum:mbed::I2CSlave::RxStatus
ReadAddressed	mbed-src/api/I2CSlave.h	/^        ReadAddressed  = 1,$/;"	e	enum:mbed::I2CSlave::RxStatus
RxStatus	mbed-src/api/I2CSlave.h	/^    enum RxStatus {$/;"	g	class:mbed::I2CSlave
WriteAddressed	mbed-src/api/I2CSlave.h	/^        WriteAddressed = 3$/;"	e	enum:mbed::I2CSlave::RxStatus
WriteGeneral	mbed-src/api/I2CSlave.h	/^        WriteGeneral   = 2,$/;"	e	enum:mbed::I2CSlave::RxStatus
_i2c	mbed-src/api/I2CSlave.h	/^    i2c_t _i2c;$/;"	m	class:mbed::I2CSlave
mbed	mbed-src/api/I2CSlave.h	/^namespace mbed {$/;"	n
InterruptIn	mbed-src/api/InterruptIn.h	/^class InterruptIn {$/;"	c	namespace:mbed
MBED_INTERRUPTIN_H	mbed-src/api/InterruptIn.h	/^#define MBED_INTERRUPTIN_H$/;"	d
_fall	mbed-src/api/InterruptIn.h	/^    FunctionPointer _fall;$/;"	m	class:mbed::InterruptIn
_rise	mbed-src/api/InterruptIn.h	/^    FunctionPointer _rise;$/;"	m	class:mbed::InterruptIn
fall	mbed-src/api/InterruptIn.h	/^    void fall(T* tptr, void (T::*mptr)(void)) {$/;"	f	class:mbed::InterruptIn
gpio	mbed-src/api/InterruptIn.h	/^    gpio_t gpio;$/;"	m	class:mbed::InterruptIn
gpio_irq	mbed-src/api/InterruptIn.h	/^    gpio_irq_t gpio_irq;$/;"	m	class:mbed::InterruptIn
mbed	mbed-src/api/InterruptIn.h	/^namespace mbed {$/;"	n
rise	mbed-src/api/InterruptIn.h	/^    void rise(T* tptr, void (T::*mptr)(void)) {$/;"	f	class:mbed::InterruptIn
InterruptManager	mbed-src/api/InterruptManager.h	/^class InterruptManager {$/;"	c	namespace:mbed
MBED_INTERRUPTMANAGER_H	mbed-src/api/InterruptManager.h	/^#define MBED_INTERRUPTMANAGER_H$/;"	d
_chains	mbed-src/api/InterruptManager.h	/^    CallChain* _chains[NVIC_NUM_VECTORS];$/;"	m	class:mbed::InterruptManager
_instance	mbed-src/api/InterruptManager.h	/^    static InterruptManager* _instance;$/;"	m	class:mbed::InterruptManager
add_common	mbed-src/api/InterruptManager.h	/^    pFunctionPointer_t add_common(T *tptr, void (T::*mptr)(void), IRQn_Type irq, bool front=false) {$/;"	f	class:mbed::InterruptManager
add_handler	mbed-src/api/InterruptManager.h	/^    pFunctionPointer_t add_handler(T* tptr, void (T::*mptr)(void), IRQn_Type irq) {$/;"	f	class:mbed::InterruptManager
add_handler	mbed-src/api/InterruptManager.h	/^    pFunctionPointer_t add_handler(void (*function)(void), IRQn_Type irq) {$/;"	f	class:mbed::InterruptManager
add_handler_front	mbed-src/api/InterruptManager.h	/^    pFunctionPointer_t add_handler_front(T* tptr, void (T::*mptr)(void), IRQn_Type irq) {$/;"	f	class:mbed::InterruptManager
add_handler_front	mbed-src/api/InterruptManager.h	/^    pFunctionPointer_t add_handler_front(void (*function)(void), IRQn_Type irq) {$/;"	f	class:mbed::InterruptManager
mbed	mbed-src/api/InterruptManager.h	/^namespace mbed {$/;"	n
LocalFileHandle	mbed-src/api/LocalFileSystem.h	/^class LocalFileHandle : public FileHandle {$/;"	c	namespace:mbed
LocalFileSystem	mbed-src/api/LocalFileSystem.h	/^    LocalFileSystem(const char* n) : FileSystemLike(n) {$/;"	f	class:mbed::LocalFileSystem
LocalFileSystem	mbed-src/api/LocalFileSystem.h	/^class LocalFileSystem : public FileSystemLike {$/;"	c	namespace:mbed
MBED_LOCALFILESYSTEM_H	mbed-src/api/LocalFileSystem.h	/^#define MBED_LOCALFILESYSTEM_H$/;"	d
_fh	mbed-src/api/LocalFileSystem.h	/^    FILEHANDLE _fh;$/;"	m	class:mbed::LocalFileHandle
mbed	mbed-src/api/LocalFileSystem.h	/^namespace mbed {$/;"	n
pos	mbed-src/api/LocalFileSystem.h	/^    int pos;$/;"	m	class:mbed::LocalFileHandle
LowPowerTicker	mbed-src/api/LowPowerTicker.h	/^    LowPowerTicker() : Ticker(get_lp_ticker_data()) {$/;"	f	class:mbed::LowPowerTicker
LowPowerTicker	mbed-src/api/LowPowerTicker.h	/^class LowPowerTicker : public Ticker {$/;"	c	namespace:mbed
MBED_LOWPOWERTICKER_H	mbed-src/api/LowPowerTicker.h	/^#define MBED_LOWPOWERTICKER_H$/;"	d
mbed	mbed-src/api/LowPowerTicker.h	/^namespace mbed {$/;"	n
~LowPowerTicker	mbed-src/api/LowPowerTicker.h	/^    virtual ~LowPowerTicker() {$/;"	f	class:mbed::LowPowerTicker
LowPowerTimeout	mbed-src/api/LowPowerTimeout.h	/^class LowPowerTimeout : public LowPowerTicker {$/;"	c	namespace:mbed
MBED_LOWPOWERTIMEOUT_H	mbed-src/api/LowPowerTimeout.h	/^#define MBED_LOWPOWERTIMEOUT_H$/;"	d
handler	mbed-src/api/LowPowerTimeout.h	/^    virtual void handler(void) {$/;"	f	class:mbed::LowPowerTimeout
mbed	mbed-src/api/LowPowerTimeout.h	/^namespace mbed {$/;"	n
LowPowerTimer	mbed-src/api/LowPowerTimer.h	/^    LowPowerTimer() : Timer(get_lp_ticker_data()) {$/;"	f	class:mbed::LowPowerTimer
LowPowerTimer	mbed-src/api/LowPowerTimer.h	/^class LowPowerTimer : public Timer {$/;"	c	namespace:mbed
MBED_LOWPOWERTIMER_H	mbed-src/api/LowPowerTimer.h	/^#define MBED_LOWPOWERTIMER_H$/;"	d
mbed	mbed-src/api/LowPowerTimer.h	/^namespace mbed {$/;"	n
MBED_PORTIN_H	mbed-src/api/PortIn.h	/^#define MBED_PORTIN_H$/;"	d
PortIn	mbed-src/api/PortIn.h	/^    PortIn(PortName port, int mask = 0xFFFFFFFF) {$/;"	f	class:mbed::PortIn
PortIn	mbed-src/api/PortIn.h	/^class PortIn {$/;"	c	namespace:mbed
_port	mbed-src/api/PortIn.h	/^    port_t _port;$/;"	m	class:mbed::PortIn
mbed	mbed-src/api/PortIn.h	/^namespace mbed {$/;"	n
mode	mbed-src/api/PortIn.h	/^    void mode(PinMode mode) {$/;"	f	class:mbed::PortIn
operator int	mbed-src/api/PortIn.h	/^    operator int() {$/;"	f	class:mbed::PortIn
read	mbed-src/api/PortIn.h	/^    int read() {$/;"	f	class:mbed::PortIn
MBED_PORTINOUT_H	mbed-src/api/PortInOut.h	/^#define MBED_PORTINOUT_H$/;"	d
PortInOut	mbed-src/api/PortInOut.h	/^    PortInOut(PortName port, int mask = 0xFFFFFFFF) {$/;"	f	class:mbed::PortInOut
PortInOut	mbed-src/api/PortInOut.h	/^class PortInOut {$/;"	c	namespace:mbed
_port	mbed-src/api/PortInOut.h	/^    port_t _port;$/;"	m	class:mbed::PortInOut
input	mbed-src/api/PortInOut.h	/^    void input() {$/;"	f	class:mbed::PortInOut
mbed	mbed-src/api/PortInOut.h	/^namespace mbed {$/;"	n
mode	mbed-src/api/PortInOut.h	/^    void mode(PinMode mode) {$/;"	f	class:mbed::PortInOut
operator =	mbed-src/api/PortInOut.h	/^    PortInOut& operator= (PortInOut& rhs) {$/;"	f	class:mbed::PortInOut
operator =	mbed-src/api/PortInOut.h	/^    PortInOut& operator= (int value) {$/;"	f	class:mbed::PortInOut
operator int	mbed-src/api/PortInOut.h	/^    operator int() {$/;"	f	class:mbed::PortInOut
output	mbed-src/api/PortInOut.h	/^    void output() {$/;"	f	class:mbed::PortInOut
read	mbed-src/api/PortInOut.h	/^    int read() {$/;"	f	class:mbed::PortInOut
write	mbed-src/api/PortInOut.h	/^    void write(int value) {$/;"	f	class:mbed::PortInOut
MBED_PORTOUT_H	mbed-src/api/PortOut.h	/^#define MBED_PORTOUT_H$/;"	d
PortOut	mbed-src/api/PortOut.h	/^    PortOut(PortName port, int mask = 0xFFFFFFFF) {$/;"	f	class:mbed::PortOut
PortOut	mbed-src/api/PortOut.h	/^class PortOut {$/;"	c	namespace:mbed
_port	mbed-src/api/PortOut.h	/^    port_t _port;$/;"	m	class:mbed::PortOut
mbed	mbed-src/api/PortOut.h	/^namespace mbed {$/;"	n
operator =	mbed-src/api/PortOut.h	/^    PortOut& operator= (PortOut& rhs) {$/;"	f	class:mbed::PortOut
operator =	mbed-src/api/PortOut.h	/^    PortOut& operator= (int value) {$/;"	f	class:mbed::PortOut
operator int	mbed-src/api/PortOut.h	/^    operator int() {$/;"	f	class:mbed::PortOut
read	mbed-src/api/PortOut.h	/^    int read() {$/;"	f	class:mbed::PortOut
write	mbed-src/api/PortOut.h	/^    void write(int value) {$/;"	f	class:mbed::PortOut
MBED_PWMOUT_H	mbed-src/api/PwmOut.h	/^#define MBED_PWMOUT_H$/;"	d
PwmOut	mbed-src/api/PwmOut.h	/^    PwmOut(PinName pin) {$/;"	f	class:mbed::PwmOut
PwmOut	mbed-src/api/PwmOut.h	/^class PwmOut {$/;"	c	namespace:mbed
_pwm	mbed-src/api/PwmOut.h	/^    pwmout_t _pwm;$/;"	m	class:mbed::PwmOut
mbed	mbed-src/api/PwmOut.h	/^namespace mbed {$/;"	n
operator =	mbed-src/api/PwmOut.h	/^    PwmOut& operator= (PwmOut& rhs) {$/;"	f	class:mbed::PwmOut
operator =	mbed-src/api/PwmOut.h	/^    PwmOut& operator= (float value) {$/;"	f	class:mbed::PwmOut
operator float	mbed-src/api/PwmOut.h	/^    operator float() {$/;"	f	class:mbed::PwmOut
period	mbed-src/api/PwmOut.h	/^    void period(float seconds) {$/;"	f	class:mbed::PwmOut
period_ms	mbed-src/api/PwmOut.h	/^    void period_ms(int ms) {$/;"	f	class:mbed::PwmOut
period_us	mbed-src/api/PwmOut.h	/^    void period_us(int us) {$/;"	f	class:mbed::PwmOut
pulsewidth	mbed-src/api/PwmOut.h	/^    void pulsewidth(float seconds) {$/;"	f	class:mbed::PwmOut
pulsewidth_ms	mbed-src/api/PwmOut.h	/^    void pulsewidth_ms(int ms) {$/;"	f	class:mbed::PwmOut
pulsewidth_us	mbed-src/api/PwmOut.h	/^    void pulsewidth_us(int us) {$/;"	f	class:mbed::PwmOut
read	mbed-src/api/PwmOut.h	/^    float read() {$/;"	f	class:mbed::PwmOut
write	mbed-src/api/PwmOut.h	/^    void write(float value) {$/;"	f	class:mbed::PwmOut
MBED_RAW_SERIAL_H	mbed-src/api/RawSerial.h	/^#define MBED_RAW_SERIAL_H$/;"	d
RawSerial	mbed-src/api/RawSerial.h	/^class RawSerial: public SerialBase {$/;"	c	namespace:mbed
mbed	mbed-src/api/RawSerial.h	/^namespace mbed {$/;"	n
MBED_SPI_H	mbed-src/api/SPI.h	/^#define MBED_SPI_H$/;"	d
SPI	mbed-src/api/SPI.h	/^class SPI {$/;"	c	namespace:mbed
_bits	mbed-src/api/SPI.h	/^    int _bits;$/;"	m	class:mbed::SPI
_callback	mbed-src/api/SPI.h	/^    event_callback_t _callback;$/;"	m	class:mbed::SPI
_hz	mbed-src/api/SPI.h	/^    int _hz;$/;"	m	class:mbed::SPI
_irq	mbed-src/api/SPI.h	/^    CThunk<SPI> _irq;$/;"	m	class:mbed::SPI
_mode	mbed-src/api/SPI.h	/^    int _mode;$/;"	m	class:mbed::SPI
_owner	mbed-src/api/SPI.h	/^    static SPI *_owner;$/;"	m	class:mbed::SPI
_spi	mbed-src/api/SPI.h	/^    spi_t _spi;$/;"	m	class:mbed::SPI
_transaction_buffer	mbed-src/api/SPI.h	/^    static CircularBuffer<Transaction<SPI>, TRANSACTION_QUEUE_SIZE_SPI> _transaction_buffer;$/;"	m	class:mbed::SPI
_usage	mbed-src/api/SPI.h	/^    DMAUsage _usage;$/;"	m	class:mbed::SPI
mbed	mbed-src/api/SPI.h	/^namespace mbed {$/;"	n
transfer	mbed-src/api/SPI.h	/^    int transfer(const Type *tx_buffer, int tx_length, Type *rx_buffer, int rx_length, const event_callback_t& callback, int event = SPI_EVENT_COMPLETE) {$/;"	f	class:mbed::SPI
~SPI	mbed-src/api/SPI.h	/^    virtual ~SPI() {$/;"	f	class:mbed::SPI
MBED_SPISLAVE_H	mbed-src/api/SPISlave.h	/^#define MBED_SPISLAVE_H$/;"	d
SPISlave	mbed-src/api/SPISlave.h	/^class SPISlave {$/;"	c	namespace:mbed
_bits	mbed-src/api/SPISlave.h	/^    int _bits;$/;"	m	class:mbed::SPISlave
_hz	mbed-src/api/SPISlave.h	/^    int _hz;$/;"	m	class:mbed::SPISlave
_mode	mbed-src/api/SPISlave.h	/^    int _mode;$/;"	m	class:mbed::SPISlave
_spi	mbed-src/api/SPISlave.h	/^    spi_t _spi;$/;"	m	class:mbed::SPISlave
mbed	mbed-src/api/SPISlave.h	/^namespace mbed {$/;"	n
MBED_SERIAL_H	mbed-src/api/Serial.h	/^#define MBED_SERIAL_H$/;"	d
Serial	mbed-src/api/Serial.h	/^class Serial : public SerialBase, public Stream {$/;"	c	namespace:mbed
mbed	mbed-src/api/Serial.h	/^namespace mbed {$/;"	n
CTS	mbed-src/api/SerialBase.h	/^        CTS,$/;"	e	enum:mbed::SerialBase::Flow
Disabled	mbed-src/api/SerialBase.h	/^        Disabled = 0,$/;"	e	enum:mbed::SerialBase::Flow
Even	mbed-src/api/SerialBase.h	/^        Even,$/;"	e	enum:mbed::SerialBase::Parity
Flow	mbed-src/api/SerialBase.h	/^    enum Flow {$/;"	g	class:mbed::SerialBase
Forced0	mbed-src/api/SerialBase.h	/^        Forced0$/;"	e	enum:mbed::SerialBase::Parity
Forced1	mbed-src/api/SerialBase.h	/^        Forced1,$/;"	e	enum:mbed::SerialBase::Parity
IrqType	mbed-src/api/SerialBase.h	/^    enum IrqType {$/;"	g	class:mbed::SerialBase
MBED_SERIALBASE_H	mbed-src/api/SerialBase.h	/^#define MBED_SERIALBASE_H$/;"	d
None	mbed-src/api/SerialBase.h	/^        None = 0,$/;"	e	enum:mbed::SerialBase::Parity
Odd	mbed-src/api/SerialBase.h	/^        Odd,$/;"	e	enum:mbed::SerialBase::Parity
Parity	mbed-src/api/SerialBase.h	/^    enum Parity {$/;"	g	class:mbed::SerialBase
RTS	mbed-src/api/SerialBase.h	/^        RTS,$/;"	e	enum:mbed::SerialBase::Flow
RTSCTS	mbed-src/api/SerialBase.h	/^        RTSCTS$/;"	e	enum:mbed::SerialBase::Flow
RxIrq	mbed-src/api/SerialBase.h	/^        RxIrq = 0,$/;"	e	enum:mbed::SerialBase::IrqType
SerialBase	mbed-src/api/SerialBase.h	/^class SerialBase {$/;"	c	namespace:mbed
TxIrq	mbed-src/api/SerialBase.h	/^        TxIrq$/;"	e	enum:mbed::SerialBase::IrqType
_baud	mbed-src/api/SerialBase.h	/^    int             _baud;$/;"	m	class:mbed::SerialBase
_irq	mbed-src/api/SerialBase.h	/^    FunctionPointer _irq[2];$/;"	m	class:mbed::SerialBase
_rx_callback	mbed-src/api/SerialBase.h	/^    event_callback_t _rx_callback;$/;"	m	class:mbed::SerialBase
_rx_usage	mbed-src/api/SerialBase.h	/^    DMAUsage _rx_usage;$/;"	m	class:mbed::SerialBase
_serial	mbed-src/api/SerialBase.h	/^    serial_t        _serial;$/;"	m	class:mbed::SerialBase
_thunk_irq	mbed-src/api/SerialBase.h	/^    CThunk<SerialBase> _thunk_irq;$/;"	m	class:mbed::SerialBase
_tx_callback	mbed-src/api/SerialBase.h	/^    event_callback_t _tx_callback;$/;"	m	class:mbed::SerialBase
_tx_usage	mbed-src/api/SerialBase.h	/^    DMAUsage _tx_usage;$/;"	m	class:mbed::SerialBase
attach	mbed-src/api/SerialBase.h	/^    void attach(T* tptr, void (T::*mptr)(void), IrqType type=RxIrq) {$/;"	f	class:mbed::SerialBase
mbed	mbed-src/api/SerialBase.h	/^namespace mbed {$/;"	n
~SerialBase	mbed-src/api/SerialBase.h	/^    virtual ~SerialBase() {$/;"	f	class:mbed::SerialBase
MBED_STREAM_H	mbed-src/api/Stream.h	/^#define MBED_STREAM_H$/;"	d
Stream	mbed-src/api/Stream.h	/^class Stream : public FileLike {$/;"	c	namespace:mbed
_file	mbed-src/api/Stream.h	/^    std::FILE *_file;$/;"	m	class:mbed::Stream
mbed	mbed-src/api/Stream.h	/^namespace mbed {$/;"	n
operator std::FILE*	mbed-src/api/Stream.h	/^    operator std::FILE*() {return _file;}$/;"	f	class:mbed::Stream
MBED_TICKER_H	mbed-src/api/Ticker.h	/^#define MBED_TICKER_H$/;"	d
Ticker	mbed-src/api/Ticker.h	/^    Ticker() : TimerEvent() {$/;"	f	class:mbed::Ticker
Ticker	mbed-src/api/Ticker.h	/^    Ticker(const ticker_data_t *data) : TimerEvent(data) {$/;"	f	class:mbed::Ticker
Ticker	mbed-src/api/Ticker.h	/^class Ticker : public TimerEvent {$/;"	c	namespace:mbed
_delay	mbed-src/api/Ticker.h	/^    timestamp_t     _delay;     \/**< Time delay (in microseconds) for re-setting the multi-shot callback. *\/$/;"	m	class:mbed::Ticker
_function	mbed-src/api/Ticker.h	/^    FunctionPointer _function;  \/**< Callback. *\/$/;"	m	class:mbed::Ticker
attach	mbed-src/api/Ticker.h	/^    void attach(T* tptr, void (T::*mptr)(void), float t) {$/;"	f	class:mbed::Ticker
attach	mbed-src/api/Ticker.h	/^    void attach(void (*fptr)(void), float t) {$/;"	f	class:mbed::Ticker
attach_us	mbed-src/api/Ticker.h	/^    void attach_us(T* tptr, void (T::*mptr)(void), timestamp_t t) {$/;"	f	class:mbed::Ticker
attach_us	mbed-src/api/Ticker.h	/^    void attach_us(void (*fptr)(void), timestamp_t t) {$/;"	f	class:mbed::Ticker
mbed	mbed-src/api/Ticker.h	/^namespace mbed {$/;"	n
~Ticker	mbed-src/api/Ticker.h	/^    virtual ~Ticker() {$/;"	f	class:mbed::Ticker
MBED_TIMEOUT_H	mbed-src/api/Timeout.h	/^#define MBED_TIMEOUT_H$/;"	d
Timeout	mbed-src/api/Timeout.h	/^class Timeout : public Ticker {$/;"	c	namespace:mbed
mbed	mbed-src/api/Timeout.h	/^namespace mbed {$/;"	n
MBED_TIMER_H	mbed-src/api/Timer.h	/^#define MBED_TIMER_H$/;"	d
Timer	mbed-src/api/Timer.h	/^class Timer {$/;"	c	namespace:mbed
_running	mbed-src/api/Timer.h	/^    int _running;          \/\/ whether the timer is running$/;"	m	class:mbed::Timer
_start	mbed-src/api/Timer.h	/^    unsigned int _start;   \/\/ the start time of the latest slice$/;"	m	class:mbed::Timer
_ticker_data	mbed-src/api/Timer.h	/^    const ticker_data_t *_ticker_data;$/;"	m	class:mbed::Timer
_time	mbed-src/api/Timer.h	/^    int _time;             \/\/ any accumulated time from previous slices$/;"	m	class:mbed::Timer
mbed	mbed-src/api/Timer.h	/^namespace mbed {$/;"	n
MBED_TIMEREVENT_H	mbed-src/api/TimerEvent.h	/^#define MBED_TIMEREVENT_H$/;"	d
TimerEvent	mbed-src/api/TimerEvent.h	/^class TimerEvent {$/;"	c	namespace:mbed
_ticker_data	mbed-src/api/TimerEvent.h	/^    const ticker_data_t *_ticker_data;$/;"	m	class:mbed::TimerEvent
event	mbed-src/api/TimerEvent.h	/^    ticker_event_t event;$/;"	m	class:mbed::TimerEvent
mbed	mbed-src/api/TimerEvent.h	/^namespace mbed {$/;"	n
MBED_TRANSACTION_H	mbed-src/api/Transaction.h	/^#define MBED_TRANSACTION_H$/;"	d
Transaction	mbed-src/api/Transaction.h	/^    Transaction() : _obj(), _data() {$/;"	f	class:mbed::Transaction
Transaction	mbed-src/api/Transaction.h	/^    Transaction(Class *tpointer, const transaction_t& transaction) : _obj(tpointer), _data(transaction) {$/;"	f	class:mbed::Transaction
Transaction	mbed-src/api/Transaction.h	/^class Transaction {$/;"	c	namespace:mbed
_data	mbed-src/api/Transaction.h	/^    transaction_t _data;$/;"	m	class:mbed::Transaction
_obj	mbed-src/api/Transaction.h	/^    Class* _obj;$/;"	m	class:mbed::Transaction
callback	mbed-src/api/Transaction.h	/^    event_callback_t callback; \/**< User's callback *\/$/;"	m	struct:mbed::__anon32
event	mbed-src/api/Transaction.h	/^    uint32_t event;            \/**< Event for a transaction *\/$/;"	m	struct:mbed::__anon32
get_object	mbed-src/api/Transaction.h	/^    Class* get_object() {$/;"	f	class:mbed::Transaction
get_transaction	mbed-src/api/Transaction.h	/^    transaction_t* get_transaction() {$/;"	f	class:mbed::Transaction
mbed	mbed-src/api/Transaction.h	/^namespace mbed {$/;"	n
rx_buffer	mbed-src/api/Transaction.h	/^    void *rx_buffer;           \/**< Rx buffer *\/$/;"	m	struct:mbed::__anon32
rx_length	mbed-src/api/Transaction.h	/^    size_t rx_length;          \/**< Length of Rx buffer *\/$/;"	m	struct:mbed::__anon32
transaction_t	mbed-src/api/Transaction.h	/^} transaction_t;$/;"	t	namespace:mbed	typeref:struct:mbed::__anon32
tx_buffer	mbed-src/api/Transaction.h	/^    void *tx_buffer;           \/**< Tx buffer *\/$/;"	m	struct:mbed::__anon32
tx_length	mbed-src/api/Transaction.h	/^    size_t tx_length;          \/**< Length of Tx buffer*\/$/;"	m	struct:mbed::__anon32
width	mbed-src/api/Transaction.h	/^    uint8_t width;             \/**< Buffer's word width (8, 16, 32, 64) *\/$/;"	m	struct:mbed::__anon32
~Transaction	mbed-src/api/Transaction.h	/^    ~Transaction() {$/;"	f	class:mbed::Transaction
CANAny	mbed-src/api/can_helper.h	/^    CANAny = 2$/;"	e	enum:CANFormat
CANData	mbed-src/api/can_helper.h	/^    CANData   = 0,$/;"	e	enum:CANType
CANExtended	mbed-src/api/can_helper.h	/^    CANExtended = 1,$/;"	e	enum:CANFormat
CANFormat	mbed-src/api/can_helper.h	/^enum CANFormat {$/;"	g
CANFormat	mbed-src/api/can_helper.h	/^typedef enum CANFormat CANFormat;$/;"	t	typeref:enum:CANFormat
CANRemote	mbed-src/api/can_helper.h	/^    CANRemote = 1$/;"	e	enum:CANType
CANStandard	mbed-src/api/can_helper.h	/^    CANStandard = 0,$/;"	e	enum:CANFormat
CANType	mbed-src/api/can_helper.h	/^enum CANType {$/;"	g
CANType	mbed-src/api/can_helper.h	/^typedef enum CANType CANType;$/;"	t	typeref:enum:CANType
CAN_Message	mbed-src/api/can_helper.h	/^struct CAN_Message {$/;"	s
CAN_Message	mbed-src/api/can_helper.h	/^typedef struct CAN_Message CAN_Message;$/;"	t	typeref:struct:CAN_Message
MBED_CAN_HELPER_H	mbed-src/api/can_helper.h	/^#define MBED_CAN_HELPER_H$/;"	d
data	mbed-src/api/can_helper.h	/^    unsigned char  data[8];            \/\/ Data field$/;"	m	struct:CAN_Message
format	mbed-src/api/can_helper.h	/^    CANFormat      format;             \/\/ 0 - STANDARD, 1- EXTENDED IDENTIFIER$/;"	m	struct:CAN_Message
id	mbed-src/api/can_helper.h	/^    unsigned int   id;                 \/\/ 29 bit identifier$/;"	m	struct:CAN_Message
len	mbed-src/api/can_helper.h	/^    unsigned char  len;                \/\/ Length of data field in bytes$/;"	m	struct:CAN_Message
type	mbed-src/api/can_helper.h	/^    CANType        type;               \/\/ 0 - DATA FRAME, 1 - REMOTE FRAME$/;"	m	struct:CAN_Message
MBED_H	mbed-src/api/mbed.h	/^#define MBED_H$/;"	d
MBED_LIBRARY_VERSION	mbed-src/api/mbed.h	/^#define MBED_LIBRARY_VERSION /;"	d
MBED_ASSERT	mbed-src/api/mbed_assert.h	/^#define MBED_ASSERT(/;"	d
MBED_ASSERT_H	mbed-src/api/mbed_assert.h	/^#define MBED_ASSERT_H$/;"	d
MBED_DEBUG_H	mbed-src/api/mbed_debug.h	/^#define MBED_DEBUG_H$/;"	d
debug	mbed-src/api/mbed_debug.h	/^static inline void debug(const char *format, ...) {$/;"	f
debug	mbed-src/api/mbed_debug.h	/^static inline void debug(const char *format, ...) {}$/;"	f
debug_if	mbed-src/api/mbed_debug.h	/^static inline void debug_if(int condition, const char *format, ...) {$/;"	f
debug_if	mbed-src/api/mbed_debug.h	/^static inline void debug_if(int condition, const char *format, ...) {}$/;"	f
MBED_ERROR_H	mbed-src/api/mbed_error.h	/^#define MBED_ERROR_H$/;"	d
MBED_INTERFACE_H	mbed-src/api/mbed_interface.h	/^#define MBED_INTERFACE_H$/;"	d
MBED_MAC_ADDRESS_SUM	mbed-src/api/mbed_interface.h	/^#define MBED_MAC_ADDRESS_SUM /;"	d
MBED_MAC_ADDR_0	mbed-src/api/mbed_interface.h	/^#define MBED_MAC_ADDR_0 /;"	d
MBED_MAC_ADDR_1	mbed-src/api/mbed_interface.h	/^#define MBED_MAC_ADDR_1 /;"	d
MBED_MAC_ADDR_2	mbed-src/api/mbed_interface.h	/^#define MBED_MAC_ADDR_2 /;"	d
MBED_MAC_ADDR_3	mbed-src/api/mbed_interface.h	/^#define MBED_MAC_ADDR_3 /;"	d
MBED_MAC_ADDR_4	mbed-src/api/mbed_interface.h	/^#define MBED_MAC_ADDR_4 /;"	d
MBED_MAC_ADDR_5	mbed-src/api/mbed_interface.h	/^#define MBED_MAC_ADDR_5 /;"	d
MBED_MAC_ADDR_INTERFACE	mbed-src/api/mbed_interface.h	/^#define MBED_MAC_ADDR_INTERFACE /;"	d
MBED_OPERATORS	mbed-src/api/platform.h	/^#define MBED_OPERATORS /;"	d
MBED_PLATFORM_H	mbed-src/api/platform.h	/^#define MBED_PLATFORM_H$/;"	d
AngelSWI	mbed-src/api/semihost_api.h	/^#   define AngelSWI /;"	d
AngelSWIAsm	mbed-src/api/semihost_api.h	/^#   define AngelSWIAsm /;"	d
AngelSWIInsn	mbed-src/api/semihost_api.h	/^#   define AngelSWIInsn /;"	d
MBED_SEMIHOST_H	mbed-src/api/semihost_api.h	/^#define MBED_SEMIHOST_H$/;"	d
__semihost	mbed-src/api/semihost_api.h	/^inline int __semihost(int reason, const void *arg) {$/;"	f
__semihost	mbed-src/api/semihost_api.h	/^static inline int __semihost(int reason, const void *arg) {$/;"	f
FILEHANDLE	mbed-src/api/toolchain.h	/^typedef int FILEHANDLE;$/;"	t
MBED_TOOLCHAIN_H	mbed-src/api/toolchain.h	/^#define MBED_TOOLCHAIN_H$/;"	d
PACKED	mbed-src/api/toolchain.h	/^#   define PACKED /;"	d
WEAK	mbed-src/api/toolchain.h	/^#   define WEAK /;"	d
MBED_WAIT_API_H	mbed-src/api/wait_api.h	/^#define MBED_WAIT_API_H$/;"	d
BusIn	mbed-src/common/BusIn.cpp	/^BusIn::BusIn(PinName p0, PinName p1, PinName p2, PinName p3, PinName p4, PinName p5, PinName p6, PinName p7, PinName p8, PinName p9, PinName p10, PinName p11, PinName p12, PinName p13, PinName p14, PinName p15) {$/;"	f	class:mbed::BusIn
BusIn	mbed-src/common/BusIn.cpp	/^BusIn::BusIn(PinName pins[16]) {$/;"	f	class:mbed::BusIn
mbed	mbed-src/common/BusIn.cpp	/^namespace mbed {$/;"	n	file:
mode	mbed-src/common/BusIn.cpp	/^void BusIn::mode(PinMode pull) {$/;"	f	class:mbed::BusIn
operator []	mbed-src/common/BusIn.cpp	/^DigitalIn& BusIn::operator[] (int index) {$/;"	f	class:mbed::BusIn
operator int	mbed-src/common/BusIn.cpp	/^BusIn::operator int() {$/;"	f	class:mbed::BusIn
read	mbed-src/common/BusIn.cpp	/^int BusIn::read() {$/;"	f	class:mbed::BusIn
~BusIn	mbed-src/common/BusIn.cpp	/^BusIn::~BusIn() {$/;"	f	class:mbed::BusIn
BusInOut	mbed-src/common/BusInOut.cpp	/^BusInOut::BusInOut(PinName p0, PinName p1, PinName p2, PinName p3, PinName p4, PinName p5, PinName p6, PinName p7, PinName p8, PinName p9, PinName p10, PinName p11, PinName p12, PinName p13, PinName p14, PinName p15) {$/;"	f	class:mbed::BusInOut
BusInOut	mbed-src/common/BusInOut.cpp	/^BusInOut::BusInOut(PinName pins[16]) {$/;"	f	class:mbed::BusInOut
input	mbed-src/common/BusInOut.cpp	/^void BusInOut::input() {$/;"	f	class:mbed::BusInOut
mbed	mbed-src/common/BusInOut.cpp	/^namespace mbed {$/;"	n	file:
mode	mbed-src/common/BusInOut.cpp	/^void BusInOut::mode(PinMode pull) {$/;"	f	class:mbed::BusInOut
operator =	mbed-src/common/BusInOut.cpp	/^BusInOut& BusInOut::operator= (BusInOut& rhs) {$/;"	f	class:mbed::BusInOut
operator =	mbed-src/common/BusInOut.cpp	/^BusInOut& BusInOut::operator= (int v) {$/;"	f	class:mbed::BusInOut
operator []	mbed-src/common/BusInOut.cpp	/^DigitalInOut& BusInOut::operator[] (int index) {$/;"	f	class:mbed::BusInOut
operator int	mbed-src/common/BusInOut.cpp	/^BusInOut::operator int() {$/;"	f	class:mbed::BusInOut
output	mbed-src/common/BusInOut.cpp	/^void BusInOut::output() {$/;"	f	class:mbed::BusInOut
read	mbed-src/common/BusInOut.cpp	/^int BusInOut::read() {$/;"	f	class:mbed::BusInOut
write	mbed-src/common/BusInOut.cpp	/^void BusInOut::write(int value) {$/;"	f	class:mbed::BusInOut
~BusInOut	mbed-src/common/BusInOut.cpp	/^BusInOut::~BusInOut() {$/;"	f	class:mbed::BusInOut
BusOut	mbed-src/common/BusOut.cpp	/^BusOut::BusOut(PinName p0, PinName p1, PinName p2, PinName p3, PinName p4, PinName p5, PinName p6, PinName p7, PinName p8, PinName p9, PinName p10, PinName p11, PinName p12, PinName p13, PinName p14, PinName p15) {$/;"	f	class:mbed::BusOut
BusOut	mbed-src/common/BusOut.cpp	/^BusOut::BusOut(PinName pins[16]) {$/;"	f	class:mbed::BusOut
mbed	mbed-src/common/BusOut.cpp	/^namespace mbed {$/;"	n	file:
operator =	mbed-src/common/BusOut.cpp	/^BusOut& BusOut::operator= (BusOut& rhs) {$/;"	f	class:mbed::BusOut
operator =	mbed-src/common/BusOut.cpp	/^BusOut& BusOut::operator= (int v) {$/;"	f	class:mbed::BusOut
operator []	mbed-src/common/BusOut.cpp	/^DigitalOut& BusOut::operator[] (int index) {$/;"	f	class:mbed::BusOut
operator int	mbed-src/common/BusOut.cpp	/^BusOut::operator int() {$/;"	f	class:mbed::BusOut
read	mbed-src/common/BusOut.cpp	/^int BusOut::read() {$/;"	f	class:mbed::BusOut
write	mbed-src/common/BusOut.cpp	/^void BusOut::write(int value) {$/;"	f	class:mbed::BusOut
~BusOut	mbed-src/common/BusOut.cpp	/^BusOut::~BusOut() {$/;"	f	class:mbed::BusOut
CAN	mbed-src/common/CAN.cpp	/^CAN::CAN(PinName rd, PinName td) : _can(), _irq() {$/;"	f	class:mbed::CAN
_irq_handler	mbed-src/common/CAN.cpp	/^void CAN::_irq_handler(uint32_t id, CanIrqType type) {$/;"	f	class:mbed::CAN
attach	mbed-src/common/CAN.cpp	/^void CAN::attach(void (*fptr)(void), IrqType type) {$/;"	f	class:mbed::CAN
filter	mbed-src/common/CAN.cpp	/^int CAN::filter(unsigned int id, unsigned int mask, CANFormat format, int handle) {$/;"	f	class:mbed::CAN
frequency	mbed-src/common/CAN.cpp	/^int CAN::frequency(int f) {$/;"	f	class:mbed::CAN
mbed	mbed-src/common/CAN.cpp	/^namespace mbed {$/;"	n	file:
mode	mbed-src/common/CAN.cpp	/^int CAN::mode(Mode mode) {$/;"	f	class:mbed::CAN
monitor	mbed-src/common/CAN.cpp	/^void CAN::monitor(bool silent) {$/;"	f	class:mbed::CAN
rderror	mbed-src/common/CAN.cpp	/^unsigned char CAN::rderror() {$/;"	f	class:mbed::CAN
read	mbed-src/common/CAN.cpp	/^int CAN::read(CANMessage &msg, int handle) {$/;"	f	class:mbed::CAN
reset	mbed-src/common/CAN.cpp	/^void CAN::reset() {$/;"	f	class:mbed::CAN
tderror	mbed-src/common/CAN.cpp	/^unsigned char CAN::tderror() {$/;"	f	class:mbed::CAN
write	mbed-src/common/CAN.cpp	/^int CAN::write(CANMessage msg) {$/;"	f	class:mbed::CAN
~CAN	mbed-src/common/CAN.cpp	/^CAN::~CAN() {$/;"	f	class:mbed::CAN
CallChain	mbed-src/common/CallChain.cpp	/^CallChain::CallChain(int size) : _chain(), _size(size), _elements(0) {$/;"	f	class:mbed::CallChain
_check_size	mbed-src/common/CallChain.cpp	/^void CallChain::_check_size() {$/;"	f	class:mbed::CallChain
add	mbed-src/common/CallChain.cpp	/^pFunctionPointer_t CallChain::add(void (*function)(void)) {$/;"	f	class:mbed::CallChain
add_front	mbed-src/common/CallChain.cpp	/^pFunctionPointer_t CallChain::add_front(void (*function)(void)) {$/;"	f	class:mbed::CallChain
call	mbed-src/common/CallChain.cpp	/^void CallChain::call() {$/;"	f	class:mbed::CallChain
clear	mbed-src/common/CallChain.cpp	/^void CallChain::clear() {$/;"	f	class:mbed::CallChain
common_add	mbed-src/common/CallChain.cpp	/^pFunctionPointer_t CallChain::common_add(pFunctionPointer_t pf) {$/;"	f	class:mbed::CallChain
common_add_front	mbed-src/common/CallChain.cpp	/^pFunctionPointer_t CallChain::common_add_front(pFunctionPointer_t pf) {$/;"	f	class:mbed::CallChain
find	mbed-src/common/CallChain.cpp	/^int CallChain::find(pFunctionPointer_t f) const {$/;"	f	class:mbed::CallChain
get	mbed-src/common/CallChain.cpp	/^pFunctionPointer_t CallChain::get(int i) const {$/;"	f	class:mbed::CallChain
mbed	mbed-src/common/CallChain.cpp	/^namespace mbed {$/;"	n	file:
remove	mbed-src/common/CallChain.cpp	/^bool CallChain::remove(pFunctionPointer_t f) {$/;"	f	class:mbed::CallChain
size	mbed-src/common/CallChain.cpp	/^int CallChain::size() const {$/;"	f	class:mbed::CallChain
~CallChain	mbed-src/common/CallChain.cpp	/^CallChain::~CallChain() {$/;"	f	class:mbed::CallChain
Ethernet	mbed-src/common/Ethernet.cpp	/^Ethernet::Ethernet() {$/;"	f	class:mbed::Ethernet
address	mbed-src/common/Ethernet.cpp	/^void Ethernet::address(char *mac) {$/;"	f	class:mbed::Ethernet
link	mbed-src/common/Ethernet.cpp	/^int Ethernet::link() {$/;"	f	class:mbed::Ethernet
mbed	mbed-src/common/Ethernet.cpp	/^namespace mbed {$/;"	n	file:
read	mbed-src/common/Ethernet.cpp	/^int Ethernet::read(char *data, int size) {$/;"	f	class:mbed::Ethernet
receive	mbed-src/common/Ethernet.cpp	/^int Ethernet::receive() {$/;"	f	class:mbed::Ethernet
send	mbed-src/common/Ethernet.cpp	/^int Ethernet::send() {$/;"	f	class:mbed::Ethernet
set_link	mbed-src/common/Ethernet.cpp	/^void Ethernet::set_link(Mode mode) {$/;"	f	class:mbed::Ethernet
write	mbed-src/common/Ethernet.cpp	/^int Ethernet::write(const char *data, int size) {$/;"	f	class:mbed::Ethernet
~Ethernet	mbed-src/common/Ethernet.cpp	/^Ethernet::~Ethernet() {$/;"	f	class:mbed::Ethernet
FileBase	mbed-src/common/FileBase.cpp	/^FileBase::FileBase(const char *name, PathType t) : _next(NULL),$/;"	f	class:mbed::FileBase
_head	mbed-src/common/FileBase.cpp	/^FileBase *FileBase::_head = NULL;$/;"	m	class:mbed::FileBase	file:
get	mbed-src/common/FileBase.cpp	/^FileBase *FileBase::get(int n) {$/;"	f	class:mbed::FileBase
getName	mbed-src/common/FileBase.cpp	/^const char* FileBase::getName(void) {$/;"	f	class:mbed::FileBase
getPathType	mbed-src/common/FileBase.cpp	/^PathType FileBase::getPathType(void) {$/;"	f	class:mbed::FileBase
lookup	mbed-src/common/FileBase.cpp	/^FileBase *FileBase::lookup(const char *name, unsigned int len) {$/;"	f	class:mbed::FileBase
mbed	mbed-src/common/FileBase.cpp	/^namespace mbed {$/;"	n	file:
~FileBase	mbed-src/common/FileBase.cpp	/^FileBase::~FileBase() {$/;"	f	class:mbed::FileBase
FileLike	mbed-src/common/FileLike.cpp	/^FileLike::FileLike(const char *name) : FileHandle(), FileBase(name, FilePathType) {$/;"	f	class:mbed::FileLike
mbed	mbed-src/common/FileLike.cpp	/^namespace mbed {$/;"	n	file:
~FileLike	mbed-src/common/FileLike.cpp	/^FileLike::~FileLike() {$/;"	f	class:mbed::FileLike
FilePath	mbed-src/common/FilePath.cpp	/^FilePath::FilePath(const char* file_path) : file_name(NULL), fb(NULL) {$/;"	f	class:mbed::FilePath
exists	mbed-src/common/FilePath.cpp	/^bool FilePath::exists(void) {$/;"	f	class:mbed::FilePath
file	mbed-src/common/FilePath.cpp	/^FileLike* FilePath::file(void) {$/;"	f	class:mbed::FilePath
fileName	mbed-src/common/FilePath.cpp	/^const char* FilePath::fileName(void) {$/;"	f	class:mbed::FilePath
fileSystem	mbed-src/common/FilePath.cpp	/^FileSystemLike* FilePath::fileSystem(void) {$/;"	f	class:mbed::FilePath
isFile	mbed-src/common/FilePath.cpp	/^bool FilePath::isFile(void) {$/;"	f	class:mbed::FilePath
isFileSystem	mbed-src/common/FilePath.cpp	/^bool FilePath::isFileSystem(void) {$/;"	f	class:mbed::FilePath
mbed	mbed-src/common/FilePath.cpp	/^namespace mbed {$/;"	n	file:
BaseDirHandle	mbed-src/common/FileSystemLike.cpp	/^    BaseDirHandle() : n(0), cur_entry() {$/;"	f	class:mbed::BaseDirHandle
BaseDirHandle	mbed-src/common/FileSystemLike.cpp	/^class BaseDirHandle : public DirHandle {$/;"	c	namespace:mbed	file:
FileSystemLike	mbed-src/common/FileSystemLike.cpp	/^FileSystemLike::FileSystemLike(const char *name) : FileBase(name, FileSystemPathType) {$/;"	f	class:mbed::FileSystemLike
closedir	mbed-src/common/FileSystemLike.cpp	/^    virtual int closedir() {$/;"	f	class:mbed::BaseDirHandle
cur_entry	mbed-src/common/FileSystemLike.cpp	/^    struct dirent cur_entry;$/;"	m	class:mbed::BaseDirHandle	typeref:struct:mbed::BaseDirHandle::dirent	file:
mbed	mbed-src/common/FileSystemLike.cpp	/^namespace mbed {$/;"	n	file:
n	mbed-src/common/FileSystemLike.cpp	/^    off_t n;$/;"	m	class:mbed::BaseDirHandle	file:
opendir	mbed-src/common/FileSystemLike.cpp	/^DirHandle *FileSystemLike::opendir() {$/;"	f	class:mbed::FileSystemLike
readdir	mbed-src/common/FileSystemLike.cpp	/^    virtual struct dirent *readdir() {$/;"	f	class:mbed::BaseDirHandle
rewinddir	mbed-src/common/FileSystemLike.cpp	/^    virtual void rewinddir() {$/;"	f	class:mbed::BaseDirHandle
seekdir	mbed-src/common/FileSystemLike.cpp	/^    virtual void seekdir(off_t offset) {$/;"	f	class:mbed::BaseDirHandle
telldir	mbed-src/common/FileSystemLike.cpp	/^    virtual off_t telldir() {$/;"	f	class:mbed::BaseDirHandle
~FileSystemLike	mbed-src/common/FileSystemLike.cpp	/^FileSystemLike::~FileSystemLike() {$/;"	f	class:mbed::FileSystemLike
I2C	mbed-src/common/I2C.cpp	/^I2C::I2C(PinName sda, PinName scl) :$/;"	f	class:mbed::I2C
_owner	mbed-src/common/I2C.cpp	/^I2C *I2C::_owner = NULL;$/;"	m	class:mbed::I2C	file:
abort_transfer	mbed-src/common/I2C.cpp	/^void I2C::abort_transfer(void)$/;"	f	class:mbed::I2C
aquire	mbed-src/common/I2C.cpp	/^void I2C::aquire() {$/;"	f	class:mbed::I2C
frequency	mbed-src/common/I2C.cpp	/^void I2C::frequency(int hz) {$/;"	f	class:mbed::I2C
irq_handler_asynch	mbed-src/common/I2C.cpp	/^void I2C::irq_handler_asynch(void)$/;"	f	class:mbed::I2C
mbed	mbed-src/common/I2C.cpp	/^namespace mbed {$/;"	n	file:
read	mbed-src/common/I2C.cpp	/^int I2C::read(int ack) {$/;"	f	class:mbed::I2C
read	mbed-src/common/I2C.cpp	/^int I2C::read(int address, char* data, int length, bool repeated) {$/;"	f	class:mbed::I2C
start	mbed-src/common/I2C.cpp	/^void I2C::start(void) {$/;"	f	class:mbed::I2C
stop	mbed-src/common/I2C.cpp	/^void I2C::stop(void) {$/;"	f	class:mbed::I2C
transfer	mbed-src/common/I2C.cpp	/^int I2C::transfer(int address, const char *tx_buffer, int tx_length, char *rx_buffer, int rx_length, const event_callback_t& callback, int event, bool repeated)$/;"	f	class:mbed::I2C
write	mbed-src/common/I2C.cpp	/^int I2C::write(int address, const char* data, int length, bool repeated) {$/;"	f	class:mbed::I2C
write	mbed-src/common/I2C.cpp	/^int I2C::write(int data) {$/;"	f	class:mbed::I2C
I2CSlave	mbed-src/common/I2CSlave.cpp	/^I2CSlave::I2CSlave(PinName sda, PinName scl) : _i2c() {$/;"	f	class:mbed::I2CSlave
address	mbed-src/common/I2CSlave.cpp	/^void I2CSlave::address(int address) {$/;"	f	class:mbed::I2CSlave
frequency	mbed-src/common/I2CSlave.cpp	/^void I2CSlave::frequency(int hz) {$/;"	f	class:mbed::I2CSlave
mbed	mbed-src/common/I2CSlave.cpp	/^namespace mbed {$/;"	n	file:
read	mbed-src/common/I2CSlave.cpp	/^int I2CSlave::read(char *data, int length) {$/;"	f	class:mbed::I2CSlave
read	mbed-src/common/I2CSlave.cpp	/^int I2CSlave::read(void) {$/;"	f	class:mbed::I2CSlave
receive	mbed-src/common/I2CSlave.cpp	/^int I2CSlave::receive(void) {$/;"	f	class:mbed::I2CSlave
stop	mbed-src/common/I2CSlave.cpp	/^void I2CSlave::stop(void) {$/;"	f	class:mbed::I2CSlave
write	mbed-src/common/I2CSlave.cpp	/^int I2CSlave::write(const char *data, int length) {$/;"	f	class:mbed::I2CSlave
write	mbed-src/common/I2CSlave.cpp	/^int I2CSlave::write(int data) {$/;"	f	class:mbed::I2CSlave
InterruptIn	mbed-src/common/InterruptIn.cpp	/^InterruptIn::InterruptIn(PinName pin) : gpio(),$/;"	f	class:mbed::InterruptIn
_irq_handler	mbed-src/common/InterruptIn.cpp	/^void InterruptIn::_irq_handler(uint32_t id, gpio_irq_event event) {$/;"	f	class:mbed::InterruptIn
disable_irq	mbed-src/common/InterruptIn.cpp	/^void InterruptIn::disable_irq() {$/;"	f	class:mbed::InterruptIn
enable_irq	mbed-src/common/InterruptIn.cpp	/^void InterruptIn::enable_irq() {$/;"	f	class:mbed::InterruptIn
fall	mbed-src/common/InterruptIn.cpp	/^void InterruptIn::fall(void (*fptr)(void)) {$/;"	f	class:mbed::InterruptIn
mbed	mbed-src/common/InterruptIn.cpp	/^namespace mbed {$/;"	n	file:
mode	mbed-src/common/InterruptIn.cpp	/^void InterruptIn::mode(PinMode pull) {$/;"	f	class:mbed::InterruptIn
operator int	mbed-src/common/InterruptIn.cpp	/^InterruptIn::operator int() {$/;"	f	class:mbed::InterruptIn
read	mbed-src/common/InterruptIn.cpp	/^int InterruptIn::read() {$/;"	f	class:mbed::InterruptIn
rise	mbed-src/common/InterruptIn.cpp	/^void InterruptIn::rise(void (*fptr)(void)) {$/;"	f	class:mbed::InterruptIn
~InterruptIn	mbed-src/common/InterruptIn.cpp	/^InterruptIn::~InterruptIn() {$/;"	f	class:mbed::InterruptIn
CHAIN_INITIAL_SIZE	mbed-src/common/InterruptManager.cpp	/^#define CHAIN_INITIAL_SIZE /;"	d	file:
InterruptManager	mbed-src/common/InterruptManager.cpp	/^InterruptManager::InterruptManager() {$/;"	f	class:mbed::InterruptManager
_instance	mbed-src/common/InterruptManager.cpp	/^InterruptManager* InterruptManager::_instance = (InterruptManager*)NULL;$/;"	m	class:mbed::InterruptManager	file:
add_common	mbed-src/common/InterruptManager.cpp	/^pFunctionPointer_t InterruptManager::add_common(void (*function)(void), IRQn_Type irq, bool front) {$/;"	f	class:mbed::InterruptManager
destroy	mbed-src/common/InterruptManager.cpp	/^void InterruptManager::destroy() {$/;"	f	class:mbed::InterruptManager
get	mbed-src/common/InterruptManager.cpp	/^InterruptManager* InterruptManager::get() {$/;"	f	class:mbed::InterruptManager
get_irq_index	mbed-src/common/InterruptManager.cpp	/^int InterruptManager::get_irq_index(IRQn_Type irq) {$/;"	f	class:mbed::InterruptManager
irq_helper	mbed-src/common/InterruptManager.cpp	/^void InterruptManager::irq_helper() {$/;"	f	class:mbed::InterruptManager
mbed	mbed-src/common/InterruptManager.cpp	/^namespace mbed {$/;"	n	file:
must_replace_vector	mbed-src/common/InterruptManager.cpp	/^bool InterruptManager::must_replace_vector(IRQn_Type irq) {$/;"	f	class:mbed::InterruptManager
pvoidf	mbed-src/common/InterruptManager.cpp	/^typedef void (*pvoidf)(void);$/;"	t	namespace:mbed	file:
remove_handler	mbed-src/common/InterruptManager.cpp	/^bool InterruptManager::remove_handler(pFunctionPointer_t handler, IRQn_Type irq) {$/;"	f	class:mbed::InterruptManager
static_irq_helper	mbed-src/common/InterruptManager.cpp	/^void InterruptManager::static_irq_helper() {$/;"	f	class:mbed::InterruptManager
~InterruptManager	mbed-src/common/InterruptManager.cpp	/^InterruptManager::~InterruptManager() {$/;"	f	class:mbed::InterruptManager
FTIME	mbed-src/common/LocalFileSystem.cpp	/^} FTIME;$/;"	t	namespace:mbed	typeref:struct:mbed::__anon33	file:
LocalDirHandle	mbed-src/common/LocalFileSystem.cpp	/^    LocalDirHandle() : cur_entry(), info() {$/;"	f	class:mbed::LocalDirHandle
LocalDirHandle	mbed-src/common/LocalFileSystem.cpp	/^class LocalDirHandle : public DirHandle {$/;"	c	namespace:mbed	file:
LocalFileHandle	mbed-src/common/LocalFileSystem.cpp	/^LocalFileHandle::LocalFileHandle(FILEHANDLE fh) : _fh(fh), pos(0) {$/;"	f	class:mbed::LocalFileHandle
OPEN_A	mbed-src/common/LocalFileSystem.cpp	/^#define OPEN_A /;"	d	file:
OPEN_B	mbed-src/common/LocalFileSystem.cpp	/^#define OPEN_B /;"	d	file:
OPEN_INVALID	mbed-src/common/LocalFileSystem.cpp	/^#define OPEN_INVALID /;"	d	file:
OPEN_PLUS	mbed-src/common/LocalFileSystem.cpp	/^#define OPEN_PLUS /;"	d	file:
OPEN_R	mbed-src/common/LocalFileSystem.cpp	/^#define OPEN_R /;"	d	file:
OPEN_W	mbed-src/common/LocalFileSystem.cpp	/^#define OPEN_W /;"	d	file:
RESERVED_FOR_USER_APPLICATIONS	mbed-src/common/LocalFileSystem.cpp	/^#define RESERVED_FOR_USER_APPLICATIONS /;"	d	file:
USR_XFFIND	mbed-src/common/LocalFileSystem.cpp	/^#define USR_XFFIND /;"	d	file:
XFINFO	mbed-src/common/LocalFileSystem.cpp	/^} XFINFO;$/;"	t	namespace:mbed	typeref:struct:mbed::__anon34	file:
close	mbed-src/common/LocalFileSystem.cpp	/^int LocalFileHandle::close() {$/;"	f	class:mbed::LocalFileHandle
closedir	mbed-src/common/LocalFileSystem.cpp	/^    virtual int closedir() {$/;"	f	class:mbed::LocalDirHandle
create_time	mbed-src/common/LocalFileSystem.cpp	/^    FTIME create_time;   \/* Date & time file was created      *\/$/;"	m	struct:mbed::__anon34	file:
cur_entry	mbed-src/common/LocalFileSystem.cpp	/^    struct dirent cur_entry;$/;"	m	class:mbed::LocalDirHandle	typeref:struct:mbed::LocalDirHandle::dirent	file:
day	mbed-src/common/LocalFileSystem.cpp	/^    unsigned char  day;  \/* Day      [1..31]                  *\/$/;"	m	struct:mbed::__anon33	file:
fileID	mbed-src/common/LocalFileSystem.cpp	/^    int   fileID;        \/* System File Identification        *\/$/;"	m	struct:mbed::__anon34	file:
flen	mbed-src/common/LocalFileSystem.cpp	/^off_t LocalFileHandle::flen() {$/;"	f	class:mbed::LocalFileHandle
fsync	mbed-src/common/LocalFileSystem.cpp	/^int LocalFileHandle::fsync() {$/;"	f	class:mbed::LocalFileHandle
hr	mbed-src/common/LocalFileSystem.cpp	/^    unsigned char  hr;   \/* Hours    [0..23]                  *\/$/;"	m	struct:mbed::__anon33	file:
info	mbed-src/common/LocalFileSystem.cpp	/^    XFINFO info;$/;"	m	class:mbed::LocalDirHandle	file:
isatty	mbed-src/common/LocalFileSystem.cpp	/^int LocalFileHandle::isatty() {$/;"	f	class:mbed::LocalFileHandle
local_file_open	mbed-src/common/LocalFileSystem.cpp	/^FILEHANDLE local_file_open(const char* name, int flags) {$/;"	f	namespace:mbed
lseek	mbed-src/common/LocalFileSystem.cpp	/^off_t LocalFileHandle::lseek(off_t position, int whence) {$/;"	f	class:mbed::LocalFileHandle
mbed	mbed-src/common/LocalFileSystem.cpp	/^namespace mbed {$/;"	n	file:
min	mbed-src/common/LocalFileSystem.cpp	/^    unsigned char  min;  \/* Minutes  [0..59]                  *\/$/;"	m	struct:mbed::__anon33	file:
mon	mbed-src/common/LocalFileSystem.cpp	/^    unsigned char  mon;  \/* Month    [1..12]                  *\/$/;"	m	struct:mbed::__anon33	file:
name	mbed-src/common/LocalFileSystem.cpp	/^    char  name[32];      \/* File name                         *\/$/;"	m	struct:mbed::__anon34	file:
open	mbed-src/common/LocalFileSystem.cpp	/^FileHandle *LocalFileSystem::open(const char* name, int flags) {$/;"	f	class:mbed::LocalFileSystem
opendir	mbed-src/common/LocalFileSystem.cpp	/^DirHandle *LocalFileSystem::opendir(const char *name) {$/;"	f	class:mbed::LocalFileSystem
posix_to_semihost_open_flags	mbed-src/common/LocalFileSystem.cpp	/^int posix_to_semihost_open_flags(int flags) {$/;"	f	namespace:mbed
read	mbed-src/common/LocalFileSystem.cpp	/^ssize_t LocalFileHandle::read(void *buffer, size_t length) {$/;"	f	class:mbed::LocalFileHandle
readdir	mbed-src/common/LocalFileSystem.cpp	/^    virtual struct dirent *readdir() {$/;"	f	class:mbed::LocalDirHandle
remove	mbed-src/common/LocalFileSystem.cpp	/^int LocalFileSystem::remove(const char *filename) {$/;"	f	class:mbed::LocalFileSystem
rewinddir	mbed-src/common/LocalFileSystem.cpp	/^    virtual void rewinddir() {$/;"	f	class:mbed::LocalDirHandle
sec	mbed-src/common/LocalFileSystem.cpp	/^    unsigned char  sec;  \/* Seconds  [0..59]                  *\/$/;"	m	struct:mbed::__anon33	file:
seekdir	mbed-src/common/LocalFileSystem.cpp	/^    virtual void seekdir(off_t offset) {$/;"	f	class:mbed::LocalDirHandle
size	mbed-src/common/LocalFileSystem.cpp	/^    long  size;          \/* File size in bytes                *\/$/;"	m	struct:mbed::__anon34	file:
telldir	mbed-src/common/LocalFileSystem.cpp	/^    virtual off_t telldir() {$/;"	f	class:mbed::LocalDirHandle
write	mbed-src/common/LocalFileSystem.cpp	/^ssize_t LocalFileHandle::write(const void *buffer, size_t length) {$/;"	f	class:mbed::LocalFileHandle
write_time	mbed-src/common/LocalFileSystem.cpp	/^    FTIME write_time;    \/* Date & time of last write         *\/$/;"	m	struct:mbed::__anon34	file:
xffind	mbed-src/common/LocalFileSystem.cpp	/^static int xffind (const char *pattern, XFINFO *info) {$/;"	f	namespace:mbed
year	mbed-src/common/LocalFileSystem.cpp	/^    unsigned short year; \/* Year     [1980..2107]             *\/$/;"	m	struct:mbed::__anon33	file:
RawSerial	mbed-src/common/RawSerial.cpp	/^RawSerial::RawSerial(PinName tx, PinName rx) : SerialBase(tx, rx) {$/;"	f	class:mbed::RawSerial
STRING_STACK_LIMIT	mbed-src/common/RawSerial.cpp	/^#define STRING_STACK_LIMIT /;"	d	file:
getc	mbed-src/common/RawSerial.cpp	/^int RawSerial::getc() {$/;"	f	class:mbed::RawSerial
mbed	mbed-src/common/RawSerial.cpp	/^namespace mbed {$/;"	n	file:
printf	mbed-src/common/RawSerial.cpp	/^int RawSerial::printf(const char *format, ...) {$/;"	f	class:mbed::RawSerial
putc	mbed-src/common/RawSerial.cpp	/^int RawSerial::putc(int c) {$/;"	f	class:mbed::RawSerial
puts	mbed-src/common/RawSerial.cpp	/^int RawSerial::puts(const char *str) {$/;"	f	class:mbed::RawSerial
SPI	mbed-src/common/SPI.cpp	/^SPI::SPI(PinName mosi, PinName miso, PinName sclk, PinName ssel) :$/;"	f	class:mbed::SPI
_owner	mbed-src/common/SPI.cpp	/^SPI* SPI::_owner = NULL;$/;"	m	class:mbed::SPI	file:
_transaction_buffer	mbed-src/common/SPI.cpp	/^CircularBuffer<Transaction<SPI>, TRANSACTION_QUEUE_SIZE_SPI> SPI::_transaction_buffer;$/;"	m	class:mbed::SPI	file:
abort_all_transfers	mbed-src/common/SPI.cpp	/^void SPI::abort_all_transfers()$/;"	f	class:mbed::SPI
abort_transfer	mbed-src/common/SPI.cpp	/^void SPI::abort_transfer()$/;"	f	class:mbed::SPI
aquire	mbed-src/common/SPI.cpp	/^void SPI::aquire() {$/;"	f	class:mbed::SPI
clear_transfer_buffer	mbed-src/common/SPI.cpp	/^void SPI::clear_transfer_buffer()$/;"	f	class:mbed::SPI
dequeue_transaction	mbed-src/common/SPI.cpp	/^void SPI::dequeue_transaction()$/;"	f	class:mbed::SPI
format	mbed-src/common/SPI.cpp	/^void SPI::format(int bits, int mode) {$/;"	f	class:mbed::SPI
frequency	mbed-src/common/SPI.cpp	/^void SPI::frequency(int hz) {$/;"	f	class:mbed::SPI
irq_handler_asynch	mbed-src/common/SPI.cpp	/^void SPI::irq_handler_asynch(void)$/;"	f	class:mbed::SPI
mbed	mbed-src/common/SPI.cpp	/^namespace mbed {$/;"	n	file:
queue_transfer	mbed-src/common/SPI.cpp	/^int SPI::queue_transfer(const void *tx_buffer, int tx_length, void *rx_buffer, int rx_length, unsigned char bit_width, const event_callback_t& callback, int event)$/;"	f	class:mbed::SPI
set_dma_usage	mbed-src/common/SPI.cpp	/^int SPI::set_dma_usage(DMAUsage usage)$/;"	f	class:mbed::SPI
start_transaction	mbed-src/common/SPI.cpp	/^void SPI::start_transaction(transaction_t *data)$/;"	f	class:mbed::SPI
start_transfer	mbed-src/common/SPI.cpp	/^void SPI::start_transfer(const void *tx_buffer, int tx_length, void *rx_buffer, int rx_length, unsigned char bit_width, const event_callback_t& callback, int event)$/;"	f	class:mbed::SPI
transfer	mbed-src/common/SPI.cpp	/^int SPI::transfer(const void *tx_buffer, int tx_length, void *rx_buffer, int rx_length, unsigned char bit_width, const event_callback_t& callback, int event)$/;"	f	class:mbed::SPI
write	mbed-src/common/SPI.cpp	/^int SPI::write(int value) {$/;"	f	class:mbed::SPI
SPISlave	mbed-src/common/SPISlave.cpp	/^SPISlave::SPISlave(PinName mosi, PinName miso, PinName sclk, PinName ssel) :$/;"	f	class:mbed::SPISlave
format	mbed-src/common/SPISlave.cpp	/^void SPISlave::format(int bits, int mode) {$/;"	f	class:mbed::SPISlave
frequency	mbed-src/common/SPISlave.cpp	/^void SPISlave::frequency(int hz) {$/;"	f	class:mbed::SPISlave
mbed	mbed-src/common/SPISlave.cpp	/^namespace mbed {$/;"	n	file:
read	mbed-src/common/SPISlave.cpp	/^int SPISlave::read(void) {$/;"	f	class:mbed::SPISlave
receive	mbed-src/common/SPISlave.cpp	/^int SPISlave::receive(void) {$/;"	f	class:mbed::SPISlave
reply	mbed-src/common/SPISlave.cpp	/^void SPISlave::reply(int value) {$/;"	f	class:mbed::SPISlave
Serial	mbed-src/common/Serial.cpp	/^Serial::Serial(PinName tx, PinName rx, const char *name) : SerialBase(tx, rx), Stream(name) {$/;"	f	class:mbed::Serial
_getc	mbed-src/common/Serial.cpp	/^int Serial::_getc() {$/;"	f	class:mbed::Serial
_putc	mbed-src/common/Serial.cpp	/^int Serial::_putc(int c) {$/;"	f	class:mbed::Serial
mbed	mbed-src/common/Serial.cpp	/^namespace mbed {$/;"	n	file:
SerialBase	mbed-src/common/SerialBase.cpp	/^SerialBase::SerialBase(PinName tx, PinName rx) :$/;"	f	class:mbed::SerialBase
_base_getc	mbed-src/common/SerialBase.cpp	/^int SerialBase::_base_getc() {$/;"	f	class:mbed::SerialBase
_base_putc	mbed-src/common/SerialBase.cpp	/^int SerialBase::_base_putc(int c) {$/;"	f	class:mbed::SerialBase
_irq_handler	mbed-src/common/SerialBase.cpp	/^void SerialBase::_irq_handler(uint32_t id, SerialIrq irq_type) {$/;"	f	class:mbed::SerialBase
abort_read	mbed-src/common/SerialBase.cpp	/^void SerialBase::abort_read(void)$/;"	f	class:mbed::SerialBase
abort_write	mbed-src/common/SerialBase.cpp	/^void SerialBase::abort_write(void)$/;"	f	class:mbed::SerialBase
attach	mbed-src/common/SerialBase.cpp	/^void SerialBase::attach(void (*fptr)(void), IrqType type) {$/;"	f	class:mbed::SerialBase
baud	mbed-src/common/SerialBase.cpp	/^void SerialBase::baud(int baudrate) {$/;"	f	class:mbed::SerialBase
format	mbed-src/common/SerialBase.cpp	/^void SerialBase::format(int bits, Parity parity, int stop_bits) {$/;"	f	class:mbed::SerialBase
interrupt_handler_asynch	mbed-src/common/SerialBase.cpp	/^void SerialBase::interrupt_handler_asynch(void)$/;"	f	class:mbed::SerialBase
mbed	mbed-src/common/SerialBase.cpp	/^namespace mbed {$/;"	n	file:
read	mbed-src/common/SerialBase.cpp	/^int SerialBase::read(uint16_t *buffer, int length, const event_callback_t& callback, int event, unsigned char char_match)$/;"	f	class:mbed::SerialBase
read	mbed-src/common/SerialBase.cpp	/^int SerialBase::read(uint8_t *buffer, int length, const event_callback_t& callback, int event, unsigned char char_match)$/;"	f	class:mbed::SerialBase
readable	mbed-src/common/SerialBase.cpp	/^int SerialBase::readable() {$/;"	f	class:mbed::SerialBase
send_break	mbed-src/common/SerialBase.cpp	/^void SerialBase::send_break() {$/;"	f	class:mbed::SerialBase
set_dma_usage_rx	mbed-src/common/SerialBase.cpp	/^int SerialBase::set_dma_usage_rx(DMAUsage usage)$/;"	f	class:mbed::SerialBase
set_dma_usage_tx	mbed-src/common/SerialBase.cpp	/^int SerialBase::set_dma_usage_tx(DMAUsage usage)$/;"	f	class:mbed::SerialBase
set_flow_control	mbed-src/common/SerialBase.cpp	/^void SerialBase::set_flow_control(Flow type, PinName flow1, PinName flow2) {$/;"	f	class:mbed::SerialBase
start_read	mbed-src/common/SerialBase.cpp	/^void SerialBase::start_read(void *buffer, int buffer_size, char buffer_width, const event_callback_t& callback, int event, unsigned char char_match)$/;"	f	class:mbed::SerialBase
start_write	mbed-src/common/SerialBase.cpp	/^void SerialBase::start_write(const void *buffer, int buffer_size, char buffer_width, const event_callback_t& callback, int event)$/;"	f	class:mbed::SerialBase
write	mbed-src/common/SerialBase.cpp	/^int SerialBase::write(const uint16_t *buffer, int length, const event_callback_t& callback, int event)$/;"	f	class:mbed::SerialBase
write	mbed-src/common/SerialBase.cpp	/^int SerialBase::write(const uint8_t *buffer, int length, const event_callback_t& callback, int event)$/;"	f	class:mbed::SerialBase
writeable	mbed-src/common/SerialBase.cpp	/^int SerialBase::writeable() {$/;"	f	class:mbed::SerialBase
Stream	mbed-src/common/Stream.cpp	/^Stream::Stream(const char *name) : FileLike(name), _file(NULL) {$/;"	f	class:mbed::Stream
close	mbed-src/common/Stream.cpp	/^int Stream::close() {$/;"	f	class:mbed::Stream
flen	mbed-src/common/Stream.cpp	/^off_t Stream::flen() {$/;"	f	class:mbed::Stream
fsync	mbed-src/common/Stream.cpp	/^int Stream::fsync() {$/;"	f	class:mbed::Stream
getc	mbed-src/common/Stream.cpp	/^int Stream::getc() {$/;"	f	class:mbed::Stream
gets	mbed-src/common/Stream.cpp	/^char* Stream::gets(char *s, int size) {$/;"	f	class:mbed::Stream
isatty	mbed-src/common/Stream.cpp	/^int Stream::isatty() {$/;"	f	class:mbed::Stream
lseek	mbed-src/common/Stream.cpp	/^off_t Stream::lseek(off_t offset, int whence) {$/;"	f	class:mbed::Stream
mbed	mbed-src/common/Stream.cpp	/^namespace mbed {$/;"	n	file:
printf	mbed-src/common/Stream.cpp	/^int Stream::printf(const char* format, ...) {$/;"	f	class:mbed::Stream
putc	mbed-src/common/Stream.cpp	/^int Stream::putc(int c) {$/;"	f	class:mbed::Stream
puts	mbed-src/common/Stream.cpp	/^int Stream::puts(const char *s) {$/;"	f	class:mbed::Stream
read	mbed-src/common/Stream.cpp	/^ssize_t Stream::read(void* buffer, size_t length) {$/;"	f	class:mbed::Stream
scanf	mbed-src/common/Stream.cpp	/^int Stream::scanf(const char* format, ...) {$/;"	f	class:mbed::Stream
write	mbed-src/common/Stream.cpp	/^ssize_t Stream::write(const void* buffer, size_t length) {$/;"	f	class:mbed::Stream
~Stream	mbed-src/common/Stream.cpp	/^Stream::~Stream() {$/;"	f	class:mbed::Stream
detach	mbed-src/common/Ticker.cpp	/^void Ticker::detach() {$/;"	f	class:mbed::Ticker
handler	mbed-src/common/Ticker.cpp	/^void Ticker::handler() {$/;"	f	class:mbed::Ticker
mbed	mbed-src/common/Ticker.cpp	/^namespace mbed {$/;"	n	file:
setup	mbed-src/common/Ticker.cpp	/^void Ticker::setup(timestamp_t t) {$/;"	f	class:mbed::Ticker
handler	mbed-src/common/Timeout.cpp	/^void Timeout::handler() {$/;"	f	class:mbed::Timeout
mbed	mbed-src/common/Timeout.cpp	/^namespace mbed {$/;"	n	file:
Timer	mbed-src/common/Timer.cpp	/^Timer::Timer() : _running(), _start(), _time(), _ticker_data(get_us_ticker_data()) {$/;"	f	class:mbed::Timer
Timer	mbed-src/common/Timer.cpp	/^Timer::Timer(const ticker_data_t *data) : _running(), _start(), _time(), _ticker_data(data) {$/;"	f	class:mbed::Timer
mbed	mbed-src/common/Timer.cpp	/^namespace mbed {$/;"	n	file:
operator float	mbed-src/common/Timer.cpp	/^Timer::operator float() {$/;"	f	class:mbed::Timer
read	mbed-src/common/Timer.cpp	/^float Timer::read() {$/;"	f	class:mbed::Timer
read_ms	mbed-src/common/Timer.cpp	/^int Timer::read_ms() {$/;"	f	class:mbed::Timer
read_us	mbed-src/common/Timer.cpp	/^int Timer::read_us() {$/;"	f	class:mbed::Timer
reset	mbed-src/common/Timer.cpp	/^void Timer::reset() {$/;"	f	class:mbed::Timer
slicetime	mbed-src/common/Timer.cpp	/^int Timer::slicetime() {$/;"	f	class:mbed::Timer
start	mbed-src/common/Timer.cpp	/^void Timer::start() {$/;"	f	class:mbed::Timer
stop	mbed-src/common/Timer.cpp	/^void Timer::stop() {$/;"	f	class:mbed::Timer
TimerEvent	mbed-src/common/TimerEvent.cpp	/^TimerEvent::TimerEvent() : event(), _ticker_data(get_us_ticker_data()) {$/;"	f	class:mbed::TimerEvent
TimerEvent	mbed-src/common/TimerEvent.cpp	/^TimerEvent::TimerEvent(const ticker_data_t *data) : event(), _ticker_data(data) {$/;"	f	class:mbed::TimerEvent
insert	mbed-src/common/TimerEvent.cpp	/^void TimerEvent::insert(timestamp_t timestamp) {$/;"	f	class:mbed::TimerEvent
irq	mbed-src/common/TimerEvent.cpp	/^void TimerEvent::irq(uint32_t id) {$/;"	f	class:mbed::TimerEvent
mbed	mbed-src/common/TimerEvent.cpp	/^namespace mbed {$/;"	n	file:
remove	mbed-src/common/TimerEvent.cpp	/^void TimerEvent::remove() {$/;"	f	class:mbed::TimerEvent
~TimerEvent	mbed-src/common/TimerEvent.cpp	/^TimerEvent::~TimerEvent() {$/;"	f	class:mbed::TimerEvent
mbed_assert_internal	mbed-src/common/assert.c	/^void mbed_assert_internal(const char *expr, const char *file, int line)$/;"	f
mbed_die	mbed-src/common/board.c	/^WEAK void mbed_die(void) {$/;"	f
error	mbed-src/common/error.c	/^WEAK void error(const char* format, ...) {$/;"	f
_gpio_init_in	mbed-src/common/gpio.c	/^static inline void _gpio_init_in(gpio_t* gpio, PinName pin, PinMode mode)$/;"	f	file:
_gpio_init_out	mbed-src/common/gpio.c	/^static inline void _gpio_init_out(gpio_t* gpio, PinName pin, PinMode mode, int value)$/;"	f	file:
gpio_init_in	mbed-src/common/gpio.c	/^void gpio_init_in(gpio_t* gpio, PinName pin) {$/;"	f
gpio_init_in_ex	mbed-src/common/gpio.c	/^void gpio_init_in_ex(gpio_t* gpio, PinName pin, PinMode mode) {$/;"	f
gpio_init_inout	mbed-src/common/gpio.c	/^void gpio_init_inout(gpio_t* gpio, PinName pin, PinDirection direction, PinMode mode, int value) {$/;"	f
gpio_init_out	mbed-src/common/gpio.c	/^void gpio_init_out(gpio_t* gpio, PinName pin) {$/;"	f
gpio_init_out_ex	mbed-src/common/gpio.c	/^void gpio_init_out_ex(gpio_t* gpio, PinName pin, int value) {$/;"	f
events	mbed-src/common/lp_ticker_api.c	/^static ticker_event_queue_t events;$/;"	v	file:
get_lp_ticker_data	mbed-src/common/lp_ticker_api.c	/^const ticker_data_t* get_lp_ticker_data(void)$/;"	f
lp_data	mbed-src/common/lp_ticker_api.c	/^static const ticker_data_t lp_data = {$/;"	v	file:
lp_interface	mbed-src/common/lp_ticker_api.c	/^static const ticker_interface_t lp_interface = {$/;"	v	file:
lp_ticker_irq_handler	mbed-src/common/lp_ticker_api.c	/^void lp_ticker_irq_handler(void)$/;"	f
mbed_interface_connected	mbed-src/common/mbed_interface.c	/^int mbed_interface_connected(void) {$/;"	f
mbed_interface_disconnect	mbed-src/common/mbed_interface.c	/^int mbed_interface_disconnect(void) {$/;"	f
mbed_interface_powerdown	mbed-src/common/mbed_interface.c	/^int mbed_interface_powerdown(void) {$/;"	f
mbed_interface_reset	mbed-src/common/mbed_interface.c	/^int mbed_interface_reset(void) {$/;"	f
mbed_interface_uid	mbed-src/common/mbed_interface.c	/^WEAK int mbed_interface_uid(char *uid) {$/;"	f
mbed_mac_address	mbed-src/common/mbed_interface.c	/^WEAK void mbed_mac_address(char *mac) {$/;"	f
mbed_reset	mbed-src/common/mbed_interface.c	/^void mbed_reset(void) {$/;"	f
mbed_uid	mbed-src/common/mbed_interface.c	/^WEAK int mbed_uid(char *uid) {$/;"	f
pinmap_find_function	mbed-src/common/pinmap_common.c	/^uint32_t pinmap_find_function(PinName pin, const PinMap* map) {$/;"	f
pinmap_find_peripheral	mbed-src/common/pinmap_common.c	/^uint32_t pinmap_find_peripheral(PinName pin, const PinMap* map) {$/;"	f
pinmap_function	mbed-src/common/pinmap_common.c	/^uint32_t pinmap_function(PinName pin, const PinMap* map) {$/;"	f
pinmap_merge	mbed-src/common/pinmap_common.c	/^uint32_t pinmap_merge(uint32_t a, uint32_t b) {$/;"	f
pinmap_peripheral	mbed-src/common/pinmap_common.c	/^uint32_t pinmap_peripheral(PinName pin, const PinMap* map) {$/;"	f
pinmap_pinout	mbed-src/common/pinmap_common.c	/^void pinmap_pinout(PinName pin, const PinMap *map) {$/;"	f
$Sub$$main	mbed-src/common/retarget.cpp	/^extern "C" int $Sub$$main(void) {$/;"	f
OPEN_MAX	mbed-src/common/retarget.cpp	/^#   define OPEN_MAX /;"	d	file:
PREFIX	mbed-src/common/retarget.cpp	/^#   define PREFIX(/;"	d	file:
STDERR_FILENO	mbed-src/common/retarget.cpp	/^#   define STDERR_FILENO /;"	d	file:
STDIN_FILENO	mbed-src/common/retarget.cpp	/^#   define STDIN_FILENO /;"	d	file:
STDOUT_FILENO	mbed-src/common/retarget.cpp	/^#   define STDOUT_FILENO /;"	d	file:
__cxa_pure_virtual	mbed-src/common/retarget.cpp	/^extern "C" WEAK void __cxa_pure_virtual(void) {$/;"	f
__end__	mbed-src/common/retarget.cpp	/^extern "C" int __end__;$/;"	v
__gnu_cxx	mbed-src/common/retarget.cpp	/^namespace __gnu_cxx {$/;"	n	file:
__iar_argc_argv	mbed-src/common/retarget.cpp	/^extern "C" void __iar_argc_argv() {$/;"	f
__read	mbed-src/common/retarget.cpp	/^extern "C" size_t    __read (int        fh, unsigned char *buffer, size_t       length) {$/;"	f
__stderr_name	mbed-src/common/retarget.cpp	/^extern const char __stderr_name[] = ":tt";$/;"	v
__stdin_name	mbed-src/common/retarget.cpp	/^extern const char __stdin_name[]  = ":tt";$/;"	v
__stdout_name	mbed-src/common/retarget.cpp	/^extern const char __stdout_name[] = ":tt";$/;"	v
__verbose_terminate_handler	mbed-src/common/retarget.cpp	/^    void __verbose_terminate_handler() {$/;"	f	namespace:__gnu_cxx
__wrap_main	mbed-src/common/retarget.cpp	/^extern "C" int __wrap_main(void) {$/;"	f
__write	mbed-src/common/retarget.cpp	/^extern "C" size_t    __write (int        fh, const unsigned char *buffer, size_t length) {$/;"	f
_close	mbed-src/common/retarget.cpp	/^extern "C" int PREFIX(_close)(FILEHANDLE fh) {$/;"	f
_ensure	mbed-src/common/retarget.cpp	/^extern "C" int PREFIX(_ensure)(FILEHANDLE fh) {$/;"	f
_flen	mbed-src/common/retarget.cpp	/^extern "C" long PREFIX(_flen)(FILEHANDLE fh) {$/;"	f
_fstat	mbed-src/common/retarget.cpp	/^extern "C" int _fstat(int fd, struct stat *st) {$/;"	f
_isatty	mbed-src/common/retarget.cpp	/^extern "C" int _isatty(FILEHANDLE fh)$/;"	f
_lseek	mbed-src/common/retarget.cpp	/^int _lseek(FILEHANDLE fh, int offset, int whence)$/;"	f
_open	mbed-src/common/retarget.cpp	/^extern "C" FILEHANDLE PREFIX(_open)(const char* name, int openmode) {$/;"	f
_sbrk	mbed-src/common/retarget.cpp	/^extern "C" caddr_t _sbrk(int incr) {$/;"	f
_sys_command_string	mbed-src/common/retarget.cpp	/^extern "C" char *_sys_command_string(char *cmd, int len) {$/;"	f
closedir	mbed-src/common/retarget.cpp	/^extern "C" int closedir(DIR *dir) {$/;"	f
errno	mbed-src/common/retarget.cpp	/^#undef errno$/;"	d	file:
errno	mbed-src/common/retarget.cpp	/^extern "C" int errno;$/;"	v
filehandles	mbed-src/common/retarget.cpp	/^static FileHandle *filehandles[OPEN_MAX];$/;"	v	file:
init_serial	mbed-src/common/retarget.cpp	/^static void init_serial() {$/;"	f	file:
mbed_exit	mbed-src/common/retarget.cpp	/^extern "C" void mbed_exit(int return_code) {$/;"	f
mbed_main	mbed-src/common/retarget.cpp	/^extern "C" WEAK void mbed_main(void) {$/;"	f
mbed_sdk_init	mbed-src/common/retarget.cpp	/^extern "C" WEAK void mbed_sdk_init(void) {$/;"	f
mkdir	mbed-src/common/retarget.cpp	/^extern "C" int mkdir(const char *path, mode_t mode) {$/;"	f
opendir	mbed-src/common/retarget.cpp	/^extern "C" DIR *opendir(const char *path) {$/;"	f
openmode_to_posix	mbed-src/common/retarget.cpp	/^static inline int openmode_to_posix(int openmode) {$/;"	f	file:
readdir	mbed-src/common/retarget.cpp	/^extern "C" struct dirent *readdir(DIR *dir) {$/;"	f
remove	mbed-src/common/retarget.cpp	/^extern "C" int remove(const char *path) {$/;"	f	namespace:std
rename	mbed-src/common/retarget.cpp	/^extern "C" int rename(const char *oldname, const char *newname) {$/;"	f	namespace:std
rewinddir	mbed-src/common/retarget.cpp	/^extern "C" void rewinddir(DIR *dir) {$/;"	f
seekdir	mbed-src/common/retarget.cpp	/^extern "C" void seekdir(DIR *dir, off_t off) {$/;"	f
std	mbed-src/common/retarget.cpp	/^namespace std {$/;"	n	file:
telldir	mbed-src/common/retarget.cpp	/^extern "C" off_t telldir(DIR *dir) {$/;"	f
tmpfile	mbed-src/common/retarget.cpp	/^extern "C" FILE *tmpfile() {$/;"	f	namespace:std
tmpnam	mbed-src/common/retarget.cpp	/^extern "C" char *tmpnam(char *s) {$/;"	f	namespace:std
~FileHandle	mbed-src/common/retarget.cpp	/^FileHandle::~FileHandle() {$/;"	f	class:FileHandle
__time32	mbed-src/common/rtc_time.c	/^time_t __time32(time_t *timer)$/;"	f
_rtc_init	mbed-src/common/rtc_time.c	/^static void (*_rtc_init)(void) = NULL;$/;"	v	file:
_rtc_init	mbed-src/common/rtc_time.c	/^static void (*_rtc_init)(void) = rtc_init;$/;"	v	file:
_rtc_isenabled	mbed-src/common/rtc_time.c	/^static int (*_rtc_isenabled)(void) = NULL;$/;"	v	file:
_rtc_isenabled	mbed-src/common/rtc_time.c	/^static int (*_rtc_isenabled)(void) = rtc_isenabled;$/;"	v	file:
_rtc_read	mbed-src/common/rtc_time.c	/^static time_t (*_rtc_read)(void) = NULL;$/;"	v	file:
_rtc_read	mbed-src/common/rtc_time.c	/^static time_t (*_rtc_read)(void) = rtc_read;$/;"	v	file:
_rtc_write	mbed-src/common/rtc_time.c	/^static void (*_rtc_write)(time_t t) = NULL;$/;"	v	file:
_rtc_write	mbed-src/common/rtc_time.c	/^static void (*_rtc_write)(time_t t) = rtc_write;$/;"	v	file:
attach_rtc	mbed-src/common/rtc_time.c	/^void attach_rtc(time_t (*read_rtc)(void), void (*write_rtc)(time_t), void (*init_rtc)(void), int (*isenabled_rtc)(void)) {$/;"	f
clock	mbed-src/common/rtc_time.c	/^clock_t clock() {$/;"	f
set_time	mbed-src/common/rtc_time.c	/^void set_time(time_t t) {$/;"	f
RESERVED_FOR_USER_APPLICATIONS	mbed-src/common/semihost_api.c	/^#define RESERVED_FOR_USER_APPLICATIONS /;"	d	file:
SYS_CLOSE	mbed-src/common/semihost_api.c	/^#define SYS_CLOSE /;"	d	file:
SYS_ENSURE	mbed-src/common/semihost_api.c	/^#define SYS_ENSURE /;"	d	file:
SYS_EXIT	mbed-src/common/semihost_api.c	/^#define SYS_EXIT /;"	d	file:
SYS_FLEN	mbed-src/common/semihost_api.c	/^#define SYS_FLEN /;"	d	file:
SYS_ISTTY	mbed-src/common/semihost_api.c	/^#define SYS_ISTTY /;"	d	file:
SYS_OPEN	mbed-src/common/semihost_api.c	/^#define SYS_OPEN /;"	d	file:
SYS_READ	mbed-src/common/semihost_api.c	/^#define SYS_READ /;"	d	file:
SYS_REMOVE	mbed-src/common/semihost_api.c	/^#define SYS_REMOVE /;"	d	file:
SYS_RENAME	mbed-src/common/semihost_api.c	/^#define SYS_RENAME /;"	d	file:
SYS_SEEK	mbed-src/common/semihost_api.c	/^#define SYS_SEEK /;"	d	file:
SYS_WRITE	mbed-src/common/semihost_api.c	/^#define SYS_WRITE /;"	d	file:
USR_DISABLEDEBUG	mbed-src/common/semihost_api.c	/^#define USR_DISABLEDEBUG /;"	d	file:
USR_POWERDOWN	mbed-src/common/semihost_api.c	/^#define USR_POWERDOWN /;"	d	file:
USR_RESET	mbed-src/common/semihost_api.c	/^#define USR_RESET /;"	d	file:
USR_UID	mbed-src/common/semihost_api.c	/^#define USR_UID /;"	d	file:
USR_VBUS	mbed-src/common/semihost_api.c	/^#define USR_VBUS /;"	d	file:
USR_XFFIND	mbed-src/common/semihost_api.c	/^#define USR_XFFIND /;"	d	file:
is_debugger_attached	mbed-src/common/semihost_api.c	/^static int is_debugger_attached = 1;$/;"	v	file:
semihost_close	mbed-src/common/semihost_api.c	/^int semihost_close(FILEHANDLE fh) {$/;"	f
semihost_connected	mbed-src/common/semihost_api.c	/^int semihost_connected(void) {$/;"	f
semihost_disabledebug	mbed-src/common/semihost_api.c	/^int semihost_disabledebug(void) {$/;"	f
semihost_ensure	mbed-src/common/semihost_api.c	/^int semihost_ensure(FILEHANDLE fh) {$/;"	f
semihost_exit	mbed-src/common/semihost_api.c	/^int semihost_exit(void) {$/;"	f
semihost_flen	mbed-src/common/semihost_api.c	/^long semihost_flen(FILEHANDLE fh) {$/;"	f
semihost_istty	mbed-src/common/semihost_api.c	/^int semihost_istty(FILEHANDLE fh) {$/;"	f
semihost_open	mbed-src/common/semihost_api.c	/^FILEHANDLE semihost_open(const char* name, int openmode) {$/;"	f
semihost_powerdown	mbed-src/common/semihost_api.c	/^int semihost_powerdown(void) {$/;"	f
semihost_read	mbed-src/common/semihost_api.c	/^int semihost_read(FILEHANDLE fh, unsigned char* buffer, unsigned int length, int mode) {$/;"	f
semihost_remove	mbed-src/common/semihost_api.c	/^int semihost_remove(const char *name) {$/;"	f
semihost_rename	mbed-src/common/semihost_api.c	/^int semihost_rename(const char *old_name, const char *new_name) {$/;"	f
semihost_reset	mbed-src/common/semihost_api.c	/^int semihost_reset(void) {$/;"	f
semihost_seek	mbed-src/common/semihost_api.c	/^int semihost_seek(FILEHANDLE fh, long position) {$/;"	f
semihost_uid	mbed-src/common/semihost_api.c	/^int semihost_uid(char *uid) {$/;"	f
semihost_vbus	mbed-src/common/semihost_api.c	/^int semihost_vbus(void) {$/;"	f
semihost_write	mbed-src/common/semihost_api.c	/^int semihost_write(FILEHANDLE fh, const unsigned char* buffer, unsigned int length, int mode) {$/;"	f
ticker_get_next_timestamp	mbed-src/common/ticker_api.c	/^int ticker_get_next_timestamp(const ticker_data_t *const data, timestamp_t *timestamp)$/;"	f
ticker_insert_event	mbed-src/common/ticker_api.c	/^void ticker_insert_event(const ticker_data_t *const data, ticker_event_t *obj, timestamp_t timestamp, uint32_t id) {$/;"	f
ticker_irq_handler	mbed-src/common/ticker_api.c	/^void ticker_irq_handler(const ticker_data_t *const data) {$/;"	f
ticker_read	mbed-src/common/ticker_api.c	/^timestamp_t ticker_read(const ticker_data_t *const data)$/;"	f
ticker_remove_event	mbed-src/common/ticker_api.c	/^void ticker_remove_event(const ticker_data_t *const data, ticker_event_t *obj) {$/;"	f
ticker_set_handler	mbed-src/common/ticker_api.c	/^void ticker_set_handler(const ticker_data_t *const data, ticker_event_handler handler) {$/;"	f
events	mbed-src/common/us_ticker_api.c	/^static ticker_event_queue_t events;$/;"	v	file:
get_us_ticker_data	mbed-src/common/us_ticker_api.c	/^const ticker_data_t* get_us_ticker_data(void)$/;"	f
us_data	mbed-src/common/us_ticker_api.c	/^static const ticker_data_t us_data = {$/;"	v	file:
us_interface	mbed-src/common/us_ticker_api.c	/^static const ticker_interface_t us_interface = {$/;"	v	file:
us_ticker_irq_handler	mbed-src/common/us_ticker_api.c	/^void us_ticker_irq_handler(void)$/;"	f
wait	mbed-src/common/wait_api.c	/^void wait(float s) {$/;"	f
wait_ms	mbed-src/common/wait_api.c	/^void wait_ms(int ms) {$/;"	f
wait_us	mbed-src/common/wait_api.c	/^void wait_us(int us) {$/;"	f
MBED_ANALOGIN_API_H	mbed-src/hal/analogin_api.h	/^#define MBED_ANALOGIN_API_H$/;"	d
analogin_t	mbed-src/hal/analogin_api.h	/^typedef struct analogin_s analogin_t;$/;"	t	typeref:struct:analogin_s
MBED_ANALOGOUT_API_H	mbed-src/hal/analogout_api.h	/^#define MBED_ANALOGOUT_API_H$/;"	d
dac_t	mbed-src/hal/analogout_api.h	/^typedef struct dac_s dac_t;$/;"	t	typeref:struct:dac_s
MBED_BUFFER_H	mbed-src/hal/buffer.h	/^#define MBED_BUFFER_H$/;"	d
buffer	mbed-src/hal/buffer.h	/^    void    *buffer; \/**< the pointer to a buffer *\/$/;"	m	struct:buffer_s
buffer_s	mbed-src/hal/buffer.h	/^typedef struct buffer_s {$/;"	s
buffer_t	mbed-src/hal/buffer.h	/^} buffer_t;$/;"	t	typeref:struct:buffer_s
length	mbed-src/hal/buffer.h	/^    size_t   length; \/**< the buffer length *\/$/;"	m	struct:buffer_s
pos	mbed-src/hal/buffer.h	/^    size_t   pos;    \/**< actual buffer position *\/$/;"	m	struct:buffer_s
width	mbed-src/hal/buffer.h	/^    uint8_t  width;  \/**< The buffer unit width (8, 16, 32, 64), used for proper *buffer casting *\/$/;"	m	struct:buffer_s
CanIrqType	mbed-src/hal/can_api.h	/^} CanIrqType;$/;"	t	typeref:enum:__anon35
CanMode	mbed-src/hal/can_api.h	/^} CanMode;$/;"	t	typeref:enum:__anon36
IRQ_ARB	mbed-src/hal/can_api.h	/^    IRQ_ARB,$/;"	e	enum:__anon35
IRQ_BUS	mbed-src/hal/can_api.h	/^    IRQ_BUS,$/;"	e	enum:__anon35
IRQ_ERROR	mbed-src/hal/can_api.h	/^    IRQ_ERROR,$/;"	e	enum:__anon35
IRQ_OVERRUN	mbed-src/hal/can_api.h	/^    IRQ_OVERRUN,$/;"	e	enum:__anon35
IRQ_PASSIVE	mbed-src/hal/can_api.h	/^    IRQ_PASSIVE,$/;"	e	enum:__anon35
IRQ_READY	mbed-src/hal/can_api.h	/^    IRQ_READY$/;"	e	enum:__anon35
IRQ_RX	mbed-src/hal/can_api.h	/^    IRQ_RX,$/;"	e	enum:__anon35
IRQ_TX	mbed-src/hal/can_api.h	/^    IRQ_TX,$/;"	e	enum:__anon35
IRQ_WAKEUP	mbed-src/hal/can_api.h	/^    IRQ_WAKEUP,$/;"	e	enum:__anon35
MBED_CAN_API_H	mbed-src/hal/can_api.h	/^#define MBED_CAN_API_H$/;"	d
MODE_NORMAL	mbed-src/hal/can_api.h	/^    MODE_NORMAL,$/;"	e	enum:__anon36
MODE_RESET	mbed-src/hal/can_api.h	/^    MODE_RESET,$/;"	e	enum:__anon36
MODE_SILENT	mbed-src/hal/can_api.h	/^    MODE_SILENT,$/;"	e	enum:__anon36
MODE_TEST_GLOBAL	mbed-src/hal/can_api.h	/^    MODE_TEST_GLOBAL,$/;"	e	enum:__anon36
MODE_TEST_LOCAL	mbed-src/hal/can_api.h	/^    MODE_TEST_LOCAL,$/;"	e	enum:__anon36
MODE_TEST_SILENT	mbed-src/hal/can_api.h	/^    MODE_TEST_SILENT$/;"	e	enum:__anon36
can_irq_handler	mbed-src/hal/can_api.h	/^typedef void (*can_irq_handler)(uint32_t id, CanIrqType type);$/;"	t
can_t	mbed-src/hal/can_api.h	/^typedef struct can_s can_t;$/;"	t	typeref:struct:can_s
DMAUsage	mbed-src/hal/dma_api.h	/^} DMAUsage;$/;"	t	typeref:enum:__anon37
DMA_ERROR_OUT_OF_CHANNELS	mbed-src/hal/dma_api.h	/^#define DMA_ERROR_OUT_OF_CHANNELS /;"	d
DMA_USAGE_ALLOCATED	mbed-src/hal/dma_api.h	/^    DMA_USAGE_ALLOCATED$/;"	e	enum:__anon37
DMA_USAGE_ALWAYS	mbed-src/hal/dma_api.h	/^    DMA_USAGE_ALWAYS,$/;"	e	enum:__anon37
DMA_USAGE_NEVER	mbed-src/hal/dma_api.h	/^    DMA_USAGE_NEVER,$/;"	e	enum:__anon37
DMA_USAGE_OPPORTUNISTIC	mbed-src/hal/dma_api.h	/^    DMA_USAGE_OPPORTUNISTIC,$/;"	e	enum:__anon37
DMA_USAGE_TEMPORARY_ALLOCATED	mbed-src/hal/dma_api.h	/^    DMA_USAGE_TEMPORARY_ALLOCATED,$/;"	e	enum:__anon37
MBED_DMA_API_H	mbed-src/hal/dma_api.h	/^#define MBED_DMA_API_H$/;"	d
MBED_ETHERNET_API_H	mbed-src/hal/ethernet_api.h	/^#define MBED_ETHERNET_API_H$/;"	d
MBED_GPIO_API_H	mbed-src/hal/gpio_api.h	/^#define MBED_GPIO_API_H$/;"	d
IRQ_FALL	mbed-src/hal/gpio_irq_api.h	/^    IRQ_FALL$/;"	e	enum:__anon38
IRQ_NONE	mbed-src/hal/gpio_irq_api.h	/^    IRQ_NONE,$/;"	e	enum:__anon38
IRQ_RISE	mbed-src/hal/gpio_irq_api.h	/^    IRQ_RISE,$/;"	e	enum:__anon38
MBED_GPIO_IRQ_API_H	mbed-src/hal/gpio_irq_api.h	/^#define MBED_GPIO_IRQ_API_H$/;"	d
gpio_irq_event	mbed-src/hal/gpio_irq_api.h	/^} gpio_irq_event;$/;"	t	typeref:enum:__anon38
gpio_irq_handler	mbed-src/hal/gpio_irq_api.h	/^typedef void (*gpio_irq_handler)(uint32_t id, gpio_irq_event event);$/;"	t
gpio_irq_t	mbed-src/hal/gpio_irq_api.h	/^typedef struct gpio_irq_s gpio_irq_t;$/;"	t	typeref:struct:gpio_irq_s
I2C_ERROR_BUS_BUSY	mbed-src/hal/i2c_api.h	/^  I2C_ERROR_BUS_BUSY = -2$/;"	e	enum:__anon40
I2C_ERROR_NO_SLAVE	mbed-src/hal/i2c_api.h	/^  I2C_ERROR_NO_SLAVE = -1,$/;"	e	enum:__anon40
I2C_EVENT_ALL	mbed-src/hal/i2c_api.h	/^#define I2C_EVENT_ALL /;"	d
I2C_EVENT_ERROR	mbed-src/hal/i2c_api.h	/^#define I2C_EVENT_ERROR /;"	d
I2C_EVENT_ERROR_NO_SLAVE	mbed-src/hal/i2c_api.h	/^#define I2C_EVENT_ERROR_NO_SLAVE /;"	d
I2C_EVENT_TRANSFER_COMPLETE	mbed-src/hal/i2c_api.h	/^#define I2C_EVENT_TRANSFER_COMPLETE /;"	d
I2C_EVENT_TRANSFER_EARLY_NACK	mbed-src/hal/i2c_api.h	/^#define I2C_EVENT_TRANSFER_EARLY_NACK /;"	d
MBED_I2C_API_H	mbed-src/hal/i2c_api.h	/^#define MBED_I2C_API_H$/;"	d
i2c	mbed-src/hal/i2c_api.h	/^    struct i2c_s    i2c;     \/**< Target specific i2c structure *\/$/;"	m	struct:__anon39	typeref:struct:__anon39::i2c_s
i2c_t	mbed-src/hal/i2c_api.h	/^typedef struct i2c_s i2c_t;$/;"	t	typeref:struct:i2c_s
i2c_t	mbed-src/hal/i2c_api.h	/^} i2c_t;$/;"	t	typeref:struct:__anon39
rx_buff	mbed-src/hal/i2c_api.h	/^    struct buffer_s rx_buff; \/**< Rx buffer *\/$/;"	m	struct:__anon39	typeref:struct:__anon39::buffer_s
tx_buff	mbed-src/hal/i2c_api.h	/^    struct buffer_s tx_buff; \/**< Tx buffer *\/$/;"	m	struct:__anon39	typeref:struct:__anon39::buffer_s
MBED_LPTICKER_API_H	mbed-src/hal/lp_ticker_api.h	/^#define MBED_LPTICKER_API_H$/;"	d
MBED_PINMAP_H	mbed-src/hal/pinmap.h	/^#define MBED_PINMAP_H$/;"	d
PinMap	mbed-src/hal/pinmap.h	/^} PinMap;$/;"	t	typeref:struct:__anon41
function	mbed-src/hal/pinmap.h	/^    int function;$/;"	m	struct:__anon41
peripheral	mbed-src/hal/pinmap.h	/^    int peripheral;$/;"	m	struct:__anon41
pin	mbed-src/hal/pinmap.h	/^    PinName pin;$/;"	m	struct:__anon41
MBED_PORTMAP_H	mbed-src/hal/port_api.h	/^#define MBED_PORTMAP_H$/;"	d
port_t	mbed-src/hal/port_api.h	/^typedef struct port_s port_t;$/;"	t	typeref:struct:port_s
MBED_PWMOUT_API_H	mbed-src/hal/pwmout_api.h	/^#define MBED_PWMOUT_API_H$/;"	d
pwmout_t	mbed-src/hal/pwmout_api.h	/^typedef struct pwmout_s pwmout_t;$/;"	t	typeref:struct:pwmout_s
MBED_RTC_API_H	mbed-src/hal/rtc_api.h	/^#define MBED_RTC_API_H$/;"	d
FlowControl	mbed-src/hal/serial_api.h	/^} FlowControl;$/;"	t	typeref:enum:__anon44
FlowControlCTS	mbed-src/hal/serial_api.h	/^    FlowControlCTS,$/;"	e	enum:__anon44
FlowControlNone	mbed-src/hal/serial_api.h	/^    FlowControlNone,$/;"	e	enum:__anon44
FlowControlRTS	mbed-src/hal/serial_api.h	/^    FlowControlRTS,$/;"	e	enum:__anon44
FlowControlRTSCTS	mbed-src/hal/serial_api.h	/^    FlowControlRTSCTS$/;"	e	enum:__anon44
MBED_SERIAL_API_H	mbed-src/hal/serial_api.h	/^#define MBED_SERIAL_API_H$/;"	d
ParityEven	mbed-src/hal/serial_api.h	/^    ParityEven = 2,$/;"	e	enum:__anon42
ParityForced0	mbed-src/hal/serial_api.h	/^    ParityForced0 = 4$/;"	e	enum:__anon42
ParityForced1	mbed-src/hal/serial_api.h	/^    ParityForced1 = 3,$/;"	e	enum:__anon42
ParityNone	mbed-src/hal/serial_api.h	/^    ParityNone = 0,$/;"	e	enum:__anon42
ParityOdd	mbed-src/hal/serial_api.h	/^    ParityOdd = 1,$/;"	e	enum:__anon42
RxIrq	mbed-src/hal/serial_api.h	/^    RxIrq,$/;"	e	enum:__anon43
SERIAL_EVENT_ERROR	mbed-src/hal/serial_api.h	/^#define SERIAL_EVENT_ERROR /;"	d
SERIAL_EVENT_RX_ALL	mbed-src/hal/serial_api.h	/^#define SERIAL_EVENT_RX_ALL /;"	d
SERIAL_EVENT_RX_CHARACTER_MATCH	mbed-src/hal/serial_api.h	/^#define SERIAL_EVENT_RX_CHARACTER_MATCH /;"	d
SERIAL_EVENT_RX_COMPLETE	mbed-src/hal/serial_api.h	/^#define SERIAL_EVENT_RX_COMPLETE /;"	d
SERIAL_EVENT_RX_FRAMING_ERROR	mbed-src/hal/serial_api.h	/^#define SERIAL_EVENT_RX_FRAMING_ERROR /;"	d
SERIAL_EVENT_RX_MASK	mbed-src/hal/serial_api.h	/^#define SERIAL_EVENT_RX_MASK /;"	d
SERIAL_EVENT_RX_OVERFLOW	mbed-src/hal/serial_api.h	/^#define SERIAL_EVENT_RX_OVERFLOW /;"	d
SERIAL_EVENT_RX_OVERRUN_ERROR	mbed-src/hal/serial_api.h	/^#define SERIAL_EVENT_RX_OVERRUN_ERROR /;"	d
SERIAL_EVENT_RX_PARITY_ERROR	mbed-src/hal/serial_api.h	/^#define SERIAL_EVENT_RX_PARITY_ERROR /;"	d
SERIAL_EVENT_RX_SHIFT	mbed-src/hal/serial_api.h	/^#define SERIAL_EVENT_RX_SHIFT /;"	d
SERIAL_EVENT_TX_ALL	mbed-src/hal/serial_api.h	/^#define SERIAL_EVENT_TX_ALL /;"	d
SERIAL_EVENT_TX_COMPLETE	mbed-src/hal/serial_api.h	/^#define SERIAL_EVENT_TX_COMPLETE /;"	d
SERIAL_EVENT_TX_MASK	mbed-src/hal/serial_api.h	/^#define SERIAL_EVENT_TX_MASK /;"	d
SERIAL_EVENT_TX_SHIFT	mbed-src/hal/serial_api.h	/^#define SERIAL_EVENT_TX_SHIFT /;"	d
SERIAL_RESERVED_CHAR_MATCH	mbed-src/hal/serial_api.h	/^#define SERIAL_RESERVED_CHAR_MATCH /;"	d
SerialIrq	mbed-src/hal/serial_api.h	/^} SerialIrq;$/;"	t	typeref:enum:__anon43
SerialParity	mbed-src/hal/serial_api.h	/^} SerialParity;$/;"	t	typeref:enum:__anon42
TxIrq	mbed-src/hal/serial_api.h	/^    TxIrq$/;"	e	enum:__anon43
char_found	mbed-src/hal/serial_api.h	/^    uint8_t char_found;      \/**< State of the matched character *\/$/;"	m	struct:__anon45
char_match	mbed-src/hal/serial_api.h	/^    uint8_t char_match;      \/**< Character to be matched *\/$/;"	m	struct:__anon45
rx_buff	mbed-src/hal/serial_api.h	/^    struct buffer_s rx_buff; \/**< Rx buffer *\/$/;"	m	struct:__anon45	typeref:struct:__anon45::buffer_s
serial	mbed-src/hal/serial_api.h	/^    struct serial_s serial;  \/**< Target specific serial structure *\/$/;"	m	struct:__anon45	typeref:struct:__anon45::serial_s
serial_t	mbed-src/hal/serial_api.h	/^typedef struct serial_s serial_t;$/;"	t	typeref:struct:serial_s
serial_t	mbed-src/hal/serial_api.h	/^} serial_t;$/;"	t	typeref:struct:__anon45
tx_buff	mbed-src/hal/serial_api.h	/^    struct buffer_s tx_buff; \/**< Tx buffer *\/$/;"	m	struct:__anon45	typeref:struct:__anon45::buffer_s
uart_irq_handler	mbed-src/hal/serial_api.h	/^typedef void (*uart_irq_handler)(uint32_t id, SerialIrq event);$/;"	t
MBED_SLEEP_API_H	mbed-src/hal/sleep_api.h	/^#define MBED_SLEEP_API_H$/;"	d
MBED_SPI_API_H	mbed-src/hal/spi_api.h	/^#define MBED_SPI_API_H$/;"	d
SPI_EVENT_ALL	mbed-src/hal/spi_api.h	/^#define SPI_EVENT_ALL /;"	d
SPI_EVENT_COMPLETE	mbed-src/hal/spi_api.h	/^#define SPI_EVENT_COMPLETE /;"	d
SPI_EVENT_ERROR	mbed-src/hal/spi_api.h	/^#define SPI_EVENT_ERROR /;"	d
SPI_EVENT_INTERNAL_TRANSFER_COMPLETE	mbed-src/hal/spi_api.h	/^#define SPI_EVENT_INTERNAL_TRANSFER_COMPLETE /;"	d
SPI_EVENT_RX_OVERFLOW	mbed-src/hal/spi_api.h	/^#define SPI_EVENT_RX_OVERFLOW /;"	d
SPI_FILL_WORD	mbed-src/hal/spi_api.h	/^#define SPI_FILL_WORD /;"	d
rx_buff	mbed-src/hal/spi_api.h	/^    struct buffer_s rx_buff; \/**< Rx buffer *\/$/;"	m	struct:__anon46	typeref:struct:__anon46::buffer_s
spi	mbed-src/hal/spi_api.h	/^    struct spi_s spi;        \/**< Target specific spi structure *\/$/;"	m	struct:__anon46	typeref:struct:__anon46::spi_s
spi_t	mbed-src/hal/spi_api.h	/^typedef struct spi_s spi_t;$/;"	t	typeref:struct:spi_s
spi_t	mbed-src/hal/spi_api.h	/^} spi_t;$/;"	t	typeref:struct:__anon46
tx_buff	mbed-src/hal/spi_api.h	/^    struct buffer_s tx_buff; \/**< Tx buffer *\/$/;"	m	struct:__anon46	typeref:struct:__anon46::buffer_s
MBED_TICKER_API_H	mbed-src/hal/ticker_api.h	/^#define MBED_TICKER_API_H$/;"	d
clear_interrupt	mbed-src/hal/ticker_api.h	/^    void (*clear_interrupt)(void);                \/**< Clear interrupt function *\/$/;"	m	struct:__anon47
disable_interrupt	mbed-src/hal/ticker_api.h	/^    void (*disable_interrupt)(void);              \/**< Disable interrupt function *\/$/;"	m	struct:__anon47
event_handler	mbed-src/hal/ticker_api.h	/^    ticker_event_handler event_handler; \/**< Event handler *\/$/;"	m	struct:__anon48
head	mbed-src/hal/ticker_api.h	/^    ticker_event_t *head;               \/**< A pointer to head *\/$/;"	m	struct:__anon48
id	mbed-src/hal/ticker_api.h	/^    uint32_t               id;        \/**< TimerEvent object *\/$/;"	m	struct:ticker_event_s
init	mbed-src/hal/ticker_api.h	/^    void (*init)(void);                           \/**< Init function *\/$/;"	m	struct:__anon47
interface	mbed-src/hal/ticker_api.h	/^    const ticker_interface_t *interface; \/**< Ticker's interface *\/$/;"	m	struct:__anon49
next	mbed-src/hal/ticker_api.h	/^    struct ticker_event_s *next;      \/**< Next event in the queue *\/$/;"	m	struct:ticker_event_s	typeref:struct:ticker_event_s::ticker_event_s
queue	mbed-src/hal/ticker_api.h	/^    ticker_event_queue_t *queue;         \/**< Ticker's events queue *\/$/;"	m	struct:__anon49
read	mbed-src/hal/ticker_api.h	/^    uint32_t (*read)(void);                       \/**< Read function *\/$/;"	m	struct:__anon47
set_interrupt	mbed-src/hal/ticker_api.h	/^    void (*set_interrupt)(timestamp_t timestamp); \/**< Set interrupt function *\/$/;"	m	struct:__anon47
ticker_data_t	mbed-src/hal/ticker_api.h	/^} ticker_data_t;$/;"	t	typeref:struct:__anon49
ticker_event_handler	mbed-src/hal/ticker_api.h	/^typedef void (*ticker_event_handler)(uint32_t id);$/;"	t
ticker_event_queue_t	mbed-src/hal/ticker_api.h	/^} ticker_event_queue_t;$/;"	t	typeref:struct:__anon48
ticker_event_s	mbed-src/hal/ticker_api.h	/^typedef struct ticker_event_s {$/;"	s
ticker_event_t	mbed-src/hal/ticker_api.h	/^} ticker_event_t;$/;"	t	typeref:struct:ticker_event_s
ticker_interface_t	mbed-src/hal/ticker_api.h	/^} ticker_interface_t;$/;"	t	typeref:struct:__anon47
timestamp	mbed-src/hal/ticker_api.h	/^    timestamp_t            timestamp; \/**< Event's timestamp *\/$/;"	m	struct:ticker_event_s
timestamp_t	mbed-src/hal/ticker_api.h	/^typedef uint32_t timestamp_t;$/;"	t
MBED_US_TICKER_API_H	mbed-src/hal/us_ticker_api.h	/^#define MBED_US_TICKER_API_H$/;"	d
CopyDataInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/TOOLCHAIN_GCC_ARM/startup_stm32f411xe.S	/^CopyDataInit:$/;"	l
Default_Handler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/TOOLCHAIN_GCC_ARM/startup_stm32f411xe.S	/^Default_Handler:$/;"	l
FillZerobss	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/TOOLCHAIN_GCC_ARM/startup_stm32f411xe.S	/^FillZerobss:$/;"	l
Infinite_Loop	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/TOOLCHAIN_GCC_ARM/startup_stm32f411xe.S	/^Infinite_Loop:$/;"	l
LoopCopyDataInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/TOOLCHAIN_GCC_ARM/startup_stm32f411xe.S	/^LoopCopyDataInit:$/;"	l
LoopFillZerobss	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/TOOLCHAIN_GCC_ARM/startup_stm32f411xe.S	/^LoopFillZerobss:$/;"	l
Reset_Handler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/TOOLCHAIN_GCC_ARM/startup_stm32f411xe.S	/^Reset_Handler:  $/;"	l
g_pfnVectors	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/TOOLCHAIN_GCC_ARM/startup_stm32f411xe.S	/^g_pfnVectors:$/;"	l
MBED_CMSIS_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/cmsis.h	/^#define MBED_CMSIS_H$/;"	d
NVIC_FLASH_VECTOR_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/cmsis_nvic.c	/^#define NVIC_FLASH_VECTOR_ADDRESS /;"	d	file:
NVIC_GetVector	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/cmsis_nvic.c	/^uint32_t NVIC_GetVector(IRQn_Type IRQn) {$/;"	f
NVIC_RAM_VECTOR_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/cmsis_nvic.c	/^#define NVIC_RAM_VECTOR_ADDRESS /;"	d	file:
NVIC_SetVector	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/cmsis_nvic.c	/^void NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) {$/;"	f
MBED_CMSIS_NVIC_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/cmsis_nvic.h	/^#define MBED_CMSIS_NVIC_H$/;"	d
NVIC_NUM_VECTORS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/cmsis_nvic.h	/^#define NVIC_NUM_VECTORS /;"	d
NVIC_USER_IRQ_OFFSET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/cmsis_nvic.h	/^#define NVIC_USER_IRQ_OFFSET /;"	d
HAL_InitTick	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/hal_tick.c	/^HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority) {$/;"	f
PreviousVal	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/hal_tick.c	/^uint32_t PreviousVal = 0;$/;"	v
TimMasterHandle	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/hal_tick.c	/^TIM_HandleTypeDef TimMasterHandle;$/;"	v
timer_irq_handler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/hal_tick.c	/^void timer_irq_handler(void) {$/;"	f
HAL_TICK_DELAY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/hal_tick.h	/^#define HAL_TICK_DELAY /;"	d
TIM_MST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/hal_tick.h	/^#define TIM_MST /;"	d
TIM_MST_IRQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/hal_tick.h	/^#define TIM_MST_IRQ /;"	d
TIM_MST_RCC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/hal_tick.h	/^#define TIM_MST_RCC /;"	d
TIM_MST_RESET_OFF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/hal_tick.h	/^#define TIM_MST_RESET_OFF /;"	d
TIM_MST_RESET_ON	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/hal_tick.h	/^#define TIM_MST_RESET_ON /;"	d
__HAL_TICK_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/hal_tick.h	/^#define __HAL_TICK_H$/;"	d
ACR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t ACR;      \/*!< FLASH access control register,   Address offset: 0x00 *\/$/;"	m	struct:__anon346
ADC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define ADC /;"	d
ADC1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define ADC1 /;"	d
ADC1_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define ADC1_BASE /;"	d
ADC_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define ADC_BASE /;"	d
ADC_CCR_ADCPRE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CCR_ADCPRE /;"	d
ADC_CCR_ADCPRE_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CCR_ADCPRE_0 /;"	d
ADC_CCR_ADCPRE_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CCR_ADCPRE_1 /;"	d
ADC_CCR_DDS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CCR_DDS /;"	d
ADC_CCR_DELAY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CCR_DELAY /;"	d
ADC_CCR_DELAY_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CCR_DELAY_0 /;"	d
ADC_CCR_DELAY_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CCR_DELAY_1 /;"	d
ADC_CCR_DELAY_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CCR_DELAY_2 /;"	d
ADC_CCR_DELAY_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CCR_DELAY_3 /;"	d
ADC_CCR_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CCR_DMA /;"	d
ADC_CCR_DMA_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CCR_DMA_0 /;"	d
ADC_CCR_DMA_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CCR_DMA_1 /;"	d
ADC_CCR_MULTI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CCR_MULTI /;"	d
ADC_CCR_MULTI_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CCR_MULTI_0 /;"	d
ADC_CCR_MULTI_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CCR_MULTI_1 /;"	d
ADC_CCR_MULTI_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CCR_MULTI_2 /;"	d
ADC_CCR_MULTI_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CCR_MULTI_3 /;"	d
ADC_CCR_MULTI_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CCR_MULTI_4 /;"	d
ADC_CCR_TSVREFE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CCR_TSVREFE /;"	d
ADC_CCR_VBATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CCR_VBATE /;"	d
ADC_CDR_DATA1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CDR_DATA1 /;"	d
ADC_CDR_DATA2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CDR_DATA2 /;"	d
ADC_CR1_AWDCH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR1_AWDCH /;"	d
ADC_CR1_AWDCH_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR1_AWDCH_0 /;"	d
ADC_CR1_AWDCH_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR1_AWDCH_1 /;"	d
ADC_CR1_AWDCH_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR1_AWDCH_2 /;"	d
ADC_CR1_AWDCH_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR1_AWDCH_3 /;"	d
ADC_CR1_AWDCH_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR1_AWDCH_4 /;"	d
ADC_CR1_AWDEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR1_AWDEN /;"	d
ADC_CR1_AWDIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR1_AWDIE /;"	d
ADC_CR1_AWDSGL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR1_AWDSGL /;"	d
ADC_CR1_DISCEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR1_DISCEN /;"	d
ADC_CR1_DISCNUM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR1_DISCNUM /;"	d
ADC_CR1_DISCNUM_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR1_DISCNUM_0 /;"	d
ADC_CR1_DISCNUM_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR1_DISCNUM_1 /;"	d
ADC_CR1_DISCNUM_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR1_DISCNUM_2 /;"	d
ADC_CR1_EOCIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR1_EOCIE /;"	d
ADC_CR1_JAUTO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR1_JAUTO /;"	d
ADC_CR1_JAWDEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR1_JAWDEN /;"	d
ADC_CR1_JDISCEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR1_JDISCEN /;"	d
ADC_CR1_JEOCIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR1_JEOCIE /;"	d
ADC_CR1_OVRIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR1_OVRIE /;"	d
ADC_CR1_RES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR1_RES /;"	d
ADC_CR1_RES_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR1_RES_0 /;"	d
ADC_CR1_RES_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR1_RES_1 /;"	d
ADC_CR1_SCAN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR1_SCAN /;"	d
ADC_CR2_ADON	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR2_ADON /;"	d
ADC_CR2_ALIGN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR2_ALIGN /;"	d
ADC_CR2_CONT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR2_CONT /;"	d
ADC_CR2_DDS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR2_DDS /;"	d
ADC_CR2_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR2_DMA /;"	d
ADC_CR2_EOCS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR2_EOCS /;"	d
ADC_CR2_EXTEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR2_EXTEN /;"	d
ADC_CR2_EXTEN_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR2_EXTEN_0 /;"	d
ADC_CR2_EXTEN_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR2_EXTEN_1 /;"	d
ADC_CR2_EXTSEL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR2_EXTSEL /;"	d
ADC_CR2_EXTSEL_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR2_EXTSEL_0 /;"	d
ADC_CR2_EXTSEL_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR2_EXTSEL_1 /;"	d
ADC_CR2_EXTSEL_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR2_EXTSEL_2 /;"	d
ADC_CR2_EXTSEL_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR2_EXTSEL_3 /;"	d
ADC_CR2_JEXTEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR2_JEXTEN /;"	d
ADC_CR2_JEXTEN_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR2_JEXTEN_0 /;"	d
ADC_CR2_JEXTEN_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR2_JEXTEN_1 /;"	d
ADC_CR2_JEXTSEL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR2_JEXTSEL /;"	d
ADC_CR2_JEXTSEL_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR2_JEXTSEL_0 /;"	d
ADC_CR2_JEXTSEL_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR2_JEXTSEL_1 /;"	d
ADC_CR2_JEXTSEL_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR2_JEXTSEL_2 /;"	d
ADC_CR2_JEXTSEL_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR2_JEXTSEL_3 /;"	d
ADC_CR2_JSWSTART	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR2_JSWSTART /;"	d
ADC_CR2_SWSTART	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CR2_SWSTART /;"	d
ADC_CSR_AWD1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CSR_AWD1 /;"	d
ADC_CSR_AWD2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CSR_AWD2 /;"	d
ADC_CSR_AWD3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CSR_AWD3 /;"	d
ADC_CSR_DOVR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CSR_DOVR1 /;"	d
ADC_CSR_DOVR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CSR_DOVR2 /;"	d
ADC_CSR_DOVR3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CSR_DOVR3 /;"	d
ADC_CSR_EOC1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CSR_EOC1 /;"	d
ADC_CSR_EOC2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CSR_EOC2 /;"	d
ADC_CSR_EOC3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CSR_EOC3 /;"	d
ADC_CSR_JEOC1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CSR_JEOC1 /;"	d
ADC_CSR_JEOC2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CSR_JEOC2 /;"	d
ADC_CSR_JEOC3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CSR_JEOC3 /;"	d
ADC_CSR_JSTRT1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CSR_JSTRT1 /;"	d
ADC_CSR_JSTRT2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CSR_JSTRT2 /;"	d
ADC_CSR_JSTRT3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CSR_JSTRT3 /;"	d
ADC_CSR_STRT1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CSR_STRT1 /;"	d
ADC_CSR_STRT2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CSR_STRT2 /;"	d
ADC_CSR_STRT3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_CSR_STRT3 /;"	d
ADC_Common_TypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^} ADC_Common_TypeDef;$/;"	t	typeref:struct:__anon340
ADC_DR_ADC2DATA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_DR_ADC2DATA /;"	d
ADC_DR_DATA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_DR_DATA /;"	d
ADC_HTR_HT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_HTR_HT /;"	d
ADC_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  ADC_IRQn                    = 18,     \/*!< ADC1, ADC2 and ADC3 global Interrupts                             *\/$/;"	e	enum:__anon338
ADC_JDR1_JDATA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_JDR1_JDATA /;"	d
ADC_JDR2_JDATA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_JDR2_JDATA /;"	d
ADC_JDR3_JDATA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_JDR3_JDATA /;"	d
ADC_JDR4_JDATA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_JDR4_JDATA /;"	d
ADC_JOFR1_JOFFSET1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_JOFR1_JOFFSET1 /;"	d
ADC_JOFR2_JOFFSET2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_JOFR2_JOFFSET2 /;"	d
ADC_JOFR3_JOFFSET3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_JOFR3_JOFFSET3 /;"	d
ADC_JOFR4_JOFFSET4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_JOFR4_JOFFSET4 /;"	d
ADC_JSQR_JL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_JSQR_JL /;"	d
ADC_JSQR_JL_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_JSQR_JL_0 /;"	d
ADC_JSQR_JL_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_JSQR_JL_1 /;"	d
ADC_JSQR_JSQ1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_JSQR_JSQ1 /;"	d
ADC_JSQR_JSQ1_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_JSQR_JSQ1_0 /;"	d
ADC_JSQR_JSQ1_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_JSQR_JSQ1_1 /;"	d
ADC_JSQR_JSQ1_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_JSQR_JSQ1_2 /;"	d
ADC_JSQR_JSQ1_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_JSQR_JSQ1_3 /;"	d
ADC_JSQR_JSQ1_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_JSQR_JSQ1_4 /;"	d
ADC_JSQR_JSQ2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_JSQR_JSQ2 /;"	d
ADC_JSQR_JSQ2_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_JSQR_JSQ2_0 /;"	d
ADC_JSQR_JSQ2_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_JSQR_JSQ2_1 /;"	d
ADC_JSQR_JSQ2_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_JSQR_JSQ2_2 /;"	d
ADC_JSQR_JSQ2_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_JSQR_JSQ2_3 /;"	d
ADC_JSQR_JSQ2_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_JSQR_JSQ2_4 /;"	d
ADC_JSQR_JSQ3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_JSQR_JSQ3 /;"	d
ADC_JSQR_JSQ3_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_JSQR_JSQ3_0 /;"	d
ADC_JSQR_JSQ3_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_JSQR_JSQ3_1 /;"	d
ADC_JSQR_JSQ3_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_JSQR_JSQ3_2 /;"	d
ADC_JSQR_JSQ3_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_JSQR_JSQ3_3 /;"	d
ADC_JSQR_JSQ3_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_JSQR_JSQ3_4 /;"	d
ADC_JSQR_JSQ4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_JSQR_JSQ4 /;"	d
ADC_JSQR_JSQ4_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_JSQR_JSQ4_0 /;"	d
ADC_JSQR_JSQ4_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_JSQR_JSQ4_1 /;"	d
ADC_JSQR_JSQ4_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_JSQR_JSQ4_2 /;"	d
ADC_JSQR_JSQ4_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_JSQR_JSQ4_3 /;"	d
ADC_JSQR_JSQ4_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_JSQR_JSQ4_4 /;"	d
ADC_LTR_LT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_LTR_LT /;"	d
ADC_SMPR1_SMP10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR1_SMP10 /;"	d
ADC_SMPR1_SMP10_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR1_SMP10_0 /;"	d
ADC_SMPR1_SMP10_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR1_SMP10_1 /;"	d
ADC_SMPR1_SMP10_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR1_SMP10_2 /;"	d
ADC_SMPR1_SMP11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR1_SMP11 /;"	d
ADC_SMPR1_SMP11_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR1_SMP11_0 /;"	d
ADC_SMPR1_SMP11_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR1_SMP11_1 /;"	d
ADC_SMPR1_SMP11_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR1_SMP11_2 /;"	d
ADC_SMPR1_SMP12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR1_SMP12 /;"	d
ADC_SMPR1_SMP12_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR1_SMP12_0 /;"	d
ADC_SMPR1_SMP12_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR1_SMP12_1 /;"	d
ADC_SMPR1_SMP12_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR1_SMP12_2 /;"	d
ADC_SMPR1_SMP13	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR1_SMP13 /;"	d
ADC_SMPR1_SMP13_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR1_SMP13_0 /;"	d
ADC_SMPR1_SMP13_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR1_SMP13_1 /;"	d
ADC_SMPR1_SMP13_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR1_SMP13_2 /;"	d
ADC_SMPR1_SMP14	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR1_SMP14 /;"	d
ADC_SMPR1_SMP14_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR1_SMP14_0 /;"	d
ADC_SMPR1_SMP14_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR1_SMP14_1 /;"	d
ADC_SMPR1_SMP14_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR1_SMP14_2 /;"	d
ADC_SMPR1_SMP15	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR1_SMP15 /;"	d
ADC_SMPR1_SMP15_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR1_SMP15_0 /;"	d
ADC_SMPR1_SMP15_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR1_SMP15_1 /;"	d
ADC_SMPR1_SMP15_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR1_SMP15_2 /;"	d
ADC_SMPR1_SMP16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR1_SMP16 /;"	d
ADC_SMPR1_SMP16_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR1_SMP16_0 /;"	d
ADC_SMPR1_SMP16_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR1_SMP16_1 /;"	d
ADC_SMPR1_SMP16_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR1_SMP16_2 /;"	d
ADC_SMPR1_SMP17	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR1_SMP17 /;"	d
ADC_SMPR1_SMP17_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR1_SMP17_0 /;"	d
ADC_SMPR1_SMP17_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR1_SMP17_1 /;"	d
ADC_SMPR1_SMP17_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR1_SMP17_2 /;"	d
ADC_SMPR1_SMP18	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR1_SMP18 /;"	d
ADC_SMPR1_SMP18_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR1_SMP18_0 /;"	d
ADC_SMPR1_SMP18_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR1_SMP18_1 /;"	d
ADC_SMPR1_SMP18_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR1_SMP18_2 /;"	d
ADC_SMPR2_SMP0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP0 /;"	d
ADC_SMPR2_SMP0_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP0_0 /;"	d
ADC_SMPR2_SMP0_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP0_1 /;"	d
ADC_SMPR2_SMP0_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP0_2 /;"	d
ADC_SMPR2_SMP1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP1 /;"	d
ADC_SMPR2_SMP1_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP1_0 /;"	d
ADC_SMPR2_SMP1_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP1_1 /;"	d
ADC_SMPR2_SMP1_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP1_2 /;"	d
ADC_SMPR2_SMP2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP2 /;"	d
ADC_SMPR2_SMP2_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP2_0 /;"	d
ADC_SMPR2_SMP2_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP2_1 /;"	d
ADC_SMPR2_SMP2_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP2_2 /;"	d
ADC_SMPR2_SMP3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP3 /;"	d
ADC_SMPR2_SMP3_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP3_0 /;"	d
ADC_SMPR2_SMP3_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP3_1 /;"	d
ADC_SMPR2_SMP3_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP3_2 /;"	d
ADC_SMPR2_SMP4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP4 /;"	d
ADC_SMPR2_SMP4_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP4_0 /;"	d
ADC_SMPR2_SMP4_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP4_1 /;"	d
ADC_SMPR2_SMP4_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP4_2 /;"	d
ADC_SMPR2_SMP5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP5 /;"	d
ADC_SMPR2_SMP5_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP5_0 /;"	d
ADC_SMPR2_SMP5_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP5_1 /;"	d
ADC_SMPR2_SMP5_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP5_2 /;"	d
ADC_SMPR2_SMP6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP6 /;"	d
ADC_SMPR2_SMP6_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP6_0 /;"	d
ADC_SMPR2_SMP6_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP6_1 /;"	d
ADC_SMPR2_SMP6_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP6_2 /;"	d
ADC_SMPR2_SMP7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP7 /;"	d
ADC_SMPR2_SMP7_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP7_0 /;"	d
ADC_SMPR2_SMP7_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP7_1 /;"	d
ADC_SMPR2_SMP7_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP7_2 /;"	d
ADC_SMPR2_SMP8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP8 /;"	d
ADC_SMPR2_SMP8_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP8_0 /;"	d
ADC_SMPR2_SMP8_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP8_1 /;"	d
ADC_SMPR2_SMP8_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP8_2 /;"	d
ADC_SMPR2_SMP9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP9 /;"	d
ADC_SMPR2_SMP9_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP9_0 /;"	d
ADC_SMPR2_SMP9_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP9_1 /;"	d
ADC_SMPR2_SMP9_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SMPR2_SMP9_2 /;"	d
ADC_SQR1_L	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR1_L /;"	d
ADC_SQR1_L_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR1_L_0 /;"	d
ADC_SQR1_L_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR1_L_1 /;"	d
ADC_SQR1_L_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR1_L_2 /;"	d
ADC_SQR1_L_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR1_L_3 /;"	d
ADC_SQR1_SQ13	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR1_SQ13 /;"	d
ADC_SQR1_SQ13_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR1_SQ13_0 /;"	d
ADC_SQR1_SQ13_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR1_SQ13_1 /;"	d
ADC_SQR1_SQ13_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR1_SQ13_2 /;"	d
ADC_SQR1_SQ13_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR1_SQ13_3 /;"	d
ADC_SQR1_SQ13_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR1_SQ13_4 /;"	d
ADC_SQR1_SQ14	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR1_SQ14 /;"	d
ADC_SQR1_SQ14_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR1_SQ14_0 /;"	d
ADC_SQR1_SQ14_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR1_SQ14_1 /;"	d
ADC_SQR1_SQ14_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR1_SQ14_2 /;"	d
ADC_SQR1_SQ14_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR1_SQ14_3 /;"	d
ADC_SQR1_SQ14_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR1_SQ14_4 /;"	d
ADC_SQR1_SQ15	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR1_SQ15 /;"	d
ADC_SQR1_SQ15_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR1_SQ15_0 /;"	d
ADC_SQR1_SQ15_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR1_SQ15_1 /;"	d
ADC_SQR1_SQ15_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR1_SQ15_2 /;"	d
ADC_SQR1_SQ15_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR1_SQ15_3 /;"	d
ADC_SQR1_SQ15_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR1_SQ15_4 /;"	d
ADC_SQR1_SQ16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR1_SQ16 /;"	d
ADC_SQR1_SQ16_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR1_SQ16_0 /;"	d
ADC_SQR1_SQ16_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR1_SQ16_1 /;"	d
ADC_SQR1_SQ16_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR1_SQ16_2 /;"	d
ADC_SQR1_SQ16_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR1_SQ16_3 /;"	d
ADC_SQR1_SQ16_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR1_SQ16_4 /;"	d
ADC_SQR2_SQ10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR2_SQ10 /;"	d
ADC_SQR2_SQ10_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR2_SQ10_0 /;"	d
ADC_SQR2_SQ10_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR2_SQ10_1 /;"	d
ADC_SQR2_SQ10_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR2_SQ10_2 /;"	d
ADC_SQR2_SQ10_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR2_SQ10_3 /;"	d
ADC_SQR2_SQ10_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR2_SQ10_4 /;"	d
ADC_SQR2_SQ11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR2_SQ11 /;"	d
ADC_SQR2_SQ11_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR2_SQ11_0 /;"	d
ADC_SQR2_SQ11_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR2_SQ11_1 /;"	d
ADC_SQR2_SQ11_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR2_SQ11_2 /;"	d
ADC_SQR2_SQ11_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR2_SQ11_3 /;"	d
ADC_SQR2_SQ11_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR2_SQ11_4 /;"	d
ADC_SQR2_SQ12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR2_SQ12 /;"	d
ADC_SQR2_SQ12_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR2_SQ12_0 /;"	d
ADC_SQR2_SQ12_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR2_SQ12_1 /;"	d
ADC_SQR2_SQ12_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR2_SQ12_2 /;"	d
ADC_SQR2_SQ12_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR2_SQ12_3 /;"	d
ADC_SQR2_SQ12_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR2_SQ12_4 /;"	d
ADC_SQR2_SQ7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR2_SQ7 /;"	d
ADC_SQR2_SQ7_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR2_SQ7_0 /;"	d
ADC_SQR2_SQ7_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR2_SQ7_1 /;"	d
ADC_SQR2_SQ7_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR2_SQ7_2 /;"	d
ADC_SQR2_SQ7_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR2_SQ7_3 /;"	d
ADC_SQR2_SQ7_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR2_SQ7_4 /;"	d
ADC_SQR2_SQ8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR2_SQ8 /;"	d
ADC_SQR2_SQ8_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR2_SQ8_0 /;"	d
ADC_SQR2_SQ8_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR2_SQ8_1 /;"	d
ADC_SQR2_SQ8_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR2_SQ8_2 /;"	d
ADC_SQR2_SQ8_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR2_SQ8_3 /;"	d
ADC_SQR2_SQ8_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR2_SQ8_4 /;"	d
ADC_SQR2_SQ9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR2_SQ9 /;"	d
ADC_SQR2_SQ9_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR2_SQ9_0 /;"	d
ADC_SQR2_SQ9_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR2_SQ9_1 /;"	d
ADC_SQR2_SQ9_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR2_SQ9_2 /;"	d
ADC_SQR2_SQ9_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR2_SQ9_3 /;"	d
ADC_SQR2_SQ9_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR2_SQ9_4 /;"	d
ADC_SQR3_SQ1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR3_SQ1 /;"	d
ADC_SQR3_SQ1_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR3_SQ1_0 /;"	d
ADC_SQR3_SQ1_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR3_SQ1_1 /;"	d
ADC_SQR3_SQ1_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR3_SQ1_2 /;"	d
ADC_SQR3_SQ1_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR3_SQ1_3 /;"	d
ADC_SQR3_SQ1_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR3_SQ1_4 /;"	d
ADC_SQR3_SQ2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR3_SQ2 /;"	d
ADC_SQR3_SQ2_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR3_SQ2_0 /;"	d
ADC_SQR3_SQ2_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR3_SQ2_1 /;"	d
ADC_SQR3_SQ2_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR3_SQ2_2 /;"	d
ADC_SQR3_SQ2_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR3_SQ2_3 /;"	d
ADC_SQR3_SQ2_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR3_SQ2_4 /;"	d
ADC_SQR3_SQ3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR3_SQ3 /;"	d
ADC_SQR3_SQ3_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR3_SQ3_0 /;"	d
ADC_SQR3_SQ3_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR3_SQ3_1 /;"	d
ADC_SQR3_SQ3_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR3_SQ3_2 /;"	d
ADC_SQR3_SQ3_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR3_SQ3_3 /;"	d
ADC_SQR3_SQ3_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR3_SQ3_4 /;"	d
ADC_SQR3_SQ4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR3_SQ4 /;"	d
ADC_SQR3_SQ4_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR3_SQ4_0 /;"	d
ADC_SQR3_SQ4_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR3_SQ4_1 /;"	d
ADC_SQR3_SQ4_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR3_SQ4_2 /;"	d
ADC_SQR3_SQ4_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR3_SQ4_3 /;"	d
ADC_SQR3_SQ4_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR3_SQ4_4 /;"	d
ADC_SQR3_SQ5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR3_SQ5 /;"	d
ADC_SQR3_SQ5_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR3_SQ5_0 /;"	d
ADC_SQR3_SQ5_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR3_SQ5_1 /;"	d
ADC_SQR3_SQ5_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR3_SQ5_2 /;"	d
ADC_SQR3_SQ5_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR3_SQ5_3 /;"	d
ADC_SQR3_SQ5_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR3_SQ5_4 /;"	d
ADC_SQR3_SQ6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR3_SQ6 /;"	d
ADC_SQR3_SQ6_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR3_SQ6_0 /;"	d
ADC_SQR3_SQ6_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR3_SQ6_1 /;"	d
ADC_SQR3_SQ6_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR3_SQ6_2 /;"	d
ADC_SQR3_SQ6_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR3_SQ6_3 /;"	d
ADC_SQR3_SQ6_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SQR3_SQ6_4 /;"	d
ADC_SR_AWD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SR_AWD /;"	d
ADC_SR_EOC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SR_EOC /;"	d
ADC_SR_JEOC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SR_JEOC /;"	d
ADC_SR_JSTRT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SR_JSTRT /;"	d
ADC_SR_OVR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SR_OVR /;"	d
ADC_SR_STRT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  ADC_SR_STRT /;"	d
ADC_TypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^} ADC_TypeDef;$/;"	t	typeref:struct:__anon339
AFR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t AFR[2];   \/*!< GPIO alternate function registers,     Address offset: 0x20-0x24 *\/$/;"	m	struct:__anon347
AHB1ENR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t AHB1ENR;       \/*!< RCC AHB1 peripheral clock register,                          Address offset: 0x30 *\/$/;"	m	struct:__anon352
AHB1LPENR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t AHB1LPENR;     \/*!< RCC AHB1 peripheral clock enable in low power mode register, Address offset: 0x50 *\/$/;"	m	struct:__anon352
AHB1PERIPH_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define AHB1PERIPH_BASE /;"	d
AHB1RSTR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t AHB1RSTR;      \/*!< RCC AHB1 peripheral reset register,                          Address offset: 0x10 *\/$/;"	m	struct:__anon352
AHB2ENR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t AHB2ENR;       \/*!< RCC AHB2 peripheral clock register,                          Address offset: 0x34 *\/$/;"	m	struct:__anon352
AHB2LPENR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t AHB2LPENR;     \/*!< RCC AHB2 peripheral clock enable in low power mode register, Address offset: 0x54 *\/$/;"	m	struct:__anon352
AHB2PERIPH_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define AHB2PERIPH_BASE /;"	d
AHB2RSTR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t AHB2RSTR;      \/*!< RCC AHB2 peripheral reset register,                          Address offset: 0x14 *\/$/;"	m	struct:__anon352
AHB3ENR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t AHB3ENR;       \/*!< RCC AHB3 peripheral clock register,                          Address offset: 0x38 *\/$/;"	m	struct:__anon352
AHB3LPENR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t AHB3LPENR;     \/*!< RCC AHB3 peripheral clock enable in low power mode register, Address offset: 0x58 *\/$/;"	m	struct:__anon352
AHB3RSTR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t AHB3RSTR;      \/*!< RCC AHB3 peripheral reset register,                          Address offset: 0x18 *\/$/;"	m	struct:__anon352
ALRMAR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t ALRMAR;  \/*!< RTC alarm A register,                                     Address offset: 0x1C *\/$/;"	m	struct:__anon353
ALRMASSR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t ALRMASSR;\/*!< RTC alarm A sub second register,                          Address offset: 0x44 *\/$/;"	m	struct:__anon353
ALRMBR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t ALRMBR;  \/*!< RTC alarm B register,                                     Address offset: 0x20 *\/$/;"	m	struct:__anon353
ALRMBSSR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t ALRMBSSR;\/*!< RTC alarm B sub second register,                          Address offset: 0x48 *\/$/;"	m	struct:__anon353
APB1ENR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t APB1ENR;       \/*!< RCC APB1 peripheral clock enable register,                   Address offset: 0x40 *\/$/;"	m	struct:__anon352
APB1FZ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t APB1FZ;  \/*!< Debug MCU APB1 freeze register,   Address offset: 0x08 *\/$/;"	m	struct:__anon342
APB1LPENR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t APB1LPENR;     \/*!< RCC APB1 peripheral clock enable in low power mode register, Address offset: 0x60 *\/$/;"	m	struct:__anon352
APB1PERIPH_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define APB1PERIPH_BASE /;"	d
APB1RSTR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t APB1RSTR;      \/*!< RCC APB1 peripheral reset register,                          Address offset: 0x20 *\/$/;"	m	struct:__anon352
APB2ENR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t APB2ENR;       \/*!< RCC APB2 peripheral clock enable register,                   Address offset: 0x44 *\/$/;"	m	struct:__anon352
APB2FZ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t APB2FZ;  \/*!< Debug MCU APB2 freeze register,   Address offset: 0x0C *\/$/;"	m	struct:__anon342
APB2LPENR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t APB2LPENR;     \/*!< RCC APB2 peripheral clock enable in low power mode register, Address offset: 0x64 *\/$/;"	m	struct:__anon352
APB2PERIPH_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define APB2PERIPH_BASE /;"	d
APB2RSTR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t APB2RSTR;      \/*!< RCC APB2 peripheral reset register,                          Address offset: 0x24 *\/$/;"	m	struct:__anon352
ARG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t ARG;            \/*!< SDIO argument register,         Address offset: 0x08 *\/$/;"	m	struct:__anon354
ARR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t ARR;         \/*!< TIM auto-reload register,            Address offset: 0x2C *\/$/;"	m	struct:__anon356
BDCR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t BDCR;          \/*!< RCC Backup domain control register,                          Address offset: 0x70 *\/$/;"	m	struct:__anon352
BDTR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t BDTR;        \/*!< TIM break and dead-time register,    Address offset: 0x44 *\/$/;"	m	struct:__anon356
BKP0R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t BKP0R;   \/*!< RTC backup register 1,                                    Address offset: 0x50 *\/$/;"	m	struct:__anon353
BKP10R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t BKP10R;  \/*!< RTC backup register 10,                                   Address offset: 0x78 *\/$/;"	m	struct:__anon353
BKP11R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t BKP11R;  \/*!< RTC backup register 11,                                   Address offset: 0x7C *\/$/;"	m	struct:__anon353
BKP12R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t BKP12R;  \/*!< RTC backup register 12,                                   Address offset: 0x80 *\/$/;"	m	struct:__anon353
BKP13R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t BKP13R;  \/*!< RTC backup register 13,                                   Address offset: 0x84 *\/$/;"	m	struct:__anon353
BKP14R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t BKP14R;  \/*!< RTC backup register 14,                                   Address offset: 0x88 *\/$/;"	m	struct:__anon353
BKP15R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t BKP15R;  \/*!< RTC backup register 15,                                   Address offset: 0x8C *\/$/;"	m	struct:__anon353
BKP16R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t BKP16R;  \/*!< RTC backup register 16,                                   Address offset: 0x90 *\/$/;"	m	struct:__anon353
BKP17R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t BKP17R;  \/*!< RTC backup register 17,                                   Address offset: 0x94 *\/$/;"	m	struct:__anon353
BKP18R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t BKP18R;  \/*!< RTC backup register 18,                                   Address offset: 0x98 *\/$/;"	m	struct:__anon353
BKP19R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t BKP19R;  \/*!< RTC backup register 19,                                   Address offset: 0x9C *\/$/;"	m	struct:__anon353
BKP1R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t BKP1R;   \/*!< RTC backup register 1,                                    Address offset: 0x54 *\/$/;"	m	struct:__anon353
BKP2R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t BKP2R;   \/*!< RTC backup register 2,                                    Address offset: 0x58 *\/$/;"	m	struct:__anon353
BKP3R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t BKP3R;   \/*!< RTC backup register 3,                                    Address offset: 0x5C *\/$/;"	m	struct:__anon353
BKP4R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t BKP4R;   \/*!< RTC backup register 4,                                    Address offset: 0x60 *\/$/;"	m	struct:__anon353
BKP5R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t BKP5R;   \/*!< RTC backup register 5,                                    Address offset: 0x64 *\/$/;"	m	struct:__anon353
BKP6R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t BKP6R;   \/*!< RTC backup register 6,                                    Address offset: 0x68 *\/$/;"	m	struct:__anon353
BKP7R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t BKP7R;   \/*!< RTC backup register 7,                                    Address offset: 0x6C *\/$/;"	m	struct:__anon353
BKP8R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t BKP8R;   \/*!< RTC backup register 8,                                    Address offset: 0x70 *\/$/;"	m	struct:__anon353
BKP9R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t BKP9R;   \/*!< RTC backup register 9,                                    Address offset: 0x74 *\/$/;"	m	struct:__anon353
BKPSRAM_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define BKPSRAM_BASE /;"	d
BKPSRAM_BB_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define BKPSRAM_BB_BASE /;"	d
BRR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t BRR;        \/*!< USART Baud rate register,                Address offset: 0x08 *\/$/;"	m	struct:__anon357
BSRR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t BSRR;     \/*!< GPIO port bit set\/reset register,      Address offset: 0x18      *\/$/;"	m	struct:__anon347
BusFault_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  BusFault_IRQn               = -11,    \/*!< 5 Cortex-M4 Bus Fault Interrupt                                   *\/$/;"	e	enum:__anon338
CALIBR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CALIBR;  \/*!< RTC calibration register,                                 Address offset: 0x18 *\/$/;"	m	struct:__anon353
CALR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CALR;    \/*!< RTC calibration register,                                 Address offset: 0x3C *\/$/;"	m	struct:__anon353
CCER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CCER;        \/*!< TIM capture\/compare enable register, Address offset: 0x20 *\/$/;"	m	struct:__anon356
CCMDATARAM_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define CCMDATARAM_BASE /;"	d
CCMDATARAM_BB_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define CCMDATARAM_BB_BASE /;"	d
CCMR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CCMR1;       \/*!< TIM capture\/compare mode register 1, Address offset: 0x18 *\/$/;"	m	struct:__anon356
CCMR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CCMR2;       \/*!< TIM capture\/compare mode register 2, Address offset: 0x1C *\/$/;"	m	struct:__anon356
CCR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CCR;        \/*!< I2C Clock control register, Address offset: 0x1C *\/$/;"	m	struct:__anon349
CCR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CCR;    \/*!< ADC common control register,                 Address offset: ADC1 base address + 0x304 *\/$/;"	m	struct:__anon340
CCR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CCR1;        \/*!< TIM capture\/compare register 1,      Address offset: 0x34 *\/$/;"	m	struct:__anon356
CCR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CCR2;        \/*!< TIM capture\/compare register 2,      Address offset: 0x38 *\/$/;"	m	struct:__anon356
CCR3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CCR3;        \/*!< TIM capture\/compare register 3,      Address offset: 0x3C *\/$/;"	m	struct:__anon356
CCR4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CCR4;        \/*!< TIM capture\/compare register 4,      Address offset: 0x40 *\/$/;"	m	struct:__anon356
CDR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CDR;    \/*!< ADC common regular data register for dual$/;"	m	struct:__anon340
CFGR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CFGR;          \/*!< RCC clock configuration register,                            Address offset: 0x08 *\/$/;"	m	struct:__anon352
CFR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CFR;  \/*!< WWDG Configuration register, Address offset: 0x04 *\/$/;"	m	struct:__anon358
CID	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CID;                  \/*!< User ID Register                          Address offset : 0x3C      *\/$/;"	m	struct:__anon359
CIR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CIR;           \/*!< RCC clock interrupt register,                                Address offset: 0x0C *\/$/;"	m	struct:__anon352
CLKCR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CLKCR;          \/*!< SDI clock control register,     Address offset: 0x04 *\/$/;"	m	struct:__anon354
CMD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CMD;            \/*!< SDIO command register,          Address offset: 0x0C *\/$/;"	m	struct:__anon354
CMPCR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CMPCR;        \/*!< SYSCFG Compensation cell control register,         Address offset: 0x20      *\/$/;"	m	struct:__anon348
CNT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CNT;         \/*!< TIM counter register,                Address offset: 0x24 *\/$/;"	m	struct:__anon356
CR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CR;            \/*!< RCC clock control register,                                  Address offset: 0x00 *\/$/;"	m	struct:__anon352
CR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CR;         \/*!< CRC Control register,          Address offset: 0x08 *\/$/;"	m	struct:__anon341
CR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CR;       \/*!< FLASH control register,          Address offset: 0x10 *\/$/;"	m	struct:__anon346
CR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CR;      \/*!< Debug MCU configuration register, Address offset: 0x04 *\/$/;"	m	struct:__anon342
CR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CR;      \/*!< RTC control register,                                     Address offset: 0x08 *\/$/;"	m	struct:__anon353
CR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CR;     \/*!< DMA stream x configuration register      *\/$/;"	m	struct:__anon343
CR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CR;   \/*!< PWR power control register,        Address offset: 0x00 *\/$/;"	m	struct:__anon351
CR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CR;   \/*!< WWDG Control register,       Address offset: 0x00 *\/$/;"	m	struct:__anon358
CR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CR1;         \/*!< TIM control register 1,              Address offset: 0x00 *\/$/;"	m	struct:__anon356
CR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CR1;        \/*!< I2C Control register 1,     Address offset: 0x00 *\/$/;"	m	struct:__anon349
CR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CR1;        \/*!< SPI control register 1 (not used in I2S mode),      Address offset: 0x00 *\/$/;"	m	struct:__anon355
CR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CR1;        \/*!< USART Control register 1,                Address offset: 0x0C *\/$/;"	m	struct:__anon357
CR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CR1;    \/*!< ADC control register 1,                      Address offset: 0x04 *\/      $/;"	m	struct:__anon339
CR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CR2;         \/*!< TIM control register 2,              Address offset: 0x04 *\/$/;"	m	struct:__anon356
CR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CR2;        \/*!< I2C Control register 2,     Address offset: 0x04 *\/$/;"	m	struct:__anon349
CR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CR2;        \/*!< SPI control register 2,                             Address offset: 0x04 *\/$/;"	m	struct:__anon355
CR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CR2;        \/*!< USART Control register 2,                Address offset: 0x10 *\/$/;"	m	struct:__anon357
CR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CR2;    \/*!< ADC control register 2,                      Address offset: 0x08 *\/$/;"	m	struct:__anon339
CR3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CR3;        \/*!< USART Control register 3,                Address offset: 0x14 *\/$/;"	m	struct:__anon357
CRC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define CRC /;"	d
CRCPR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CRCPR;      \/*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 *\/$/;"	m	struct:__anon355
CRC_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define CRC_BASE /;"	d
CRC_CR_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  CRC_CR_RESET /;"	d
CRC_DR_DR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  CRC_DR_DR /;"	d
CRC_IDR_IDR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  CRC_IDR_IDR /;"	d
CRC_TypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^} CRC_TypeDef;$/;"	t	typeref:struct:__anon341
CSR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CSR;           \/*!< RCC clock control & status register,                         Address offset: 0x74 *\/$/;"	m	struct:__anon352
CSR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CSR;    \/*!< ADC Common status register,                  Address offset: ADC1 base address + 0x300 *\/$/;"	m	struct:__anon340
CSR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t CSR;  \/*!< PWR power control\/status register, Address offset: 0x04 *\/$/;"	m	struct:__anon351
DAINT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t DAINT;        \/*!< dev All Endpoints Itr Reg    Address offset : 0x818 *\/$/;"	m	struct:__anon360
DAINTMSK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t DAINTMSK;     \/*!< dev All Endpoints Itr Mask   Address offset : 0x81C *\/$/;"	m	struct:__anon360
DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DBGMCU /;"	d
DBGMCU_APB1_FZ_DBG_CAN1_STOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  DBGMCU_APB1_FZ_DBG_CAN1_STOP /;"	d
DBGMCU_APB1_FZ_DBG_CAN2_STOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  DBGMCU_APB1_FZ_DBG_CAN2_STOP /;"	d
DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT /;"	d
DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT /;"	d
DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT /;"	d
DBGMCU_APB1_FZ_DBG_IWDEG_STOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  DBGMCU_APB1_FZ_DBG_IWDEG_STOP /;"	d
DBGMCU_APB1_FZ_DBG_IWDG_STOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  DBGMCU_APB1_FZ_DBG_IWDG_STOP /;"	d
DBGMCU_APB1_FZ_DBG_RTC_STOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  DBGMCU_APB1_FZ_DBG_RTC_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM12_STOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  DBGMCU_APB1_FZ_DBG_TIM12_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM13_STOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  DBGMCU_APB1_FZ_DBG_TIM13_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM14_STOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  DBGMCU_APB1_FZ_DBG_TIM14_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM2_STOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  DBGMCU_APB1_FZ_DBG_TIM2_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM3_STOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  DBGMCU_APB1_FZ_DBG_TIM3_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM4_STOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  DBGMCU_APB1_FZ_DBG_TIM4_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM5_STOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  DBGMCU_APB1_FZ_DBG_TIM5_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM6_STOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  DBGMCU_APB1_FZ_DBG_TIM6_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM7_STOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  DBGMCU_APB1_FZ_DBG_TIM7_STOP /;"	d
DBGMCU_APB1_FZ_DBG_WWDG_STOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  DBGMCU_APB1_FZ_DBG_WWDG_STOP /;"	d
DBGMCU_APB2_FZ_DBG_TIM10_STOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  DBGMCU_APB2_FZ_DBG_TIM10_STOP /;"	d
DBGMCU_APB2_FZ_DBG_TIM11_STOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  DBGMCU_APB2_FZ_DBG_TIM11_STOP /;"	d
DBGMCU_APB2_FZ_DBG_TIM1_STOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  DBGMCU_APB2_FZ_DBG_TIM1_STOP /;"	d
DBGMCU_APB2_FZ_DBG_TIM8_STOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  DBGMCU_APB2_FZ_DBG_TIM8_STOP /;"	d
DBGMCU_APB2_FZ_DBG_TIM9_STOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  DBGMCU_APB2_FZ_DBG_TIM9_STOP /;"	d
DBGMCU_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DBGMCU_BASE /;"	d
DBGMCU_CR_DBG_SLEEP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  DBGMCU_CR_DBG_SLEEP /;"	d
DBGMCU_CR_DBG_STANDBY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  DBGMCU_CR_DBG_STANDBY /;"	d
DBGMCU_CR_DBG_STOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  DBGMCU_CR_DBG_STOP /;"	d
DBGMCU_CR_TRACE_IOEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  DBGMCU_CR_TRACE_IOEN /;"	d
DBGMCU_CR_TRACE_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  DBGMCU_CR_TRACE_MODE /;"	d
DBGMCU_CR_TRACE_MODE_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  DBGMCU_CR_TRACE_MODE_0 /;"	d
DBGMCU_CR_TRACE_MODE_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  DBGMCU_CR_TRACE_MODE_1 /;"	d
DBGMCU_IDCODE_DEV_ID	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  DBGMCU_IDCODE_DEV_ID /;"	d
DBGMCU_IDCODE_REV_ID	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  DBGMCU_IDCODE_REV_ID /;"	d
DBGMCU_TypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^}DBGMCU_TypeDef;$/;"	t	typeref:struct:__anon342
DCFG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t DCFG;         \/*!< dev Configuration Register   Address offset : 0x800 *\/$/;"	m	struct:__anon360
DCOUNT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __I uint32_t  DCOUNT;         \/*!< SDIO data counter register,     Address offset: 0x30 *\/$/;"	m	struct:__anon354
DCR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t DCR;         \/*!< TIM DMA control register,            Address offset: 0x48 *\/$/;"	m	struct:__anon356
DCTL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t DCTL;         \/*!< dev Control Register         Address offset : 0x804 *\/$/;"	m	struct:__anon360
DCTRL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t DCTRL;          \/*!< SDIO data control register,     Address offset: 0x2C *\/$/;"	m	struct:__anon354
DEACHINT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t DEACHINT;     \/*!< dedicated EP interrupt       Address offset : 0x838 *\/$/;"	m	struct:__anon360
DEACHMSK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t DEACHMSK;     \/*!< dedicated EP msk             Address offset : 0x83C *\/  $/;"	m	struct:__anon360
DIEPCTL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t DIEPCTL;        \/* dev IN Endpoint Control Reg 900h + (ep_num * 20h) + 00h     *\/$/;"	m	struct:__anon361
DIEPDMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t DIEPDMA;        \/* IN Endpoint DMA Address Reg    900h + (ep_num * 20h) + 14h  *\/$/;"	m	struct:__anon361
DIEPEMPMSK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t DIEPEMPMSK;   \/*!< dev empty msk                Address offset : 0x834 *\/$/;"	m	struct:__anon360
DIEPINT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t DIEPINT;        \/* dev IN Endpoint Itr Reg     900h + (ep_num * 20h) + 08h     *\/$/;"	m	struct:__anon361
DIEPMSK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t DIEPMSK;      \/* !< dev IN Endpoint Mask        Address offset : 0x810 *\/$/;"	m	struct:__anon360
DIEPTSIZ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t DIEPTSIZ;       \/* IN Endpoint Txfer Size   900h + (ep_num * 20h) + 10h        *\/$/;"	m	struct:__anon361
DIEPTXF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t DIEPTXF[0x0F];        \/*!< dev Periodic Transmit FIFO *\/$/;"	m	struct:__anon359
DIEPTXF0_HNPTXFSIZ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t DIEPTXF0_HNPTXFSIZ;   \/*!<  EP0 \/ Non Periodic Tx FIFO Size Register Address offset : 0x28    *\/$/;"	m	struct:__anon359
DIER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t DIER;        \/*!< TIM DMA\/interrupt enable register,   Address offset: 0x0C *\/$/;"	m	struct:__anon356
DINEP1MSK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t DINEP1MSK;    \/*!< dedicated EP mask            Address offset : 0x844 *\/$/;"	m	struct:__anon360
DLEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t DLEN;           \/*!< SDIO data length register,      Address offset: 0x28 *\/$/;"	m	struct:__anon354
DMA1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA1 /;"	d
DMA1_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA1_BASE /;"	d
DMA1_Stream0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA1_Stream0 /;"	d
DMA1_Stream0_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA1_Stream0_BASE /;"	d
DMA1_Stream0_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  DMA1_Stream0_IRQn           = 11,     \/*!< DMA1 Stream 0 global Interrupt                                    *\/$/;"	e	enum:__anon338
DMA1_Stream1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA1_Stream1 /;"	d
DMA1_Stream1_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA1_Stream1_BASE /;"	d
DMA1_Stream1_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  DMA1_Stream1_IRQn           = 12,     \/*!< DMA1 Stream 1 global Interrupt                                    *\/$/;"	e	enum:__anon338
DMA1_Stream2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA1_Stream2 /;"	d
DMA1_Stream2_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA1_Stream2_BASE /;"	d
DMA1_Stream2_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  DMA1_Stream2_IRQn           = 13,     \/*!< DMA1 Stream 2 global Interrupt                                    *\/$/;"	e	enum:__anon338
DMA1_Stream3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA1_Stream3 /;"	d
DMA1_Stream3_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA1_Stream3_BASE /;"	d
DMA1_Stream3_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  DMA1_Stream3_IRQn           = 14,     \/*!< DMA1 Stream 3 global Interrupt                                    *\/$/;"	e	enum:__anon338
DMA1_Stream4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA1_Stream4 /;"	d
DMA1_Stream4_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA1_Stream4_BASE /;"	d
DMA1_Stream4_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  DMA1_Stream4_IRQn           = 15,     \/*!< DMA1 Stream 4 global Interrupt                                    *\/$/;"	e	enum:__anon338
DMA1_Stream5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA1_Stream5 /;"	d
DMA1_Stream5_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA1_Stream5_BASE /;"	d
DMA1_Stream5_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  DMA1_Stream5_IRQn           = 16,     \/*!< DMA1 Stream 5 global Interrupt                                    *\/$/;"	e	enum:__anon338
DMA1_Stream6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA1_Stream6 /;"	d
DMA1_Stream6_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA1_Stream6_BASE /;"	d
DMA1_Stream6_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  DMA1_Stream6_IRQn           = 17,     \/*!< DMA1 Stream 6 global Interrupt                                    *\/$/;"	e	enum:__anon338
DMA1_Stream7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA1_Stream7 /;"	d
DMA1_Stream7_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA1_Stream7_BASE /;"	d
DMA1_Stream7_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  DMA1_Stream7_IRQn           = 47,     \/*!< DMA1 Stream7 Interrupt                                            *\/$/;"	e	enum:__anon338
DMA2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA2 /;"	d
DMA2_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA2_BASE /;"	d
DMA2_Stream0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA2_Stream0 /;"	d
DMA2_Stream0_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA2_Stream0_BASE /;"	d
DMA2_Stream0_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  DMA2_Stream0_IRQn           = 56,     \/*!< DMA2 Stream 0 global Interrupt                                    *\/$/;"	e	enum:__anon338
DMA2_Stream1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA2_Stream1 /;"	d
DMA2_Stream1_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA2_Stream1_BASE /;"	d
DMA2_Stream1_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  DMA2_Stream1_IRQn           = 57,     \/*!< DMA2 Stream 1 global Interrupt                                    *\/$/;"	e	enum:__anon338
DMA2_Stream2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA2_Stream2 /;"	d
DMA2_Stream2_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA2_Stream2_BASE /;"	d
DMA2_Stream2_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  DMA2_Stream2_IRQn           = 58,     \/*!< DMA2 Stream 2 global Interrupt                                    *\/$/;"	e	enum:__anon338
DMA2_Stream3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA2_Stream3 /;"	d
DMA2_Stream3_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA2_Stream3_BASE /;"	d
DMA2_Stream3_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  DMA2_Stream3_IRQn           = 59,     \/*!< DMA2 Stream 3 global Interrupt                                    *\/$/;"	e	enum:__anon338
DMA2_Stream4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA2_Stream4 /;"	d
DMA2_Stream4_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA2_Stream4_BASE /;"	d
DMA2_Stream4_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  DMA2_Stream4_IRQn           = 60,     \/*!< DMA2 Stream 4 global Interrupt                                    *\/$/;"	e	enum:__anon338
DMA2_Stream5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA2_Stream5 /;"	d
DMA2_Stream5_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA2_Stream5_BASE /;"	d
DMA2_Stream5_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  DMA2_Stream5_IRQn           = 68,     \/*!< DMA2 Stream 5 global interrupt                                    *\/$/;"	e	enum:__anon338
DMA2_Stream6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA2_Stream6 /;"	d
DMA2_Stream6_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA2_Stream6_BASE /;"	d
DMA2_Stream6_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  DMA2_Stream6_IRQn           = 69,     \/*!< DMA2 Stream 6 global interrupt                                    *\/$/;"	e	enum:__anon338
DMA2_Stream7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA2_Stream7 /;"	d
DMA2_Stream7_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA2_Stream7_BASE /;"	d
DMA2_Stream7_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  DMA2_Stream7_IRQn           = 70,     \/*!< DMA2 Stream 7 global interrupt                                    *\/$/;"	e	enum:__anon338
DMAR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t DMAR;        \/*!< TIM DMA address for full transfer,   Address offset: 0x4C *\/$/;"	m	struct:__anon356
DMA_HIFCR_CDMEIF4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HIFCR_CDMEIF4 /;"	d
DMA_HIFCR_CDMEIF5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HIFCR_CDMEIF5 /;"	d
DMA_HIFCR_CDMEIF6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HIFCR_CDMEIF6 /;"	d
DMA_HIFCR_CDMEIF7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HIFCR_CDMEIF7 /;"	d
DMA_HIFCR_CFEIF4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HIFCR_CFEIF4 /;"	d
DMA_HIFCR_CFEIF5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HIFCR_CFEIF5 /;"	d
DMA_HIFCR_CFEIF6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HIFCR_CFEIF6 /;"	d
DMA_HIFCR_CFEIF7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HIFCR_CFEIF7 /;"	d
DMA_HIFCR_CHTIF4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HIFCR_CHTIF4 /;"	d
DMA_HIFCR_CHTIF5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HIFCR_CHTIF5 /;"	d
DMA_HIFCR_CHTIF6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HIFCR_CHTIF6 /;"	d
DMA_HIFCR_CHTIF7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HIFCR_CHTIF7 /;"	d
DMA_HIFCR_CTCIF4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HIFCR_CTCIF4 /;"	d
DMA_HIFCR_CTCIF5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HIFCR_CTCIF5 /;"	d
DMA_HIFCR_CTCIF6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HIFCR_CTCIF6 /;"	d
DMA_HIFCR_CTCIF7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HIFCR_CTCIF7 /;"	d
DMA_HIFCR_CTEIF4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HIFCR_CTEIF4 /;"	d
DMA_HIFCR_CTEIF5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HIFCR_CTEIF5 /;"	d
DMA_HIFCR_CTEIF6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HIFCR_CTEIF6 /;"	d
DMA_HIFCR_CTEIF7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HIFCR_CTEIF7 /;"	d
DMA_HISR_DMEIF4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HISR_DMEIF4 /;"	d
DMA_HISR_DMEIF5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HISR_DMEIF5 /;"	d
DMA_HISR_DMEIF6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HISR_DMEIF6 /;"	d
DMA_HISR_DMEIF7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HISR_DMEIF7 /;"	d
DMA_HISR_FEIF4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HISR_FEIF4 /;"	d
DMA_HISR_FEIF5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HISR_FEIF5 /;"	d
DMA_HISR_FEIF6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HISR_FEIF6 /;"	d
DMA_HISR_FEIF7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HISR_FEIF7 /;"	d
DMA_HISR_HTIF4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HISR_HTIF4 /;"	d
DMA_HISR_HTIF5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HISR_HTIF5 /;"	d
DMA_HISR_HTIF6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HISR_HTIF6 /;"	d
DMA_HISR_HTIF7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HISR_HTIF7 /;"	d
DMA_HISR_TCIF4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HISR_TCIF4 /;"	d
DMA_HISR_TCIF5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HISR_TCIF5 /;"	d
DMA_HISR_TCIF6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HISR_TCIF6 /;"	d
DMA_HISR_TCIF7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HISR_TCIF7 /;"	d
DMA_HISR_TEIF4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HISR_TEIF4 /;"	d
DMA_HISR_TEIF5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HISR_TEIF5 /;"	d
DMA_HISR_TEIF6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HISR_TEIF6 /;"	d
DMA_HISR_TEIF7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_HISR_TEIF7 /;"	d
DMA_LIFCR_CDMEIF0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LIFCR_CDMEIF0 /;"	d
DMA_LIFCR_CDMEIF1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LIFCR_CDMEIF1 /;"	d
DMA_LIFCR_CDMEIF2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LIFCR_CDMEIF2 /;"	d
DMA_LIFCR_CDMEIF3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LIFCR_CDMEIF3 /;"	d
DMA_LIFCR_CFEIF0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LIFCR_CFEIF0 /;"	d
DMA_LIFCR_CFEIF1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LIFCR_CFEIF1 /;"	d
DMA_LIFCR_CFEIF2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LIFCR_CFEIF2 /;"	d
DMA_LIFCR_CFEIF3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LIFCR_CFEIF3 /;"	d
DMA_LIFCR_CHTIF0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LIFCR_CHTIF0 /;"	d
DMA_LIFCR_CHTIF1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LIFCR_CHTIF1 /;"	d
DMA_LIFCR_CHTIF2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LIFCR_CHTIF2 /;"	d
DMA_LIFCR_CHTIF3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LIFCR_CHTIF3 /;"	d
DMA_LIFCR_CTCIF0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LIFCR_CTCIF0 /;"	d
DMA_LIFCR_CTCIF1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LIFCR_CTCIF1 /;"	d
DMA_LIFCR_CTCIF2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LIFCR_CTCIF2 /;"	d
DMA_LIFCR_CTCIF3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LIFCR_CTCIF3 /;"	d
DMA_LIFCR_CTEIF0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LIFCR_CTEIF0 /;"	d
DMA_LIFCR_CTEIF1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LIFCR_CTEIF1 /;"	d
DMA_LIFCR_CTEIF2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LIFCR_CTEIF2 /;"	d
DMA_LIFCR_CTEIF3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LIFCR_CTEIF3 /;"	d
DMA_LISR_DMEIF0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LISR_DMEIF0 /;"	d
DMA_LISR_DMEIF1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LISR_DMEIF1 /;"	d
DMA_LISR_DMEIF2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LISR_DMEIF2 /;"	d
DMA_LISR_DMEIF3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LISR_DMEIF3 /;"	d
DMA_LISR_FEIF0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LISR_FEIF0 /;"	d
DMA_LISR_FEIF1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LISR_FEIF1 /;"	d
DMA_LISR_FEIF2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LISR_FEIF2 /;"	d
DMA_LISR_FEIF3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LISR_FEIF3 /;"	d
DMA_LISR_HTIF0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LISR_HTIF0 /;"	d
DMA_LISR_HTIF1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LISR_HTIF1 /;"	d
DMA_LISR_HTIF2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LISR_HTIF2 /;"	d
DMA_LISR_HTIF3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LISR_HTIF3 /;"	d
DMA_LISR_TCIF0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LISR_TCIF0 /;"	d
DMA_LISR_TCIF1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LISR_TCIF1 /;"	d
DMA_LISR_TCIF2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LISR_TCIF2 /;"	d
DMA_LISR_TCIF3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LISR_TCIF3 /;"	d
DMA_LISR_TEIF0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LISR_TEIF0 /;"	d
DMA_LISR_TEIF1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LISR_TEIF1 /;"	d
DMA_LISR_TEIF2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LISR_TEIF2 /;"	d
DMA_LISR_TEIF3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_LISR_TEIF3 /;"	d
DMA_Stream_TypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^} DMA_Stream_TypeDef;$/;"	t	typeref:struct:__anon343
DMA_SxCR_ACK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxCR_ACK /;"	d
DMA_SxCR_CHSEL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxCR_CHSEL /;"	d
DMA_SxCR_CHSEL_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxCR_CHSEL_0 /;"	d
DMA_SxCR_CHSEL_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxCR_CHSEL_1 /;"	d
DMA_SxCR_CHSEL_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxCR_CHSEL_2 /;"	d
DMA_SxCR_CIRC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxCR_CIRC /;"	d
DMA_SxCR_CT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxCR_CT /;"	d
DMA_SxCR_DBM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxCR_DBM /;"	d
DMA_SxCR_DIR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxCR_DIR /;"	d
DMA_SxCR_DIR_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxCR_DIR_0 /;"	d
DMA_SxCR_DIR_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxCR_DIR_1 /;"	d
DMA_SxCR_DMEIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxCR_DMEIE /;"	d
DMA_SxCR_EN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxCR_EN /;"	d
DMA_SxCR_HTIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxCR_HTIE /;"	d
DMA_SxCR_MBURST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxCR_MBURST /;"	d
DMA_SxCR_MBURST_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxCR_MBURST_0 /;"	d
DMA_SxCR_MBURST_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxCR_MBURST_1 /;"	d
DMA_SxCR_MINC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxCR_MINC /;"	d
DMA_SxCR_MSIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxCR_MSIZE /;"	d
DMA_SxCR_MSIZE_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxCR_MSIZE_0 /;"	d
DMA_SxCR_MSIZE_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxCR_MSIZE_1 /;"	d
DMA_SxCR_PBURST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxCR_PBURST /;"	d
DMA_SxCR_PBURST_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxCR_PBURST_0 /;"	d
DMA_SxCR_PBURST_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxCR_PBURST_1 /;"	d
DMA_SxCR_PFCTRL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxCR_PFCTRL /;"	d
DMA_SxCR_PINC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxCR_PINC /;"	d
DMA_SxCR_PINCOS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxCR_PINCOS /;"	d
DMA_SxCR_PL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxCR_PL /;"	d
DMA_SxCR_PL_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxCR_PL_0 /;"	d
DMA_SxCR_PL_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxCR_PL_1 /;"	d
DMA_SxCR_PSIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxCR_PSIZE /;"	d
DMA_SxCR_PSIZE_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxCR_PSIZE_0 /;"	d
DMA_SxCR_PSIZE_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxCR_PSIZE_1 /;"	d
DMA_SxCR_TCIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxCR_TCIE /;"	d
DMA_SxCR_TEIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxCR_TEIE /;"	d
DMA_SxFCR_DMDIS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxFCR_DMDIS /;"	d
DMA_SxFCR_FEIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxFCR_FEIE /;"	d
DMA_SxFCR_FS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxFCR_FS /;"	d
DMA_SxFCR_FS_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxFCR_FS_0 /;"	d
DMA_SxFCR_FS_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxFCR_FS_1 /;"	d
DMA_SxFCR_FS_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxFCR_FS_2 /;"	d
DMA_SxFCR_FTH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxFCR_FTH /;"	d
DMA_SxFCR_FTH_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxFCR_FTH_0 /;"	d
DMA_SxFCR_FTH_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxFCR_FTH_1 /;"	d
DMA_SxNDT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxNDT /;"	d
DMA_SxNDT_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxNDT_0 /;"	d
DMA_SxNDT_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxNDT_1 /;"	d
DMA_SxNDT_10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxNDT_10 /;"	d
DMA_SxNDT_11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxNDT_11 /;"	d
DMA_SxNDT_12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxNDT_12 /;"	d
DMA_SxNDT_13	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxNDT_13 /;"	d
DMA_SxNDT_14	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxNDT_14 /;"	d
DMA_SxNDT_15	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxNDT_15 /;"	d
DMA_SxNDT_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxNDT_2 /;"	d
DMA_SxNDT_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxNDT_3 /;"	d
DMA_SxNDT_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxNDT_4 /;"	d
DMA_SxNDT_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxNDT_5 /;"	d
DMA_SxNDT_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxNDT_6 /;"	d
DMA_SxNDT_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxNDT_7 /;"	d
DMA_SxNDT_8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxNDT_8 /;"	d
DMA_SxNDT_9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define DMA_SxNDT_9 /;"	d
DMA_TypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^} DMA_TypeDef;$/;"	t	typeref:struct:__anon344
DOEPCTL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t DOEPCTL;       \/* dev OUT Endpoint Control Reg  B00h + (ep_num * 20h) + 00h*\/$/;"	m	struct:__anon362
DOEPDMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t DOEPDMA;       \/* dev OUT Endpoint DMA Address  B00h + (ep_num * 20h) + 14h*\/$/;"	m	struct:__anon362
DOEPINT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t DOEPINT;       \/* dev OUT Endpoint Itr Reg      B00h + (ep_num * 20h) + 08h*\/$/;"	m	struct:__anon362
DOEPMSK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t DOEPMSK;      \/*!< dev OUT Endpoint Mask        Address offset : 0x814 *\/$/;"	m	struct:__anon360
DOEPTSIZ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t DOEPTSIZ;      \/* dev OUT Endpoint Txfer Size   B00h + (ep_num * 20h) + 10h*\/$/;"	m	struct:__anon362
DOUTEP1MSK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t DOUTEP1MSK;   \/*!< dedicated EP msk             Address offset : 0x884 *\/   $/;"	m	struct:__anon360
DR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t DR;         \/*!< CRC Data register,             Address offset: 0x00 *\/$/;"	m	struct:__anon341
DR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t DR;         \/*!< I2C Data register,          Address offset: 0x10 *\/$/;"	m	struct:__anon349
DR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t DR;         \/*!< SPI data register,                                  Address offset: 0x0C *\/$/;"	m	struct:__anon355
DR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t DR;         \/*!< USART Data register,                     Address offset: 0x04 *\/$/;"	m	struct:__anon357
DR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t DR;      \/*!< RTC date register,                                        Address offset: 0x04 *\/$/;"	m	struct:__anon353
DR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t DR;     \/*!< ADC regular data register,                   Address offset: 0x4C *\/$/;"	m	struct:__anon339
DSTS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t DSTS;         \/*!< dev Status Register (RO)     Address offset : 0x808 *\/$/;"	m	struct:__anon360
DTHRCTL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t DTHRCTL;      \/*!< dev thr                      Address offset : 0x830 *\/$/;"	m	struct:__anon360
DTIMER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t DTIMER;         \/*!< SDIO data timer register,       Address offset: 0x24 *\/$/;"	m	struct:__anon354
DTXFSTS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t DTXFSTS;        \/*IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h   *\/$/;"	m	struct:__anon361
DVBUSDIS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t DVBUSDIS;     \/*!< dev VBUS discharge Register  Address offset : 0x828 *\/$/;"	m	struct:__anon360
DVBUSPULSE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t DVBUSPULSE;   \/*!< dev VBUS Pulse Register      Address offset : 0x82C *\/$/;"	m	struct:__anon360
DebugMonitor_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  DebugMonitor_IRQn           = -4,     \/*!< 12 Cortex-M4 Debug Monitor Interrupt                              *\/$/;"	e	enum:__anon338
EGR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t EGR;         \/*!< TIM event generation register,       Address offset: 0x14 *\/$/;"	m	struct:__anon356
EMR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t EMR;    \/*!< EXTI Event mask register,                Address offset: 0x04 *\/$/;"	m	struct:__anon345
EXTI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define EXTI /;"	d
EXTI0_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  EXTI0_IRQn                  = 6,      \/*!< EXTI Line0 Interrupt                                              *\/$/;"	e	enum:__anon338
EXTI15_10_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  EXTI15_10_IRQn              = 40,     \/*!< External Line[15:10] Interrupts                                   *\/$/;"	e	enum:__anon338
EXTI1_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  EXTI1_IRQn                  = 7,      \/*!< EXTI Line1 Interrupt                                              *\/$/;"	e	enum:__anon338
EXTI2_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  EXTI2_IRQn                  = 8,      \/*!< EXTI Line2 Interrupt                                              *\/$/;"	e	enum:__anon338
EXTI3_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  EXTI3_IRQn                  = 9,      \/*!< EXTI Line3 Interrupt                                              *\/$/;"	e	enum:__anon338
EXTI4_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  EXTI4_IRQn                  = 10,     \/*!< EXTI Line4 Interrupt                                              *\/$/;"	e	enum:__anon338
EXTI9_5_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  EXTI9_5_IRQn                = 23,     \/*!< External Line[9:5] Interrupts                                     *\/$/;"	e	enum:__anon338
EXTICR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t EXTICR[4];    \/*!< SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14 *\/$/;"	m	struct:__anon348
EXTI_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define EXTI_BASE /;"	d
EXTI_EMR_MR0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_EMR_MR0 /;"	d
EXTI_EMR_MR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_EMR_MR1 /;"	d
EXTI_EMR_MR10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_EMR_MR10 /;"	d
EXTI_EMR_MR11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_EMR_MR11 /;"	d
EXTI_EMR_MR12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_EMR_MR12 /;"	d
EXTI_EMR_MR13	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_EMR_MR13 /;"	d
EXTI_EMR_MR14	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_EMR_MR14 /;"	d
EXTI_EMR_MR15	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_EMR_MR15 /;"	d
EXTI_EMR_MR16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_EMR_MR16 /;"	d
EXTI_EMR_MR17	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_EMR_MR17 /;"	d
EXTI_EMR_MR18	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_EMR_MR18 /;"	d
EXTI_EMR_MR19	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_EMR_MR19 /;"	d
EXTI_EMR_MR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_EMR_MR2 /;"	d
EXTI_EMR_MR20	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_EMR_MR20 /;"	d
EXTI_EMR_MR21	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_EMR_MR21 /;"	d
EXTI_EMR_MR22	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_EMR_MR22 /;"	d
EXTI_EMR_MR3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_EMR_MR3 /;"	d
EXTI_EMR_MR4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_EMR_MR4 /;"	d
EXTI_EMR_MR5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_EMR_MR5 /;"	d
EXTI_EMR_MR6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_EMR_MR6 /;"	d
EXTI_EMR_MR7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_EMR_MR7 /;"	d
EXTI_EMR_MR8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_EMR_MR8 /;"	d
EXTI_EMR_MR9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_EMR_MR9 /;"	d
EXTI_FTSR_TR0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_FTSR_TR0 /;"	d
EXTI_FTSR_TR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_FTSR_TR1 /;"	d
EXTI_FTSR_TR10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_FTSR_TR10 /;"	d
EXTI_FTSR_TR11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_FTSR_TR11 /;"	d
EXTI_FTSR_TR12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_FTSR_TR12 /;"	d
EXTI_FTSR_TR13	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_FTSR_TR13 /;"	d
EXTI_FTSR_TR14	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_FTSR_TR14 /;"	d
EXTI_FTSR_TR15	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_FTSR_TR15 /;"	d
EXTI_FTSR_TR16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_FTSR_TR16 /;"	d
EXTI_FTSR_TR17	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_FTSR_TR17 /;"	d
EXTI_FTSR_TR18	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_FTSR_TR18 /;"	d
EXTI_FTSR_TR19	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_FTSR_TR19 /;"	d
EXTI_FTSR_TR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_FTSR_TR2 /;"	d
EXTI_FTSR_TR20	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_FTSR_TR20 /;"	d
EXTI_FTSR_TR21	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_FTSR_TR21 /;"	d
EXTI_FTSR_TR22	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_FTSR_TR22 /;"	d
EXTI_FTSR_TR3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_FTSR_TR3 /;"	d
EXTI_FTSR_TR4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_FTSR_TR4 /;"	d
EXTI_FTSR_TR5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_FTSR_TR5 /;"	d
EXTI_FTSR_TR6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_FTSR_TR6 /;"	d
EXTI_FTSR_TR7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_FTSR_TR7 /;"	d
EXTI_FTSR_TR8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_FTSR_TR8 /;"	d
EXTI_FTSR_TR9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_FTSR_TR9 /;"	d
EXTI_IMR_MR0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_IMR_MR0 /;"	d
EXTI_IMR_MR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_IMR_MR1 /;"	d
EXTI_IMR_MR10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_IMR_MR10 /;"	d
EXTI_IMR_MR11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_IMR_MR11 /;"	d
EXTI_IMR_MR12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_IMR_MR12 /;"	d
EXTI_IMR_MR13	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_IMR_MR13 /;"	d
EXTI_IMR_MR14	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_IMR_MR14 /;"	d
EXTI_IMR_MR15	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_IMR_MR15 /;"	d
EXTI_IMR_MR16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_IMR_MR16 /;"	d
EXTI_IMR_MR17	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_IMR_MR17 /;"	d
EXTI_IMR_MR18	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_IMR_MR18 /;"	d
EXTI_IMR_MR19	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_IMR_MR19 /;"	d
EXTI_IMR_MR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_IMR_MR2 /;"	d
EXTI_IMR_MR20	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_IMR_MR20 /;"	d
EXTI_IMR_MR21	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_IMR_MR21 /;"	d
EXTI_IMR_MR22	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_IMR_MR22 /;"	d
EXTI_IMR_MR3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_IMR_MR3 /;"	d
EXTI_IMR_MR4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_IMR_MR4 /;"	d
EXTI_IMR_MR5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_IMR_MR5 /;"	d
EXTI_IMR_MR6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_IMR_MR6 /;"	d
EXTI_IMR_MR7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_IMR_MR7 /;"	d
EXTI_IMR_MR8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_IMR_MR8 /;"	d
EXTI_IMR_MR9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_IMR_MR9 /;"	d
EXTI_PR_PR0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_PR_PR0 /;"	d
EXTI_PR_PR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_PR_PR1 /;"	d
EXTI_PR_PR10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_PR_PR10 /;"	d
EXTI_PR_PR11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_PR_PR11 /;"	d
EXTI_PR_PR12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_PR_PR12 /;"	d
EXTI_PR_PR13	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_PR_PR13 /;"	d
EXTI_PR_PR14	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_PR_PR14 /;"	d
EXTI_PR_PR15	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_PR_PR15 /;"	d
EXTI_PR_PR16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_PR_PR16 /;"	d
EXTI_PR_PR17	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_PR_PR17 /;"	d
EXTI_PR_PR18	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_PR_PR18 /;"	d
EXTI_PR_PR19	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_PR_PR19 /;"	d
EXTI_PR_PR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_PR_PR2 /;"	d
EXTI_PR_PR20	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_PR_PR20 /;"	d
EXTI_PR_PR21	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_PR_PR21 /;"	d
EXTI_PR_PR22	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_PR_PR22 /;"	d
EXTI_PR_PR3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_PR_PR3 /;"	d
EXTI_PR_PR4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_PR_PR4 /;"	d
EXTI_PR_PR5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_PR_PR5 /;"	d
EXTI_PR_PR6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_PR_PR6 /;"	d
EXTI_PR_PR7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_PR_PR7 /;"	d
EXTI_PR_PR8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_PR_PR8 /;"	d
EXTI_PR_PR9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_PR_PR9 /;"	d
EXTI_RTSR_TR0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_RTSR_TR0 /;"	d
EXTI_RTSR_TR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_RTSR_TR1 /;"	d
EXTI_RTSR_TR10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_RTSR_TR10 /;"	d
EXTI_RTSR_TR11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_RTSR_TR11 /;"	d
EXTI_RTSR_TR12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_RTSR_TR12 /;"	d
EXTI_RTSR_TR13	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_RTSR_TR13 /;"	d
EXTI_RTSR_TR14	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_RTSR_TR14 /;"	d
EXTI_RTSR_TR15	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_RTSR_TR15 /;"	d
EXTI_RTSR_TR16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_RTSR_TR16 /;"	d
EXTI_RTSR_TR17	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_RTSR_TR17 /;"	d
EXTI_RTSR_TR18	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_RTSR_TR18 /;"	d
EXTI_RTSR_TR19	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_RTSR_TR19 /;"	d
EXTI_RTSR_TR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_RTSR_TR2 /;"	d
EXTI_RTSR_TR20	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_RTSR_TR20 /;"	d
EXTI_RTSR_TR21	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_RTSR_TR21 /;"	d
EXTI_RTSR_TR22	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_RTSR_TR22 /;"	d
EXTI_RTSR_TR3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_RTSR_TR3 /;"	d
EXTI_RTSR_TR4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_RTSR_TR4 /;"	d
EXTI_RTSR_TR5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_RTSR_TR5 /;"	d
EXTI_RTSR_TR6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_RTSR_TR6 /;"	d
EXTI_RTSR_TR7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_RTSR_TR7 /;"	d
EXTI_RTSR_TR8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_RTSR_TR8 /;"	d
EXTI_RTSR_TR9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_RTSR_TR9 /;"	d
EXTI_SWIER_SWIER0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_SWIER_SWIER0 /;"	d
EXTI_SWIER_SWIER1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_SWIER_SWIER1 /;"	d
EXTI_SWIER_SWIER10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_SWIER_SWIER10 /;"	d
EXTI_SWIER_SWIER11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_SWIER_SWIER11 /;"	d
EXTI_SWIER_SWIER12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_SWIER_SWIER12 /;"	d
EXTI_SWIER_SWIER13	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_SWIER_SWIER13 /;"	d
EXTI_SWIER_SWIER14	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_SWIER_SWIER14 /;"	d
EXTI_SWIER_SWIER15	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_SWIER_SWIER15 /;"	d
EXTI_SWIER_SWIER16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_SWIER_SWIER16 /;"	d
EXTI_SWIER_SWIER17	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_SWIER_SWIER17 /;"	d
EXTI_SWIER_SWIER18	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_SWIER_SWIER18 /;"	d
EXTI_SWIER_SWIER19	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_SWIER_SWIER19 /;"	d
EXTI_SWIER_SWIER2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_SWIER_SWIER2 /;"	d
EXTI_SWIER_SWIER20	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_SWIER_SWIER20 /;"	d
EXTI_SWIER_SWIER21	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_SWIER_SWIER21 /;"	d
EXTI_SWIER_SWIER22	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_SWIER_SWIER22 /;"	d
EXTI_SWIER_SWIER3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_SWIER_SWIER3 /;"	d
EXTI_SWIER_SWIER4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_SWIER_SWIER4 /;"	d
EXTI_SWIER_SWIER5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_SWIER_SWIER5 /;"	d
EXTI_SWIER_SWIER6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_SWIER_SWIER6 /;"	d
EXTI_SWIER_SWIER7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_SWIER_SWIER7 /;"	d
EXTI_SWIER_SWIER8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_SWIER_SWIER8 /;"	d
EXTI_SWIER_SWIER9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  EXTI_SWIER_SWIER9 /;"	d
EXTI_TypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^} EXTI_TypeDef;$/;"	t	typeref:struct:__anon345
FCR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t FCR;    \/*!< DMA stream x FIFO control register       *\/$/;"	m	struct:__anon343
FIFO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t FIFO;           \/*!< SDIO data FIFO register,        Address offset: 0x80 *\/$/;"	m	struct:__anon354
FIFOCNT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __I uint32_t  FIFOCNT;        \/*!< SDIO FIFO counter register,     Address offset: 0x48 *\/$/;"	m	struct:__anon354
FLASH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH /;"	d
FLASH_ACR_BYTE0_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_ACR_BYTE0_ADDRESS /;"	d
FLASH_ACR_BYTE2_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_ACR_BYTE2_ADDRESS /;"	d
FLASH_ACR_DCEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_ACR_DCEN /;"	d
FLASH_ACR_DCRST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_ACR_DCRST /;"	d
FLASH_ACR_ICEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_ACR_ICEN /;"	d
FLASH_ACR_ICRST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_ACR_ICRST /;"	d
FLASH_ACR_LATENCY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_ACR_LATENCY /;"	d
FLASH_ACR_LATENCY_0WS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_ACR_LATENCY_0WS /;"	d
FLASH_ACR_LATENCY_1WS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_ACR_LATENCY_1WS /;"	d
FLASH_ACR_LATENCY_2WS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_ACR_LATENCY_2WS /;"	d
FLASH_ACR_LATENCY_3WS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_ACR_LATENCY_3WS /;"	d
FLASH_ACR_LATENCY_4WS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_ACR_LATENCY_4WS /;"	d
FLASH_ACR_LATENCY_5WS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_ACR_LATENCY_5WS /;"	d
FLASH_ACR_LATENCY_6WS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_ACR_LATENCY_6WS /;"	d
FLASH_ACR_LATENCY_7WS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_ACR_LATENCY_7WS /;"	d
FLASH_ACR_PRFTEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_ACR_PRFTEN /;"	d
FLASH_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_BASE /;"	d
FLASH_CR_EOPIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_CR_EOPIE /;"	d
FLASH_CR_LOCK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_CR_LOCK /;"	d
FLASH_CR_MER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_CR_MER /;"	d
FLASH_CR_PG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_CR_PG /;"	d
FLASH_CR_PSIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_CR_PSIZE /;"	d
FLASH_CR_PSIZE_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_CR_PSIZE_0 /;"	d
FLASH_CR_PSIZE_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_CR_PSIZE_1 /;"	d
FLASH_CR_SER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_CR_SER /;"	d
FLASH_CR_SNB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_CR_SNB /;"	d
FLASH_CR_SNB_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_CR_SNB_0 /;"	d
FLASH_CR_SNB_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_CR_SNB_1 /;"	d
FLASH_CR_SNB_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_CR_SNB_2 /;"	d
FLASH_CR_SNB_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_CR_SNB_3 /;"	d
FLASH_CR_SNB_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_CR_SNB_4 /;"	d
FLASH_CR_STRT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_CR_STRT /;"	d
FLASH_END	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_END /;"	d
FLASH_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  FLASH_IRQn                  = 4,      \/*!< FLASH global Interrupt                                            *\/$/;"	e	enum:__anon338
FLASH_OPTCR1_nWRP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR1_nWRP /;"	d
FLASH_OPTCR1_nWRP_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR1_nWRP_0 /;"	d
FLASH_OPTCR1_nWRP_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR1_nWRP_1 /;"	d
FLASH_OPTCR1_nWRP_10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR1_nWRP_10 /;"	d
FLASH_OPTCR1_nWRP_11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR1_nWRP_11 /;"	d
FLASH_OPTCR1_nWRP_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR1_nWRP_2 /;"	d
FLASH_OPTCR1_nWRP_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR1_nWRP_3 /;"	d
FLASH_OPTCR1_nWRP_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR1_nWRP_4 /;"	d
FLASH_OPTCR1_nWRP_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR1_nWRP_5 /;"	d
FLASH_OPTCR1_nWRP_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR1_nWRP_6 /;"	d
FLASH_OPTCR1_nWRP_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR1_nWRP_7 /;"	d
FLASH_OPTCR1_nWRP_8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR1_nWRP_8 /;"	d
FLASH_OPTCR1_nWRP_9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR1_nWRP_9 /;"	d
FLASH_OPTCR_BOR_LEV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR_BOR_LEV /;"	d
FLASH_OPTCR_BOR_LEV_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR_BOR_LEV_0 /;"	d
FLASH_OPTCR_BOR_LEV_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR_BOR_LEV_1 /;"	d
FLASH_OPTCR_OPTLOCK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR_OPTLOCK /;"	d
FLASH_OPTCR_OPTSTRT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR_OPTSTRT /;"	d
FLASH_OPTCR_RDP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR_RDP /;"	d
FLASH_OPTCR_RDP_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR_RDP_0 /;"	d
FLASH_OPTCR_RDP_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR_RDP_1 /;"	d
FLASH_OPTCR_RDP_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR_RDP_2 /;"	d
FLASH_OPTCR_RDP_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR_RDP_3 /;"	d
FLASH_OPTCR_RDP_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR_RDP_4 /;"	d
FLASH_OPTCR_RDP_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR_RDP_5 /;"	d
FLASH_OPTCR_RDP_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR_RDP_6 /;"	d
FLASH_OPTCR_RDP_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR_RDP_7 /;"	d
FLASH_OPTCR_WDG_SW	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR_WDG_SW /;"	d
FLASH_OPTCR_nRST_STDBY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR_nRST_STDBY /;"	d
FLASH_OPTCR_nRST_STOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR_nRST_STOP /;"	d
FLASH_OPTCR_nWRP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR_nWRP /;"	d
FLASH_OPTCR_nWRP_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR_nWRP_0 /;"	d
FLASH_OPTCR_nWRP_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR_nWRP_1 /;"	d
FLASH_OPTCR_nWRP_10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR_nWRP_10 /;"	d
FLASH_OPTCR_nWRP_11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR_nWRP_11 /;"	d
FLASH_OPTCR_nWRP_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR_nWRP_2 /;"	d
FLASH_OPTCR_nWRP_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR_nWRP_3 /;"	d
FLASH_OPTCR_nWRP_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR_nWRP_4 /;"	d
FLASH_OPTCR_nWRP_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR_nWRP_5 /;"	d
FLASH_OPTCR_nWRP_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR_nWRP_6 /;"	d
FLASH_OPTCR_nWRP_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR_nWRP_7 /;"	d
FLASH_OPTCR_nWRP_8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR_nWRP_8 /;"	d
FLASH_OPTCR_nWRP_9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_OPTCR_nWRP_9 /;"	d
FLASH_R_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_R_BASE /;"	d
FLASH_SR_BSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_SR_BSY /;"	d
FLASH_SR_EOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_SR_EOP /;"	d
FLASH_SR_PGAERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_SR_PGAERR /;"	d
FLASH_SR_PGPERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_SR_PGPERR /;"	d
FLASH_SR_PGSERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_SR_PGSERR /;"	d
FLASH_SR_SOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_SR_SOP /;"	d
FLASH_SR_WRPERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define FLASH_SR_WRPERR /;"	d
FLASH_TypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^} FLASH_TypeDef;$/;"	t	typeref:struct:__anon346
FLTR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t FLTR;       \/*!< I2C FLTR register,          Address offset: 0x24 *\/$/;"	m	struct:__anon349
FPU_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  FPU_IRQn                    = 81,     \/*!< FPU global interrupt                                              *\/$/;"	e	enum:__anon338
FTSR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t FTSR;   \/*!< EXTI Falling trigger selection register, Address offset: 0x0C *\/$/;"	m	struct:__anon345
GAHBCFG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t GAHBCFG;              \/*!<  Core AHB Configuration Register        Address offset : 0x08      *\/$/;"	m	struct:__anon359
GCCFG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t GCCFG;                \/*!<  General Purpose IO Register            Address offset : 0x38      *\/$/;"	m	struct:__anon359
GINTMSK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t GINTMSK;              \/*!<  Core Interrupt Mask Register           Address offset : 0x18      *\/$/;"	m	struct:__anon359
GINTSTS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t GINTSTS;              \/*!<  Core Interrupt Register                Address offset : 0x14      *\/$/;"	m	struct:__anon359
GOTGCTL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t GOTGCTL;              \/*!<  USB_OTG Control and Status Register    Address offset : 0x00      *\/$/;"	m	struct:__anon359
GOTGINT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t GOTGINT;              \/*!<  USB_OTG Interrupt Register             Address offset : 0x04      *\/$/;"	m	struct:__anon359
GPIOA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIOA /;"	d
GPIOA_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIOA_BASE /;"	d
GPIOB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIOB /;"	d
GPIOB_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIOB_BASE /;"	d
GPIOC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIOC /;"	d
GPIOC_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIOC_BASE /;"	d
GPIOD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIOD /;"	d
GPIOD_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIOD_BASE /;"	d
GPIOE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIOE /;"	d
GPIOE_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIOE_BASE /;"	d
GPIOH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIOH /;"	d
GPIOH_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIOH_BASE /;"	d
GPIO_BSRR_BR_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_BSRR_BR_0 /;"	d
GPIO_BSRR_BR_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_BSRR_BR_1 /;"	d
GPIO_BSRR_BR_10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_BSRR_BR_10 /;"	d
GPIO_BSRR_BR_11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_BSRR_BR_11 /;"	d
GPIO_BSRR_BR_12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_BSRR_BR_12 /;"	d
GPIO_BSRR_BR_13	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_BSRR_BR_13 /;"	d
GPIO_BSRR_BR_14	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_BSRR_BR_14 /;"	d
GPIO_BSRR_BR_15	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_BSRR_BR_15 /;"	d
GPIO_BSRR_BR_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_BSRR_BR_2 /;"	d
GPIO_BSRR_BR_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_BSRR_BR_3 /;"	d
GPIO_BSRR_BR_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_BSRR_BR_4 /;"	d
GPIO_BSRR_BR_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_BSRR_BR_5 /;"	d
GPIO_BSRR_BR_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_BSRR_BR_6 /;"	d
GPIO_BSRR_BR_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_BSRR_BR_7 /;"	d
GPIO_BSRR_BR_8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_BSRR_BR_8 /;"	d
GPIO_BSRR_BR_9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_BSRR_BR_9 /;"	d
GPIO_BSRR_BS_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_BSRR_BS_0 /;"	d
GPIO_BSRR_BS_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_BSRR_BS_1 /;"	d
GPIO_BSRR_BS_10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_BSRR_BS_10 /;"	d
GPIO_BSRR_BS_11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_BSRR_BS_11 /;"	d
GPIO_BSRR_BS_12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_BSRR_BS_12 /;"	d
GPIO_BSRR_BS_13	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_BSRR_BS_13 /;"	d
GPIO_BSRR_BS_14	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_BSRR_BS_14 /;"	d
GPIO_BSRR_BS_15	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_BSRR_BS_15 /;"	d
GPIO_BSRR_BS_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_BSRR_BS_2 /;"	d
GPIO_BSRR_BS_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_BSRR_BS_3 /;"	d
GPIO_BSRR_BS_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_BSRR_BS_4 /;"	d
GPIO_BSRR_BS_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_BSRR_BS_5 /;"	d
GPIO_BSRR_BS_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_BSRR_BS_6 /;"	d
GPIO_BSRR_BS_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_BSRR_BS_7 /;"	d
GPIO_BSRR_BS_8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_BSRR_BS_8 /;"	d
GPIO_BSRR_BS_9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_BSRR_BS_9 /;"	d
GPIO_IDR_IDR_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_IDR_IDR_0 /;"	d
GPIO_IDR_IDR_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_IDR_IDR_1 /;"	d
GPIO_IDR_IDR_10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_IDR_IDR_10 /;"	d
GPIO_IDR_IDR_11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_IDR_IDR_11 /;"	d
GPIO_IDR_IDR_12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_IDR_IDR_12 /;"	d
GPIO_IDR_IDR_13	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_IDR_IDR_13 /;"	d
GPIO_IDR_IDR_14	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_IDR_IDR_14 /;"	d
GPIO_IDR_IDR_15	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_IDR_IDR_15 /;"	d
GPIO_IDR_IDR_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_IDR_IDR_2 /;"	d
GPIO_IDR_IDR_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_IDR_IDR_3 /;"	d
GPIO_IDR_IDR_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_IDR_IDR_4 /;"	d
GPIO_IDR_IDR_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_IDR_IDR_5 /;"	d
GPIO_IDR_IDR_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_IDR_IDR_6 /;"	d
GPIO_IDR_IDR_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_IDR_IDR_7 /;"	d
GPIO_IDR_IDR_8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_IDR_IDR_8 /;"	d
GPIO_IDR_IDR_9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_IDR_IDR_9 /;"	d
GPIO_LCKR_LCK0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_LCKR_LCK0 /;"	d
GPIO_LCKR_LCK1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_LCKR_LCK1 /;"	d
GPIO_LCKR_LCK10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_LCKR_LCK10 /;"	d
GPIO_LCKR_LCK11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_LCKR_LCK11 /;"	d
GPIO_LCKR_LCK12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_LCKR_LCK12 /;"	d
GPIO_LCKR_LCK13	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_LCKR_LCK13 /;"	d
GPIO_LCKR_LCK14	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_LCKR_LCK14 /;"	d
GPIO_LCKR_LCK15	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_LCKR_LCK15 /;"	d
GPIO_LCKR_LCK2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_LCKR_LCK2 /;"	d
GPIO_LCKR_LCK3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_LCKR_LCK3 /;"	d
GPIO_LCKR_LCK4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_LCKR_LCK4 /;"	d
GPIO_LCKR_LCK5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_LCKR_LCK5 /;"	d
GPIO_LCKR_LCK6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_LCKR_LCK6 /;"	d
GPIO_LCKR_LCK7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_LCKR_LCK7 /;"	d
GPIO_LCKR_LCK8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_LCKR_LCK8 /;"	d
GPIO_LCKR_LCK9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_LCKR_LCK9 /;"	d
GPIO_LCKR_LCKK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_LCKR_LCKK /;"	d
GPIO_MODER_MODER0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER0 /;"	d
GPIO_MODER_MODER0_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER0_0 /;"	d
GPIO_MODER_MODER0_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER0_1 /;"	d
GPIO_MODER_MODER1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER1 /;"	d
GPIO_MODER_MODER10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER10 /;"	d
GPIO_MODER_MODER10_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER10_0 /;"	d
GPIO_MODER_MODER10_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER10_1 /;"	d
GPIO_MODER_MODER11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER11 /;"	d
GPIO_MODER_MODER11_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER11_0 /;"	d
GPIO_MODER_MODER11_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER11_1 /;"	d
GPIO_MODER_MODER12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER12 /;"	d
GPIO_MODER_MODER12_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER12_0 /;"	d
GPIO_MODER_MODER12_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER12_1 /;"	d
GPIO_MODER_MODER13	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER13 /;"	d
GPIO_MODER_MODER13_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER13_0 /;"	d
GPIO_MODER_MODER13_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER13_1 /;"	d
GPIO_MODER_MODER14	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER14 /;"	d
GPIO_MODER_MODER14_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER14_0 /;"	d
GPIO_MODER_MODER14_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER14_1 /;"	d
GPIO_MODER_MODER15	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER15 /;"	d
GPIO_MODER_MODER15_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER15_0 /;"	d
GPIO_MODER_MODER15_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER15_1 /;"	d
GPIO_MODER_MODER1_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER1_0 /;"	d
GPIO_MODER_MODER1_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER1_1 /;"	d
GPIO_MODER_MODER2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER2 /;"	d
GPIO_MODER_MODER2_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER2_0 /;"	d
GPIO_MODER_MODER2_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER2_1 /;"	d
GPIO_MODER_MODER3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER3 /;"	d
GPIO_MODER_MODER3_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER3_0 /;"	d
GPIO_MODER_MODER3_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER3_1 /;"	d
GPIO_MODER_MODER4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER4 /;"	d
GPIO_MODER_MODER4_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER4_0 /;"	d
GPIO_MODER_MODER4_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER4_1 /;"	d
GPIO_MODER_MODER5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER5 /;"	d
GPIO_MODER_MODER5_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER5_0 /;"	d
GPIO_MODER_MODER5_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER5_1 /;"	d
GPIO_MODER_MODER6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER6 /;"	d
GPIO_MODER_MODER6_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER6_0 /;"	d
GPIO_MODER_MODER6_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER6_1 /;"	d
GPIO_MODER_MODER7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER7 /;"	d
GPIO_MODER_MODER7_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER7_0 /;"	d
GPIO_MODER_MODER7_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER7_1 /;"	d
GPIO_MODER_MODER8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER8 /;"	d
GPIO_MODER_MODER8_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER8_0 /;"	d
GPIO_MODER_MODER8_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER8_1 /;"	d
GPIO_MODER_MODER9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER9 /;"	d
GPIO_MODER_MODER9_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER9_0 /;"	d
GPIO_MODER_MODER9_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_MODER_MODER9_1 /;"	d
GPIO_ODR_ODR_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_ODR_ODR_0 /;"	d
GPIO_ODR_ODR_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_ODR_ODR_1 /;"	d
GPIO_ODR_ODR_10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_ODR_ODR_10 /;"	d
GPIO_ODR_ODR_11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_ODR_ODR_11 /;"	d
GPIO_ODR_ODR_12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_ODR_ODR_12 /;"	d
GPIO_ODR_ODR_13	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_ODR_ODR_13 /;"	d
GPIO_ODR_ODR_14	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_ODR_ODR_14 /;"	d
GPIO_ODR_ODR_15	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_ODR_ODR_15 /;"	d
GPIO_ODR_ODR_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_ODR_ODR_2 /;"	d
GPIO_ODR_ODR_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_ODR_ODR_3 /;"	d
GPIO_ODR_ODR_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_ODR_ODR_4 /;"	d
GPIO_ODR_ODR_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_ODR_ODR_5 /;"	d
GPIO_ODR_ODR_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_ODR_ODR_6 /;"	d
GPIO_ODR_ODR_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_ODR_ODR_7 /;"	d
GPIO_ODR_ODR_8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_ODR_ODR_8 /;"	d
GPIO_ODR_ODR_9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_ODR_ODR_9 /;"	d
GPIO_OSPEEDER_OSPEEDR0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR0 /;"	d
GPIO_OSPEEDER_OSPEEDR0_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR0_0 /;"	d
GPIO_OSPEEDER_OSPEEDR0_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR0_1 /;"	d
GPIO_OSPEEDER_OSPEEDR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR1 /;"	d
GPIO_OSPEEDER_OSPEEDR10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR10 /;"	d
GPIO_OSPEEDER_OSPEEDR10_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR10_0 /;"	d
GPIO_OSPEEDER_OSPEEDR10_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR10_1 /;"	d
GPIO_OSPEEDER_OSPEEDR11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR11 /;"	d
GPIO_OSPEEDER_OSPEEDR11_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR11_0 /;"	d
GPIO_OSPEEDER_OSPEEDR11_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR11_1 /;"	d
GPIO_OSPEEDER_OSPEEDR12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR12 /;"	d
GPIO_OSPEEDER_OSPEEDR12_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR12_0 /;"	d
GPIO_OSPEEDER_OSPEEDR12_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR12_1 /;"	d
GPIO_OSPEEDER_OSPEEDR13	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR13 /;"	d
GPIO_OSPEEDER_OSPEEDR13_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR13_0 /;"	d
GPIO_OSPEEDER_OSPEEDR13_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR13_1 /;"	d
GPIO_OSPEEDER_OSPEEDR14	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR14 /;"	d
GPIO_OSPEEDER_OSPEEDR14_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR14_0 /;"	d
GPIO_OSPEEDER_OSPEEDR14_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR14_1 /;"	d
GPIO_OSPEEDER_OSPEEDR15	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR15 /;"	d
GPIO_OSPEEDER_OSPEEDR15_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR15_0 /;"	d
GPIO_OSPEEDER_OSPEEDR15_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR15_1 /;"	d
GPIO_OSPEEDER_OSPEEDR1_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR1_0 /;"	d
GPIO_OSPEEDER_OSPEEDR1_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR1_1 /;"	d
GPIO_OSPEEDER_OSPEEDR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR2 /;"	d
GPIO_OSPEEDER_OSPEEDR2_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR2_0 /;"	d
GPIO_OSPEEDER_OSPEEDR2_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR2_1 /;"	d
GPIO_OSPEEDER_OSPEEDR3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR3 /;"	d
GPIO_OSPEEDER_OSPEEDR3_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR3_0 /;"	d
GPIO_OSPEEDER_OSPEEDR3_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR3_1 /;"	d
GPIO_OSPEEDER_OSPEEDR4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR4 /;"	d
GPIO_OSPEEDER_OSPEEDR4_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR4_0 /;"	d
GPIO_OSPEEDER_OSPEEDR4_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR4_1 /;"	d
GPIO_OSPEEDER_OSPEEDR5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR5 /;"	d
GPIO_OSPEEDER_OSPEEDR5_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR5_0 /;"	d
GPIO_OSPEEDER_OSPEEDR5_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR5_1 /;"	d
GPIO_OSPEEDER_OSPEEDR6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR6 /;"	d
GPIO_OSPEEDER_OSPEEDR6_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR6_0 /;"	d
GPIO_OSPEEDER_OSPEEDR6_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR6_1 /;"	d
GPIO_OSPEEDER_OSPEEDR7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR7 /;"	d
GPIO_OSPEEDER_OSPEEDR7_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR7_0 /;"	d
GPIO_OSPEEDER_OSPEEDR7_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR7_1 /;"	d
GPIO_OSPEEDER_OSPEEDR8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR8 /;"	d
GPIO_OSPEEDER_OSPEEDR8_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR8_0 /;"	d
GPIO_OSPEEDER_OSPEEDR8_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR8_1 /;"	d
GPIO_OSPEEDER_OSPEEDR9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR9 /;"	d
GPIO_OSPEEDER_OSPEEDR9_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR9_0 /;"	d
GPIO_OSPEEDER_OSPEEDR9_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OSPEEDER_OSPEEDR9_1 /;"	d
GPIO_OTYPER_IDR_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_IDR_0 /;"	d
GPIO_OTYPER_IDR_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_IDR_1 /;"	d
GPIO_OTYPER_IDR_10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_IDR_10 /;"	d
GPIO_OTYPER_IDR_11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_IDR_11 /;"	d
GPIO_OTYPER_IDR_12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_IDR_12 /;"	d
GPIO_OTYPER_IDR_13	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_IDR_13 /;"	d
GPIO_OTYPER_IDR_14	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_IDR_14 /;"	d
GPIO_OTYPER_IDR_15	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_IDR_15 /;"	d
GPIO_OTYPER_IDR_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_IDR_2 /;"	d
GPIO_OTYPER_IDR_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_IDR_3 /;"	d
GPIO_OTYPER_IDR_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_IDR_4 /;"	d
GPIO_OTYPER_IDR_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_IDR_5 /;"	d
GPIO_OTYPER_IDR_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_IDR_6 /;"	d
GPIO_OTYPER_IDR_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_IDR_7 /;"	d
GPIO_OTYPER_IDR_8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_IDR_8 /;"	d
GPIO_OTYPER_IDR_9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_IDR_9 /;"	d
GPIO_OTYPER_ODR_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_ODR_0 /;"	d
GPIO_OTYPER_ODR_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_ODR_1 /;"	d
GPIO_OTYPER_ODR_10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_ODR_10 /;"	d
GPIO_OTYPER_ODR_11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_ODR_11 /;"	d
GPIO_OTYPER_ODR_12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_ODR_12 /;"	d
GPIO_OTYPER_ODR_13	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_ODR_13 /;"	d
GPIO_OTYPER_ODR_14	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_ODR_14 /;"	d
GPIO_OTYPER_ODR_15	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_ODR_15 /;"	d
GPIO_OTYPER_ODR_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_ODR_2 /;"	d
GPIO_OTYPER_ODR_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_ODR_3 /;"	d
GPIO_OTYPER_ODR_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_ODR_4 /;"	d
GPIO_OTYPER_ODR_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_ODR_5 /;"	d
GPIO_OTYPER_ODR_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_ODR_6 /;"	d
GPIO_OTYPER_ODR_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_ODR_7 /;"	d
GPIO_OTYPER_ODR_8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_ODR_8 /;"	d
GPIO_OTYPER_ODR_9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_ODR_9 /;"	d
GPIO_OTYPER_OT_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_OT_0 /;"	d
GPIO_OTYPER_OT_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_OT_1 /;"	d
GPIO_OTYPER_OT_10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_OT_10 /;"	d
GPIO_OTYPER_OT_11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_OT_11 /;"	d
GPIO_OTYPER_OT_12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_OT_12 /;"	d
GPIO_OTYPER_OT_13	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_OT_13 /;"	d
GPIO_OTYPER_OT_14	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_OT_14 /;"	d
GPIO_OTYPER_OT_15	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_OT_15 /;"	d
GPIO_OTYPER_OT_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_OT_2 /;"	d
GPIO_OTYPER_OT_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_OT_3 /;"	d
GPIO_OTYPER_OT_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_OT_4 /;"	d
GPIO_OTYPER_OT_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_OT_5 /;"	d
GPIO_OTYPER_OT_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_OT_6 /;"	d
GPIO_OTYPER_OT_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_OT_7 /;"	d
GPIO_OTYPER_OT_8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_OT_8 /;"	d
GPIO_OTYPER_OT_9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_OTYPER_OT_9 /;"	d
GPIO_PUPDR_PUPDR0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR0 /;"	d
GPIO_PUPDR_PUPDR0_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR0_0 /;"	d
GPIO_PUPDR_PUPDR0_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR0_1 /;"	d
GPIO_PUPDR_PUPDR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR1 /;"	d
GPIO_PUPDR_PUPDR10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR10 /;"	d
GPIO_PUPDR_PUPDR10_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR10_0 /;"	d
GPIO_PUPDR_PUPDR10_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR10_1 /;"	d
GPIO_PUPDR_PUPDR11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR11 /;"	d
GPIO_PUPDR_PUPDR11_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR11_0 /;"	d
GPIO_PUPDR_PUPDR11_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR11_1 /;"	d
GPIO_PUPDR_PUPDR12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR12 /;"	d
GPIO_PUPDR_PUPDR12_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR12_0 /;"	d
GPIO_PUPDR_PUPDR12_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR12_1 /;"	d
GPIO_PUPDR_PUPDR13	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR13 /;"	d
GPIO_PUPDR_PUPDR13_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR13_0 /;"	d
GPIO_PUPDR_PUPDR13_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR13_1 /;"	d
GPIO_PUPDR_PUPDR14	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR14 /;"	d
GPIO_PUPDR_PUPDR14_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR14_0 /;"	d
GPIO_PUPDR_PUPDR14_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR14_1 /;"	d
GPIO_PUPDR_PUPDR15	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR15 /;"	d
GPIO_PUPDR_PUPDR15_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR15_0 /;"	d
GPIO_PUPDR_PUPDR15_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR15_1 /;"	d
GPIO_PUPDR_PUPDR1_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR1_0 /;"	d
GPIO_PUPDR_PUPDR1_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR1_1 /;"	d
GPIO_PUPDR_PUPDR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR2 /;"	d
GPIO_PUPDR_PUPDR2_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR2_0 /;"	d
GPIO_PUPDR_PUPDR2_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR2_1 /;"	d
GPIO_PUPDR_PUPDR3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR3 /;"	d
GPIO_PUPDR_PUPDR3_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR3_0 /;"	d
GPIO_PUPDR_PUPDR3_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR3_1 /;"	d
GPIO_PUPDR_PUPDR4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR4 /;"	d
GPIO_PUPDR_PUPDR4_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR4_0 /;"	d
GPIO_PUPDR_PUPDR4_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR4_1 /;"	d
GPIO_PUPDR_PUPDR5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR5 /;"	d
GPIO_PUPDR_PUPDR5_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR5_0 /;"	d
GPIO_PUPDR_PUPDR5_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR5_1 /;"	d
GPIO_PUPDR_PUPDR6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR6 /;"	d
GPIO_PUPDR_PUPDR6_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR6_0 /;"	d
GPIO_PUPDR_PUPDR6_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR6_1 /;"	d
GPIO_PUPDR_PUPDR7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR7 /;"	d
GPIO_PUPDR_PUPDR7_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR7_0 /;"	d
GPIO_PUPDR_PUPDR7_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR7_1 /;"	d
GPIO_PUPDR_PUPDR8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR8 /;"	d
GPIO_PUPDR_PUPDR8_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR8_0 /;"	d
GPIO_PUPDR_PUPDR8_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR8_1 /;"	d
GPIO_PUPDR_PUPDR9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR9 /;"	d
GPIO_PUPDR_PUPDR9_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR9_0 /;"	d
GPIO_PUPDR_PUPDR9_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define GPIO_PUPDR_PUPDR9_1 /;"	d
GPIO_TypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^} GPIO_TypeDef;$/;"	t	typeref:struct:__anon347
GRSTCTL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t GRSTCTL;              \/*!<  Core Reset Register                    Address offset : 0x10      *\/$/;"	m	struct:__anon359
GRXFSIZ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t GRXFSIZ;              \/* Receive FIFO Size Register                Address offset : 0x24      *\/$/;"	m	struct:__anon359
GRXSTSP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t GRXSTSP;              \/*!<  Receive Sts Q Read & POP Register      Address offset : 0x20      *\/$/;"	m	struct:__anon359
GRXSTSR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t GRXSTSR;              \/*!<  Receive Sts Q Read Register            Address offset : 0x1C      *\/$/;"	m	struct:__anon359
GTPR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t GTPR;       \/*!< USART Guard time and prescaler register, Address offset: 0x18 *\/$/;"	m	struct:__anon357
GUSBCFG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t GUSBCFG;              \/*!<  Core USB Configuration Register        Address offset : 0x0C      *\/$/;"	m	struct:__anon359
HAINT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t HAINT;            \/* Host All Channels Interrupt Register 414h*\/$/;"	m	struct:__anon363
HAINTMSK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t HAINTMSK;         \/* Host All Channels Interrupt Mask 418h*\/$/;"	m	struct:__anon363
HCCHAR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t HCCHAR;$/;"	m	struct:__anon364
HCDMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t HCDMA;$/;"	m	struct:__anon364
HCFG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t HCFG;             \/* Host Configuration Register    400h*\/$/;"	m	struct:__anon363
HCINT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t HCINT;$/;"	m	struct:__anon364
HCINTMSK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t HCINTMSK;$/;"	m	struct:__anon364
HCSPLT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t HCSPLT;$/;"	m	struct:__anon364
HCTSIZ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t HCTSIZ;$/;"	m	struct:__anon364
HFIR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t HFIR;             \/* Host Frame Interval Register   404h*\/$/;"	m	struct:__anon363
HFNUM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t HFNUM;            \/* Host Frame Nbr\/Frame Remaining 408h*\/$/;"	m	struct:__anon363
HIFCR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t HIFCR;  \/*!< DMA high interrupt flag clear register, Address offset: 0x0C *\/$/;"	m	struct:__anon344
HISR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t HISR;   \/*!< DMA high interrupt status register,     Address offset: 0x04 *\/$/;"	m	struct:__anon344
HNPTXSTS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t HNPTXSTS;             \/*!<  Non Periodic Tx FIFO\/Queue Sts reg     Address offset : 0x2C      *\/$/;"	m	struct:__anon359
HPTXFSIZ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t HPTXFSIZ;             \/*!< Host Periodic Tx FIFO Size Reg            Address offset : 0x100 *\/$/;"	m	struct:__anon359
HPTXSTS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t HPTXSTS;          \/* Host Periodic Tx FIFO\/ Queue Status 410h*\/$/;"	m	struct:__anon363
HTR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t HTR;    \/*!< ADC watchdog higher threshold register,      Address offset: 0x24 *\/$/;"	m	struct:__anon339
I2C1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define I2C1 /;"	d
I2C1_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define I2C1_BASE /;"	d
I2C1_ER_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  I2C1_ER_IRQn                = 32,     \/*!< I2C1 Error Interrupt                                              *\/$/;"	e	enum:__anon338
I2C1_EV_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  I2C1_EV_IRQn                = 31,     \/*!< I2C1 Event Interrupt                                              *\/$/;"	e	enum:__anon338
I2C2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define I2C2 /;"	d
I2C2_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define I2C2_BASE /;"	d
I2C2_ER_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  I2C2_ER_IRQn                = 34,     \/*!< I2C2 Error Interrupt                                              *\/  $/;"	e	enum:__anon338
I2C2_EV_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  I2C2_EV_IRQn                = 33,     \/*!< I2C2 Event Interrupt                                              *\/$/;"	e	enum:__anon338
I2C3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define I2C3 /;"	d
I2C3_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define I2C3_BASE /;"	d
I2C3_ER_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  I2C3_ER_IRQn                = 73,     \/*!< I2C3 error interrupt                                              *\/$/;"	e	enum:__anon338
I2C3_EV_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  I2C3_EV_IRQn                = 72,     \/*!< I2C3 event interrupt                                              *\/$/;"	e	enum:__anon338
I2C_CCR_CCR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_CCR_CCR /;"	d
I2C_CCR_DUTY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_CCR_DUTY /;"	d
I2C_CCR_FS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_CCR_FS /;"	d
I2C_CR1_ACK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_CR1_ACK /;"	d
I2C_CR1_ALERT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_CR1_ALERT /;"	d
I2C_CR1_ENARP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_CR1_ENARP /;"	d
I2C_CR1_ENGC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_CR1_ENGC /;"	d
I2C_CR1_ENPEC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_CR1_ENPEC /;"	d
I2C_CR1_NOSTRETCH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_CR1_NOSTRETCH /;"	d
I2C_CR1_PE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_CR1_PE /;"	d
I2C_CR1_PEC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_CR1_PEC /;"	d
I2C_CR1_POS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_CR1_POS /;"	d
I2C_CR1_SMBTYPE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_CR1_SMBTYPE /;"	d
I2C_CR1_SMBUS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_CR1_SMBUS /;"	d
I2C_CR1_START	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_CR1_START /;"	d
I2C_CR1_STOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_CR1_STOP /;"	d
I2C_CR1_SWRST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_CR1_SWRST /;"	d
I2C_CR2_DMAEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_CR2_DMAEN /;"	d
I2C_CR2_FREQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_CR2_FREQ /;"	d
I2C_CR2_FREQ_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_CR2_FREQ_0 /;"	d
I2C_CR2_FREQ_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_CR2_FREQ_1 /;"	d
I2C_CR2_FREQ_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_CR2_FREQ_2 /;"	d
I2C_CR2_FREQ_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_CR2_FREQ_3 /;"	d
I2C_CR2_FREQ_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_CR2_FREQ_4 /;"	d
I2C_CR2_FREQ_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_CR2_FREQ_5 /;"	d
I2C_CR2_ITBUFEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_CR2_ITBUFEN /;"	d
I2C_CR2_ITERREN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_CR2_ITERREN /;"	d
I2C_CR2_ITEVTEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_CR2_ITEVTEN /;"	d
I2C_CR2_LAST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_CR2_LAST /;"	d
I2C_DR_DR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_DR_DR /;"	d
I2C_FLTR_ANOFF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_FLTR_ANOFF /;"	d
I2C_FLTR_DNF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_FLTR_DNF /;"	d
I2C_OAR1_ADD0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_OAR1_ADD0 /;"	d
I2C_OAR1_ADD1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_OAR1_ADD1 /;"	d
I2C_OAR1_ADD1_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_OAR1_ADD1_7 /;"	d
I2C_OAR1_ADD2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_OAR1_ADD2 /;"	d
I2C_OAR1_ADD3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_OAR1_ADD3 /;"	d
I2C_OAR1_ADD4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_OAR1_ADD4 /;"	d
I2C_OAR1_ADD5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_OAR1_ADD5 /;"	d
I2C_OAR1_ADD6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_OAR1_ADD6 /;"	d
I2C_OAR1_ADD7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_OAR1_ADD7 /;"	d
I2C_OAR1_ADD8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_OAR1_ADD8 /;"	d
I2C_OAR1_ADD8_9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_OAR1_ADD8_9 /;"	d
I2C_OAR1_ADD9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_OAR1_ADD9 /;"	d
I2C_OAR1_ADDMODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_OAR1_ADDMODE /;"	d
I2C_OAR2_ADD2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_OAR2_ADD2 /;"	d
I2C_OAR2_ENDUAL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_OAR2_ENDUAL /;"	d
I2C_SR1_ADD10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_SR1_ADD10 /;"	d
I2C_SR1_ADDR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_SR1_ADDR /;"	d
I2C_SR1_AF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_SR1_AF /;"	d
I2C_SR1_ARLO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_SR1_ARLO /;"	d
I2C_SR1_BERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_SR1_BERR /;"	d
I2C_SR1_BTF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_SR1_BTF /;"	d
I2C_SR1_OVR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_SR1_OVR /;"	d
I2C_SR1_PECERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_SR1_PECERR /;"	d
I2C_SR1_RXNE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_SR1_RXNE /;"	d
I2C_SR1_SB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_SR1_SB /;"	d
I2C_SR1_SMBALERT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_SR1_SMBALERT /;"	d
I2C_SR1_STOPF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_SR1_STOPF /;"	d
I2C_SR1_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_SR1_TIMEOUT /;"	d
I2C_SR1_TXE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_SR1_TXE /;"	d
I2C_SR2_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_SR2_BUSY /;"	d
I2C_SR2_DUALF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_SR2_DUALF /;"	d
I2C_SR2_GENCALL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_SR2_GENCALL /;"	d
I2C_SR2_MSL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_SR2_MSL /;"	d
I2C_SR2_PEC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_SR2_PEC /;"	d
I2C_SR2_SMBDEFAULT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_SR2_SMBDEFAULT /;"	d
I2C_SR2_SMBHOST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_SR2_SMBHOST /;"	d
I2C_SR2_TRA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_SR2_TRA /;"	d
I2C_TRISE_TRISE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  I2C_TRISE_TRISE /;"	d
I2C_TypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^} I2C_TypeDef;$/;"	t	typeref:struct:__anon349
I2S2ext	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define I2S2ext /;"	d
I2S2ext_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define I2S2ext_BASE /;"	d
I2S3ext	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define I2S3ext /;"	d
I2S3ext_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define I2S3ext_BASE /;"	d
I2SCFGR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t I2SCFGR;    \/*!< SPI_I2S configuration register,                     Address offset: 0x1C *\/$/;"	m	struct:__anon355
I2SPR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t I2SPR;      \/*!< SPI_I2S prescaler register,                         Address offset: 0x20 *\/$/;"	m	struct:__anon355
ICR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t ICR;            \/*!< SDIO interrupt clear register,  Address offset: 0x38 *\/$/;"	m	struct:__anon354
IDCODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t IDCODE;  \/*!< MCU device ID code,               Address offset: 0x00 *\/$/;"	m	struct:__anon342
IDR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t IDR;      \/*!< GPIO port input data register,         Address offset: 0x10      *\/$/;"	m	struct:__anon347
IDR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint8_t  IDR;        \/*!< CRC Independent data register, Address offset: 0x04 *\/$/;"	m	struct:__anon341
IMR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t IMR;    \/*!< EXTI Interrupt mask register,            Address offset: 0x00 *\/$/;"	m	struct:__anon345
IRQn_Type	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^} IRQn_Type;$/;"	t	typeref:enum:__anon338
ISR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t ISR;     \/*!< RTC initialization and status register,                   Address offset: 0x0C *\/$/;"	m	struct:__anon353
IS_ADC_ALL_INSTANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define IS_ADC_ALL_INSTANCE(/;"	d
IS_CRC_ALL_INSTANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define IS_CRC_ALL_INSTANCE(/;"	d
IS_DMA_STREAM_ALL_INSTANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define IS_DMA_STREAM_ALL_INSTANCE(/;"	d
IS_GPIO_ALL_INSTANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define IS_GPIO_ALL_INSTANCE(/;"	d
IS_I2C_ALL_INSTANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define IS_I2C_ALL_INSTANCE(/;"	d
IS_I2S_ALL_INSTANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define IS_I2S_ALL_INSTANCE(/;"	d
IS_I2S_ALL_INSTANCE_EXT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define IS_I2S_ALL_INSTANCE_EXT(/;"	d
IS_IRDA_INSTANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define IS_IRDA_INSTANCE(/;"	d
IS_IWDG_ALL_INSTANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define IS_IWDG_ALL_INSTANCE(/;"	d
IS_RTC_ALL_INSTANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define IS_RTC_ALL_INSTANCE(/;"	d
IS_SDIO_ALL_INSTANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define IS_SDIO_ALL_INSTANCE(/;"	d
IS_SMARTCARD_INSTANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define IS_SMARTCARD_INSTANCE(/;"	d
IS_SPI_ALL_INSTANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define IS_SPI_ALL_INSTANCE(/;"	d
IS_SPI_ALL_INSTANCE_EXT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define IS_SPI_ALL_INSTANCE_EXT(/;"	d
IS_TIM_32B_COUNTER_INSTANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define IS_TIM_32B_COUNTER_INSTANCE(/;"	d
IS_TIM_ADVANCED_INSTANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define IS_TIM_ADVANCED_INSTANCE(/;"	d
IS_TIM_CC1_INSTANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define IS_TIM_CC1_INSTANCE(/;"	d
IS_TIM_CC2_INSTANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define IS_TIM_CC2_INSTANCE(/;"	d
IS_TIM_CC3_INSTANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define IS_TIM_CC3_INSTANCE(/;"	d
IS_TIM_CC4_INSTANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define IS_TIM_CC4_INSTANCE(/;"	d
IS_TIM_CCDMA_INSTANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define IS_TIM_CCDMA_INSTANCE(/;"	d
IS_TIM_CCXN_INSTANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define IS_TIM_CCXN_INSTANCE(/;"	d
IS_TIM_CCX_INSTANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define IS_TIM_CCX_INSTANCE(/;"	d
IS_TIM_DMABURST_INSTANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define IS_TIM_DMABURST_INSTANCE(/;"	d
IS_TIM_DMA_CC_INSTANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define IS_TIM_DMA_CC_INSTANCE(/;"	d
IS_TIM_DMA_INSTANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define IS_TIM_DMA_INSTANCE(/;"	d
IS_TIM_ETR_INSTANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define IS_TIM_ETR_INSTANCE(/;"	d
IS_TIM_INSTANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define IS_TIM_INSTANCE(/;"	d
IS_TIM_MASTER_INSTANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define IS_TIM_MASTER_INSTANCE(/;"	d
IS_TIM_REMAP_INSTANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define IS_TIM_REMAP_INSTANCE(/;"	d
IS_TIM_SLAVE_INSTANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define IS_TIM_SLAVE_INSTANCE(/;"	d
IS_TIM_XOR_INSTANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define IS_TIM_XOR_INSTANCE(/;"	d
IS_UART_HWFLOW_INSTANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define IS_UART_HWFLOW_INSTANCE(/;"	d
IS_UART_INSTANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define IS_UART_INSTANCE(/;"	d
IS_USART_INSTANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define IS_USART_INSTANCE(/;"	d
IS_WWDG_ALL_INSTANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define IS_WWDG_ALL_INSTANCE(/;"	d
IWDG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define IWDG /;"	d
IWDG_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define IWDG_BASE /;"	d
IWDG_KR_KEY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  IWDG_KR_KEY /;"	d
IWDG_PR_PR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  IWDG_PR_PR /;"	d
IWDG_PR_PR_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  IWDG_PR_PR_0 /;"	d
IWDG_PR_PR_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  IWDG_PR_PR_1 /;"	d
IWDG_PR_PR_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  IWDG_PR_PR_2 /;"	d
IWDG_RLR_RL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  IWDG_RLR_RL /;"	d
IWDG_SR_PVU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  IWDG_SR_PVU /;"	d
IWDG_SR_RVU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  IWDG_SR_RVU /;"	d
IWDG_TypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^} IWDG_TypeDef;$/;"	t	typeref:struct:__anon350
JDR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t JDR1;   \/*!< ADC injected data register 1,                Address offset: 0x3C *\/$/;"	m	struct:__anon339
JDR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t JDR2;   \/*!< ADC injected data register 2,                Address offset: 0x40 *\/$/;"	m	struct:__anon339
JDR3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t JDR3;   \/*!< ADC injected data register 3,                Address offset: 0x44 *\/$/;"	m	struct:__anon339
JDR4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t JDR4;   \/*!< ADC injected data register 4,                Address offset: 0x48 *\/$/;"	m	struct:__anon339
JOFR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t JOFR1;  \/*!< ADC injected channel data offset register 1, Address offset: 0x14 *\/$/;"	m	struct:__anon339
JOFR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t JOFR2;  \/*!< ADC injected channel data offset register 2, Address offset: 0x18 *\/$/;"	m	struct:__anon339
JOFR3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t JOFR3;  \/*!< ADC injected channel data offset register 3, Address offset: 0x1C *\/$/;"	m	struct:__anon339
JOFR4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t JOFR4;  \/*!< ADC injected channel data offset register 4, Address offset: 0x20 *\/$/;"	m	struct:__anon339
JSQR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t JSQR;   \/*!< ADC injected sequence register,              Address offset: 0x38*\/$/;"	m	struct:__anon339
KEYR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t KEYR;     \/*!< FLASH key register,              Address offset: 0x04 *\/$/;"	m	struct:__anon346
KR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t KR;   \/*!< IWDG Key register,       Address offset: 0x00 *\/$/;"	m	struct:__anon350
LCKR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t LCKR;     \/*!< GPIO port configuration lock register, Address offset: 0x1C      *\/$/;"	m	struct:__anon347
LIFCR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t LIFCR;  \/*!< DMA low interrupt flag clear register,  Address offset: 0x08 *\/$/;"	m	struct:__anon344
LISR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t LISR;   \/*!< DMA low interrupt status register,      Address offset: 0x00 *\/$/;"	m	struct:__anon344
LTR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t LTR;    \/*!< ADC watchdog lower threshold register,       Address offset: 0x28 *\/$/;"	m	struct:__anon339
M0AR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t M0AR;   \/*!< DMA stream x memory 0 address register   *\/$/;"	m	struct:__anon343
M1AR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t M1AR;   \/*!< DMA stream x memory 1 address register   *\/$/;"	m	struct:__anon343
MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t MASK;           \/*!< SDIO mask register,             Address offset: 0x3C *\/$/;"	m	struct:__anon354
MEMRMP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t MEMRMP;       \/*!< SYSCFG memory remap register,                      Address offset: 0x00      *\/$/;"	m	struct:__anon348
MODER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t MODER;    \/*!< GPIO port mode register,               Address offset: 0x00      *\/$/;"	m	struct:__anon347
MemoryManagement_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  MemoryManagement_IRQn       = -12,    \/*!< 4 Cortex-M4 Memory Management Interrupt                           *\/$/;"	e	enum:__anon338
NDTR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t NDTR;   \/*!< DMA stream x number of data register     *\/$/;"	m	struct:__anon343
NonMaskableInt_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  NonMaskableInt_IRQn         = -14,    \/*!< 2 Non Maskable Interrupt                                          *\/$/;"	e	enum:__anon338
OAR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t OAR1;       \/*!< I2C Own address register 1, Address offset: 0x08 *\/$/;"	m	struct:__anon349
OAR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t OAR2;       \/*!< I2C Own address register 2, Address offset: 0x0C *\/$/;"	m	struct:__anon349
ODR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t ODR;      \/*!< GPIO port output data register,        Address offset: 0x14      *\/$/;"	m	struct:__anon347
OPTCR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t OPTCR;    \/*!< FLASH option control register ,  Address offset: 0x14 *\/$/;"	m	struct:__anon346
OPTCR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t OPTCR1;   \/*!< FLASH option control register 1, Address offset: 0x18 *\/$/;"	m	struct:__anon346
OPTKEYR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t OPTKEYR;  \/*!< FLASH option key register,       Address offset: 0x08 *\/$/;"	m	struct:__anon346
OR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t OR;          \/*!< TIM option register,                 Address offset: 0x50 *\/$/;"	m	struct:__anon356
OSPEEDR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t OSPEEDR;  \/*!< GPIO port output speed register,       Address offset: 0x08      *\/$/;"	m	struct:__anon347
OTG_FS_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  OTG_FS_IRQn                 = 67,     \/*!< USB OTG FS global Interrupt                                       *\/$/;"	e	enum:__anon338
OTG_FS_WKUP_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  OTG_FS_WKUP_IRQn            = 42,     \/*!< USB OTG FS Wakeup through EXTI line interrupt                     *\/  $/;"	e	enum:__anon338
OTYPER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t OTYPER;   \/*!< GPIO port output type register,        Address offset: 0x04      *\/$/;"	m	struct:__anon347
PAR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t PAR;    \/*!< DMA stream x peripheral address register *\/$/;"	m	struct:__anon343
PERIPH_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define PERIPH_BASE /;"	d
PERIPH_BB_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define PERIPH_BB_BASE /;"	d
PLLCFGR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t PLLCFGR;       \/*!< RCC PLL configuration register,                              Address offset: 0x04 *\/$/;"	m	struct:__anon352
PLLI2SCFGR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t PLLI2SCFGR;    \/*!< RCC PLLI2S configuration register,                           Address offset: 0x84 *\/$/;"	m	struct:__anon352
PMC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t PMC;          \/*!< SYSCFG peripheral mode configuration register,     Address offset: 0x04      *\/$/;"	m	struct:__anon348
POWER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t POWER;          \/*!< SDIO power control register,    Address offset: 0x00 *\/$/;"	m	struct:__anon354
PR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t PR;     \/*!< EXTI Pending register,                   Address offset: 0x14 *\/$/;"	m	struct:__anon345
PR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t PR;   \/*!< IWDG Prescaler register, Address offset: 0x04 *\/$/;"	m	struct:__anon350
PRER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t PRER;    \/*!< RTC prescaler register,                                   Address offset: 0x10 *\/$/;"	m	struct:__anon353
PSC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t PSC;         \/*!< TIM prescaler,                       Address offset: 0x28 *\/$/;"	m	struct:__anon356
PUPDR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t PUPDR;    \/*!< GPIO port pull-up\/pull-down register,  Address offset: 0x0C      *\/$/;"	m	struct:__anon347
PVD_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  PVD_IRQn                    = 1,      \/*!< PVD through EXTI Line detection Interrupt                         *\/$/;"	e	enum:__anon338
PWR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define PWR /;"	d
PWR_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define PWR_BASE /;"	d
PWR_CR_ADCDC1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  PWR_CR_ADCDC1 /;"	d
PWR_CR_CSBF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  PWR_CR_CSBF /;"	d
PWR_CR_CWUF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  PWR_CR_CWUF /;"	d
PWR_CR_DBP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  PWR_CR_DBP /;"	d
PWR_CR_FISSR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  PWR_CR_FISSR /;"	d
PWR_CR_FMSSR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  PWR_CR_FMSSR /;"	d
PWR_CR_FPDS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  PWR_CR_FPDS /;"	d
PWR_CR_LPDS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  PWR_CR_LPDS /;"	d
PWR_CR_LPLVDS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  PWR_CR_LPLVDS /;"	d
PWR_CR_MRLVDS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  PWR_CR_MRLVDS /;"	d
PWR_CR_PDDS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  PWR_CR_PDDS /;"	d
PWR_CR_PLS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  PWR_CR_PLS /;"	d
PWR_CR_PLS_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  PWR_CR_PLS_0 /;"	d
PWR_CR_PLS_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  PWR_CR_PLS_1 /;"	d
PWR_CR_PLS_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  PWR_CR_PLS_2 /;"	d
PWR_CR_PLS_LEV0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  PWR_CR_PLS_LEV0 /;"	d
PWR_CR_PLS_LEV1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  PWR_CR_PLS_LEV1 /;"	d
PWR_CR_PLS_LEV2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  PWR_CR_PLS_LEV2 /;"	d
PWR_CR_PLS_LEV3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  PWR_CR_PLS_LEV3 /;"	d
PWR_CR_PLS_LEV4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  PWR_CR_PLS_LEV4 /;"	d
PWR_CR_PLS_LEV5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  PWR_CR_PLS_LEV5 /;"	d
PWR_CR_PLS_LEV6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  PWR_CR_PLS_LEV6 /;"	d
PWR_CR_PLS_LEV7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  PWR_CR_PLS_LEV7 /;"	d
PWR_CR_PMODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  PWR_CR_PMODE /;"	d
PWR_CR_PVDE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  PWR_CR_PVDE /;"	d
PWR_CR_VOS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  PWR_CR_VOS /;"	d
PWR_CR_VOS_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  PWR_CR_VOS_0 /;"	d
PWR_CR_VOS_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  PWR_CR_VOS_1 /;"	d
PWR_CSR_BRE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  PWR_CSR_BRE /;"	d
PWR_CSR_BRR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  PWR_CSR_BRR /;"	d
PWR_CSR_EWUP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  PWR_CSR_EWUP /;"	d
PWR_CSR_PVDO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  PWR_CSR_PVDO /;"	d
PWR_CSR_REGRDY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  PWR_CSR_REGRDY /;"	d
PWR_CSR_SBF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  PWR_CSR_SBF /;"	d
PWR_CSR_VOSRDY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  PWR_CSR_VOSRDY /;"	d
PWR_CSR_WUF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  PWR_CSR_WUF /;"	d
PWR_TypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^} PWR_TypeDef;$/;"	t	typeref:struct:__anon351
PendSV_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  PendSV_IRQn                 = -2,     \/*!< 14 Cortex-M4 Pend SV Interrupt                                    *\/$/;"	e	enum:__anon338
RCC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RCC /;"	d
RCC_AHB1ENR_BKPSRAMEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_AHB1ENR_BKPSRAMEN /;"	d
RCC_AHB1ENR_CCMDATARAMEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_AHB1ENR_CCMDATARAMEN /;"	d
RCC_AHB1ENR_CRCEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_AHB1ENR_CRCEN /;"	d
RCC_AHB1ENR_DMA1EN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_AHB1ENR_DMA1EN /;"	d
RCC_AHB1ENR_DMA2EN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_AHB1ENR_DMA2EN /;"	d
RCC_AHB1ENR_GPIOAEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_AHB1ENR_GPIOAEN /;"	d
RCC_AHB1ENR_GPIOBEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_AHB1ENR_GPIOBEN /;"	d
RCC_AHB1ENR_GPIOCEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_AHB1ENR_GPIOCEN /;"	d
RCC_AHB1ENR_GPIODEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_AHB1ENR_GPIODEN /;"	d
RCC_AHB1ENR_GPIOEEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_AHB1ENR_GPIOEEN /;"	d
RCC_AHB1ENR_GPIOHEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_AHB1ENR_GPIOHEN /;"	d
RCC_AHB1LPENR_BKPSRAMLPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_AHB1LPENR_BKPSRAMLPEN /;"	d
RCC_AHB1LPENR_CRCLPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_AHB1LPENR_CRCLPEN /;"	d
RCC_AHB1LPENR_DMA1LPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_AHB1LPENR_DMA1LPEN /;"	d
RCC_AHB1LPENR_DMA2LPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_AHB1LPENR_DMA2LPEN /;"	d
RCC_AHB1LPENR_FLITFLPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_AHB1LPENR_FLITFLPEN /;"	d
RCC_AHB1LPENR_GPIOALPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_AHB1LPENR_GPIOALPEN /;"	d
RCC_AHB1LPENR_GPIOBLPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_AHB1LPENR_GPIOBLPEN /;"	d
RCC_AHB1LPENR_GPIOCLPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_AHB1LPENR_GPIOCLPEN /;"	d
RCC_AHB1LPENR_GPIODLPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_AHB1LPENR_GPIODLPEN /;"	d
RCC_AHB1LPENR_GPIOELPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_AHB1LPENR_GPIOELPEN /;"	d
RCC_AHB1LPENR_GPIOHLPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_AHB1LPENR_GPIOHLPEN /;"	d
RCC_AHB1LPENR_SRAM1LPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_AHB1LPENR_SRAM1LPEN /;"	d
RCC_AHB1LPENR_SRAM2LPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_AHB1LPENR_SRAM2LPEN /;"	d
RCC_AHB1LPENR_SRAM3LPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_AHB1LPENR_SRAM3LPEN /;"	d
RCC_AHB1RSTR_CRCRST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_AHB1RSTR_CRCRST /;"	d
RCC_AHB1RSTR_DMA1RST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_AHB1RSTR_DMA1RST /;"	d
RCC_AHB1RSTR_DMA2RST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_AHB1RSTR_DMA2RST /;"	d
RCC_AHB1RSTR_GPIOARST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_AHB1RSTR_GPIOARST /;"	d
RCC_AHB1RSTR_GPIOBRST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_AHB1RSTR_GPIOBRST /;"	d
RCC_AHB1RSTR_GPIOCRST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_AHB1RSTR_GPIOCRST /;"	d
RCC_AHB1RSTR_GPIODRST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_AHB1RSTR_GPIODRST /;"	d
RCC_AHB1RSTR_GPIOERST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_AHB1RSTR_GPIOERST /;"	d
RCC_AHB1RSTR_GPIOHRST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_AHB1RSTR_GPIOHRST /;"	d
RCC_AHB2ENR_OTGFSEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_AHB2ENR_OTGFSEN /;"	d
RCC_AHB2LPENR_OTGFSLPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_AHB2LPENR_OTGFSLPEN /;"	d
RCC_AHB2RSTR_OTGFSRST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_AHB2RSTR_OTGFSRST /;"	d
RCC_APB1ENR_I2C1EN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB1ENR_I2C1EN /;"	d
RCC_APB1ENR_I2C2EN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB1ENR_I2C2EN /;"	d
RCC_APB1ENR_I2C3EN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB1ENR_I2C3EN /;"	d
RCC_APB1ENR_PWREN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB1ENR_PWREN /;"	d
RCC_APB1ENR_SPI2EN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB1ENR_SPI2EN /;"	d
RCC_APB1ENR_SPI3EN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB1ENR_SPI3EN /;"	d
RCC_APB1ENR_TIM2EN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB1ENR_TIM2EN /;"	d
RCC_APB1ENR_TIM3EN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB1ENR_TIM3EN /;"	d
RCC_APB1ENR_TIM4EN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB1ENR_TIM4EN /;"	d
RCC_APB1ENR_TIM5EN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB1ENR_TIM5EN /;"	d
RCC_APB1ENR_USART2EN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB1ENR_USART2EN /;"	d
RCC_APB1ENR_WWDGEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB1ENR_WWDGEN /;"	d
RCC_APB1LPENR_DACLPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB1LPENR_DACLPEN /;"	d
RCC_APB1LPENR_I2C1LPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB1LPENR_I2C1LPEN /;"	d
RCC_APB1LPENR_I2C2LPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB1LPENR_I2C2LPEN /;"	d
RCC_APB1LPENR_I2C3LPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB1LPENR_I2C3LPEN /;"	d
RCC_APB1LPENR_PWRLPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB1LPENR_PWRLPEN /;"	d
RCC_APB1LPENR_SPI2LPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB1LPENR_SPI2LPEN /;"	d
RCC_APB1LPENR_SPI3LPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB1LPENR_SPI3LPEN /;"	d
RCC_APB1LPENR_TIM2LPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB1LPENR_TIM2LPEN /;"	d
RCC_APB1LPENR_TIM3LPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB1LPENR_TIM3LPEN /;"	d
RCC_APB1LPENR_TIM4LPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB1LPENR_TIM4LPEN /;"	d
RCC_APB1LPENR_TIM5LPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB1LPENR_TIM5LPEN /;"	d
RCC_APB1LPENR_USART2LPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB1LPENR_USART2LPEN /;"	d
RCC_APB1LPENR_WWDGLPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB1LPENR_WWDGLPEN /;"	d
RCC_APB1RSTR_I2C1RST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB1RSTR_I2C1RST /;"	d
RCC_APB1RSTR_I2C2RST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB1RSTR_I2C2RST /;"	d
RCC_APB1RSTR_I2C3RST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB1RSTR_I2C3RST /;"	d
RCC_APB1RSTR_PWRRST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB1RSTR_PWRRST /;"	d
RCC_APB1RSTR_SPI2RST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB1RSTR_SPI2RST /;"	d
RCC_APB1RSTR_SPI3RST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB1RSTR_SPI3RST /;"	d
RCC_APB1RSTR_TIM2RST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB1RSTR_TIM2RST /;"	d
RCC_APB1RSTR_TIM3RST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB1RSTR_TIM3RST /;"	d
RCC_APB1RSTR_TIM4RST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB1RSTR_TIM4RST /;"	d
RCC_APB1RSTR_TIM5RST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB1RSTR_TIM5RST /;"	d
RCC_APB1RSTR_USART2RST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB1RSTR_USART2RST /;"	d
RCC_APB1RSTR_WWDGRST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB1RSTR_WWDGRST /;"	d
RCC_APB2ENR_ADC1EN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB2ENR_ADC1EN /;"	d
RCC_APB2ENR_SDIOEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB2ENR_SDIOEN /;"	d
RCC_APB2ENR_SPI1EN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB2ENR_SPI1EN /;"	d
RCC_APB2ENR_SPI4EN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB2ENR_SPI4EN /;"	d
RCC_APB2ENR_SPI5EN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB2ENR_SPI5EN /;"	d
RCC_APB2ENR_SYSCFGEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB2ENR_SYSCFGEN /;"	d
RCC_APB2ENR_TIM10EN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB2ENR_TIM10EN /;"	d
RCC_APB2ENR_TIM11EN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB2ENR_TIM11EN /;"	d
RCC_APB2ENR_TIM1EN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB2ENR_TIM1EN /;"	d
RCC_APB2ENR_TIM9EN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB2ENR_TIM9EN /;"	d
RCC_APB2ENR_USART1EN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB2ENR_USART1EN /;"	d
RCC_APB2ENR_USART6EN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB2ENR_USART6EN /;"	d
RCC_APB2LPENR_ADC1LPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB2LPENR_ADC1LPEN /;"	d
RCC_APB2LPENR_SDIOLPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB2LPENR_SDIOLPEN /;"	d
RCC_APB2LPENR_SPI1LPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB2LPENR_SPI1LPEN /;"	d
RCC_APB2LPENR_SPI4LPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB2LPENR_SPI4LPEN /;"	d
RCC_APB2LPENR_SPI5LPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB2LPENR_SPI5LPEN /;"	d
RCC_APB2LPENR_SYSCFGLPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB2LPENR_SYSCFGLPEN /;"	d
RCC_APB2LPENR_TIM10LPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB2LPENR_TIM10LPEN /;"	d
RCC_APB2LPENR_TIM11LPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB2LPENR_TIM11LPEN /;"	d
RCC_APB2LPENR_TIM1LPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB2LPENR_TIM1LPEN /;"	d
RCC_APB2LPENR_TIM9LPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB2LPENR_TIM9LPEN /;"	d
RCC_APB2LPENR_USART1LPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB2LPENR_USART1LPEN /;"	d
RCC_APB2LPENR_USART6LPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB2LPENR_USART6LPEN /;"	d
RCC_APB2RSTR_ADCRST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB2RSTR_ADCRST /;"	d
RCC_APB2RSTR_SDIORST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB2RSTR_SDIORST /;"	d
RCC_APB2RSTR_SPI1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB2RSTR_SPI1 /;"	d
RCC_APB2RSTR_SPI1RST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB2RSTR_SPI1RST /;"	d
RCC_APB2RSTR_SPI4RST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB2RSTR_SPI4RST /;"	d
RCC_APB2RSTR_SPI5RST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB2RSTR_SPI5RST /;"	d
RCC_APB2RSTR_SYSCFGRST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB2RSTR_SYSCFGRST /;"	d
RCC_APB2RSTR_TIM10RST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB2RSTR_TIM10RST /;"	d
RCC_APB2RSTR_TIM11RST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB2RSTR_TIM11RST /;"	d
RCC_APB2RSTR_TIM1RST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB2RSTR_TIM1RST /;"	d
RCC_APB2RSTR_TIM9RST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB2RSTR_TIM9RST /;"	d
RCC_APB2RSTR_USART1RST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB2RSTR_USART1RST /;"	d
RCC_APB2RSTR_USART6RST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_APB2RSTR_USART6RST /;"	d
RCC_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RCC_BASE /;"	d
RCC_BDCR_BDRST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_BDCR_BDRST /;"	d
RCC_BDCR_LSEBYP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_BDCR_LSEBYP /;"	d
RCC_BDCR_LSEMOD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_BDCR_LSEMOD /;"	d
RCC_BDCR_LSEON	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_BDCR_LSEON /;"	d
RCC_BDCR_LSERDY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_BDCR_LSERDY /;"	d
RCC_BDCR_RTCEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_BDCR_RTCEN /;"	d
RCC_BDCR_RTCSEL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_BDCR_RTCSEL /;"	d
RCC_BDCR_RTCSEL_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_BDCR_RTCSEL_0 /;"	d
RCC_BDCR_RTCSEL_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_BDCR_RTCSEL_1 /;"	d
RCC_CFGR_HPRE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_HPRE /;"	d
RCC_CFGR_HPRE_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_HPRE_0 /;"	d
RCC_CFGR_HPRE_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_HPRE_1 /;"	d
RCC_CFGR_HPRE_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_HPRE_2 /;"	d
RCC_CFGR_HPRE_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_HPRE_3 /;"	d
RCC_CFGR_HPRE_DIV1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_HPRE_DIV1 /;"	d
RCC_CFGR_HPRE_DIV128	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_HPRE_DIV128 /;"	d
RCC_CFGR_HPRE_DIV16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_HPRE_DIV16 /;"	d
RCC_CFGR_HPRE_DIV2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_HPRE_DIV2 /;"	d
RCC_CFGR_HPRE_DIV256	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_HPRE_DIV256 /;"	d
RCC_CFGR_HPRE_DIV4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_HPRE_DIV4 /;"	d
RCC_CFGR_HPRE_DIV512	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_HPRE_DIV512 /;"	d
RCC_CFGR_HPRE_DIV64	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_HPRE_DIV64 /;"	d
RCC_CFGR_HPRE_DIV8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_HPRE_DIV8 /;"	d
RCC_CFGR_I2SSRC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_I2SSRC /;"	d
RCC_CFGR_MCO1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_MCO1 /;"	d
RCC_CFGR_MCO1PRE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_MCO1PRE /;"	d
RCC_CFGR_MCO1PRE_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_MCO1PRE_0 /;"	d
RCC_CFGR_MCO1PRE_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_MCO1PRE_1 /;"	d
RCC_CFGR_MCO1PRE_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_MCO1PRE_2 /;"	d
RCC_CFGR_MCO1_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_MCO1_0 /;"	d
RCC_CFGR_MCO1_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_MCO1_1 /;"	d
RCC_CFGR_MCO2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_MCO2 /;"	d
RCC_CFGR_MCO2PRE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_MCO2PRE /;"	d
RCC_CFGR_MCO2PRE_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_MCO2PRE_0 /;"	d
RCC_CFGR_MCO2PRE_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_MCO2PRE_1 /;"	d
RCC_CFGR_MCO2PRE_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_MCO2PRE_2 /;"	d
RCC_CFGR_MCO2_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_MCO2_0 /;"	d
RCC_CFGR_MCO2_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_MCO2_1 /;"	d
RCC_CFGR_PPRE1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_PPRE1 /;"	d
RCC_CFGR_PPRE1_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_PPRE1_0 /;"	d
RCC_CFGR_PPRE1_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_PPRE1_1 /;"	d
RCC_CFGR_PPRE1_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_PPRE1_2 /;"	d
RCC_CFGR_PPRE1_DIV1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_PPRE1_DIV1 /;"	d
RCC_CFGR_PPRE1_DIV16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_PPRE1_DIV16 /;"	d
RCC_CFGR_PPRE1_DIV2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_PPRE1_DIV2 /;"	d
RCC_CFGR_PPRE1_DIV4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_PPRE1_DIV4 /;"	d
RCC_CFGR_PPRE1_DIV8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_PPRE1_DIV8 /;"	d
RCC_CFGR_PPRE2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_PPRE2 /;"	d
RCC_CFGR_PPRE2_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_PPRE2_0 /;"	d
RCC_CFGR_PPRE2_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_PPRE2_1 /;"	d
RCC_CFGR_PPRE2_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_PPRE2_2 /;"	d
RCC_CFGR_PPRE2_DIV1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_PPRE2_DIV1 /;"	d
RCC_CFGR_PPRE2_DIV16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_PPRE2_DIV16 /;"	d
RCC_CFGR_PPRE2_DIV2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_PPRE2_DIV2 /;"	d
RCC_CFGR_PPRE2_DIV4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_PPRE2_DIV4 /;"	d
RCC_CFGR_PPRE2_DIV8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_PPRE2_DIV8 /;"	d
RCC_CFGR_RTCPRE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_RTCPRE /;"	d
RCC_CFGR_RTCPRE_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_RTCPRE_0 /;"	d
RCC_CFGR_RTCPRE_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_RTCPRE_1 /;"	d
RCC_CFGR_RTCPRE_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_RTCPRE_2 /;"	d
RCC_CFGR_RTCPRE_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_RTCPRE_3 /;"	d
RCC_CFGR_RTCPRE_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_RTCPRE_4 /;"	d
RCC_CFGR_SW	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_SW /;"	d
RCC_CFGR_SWS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_SWS /;"	d
RCC_CFGR_SWS_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_SWS_0 /;"	d
RCC_CFGR_SWS_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_SWS_1 /;"	d
RCC_CFGR_SWS_HSE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_SWS_HSE /;"	d
RCC_CFGR_SWS_HSI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_SWS_HSI /;"	d
RCC_CFGR_SWS_PLL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_SWS_PLL /;"	d
RCC_CFGR_SW_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_SW_0 /;"	d
RCC_CFGR_SW_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_SW_1 /;"	d
RCC_CFGR_SW_HSE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_SW_HSE /;"	d
RCC_CFGR_SW_HSI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_SW_HSI /;"	d
RCC_CFGR_SW_PLL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CFGR_SW_PLL /;"	d
RCC_CIR_CSSC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CIR_CSSC /;"	d
RCC_CIR_CSSF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CIR_CSSF /;"	d
RCC_CIR_HSERDYC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CIR_HSERDYC /;"	d
RCC_CIR_HSERDYF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CIR_HSERDYF /;"	d
RCC_CIR_HSERDYIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CIR_HSERDYIE /;"	d
RCC_CIR_HSIRDYC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CIR_HSIRDYC /;"	d
RCC_CIR_HSIRDYF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CIR_HSIRDYF /;"	d
RCC_CIR_HSIRDYIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CIR_HSIRDYIE /;"	d
RCC_CIR_LSERDYC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CIR_LSERDYC /;"	d
RCC_CIR_LSERDYF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CIR_LSERDYF /;"	d
RCC_CIR_LSERDYIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CIR_LSERDYIE /;"	d
RCC_CIR_LSIRDYC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CIR_LSIRDYC /;"	d
RCC_CIR_LSIRDYF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CIR_LSIRDYF /;"	d
RCC_CIR_LSIRDYIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CIR_LSIRDYIE /;"	d
RCC_CIR_PLLI2SRDYC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CIR_PLLI2SRDYC /;"	d
RCC_CIR_PLLI2SRDYF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CIR_PLLI2SRDYF /;"	d
RCC_CIR_PLLI2SRDYIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CIR_PLLI2SRDYIE /;"	d
RCC_CIR_PLLRDYC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CIR_PLLRDYC /;"	d
RCC_CIR_PLLRDYF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CIR_PLLRDYF /;"	d
RCC_CIR_PLLRDYIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CIR_PLLRDYIE /;"	d
RCC_CR_CSSON	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CR_CSSON /;"	d
RCC_CR_HSEBYP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CR_HSEBYP /;"	d
RCC_CR_HSEON	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CR_HSEON /;"	d
RCC_CR_HSERDY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CR_HSERDY /;"	d
RCC_CR_HSICAL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CR_HSICAL /;"	d
RCC_CR_HSICAL_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CR_HSICAL_0 /;"	d
RCC_CR_HSICAL_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CR_HSICAL_1 /;"	d
RCC_CR_HSICAL_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CR_HSICAL_2 /;"	d
RCC_CR_HSICAL_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CR_HSICAL_3 /;"	d
RCC_CR_HSICAL_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CR_HSICAL_4 /;"	d
RCC_CR_HSICAL_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CR_HSICAL_5 /;"	d
RCC_CR_HSICAL_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CR_HSICAL_6 /;"	d
RCC_CR_HSICAL_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CR_HSICAL_7 /;"	d
RCC_CR_HSION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CR_HSION /;"	d
RCC_CR_HSIRDY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CR_HSIRDY /;"	d
RCC_CR_HSITRIM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CR_HSITRIM /;"	d
RCC_CR_HSITRIM_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CR_HSITRIM_0 /;"	d
RCC_CR_HSITRIM_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CR_HSITRIM_1 /;"	d
RCC_CR_HSITRIM_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CR_HSITRIM_2 /;"	d
RCC_CR_HSITRIM_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CR_HSITRIM_3 /;"	d
RCC_CR_HSITRIM_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CR_HSITRIM_4 /;"	d
RCC_CR_PLLI2SON	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CR_PLLI2SON /;"	d
RCC_CR_PLLI2SRDY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CR_PLLI2SRDY /;"	d
RCC_CR_PLLON	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CR_PLLON /;"	d
RCC_CR_PLLRDY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CR_PLLRDY /;"	d
RCC_CSR_BORRSTF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CSR_BORRSTF /;"	d
RCC_CSR_LPWRRSTF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CSR_LPWRRSTF /;"	d
RCC_CSR_LSION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CSR_LSION /;"	d
RCC_CSR_LSIRDY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CSR_LSIRDY /;"	d
RCC_CSR_PADRSTF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CSR_PADRSTF /;"	d
RCC_CSR_PORRSTF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CSR_PORRSTF /;"	d
RCC_CSR_RMVF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CSR_RMVF /;"	d
RCC_CSR_SFTRSTF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CSR_SFTRSTF /;"	d
RCC_CSR_WDGRSTF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CSR_WDGRSTF /;"	d
RCC_CSR_WWDGRSTF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_CSR_WWDGRSTF /;"	d
RCC_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  RCC_IRQn                    = 5,      \/*!< RCC global Interrupt                                              *\/$/;"	e	enum:__anon338
RCC_PLLCFGR_PLLM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLCFGR_PLLM /;"	d
RCC_PLLCFGR_PLLM_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLCFGR_PLLM_0 /;"	d
RCC_PLLCFGR_PLLM_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLCFGR_PLLM_1 /;"	d
RCC_PLLCFGR_PLLM_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLCFGR_PLLM_2 /;"	d
RCC_PLLCFGR_PLLM_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLCFGR_PLLM_3 /;"	d
RCC_PLLCFGR_PLLM_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLCFGR_PLLM_4 /;"	d
RCC_PLLCFGR_PLLM_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLCFGR_PLLM_5 /;"	d
RCC_PLLCFGR_PLLN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLCFGR_PLLN /;"	d
RCC_PLLCFGR_PLLN_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLCFGR_PLLN_0 /;"	d
RCC_PLLCFGR_PLLN_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLCFGR_PLLN_1 /;"	d
RCC_PLLCFGR_PLLN_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLCFGR_PLLN_2 /;"	d
RCC_PLLCFGR_PLLN_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLCFGR_PLLN_3 /;"	d
RCC_PLLCFGR_PLLN_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLCFGR_PLLN_4 /;"	d
RCC_PLLCFGR_PLLN_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLCFGR_PLLN_5 /;"	d
RCC_PLLCFGR_PLLN_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLCFGR_PLLN_6 /;"	d
RCC_PLLCFGR_PLLN_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLCFGR_PLLN_7 /;"	d
RCC_PLLCFGR_PLLN_8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLCFGR_PLLN_8 /;"	d
RCC_PLLCFGR_PLLP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLCFGR_PLLP /;"	d
RCC_PLLCFGR_PLLP_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLCFGR_PLLP_0 /;"	d
RCC_PLLCFGR_PLLP_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLCFGR_PLLP_1 /;"	d
RCC_PLLCFGR_PLLQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLCFGR_PLLQ /;"	d
RCC_PLLCFGR_PLLQ_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLCFGR_PLLQ_0 /;"	d
RCC_PLLCFGR_PLLQ_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLCFGR_PLLQ_1 /;"	d
RCC_PLLCFGR_PLLQ_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLCFGR_PLLQ_2 /;"	d
RCC_PLLCFGR_PLLQ_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLCFGR_PLLQ_3 /;"	d
RCC_PLLCFGR_PLLSRC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLCFGR_PLLSRC /;"	d
RCC_PLLCFGR_PLLSRC_HSE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLCFGR_PLLSRC_HSE /;"	d
RCC_PLLCFGR_PLLSRC_HSI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLCFGR_PLLSRC_HSI /;"	d
RCC_PLLI2SCFGR_PLLI2SM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLI2SCFGR_PLLI2SM /;"	d
RCC_PLLI2SCFGR_PLLI2SM_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLI2SCFGR_PLLI2SM_0 /;"	d
RCC_PLLI2SCFGR_PLLI2SM_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLI2SCFGR_PLLI2SM_1 /;"	d
RCC_PLLI2SCFGR_PLLI2SM_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLI2SCFGR_PLLI2SM_2 /;"	d
RCC_PLLI2SCFGR_PLLI2SM_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLI2SCFGR_PLLI2SM_3 /;"	d
RCC_PLLI2SCFGR_PLLI2SM_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLI2SCFGR_PLLI2SM_4 /;"	d
RCC_PLLI2SCFGR_PLLI2SM_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLI2SCFGR_PLLI2SM_5 /;"	d
RCC_PLLI2SCFGR_PLLI2SN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLI2SCFGR_PLLI2SN /;"	d
RCC_PLLI2SCFGR_PLLI2SN_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLI2SCFGR_PLLI2SN_0 /;"	d
RCC_PLLI2SCFGR_PLLI2SN_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLI2SCFGR_PLLI2SN_1 /;"	d
RCC_PLLI2SCFGR_PLLI2SN_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLI2SCFGR_PLLI2SN_2 /;"	d
RCC_PLLI2SCFGR_PLLI2SN_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLI2SCFGR_PLLI2SN_3 /;"	d
RCC_PLLI2SCFGR_PLLI2SN_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLI2SCFGR_PLLI2SN_4 /;"	d
RCC_PLLI2SCFGR_PLLI2SN_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLI2SCFGR_PLLI2SN_5 /;"	d
RCC_PLLI2SCFGR_PLLI2SN_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLI2SCFGR_PLLI2SN_6 /;"	d
RCC_PLLI2SCFGR_PLLI2SN_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLI2SCFGR_PLLI2SN_7 /;"	d
RCC_PLLI2SCFGR_PLLI2SN_8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLI2SCFGR_PLLI2SN_8 /;"	d
RCC_PLLI2SCFGR_PLLI2SR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLI2SCFGR_PLLI2SR /;"	d
RCC_PLLI2SCFGR_PLLI2SR_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLI2SCFGR_PLLI2SR_0 /;"	d
RCC_PLLI2SCFGR_PLLI2SR_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLI2SCFGR_PLLI2SR_1 /;"	d
RCC_PLLI2SCFGR_PLLI2SR_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_PLLI2SCFGR_PLLI2SR_2 /;"	d
RCC_SSCGR_INCSTEP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_SSCGR_INCSTEP /;"	d
RCC_SSCGR_MODPER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_SSCGR_MODPER /;"	d
RCC_SSCGR_SPREADSEL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_SSCGR_SPREADSEL /;"	d
RCC_SSCGR_SSCGEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  RCC_SSCGR_SSCGEN /;"	d
RCC_TypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^} RCC_TypeDef;$/;"	t	typeref:struct:__anon352
RCR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t RCR;         \/*!< TIM repetition counter register,     Address offset: 0x30 *\/$/;"	m	struct:__anon356
RESERVED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  uint32_t      RESERVED[2];  \/*!< Reserved, 0x18-0x1C                                                          *\/ $/;"	m	struct:__anon348
RESERVED0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  uint32_t      RESERVED0;     \/*!< Reserved, 0x1C                                                                    *\/$/;"	m	struct:__anon352
RESERVED0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  uint32_t      RESERVED0[2];   \/*!< Reserved, 0x40-0x44                                  *\/$/;"	m	struct:__anon354
RESERVED0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  uint8_t       RESERVED0;  \/*!< Reserved, 0x05                                      *\/$/;"	m	struct:__anon341
RESERVED1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  uint16_t      RESERVED1;  \/*!< Reserved, 0x06                                      *\/$/;"	m	struct:__anon341
RESERVED1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  uint32_t      RESERVED1[13];  \/*!< Reserved, 0x4C-0x7C                                  *\/$/;"	m	struct:__anon354
RESERVED1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  uint32_t      RESERVED1[2];  \/*!< Reserved, 0x28-0x2C                                                               *\/$/;"	m	struct:__anon352
RESERVED2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  uint32_t      RESERVED2;     \/*!< Reserved, 0x3C                                                                    *\/$/;"	m	struct:__anon352
RESERVED3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  uint32_t      RESERVED3[2];  \/*!< Reserved, 0x48-0x4C                                                               *\/$/;"	m	struct:__anon352
RESERVED4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  uint32_t      RESERVED4;     \/*!< Reserved, 0x5C                                                                    *\/$/;"	m	struct:__anon352
RESERVED5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  uint32_t      RESERVED5[2];  \/*!< Reserved, 0x68-0x6C                                                               *\/$/;"	m	struct:__anon352
RESERVED6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  uint32_t      RESERVED6[2];  \/*!< Reserved, 0x78-0x7C                                                               *\/$/;"	m	struct:__anon352
RESERVED7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  uint32_t RESERVED7;    \/*!< Reserved, 0x4C                                                                 *\/$/;"	m	struct:__anon353
RESP1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __I uint32_t  RESP1;          \/*!< SDIO response 1 register,       Address offset: 0x14 *\/$/;"	m	struct:__anon354
RESP2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __I uint32_t  RESP2;          \/*!< SDIO response 2 register,       Address offset: 0x18 *\/$/;"	m	struct:__anon354
RESP3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __I uint32_t  RESP3;          \/*!< SDIO response 3 register,       Address offset: 0x1C *\/$/;"	m	struct:__anon354
RESP4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __I uint32_t  RESP4;          \/*!< SDIO response 4 register,       Address offset: 0x20 *\/$/;"	m	struct:__anon354
RESPCMD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __I uint32_t  RESPCMD;        \/*!< SDIO command response register, Address offset: 0x10 *\/$/;"	m	struct:__anon354
RLR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t RLR;  \/*!< IWDG Reload register,    Address offset: 0x08 *\/$/;"	m	struct:__anon350
RTC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC /;"	d
RTC_ALRMAR_DT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_DT /;"	d
RTC_ALRMAR_DT_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_DT_0 /;"	d
RTC_ALRMAR_DT_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_DT_1 /;"	d
RTC_ALRMAR_DU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_DU /;"	d
RTC_ALRMAR_DU_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_DU_0 /;"	d
RTC_ALRMAR_DU_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_DU_1 /;"	d
RTC_ALRMAR_DU_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_DU_2 /;"	d
RTC_ALRMAR_DU_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_DU_3 /;"	d
RTC_ALRMAR_HT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_HT /;"	d
RTC_ALRMAR_HT_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_HT_0 /;"	d
RTC_ALRMAR_HT_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_HT_1 /;"	d
RTC_ALRMAR_HU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_HU /;"	d
RTC_ALRMAR_HU_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_HU_0 /;"	d
RTC_ALRMAR_HU_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_HU_1 /;"	d
RTC_ALRMAR_HU_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_HU_2 /;"	d
RTC_ALRMAR_HU_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_HU_3 /;"	d
RTC_ALRMAR_MNT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_MNT /;"	d
RTC_ALRMAR_MNT_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_MNT_0 /;"	d
RTC_ALRMAR_MNT_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_MNT_1 /;"	d
RTC_ALRMAR_MNT_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_MNT_2 /;"	d
RTC_ALRMAR_MNU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_MNU /;"	d
RTC_ALRMAR_MNU_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_MNU_0 /;"	d
RTC_ALRMAR_MNU_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_MNU_1 /;"	d
RTC_ALRMAR_MNU_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_MNU_2 /;"	d
RTC_ALRMAR_MNU_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_MNU_3 /;"	d
RTC_ALRMAR_MSK1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_MSK1 /;"	d
RTC_ALRMAR_MSK2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_MSK2 /;"	d
RTC_ALRMAR_MSK3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_MSK3 /;"	d
RTC_ALRMAR_MSK4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_MSK4 /;"	d
RTC_ALRMAR_PM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_PM /;"	d
RTC_ALRMAR_ST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_ST /;"	d
RTC_ALRMAR_ST_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_ST_0 /;"	d
RTC_ALRMAR_ST_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_ST_1 /;"	d
RTC_ALRMAR_ST_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_ST_2 /;"	d
RTC_ALRMAR_SU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_SU /;"	d
RTC_ALRMAR_SU_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_SU_0 /;"	d
RTC_ALRMAR_SU_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_SU_1 /;"	d
RTC_ALRMAR_SU_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_SU_2 /;"	d
RTC_ALRMAR_SU_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_SU_3 /;"	d
RTC_ALRMAR_WDSEL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMAR_WDSEL /;"	d
RTC_ALRMASSR_MASKSS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMASSR_MASKSS /;"	d
RTC_ALRMASSR_MASKSS_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMASSR_MASKSS_0 /;"	d
RTC_ALRMASSR_MASKSS_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMASSR_MASKSS_1 /;"	d
RTC_ALRMASSR_MASKSS_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMASSR_MASKSS_2 /;"	d
RTC_ALRMASSR_MASKSS_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMASSR_MASKSS_3 /;"	d
RTC_ALRMASSR_SS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMASSR_SS /;"	d
RTC_ALRMBR_DT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_DT /;"	d
RTC_ALRMBR_DT_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_DT_0 /;"	d
RTC_ALRMBR_DT_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_DT_1 /;"	d
RTC_ALRMBR_DU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_DU /;"	d
RTC_ALRMBR_DU_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_DU_0 /;"	d
RTC_ALRMBR_DU_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_DU_1 /;"	d
RTC_ALRMBR_DU_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_DU_2 /;"	d
RTC_ALRMBR_DU_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_DU_3 /;"	d
RTC_ALRMBR_HT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_HT /;"	d
RTC_ALRMBR_HT_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_HT_0 /;"	d
RTC_ALRMBR_HT_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_HT_1 /;"	d
RTC_ALRMBR_HU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_HU /;"	d
RTC_ALRMBR_HU_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_HU_0 /;"	d
RTC_ALRMBR_HU_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_HU_1 /;"	d
RTC_ALRMBR_HU_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_HU_2 /;"	d
RTC_ALRMBR_HU_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_HU_3 /;"	d
RTC_ALRMBR_MNT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_MNT /;"	d
RTC_ALRMBR_MNT_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_MNT_0 /;"	d
RTC_ALRMBR_MNT_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_MNT_1 /;"	d
RTC_ALRMBR_MNT_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_MNT_2 /;"	d
RTC_ALRMBR_MNU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_MNU /;"	d
RTC_ALRMBR_MNU_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_MNU_0 /;"	d
RTC_ALRMBR_MNU_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_MNU_1 /;"	d
RTC_ALRMBR_MNU_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_MNU_2 /;"	d
RTC_ALRMBR_MNU_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_MNU_3 /;"	d
RTC_ALRMBR_MSK1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_MSK1 /;"	d
RTC_ALRMBR_MSK2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_MSK2 /;"	d
RTC_ALRMBR_MSK3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_MSK3 /;"	d
RTC_ALRMBR_MSK4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_MSK4 /;"	d
RTC_ALRMBR_PM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_PM /;"	d
RTC_ALRMBR_ST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_ST /;"	d
RTC_ALRMBR_ST_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_ST_0 /;"	d
RTC_ALRMBR_ST_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_ST_1 /;"	d
RTC_ALRMBR_ST_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_ST_2 /;"	d
RTC_ALRMBR_SU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_SU /;"	d
RTC_ALRMBR_SU_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_SU_0 /;"	d
RTC_ALRMBR_SU_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_SU_1 /;"	d
RTC_ALRMBR_SU_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_SU_2 /;"	d
RTC_ALRMBR_SU_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_SU_3 /;"	d
RTC_ALRMBR_WDSEL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBR_WDSEL /;"	d
RTC_ALRMBSSR_MASKSS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBSSR_MASKSS /;"	d
RTC_ALRMBSSR_MASKSS_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBSSR_MASKSS_0 /;"	d
RTC_ALRMBSSR_MASKSS_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBSSR_MASKSS_1 /;"	d
RTC_ALRMBSSR_MASKSS_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBSSR_MASKSS_2 /;"	d
RTC_ALRMBSSR_MASKSS_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBSSR_MASKSS_3 /;"	d
RTC_ALRMBSSR_SS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ALRMBSSR_SS /;"	d
RTC_Alarm_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  RTC_Alarm_IRQn              = 41,     \/*!< RTC Alarm (A and B) through EXTI Line Interrupt                   *\/$/;"	e	enum:__anon338
RTC_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_BASE /;"	d
RTC_BKP0R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_BKP0R /;"	d
RTC_BKP10R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_BKP10R /;"	d
RTC_BKP11R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_BKP11R /;"	d
RTC_BKP12R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_BKP12R /;"	d
RTC_BKP13R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_BKP13R /;"	d
RTC_BKP14R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_BKP14R /;"	d
RTC_BKP15R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_BKP15R /;"	d
RTC_BKP16R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_BKP16R /;"	d
RTC_BKP17R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_BKP17R /;"	d
RTC_BKP18R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_BKP18R /;"	d
RTC_BKP19R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_BKP19R /;"	d
RTC_BKP1R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_BKP1R /;"	d
RTC_BKP2R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_BKP2R /;"	d
RTC_BKP3R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_BKP3R /;"	d
RTC_BKP4R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_BKP4R /;"	d
RTC_BKP5R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_BKP5R /;"	d
RTC_BKP6R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_BKP6R /;"	d
RTC_BKP7R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_BKP7R /;"	d
RTC_BKP8R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_BKP8R /;"	d
RTC_BKP9R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_BKP9R /;"	d
RTC_CALIBR_DC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CALIBR_DC /;"	d
RTC_CALIBR_DCS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CALIBR_DCS /;"	d
RTC_CALR_CALM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CALR_CALM /;"	d
RTC_CALR_CALM_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CALR_CALM_0 /;"	d
RTC_CALR_CALM_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CALR_CALM_1 /;"	d
RTC_CALR_CALM_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CALR_CALM_2 /;"	d
RTC_CALR_CALM_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CALR_CALM_3 /;"	d
RTC_CALR_CALM_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CALR_CALM_4 /;"	d
RTC_CALR_CALM_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CALR_CALM_5 /;"	d
RTC_CALR_CALM_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CALR_CALM_6 /;"	d
RTC_CALR_CALM_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CALR_CALM_7 /;"	d
RTC_CALR_CALM_8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CALR_CALM_8 /;"	d
RTC_CALR_CALP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CALR_CALP /;"	d
RTC_CALR_CALW16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CALR_CALW16 /;"	d
RTC_CALR_CALW8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CALR_CALW8 /;"	d
RTC_CR_ADD1H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CR_ADD1H /;"	d
RTC_CR_ALRAE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CR_ALRAE /;"	d
RTC_CR_ALRAIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CR_ALRAIE /;"	d
RTC_CR_ALRBE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CR_ALRBE /;"	d
RTC_CR_ALRBIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CR_ALRBIE /;"	d
RTC_CR_BCK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CR_BCK /;"	d
RTC_CR_BYPSHAD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CR_BYPSHAD /;"	d
RTC_CR_COE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CR_COE /;"	d
RTC_CR_COSEL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CR_COSEL /;"	d
RTC_CR_DCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CR_DCE /;"	d
RTC_CR_FMT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CR_FMT /;"	d
RTC_CR_OSEL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CR_OSEL /;"	d
RTC_CR_OSEL_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CR_OSEL_0 /;"	d
RTC_CR_OSEL_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CR_OSEL_1 /;"	d
RTC_CR_POL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CR_POL /;"	d
RTC_CR_REFCKON	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CR_REFCKON /;"	d
RTC_CR_SUB1H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CR_SUB1H /;"	d
RTC_CR_TSE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CR_TSE /;"	d
RTC_CR_TSEDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CR_TSEDGE /;"	d
RTC_CR_TSIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CR_TSIE /;"	d
RTC_CR_WUCKSEL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CR_WUCKSEL /;"	d
RTC_CR_WUCKSEL_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CR_WUCKSEL_0 /;"	d
RTC_CR_WUCKSEL_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CR_WUCKSEL_1 /;"	d
RTC_CR_WUCKSEL_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CR_WUCKSEL_2 /;"	d
RTC_CR_WUTE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CR_WUTE /;"	d
RTC_CR_WUTIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_CR_WUTIE /;"	d
RTC_DR_DT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_DR_DT /;"	d
RTC_DR_DT_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_DR_DT_0 /;"	d
RTC_DR_DT_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_DR_DT_1 /;"	d
RTC_DR_DU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_DR_DU /;"	d
RTC_DR_DU_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_DR_DU_0 /;"	d
RTC_DR_DU_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_DR_DU_1 /;"	d
RTC_DR_DU_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_DR_DU_2 /;"	d
RTC_DR_DU_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_DR_DU_3 /;"	d
RTC_DR_MT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_DR_MT /;"	d
RTC_DR_MU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_DR_MU /;"	d
RTC_DR_MU_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_DR_MU_0 /;"	d
RTC_DR_MU_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_DR_MU_1 /;"	d
RTC_DR_MU_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_DR_MU_2 /;"	d
RTC_DR_MU_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_DR_MU_3 /;"	d
RTC_DR_WDU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_DR_WDU /;"	d
RTC_DR_WDU_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_DR_WDU_0 /;"	d
RTC_DR_WDU_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_DR_WDU_1 /;"	d
RTC_DR_WDU_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_DR_WDU_2 /;"	d
RTC_DR_YT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_DR_YT /;"	d
RTC_DR_YT_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_DR_YT_0 /;"	d
RTC_DR_YT_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_DR_YT_1 /;"	d
RTC_DR_YT_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_DR_YT_2 /;"	d
RTC_DR_YT_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_DR_YT_3 /;"	d
RTC_DR_YU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_DR_YU /;"	d
RTC_DR_YU_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_DR_YU_0 /;"	d
RTC_DR_YU_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_DR_YU_1 /;"	d
RTC_DR_YU_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_DR_YU_2 /;"	d
RTC_DR_YU_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_DR_YU_3 /;"	d
RTC_ISR_ALRAF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ISR_ALRAF /;"	d
RTC_ISR_ALRAWF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ISR_ALRAWF /;"	d
RTC_ISR_ALRBF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ISR_ALRBF /;"	d
RTC_ISR_ALRBWF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ISR_ALRBWF /;"	d
RTC_ISR_INIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ISR_INIT /;"	d
RTC_ISR_INITF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ISR_INITF /;"	d
RTC_ISR_INITS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ISR_INITS /;"	d
RTC_ISR_RECALPF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ISR_RECALPF /;"	d
RTC_ISR_RSF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ISR_RSF /;"	d
RTC_ISR_SHPF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ISR_SHPF /;"	d
RTC_ISR_TAMP1F	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ISR_TAMP1F /;"	d
RTC_ISR_TAMP2F	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ISR_TAMP2F /;"	d
RTC_ISR_TSF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ISR_TSF /;"	d
RTC_ISR_TSOVF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ISR_TSOVF /;"	d
RTC_ISR_WUTF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ISR_WUTF /;"	d
RTC_ISR_WUTWF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_ISR_WUTWF /;"	d
RTC_PRER_PREDIV_A	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_PRER_PREDIV_A /;"	d
RTC_PRER_PREDIV_S	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_PRER_PREDIV_S /;"	d
RTC_SHIFTR_ADD1S	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_SHIFTR_ADD1S /;"	d
RTC_SHIFTR_SUBFS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_SHIFTR_SUBFS /;"	d
RTC_SSR_SS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_SSR_SS /;"	d
RTC_TAFCR_ALARMOUTTYPE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TAFCR_ALARMOUTTYPE /;"	d
RTC_TAFCR_TAMP1E	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TAFCR_TAMP1E /;"	d
RTC_TAFCR_TAMP1TRG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TAFCR_TAMP1TRG /;"	d
RTC_TAFCR_TAMP2E	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TAFCR_TAMP2E /;"	d
RTC_TAFCR_TAMP2TRG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TAFCR_TAMP2TRG /;"	d
RTC_TAFCR_TAMPFLT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TAFCR_TAMPFLT /;"	d
RTC_TAFCR_TAMPFLT_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TAFCR_TAMPFLT_0 /;"	d
RTC_TAFCR_TAMPFLT_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TAFCR_TAMPFLT_1 /;"	d
RTC_TAFCR_TAMPFREQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TAFCR_TAMPFREQ /;"	d
RTC_TAFCR_TAMPFREQ_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TAFCR_TAMPFREQ_0 /;"	d
RTC_TAFCR_TAMPFREQ_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TAFCR_TAMPFREQ_1 /;"	d
RTC_TAFCR_TAMPFREQ_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TAFCR_TAMPFREQ_2 /;"	d
RTC_TAFCR_TAMPIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TAFCR_TAMPIE /;"	d
RTC_TAFCR_TAMPINSEL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TAFCR_TAMPINSEL /;"	d
RTC_TAFCR_TAMPPRCH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TAFCR_TAMPPRCH /;"	d
RTC_TAFCR_TAMPPRCH_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TAFCR_TAMPPRCH_0 /;"	d
RTC_TAFCR_TAMPPRCH_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TAFCR_TAMPPRCH_1 /;"	d
RTC_TAFCR_TAMPPUDIS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TAFCR_TAMPPUDIS /;"	d
RTC_TAFCR_TAMPTS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TAFCR_TAMPTS /;"	d
RTC_TAFCR_TSINSEL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TAFCR_TSINSEL /;"	d
RTC_TR_HT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TR_HT /;"	d
RTC_TR_HT_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TR_HT_0 /;"	d
RTC_TR_HT_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TR_HT_1 /;"	d
RTC_TR_HU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TR_HU /;"	d
RTC_TR_HU_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TR_HU_0 /;"	d
RTC_TR_HU_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TR_HU_1 /;"	d
RTC_TR_HU_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TR_HU_2 /;"	d
RTC_TR_HU_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TR_HU_3 /;"	d
RTC_TR_MNT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TR_MNT /;"	d
RTC_TR_MNT_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TR_MNT_0 /;"	d
RTC_TR_MNT_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TR_MNT_1 /;"	d
RTC_TR_MNT_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TR_MNT_2 /;"	d
RTC_TR_MNU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TR_MNU /;"	d
RTC_TR_MNU_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TR_MNU_0 /;"	d
RTC_TR_MNU_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TR_MNU_1 /;"	d
RTC_TR_MNU_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TR_MNU_2 /;"	d
RTC_TR_MNU_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TR_MNU_3 /;"	d
RTC_TR_PM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TR_PM /;"	d
RTC_TR_ST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TR_ST /;"	d
RTC_TR_ST_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TR_ST_0 /;"	d
RTC_TR_ST_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TR_ST_1 /;"	d
RTC_TR_ST_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TR_ST_2 /;"	d
RTC_TR_SU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TR_SU /;"	d
RTC_TR_SU_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TR_SU_0 /;"	d
RTC_TR_SU_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TR_SU_1 /;"	d
RTC_TR_SU_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TR_SU_2 /;"	d
RTC_TR_SU_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TR_SU_3 /;"	d
RTC_TSDR_DT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSDR_DT /;"	d
RTC_TSDR_DT_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSDR_DT_0 /;"	d
RTC_TSDR_DT_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSDR_DT_1 /;"	d
RTC_TSDR_DU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSDR_DU /;"	d
RTC_TSDR_DU_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSDR_DU_0 /;"	d
RTC_TSDR_DU_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSDR_DU_1 /;"	d
RTC_TSDR_DU_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSDR_DU_2 /;"	d
RTC_TSDR_DU_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSDR_DU_3 /;"	d
RTC_TSDR_MT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSDR_MT /;"	d
RTC_TSDR_MU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSDR_MU /;"	d
RTC_TSDR_MU_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSDR_MU_0 /;"	d
RTC_TSDR_MU_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSDR_MU_1 /;"	d
RTC_TSDR_MU_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSDR_MU_2 /;"	d
RTC_TSDR_MU_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSDR_MU_3 /;"	d
RTC_TSDR_WDU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSDR_WDU /;"	d
RTC_TSDR_WDU_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSDR_WDU_0 /;"	d
RTC_TSDR_WDU_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSDR_WDU_1 /;"	d
RTC_TSDR_WDU_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSDR_WDU_2 /;"	d
RTC_TSSSR_SS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSSSR_SS /;"	d
RTC_TSTR_HT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSTR_HT /;"	d
RTC_TSTR_HT_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSTR_HT_0 /;"	d
RTC_TSTR_HT_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSTR_HT_1 /;"	d
RTC_TSTR_HU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSTR_HU /;"	d
RTC_TSTR_HU_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSTR_HU_0 /;"	d
RTC_TSTR_HU_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSTR_HU_1 /;"	d
RTC_TSTR_HU_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSTR_HU_2 /;"	d
RTC_TSTR_HU_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSTR_HU_3 /;"	d
RTC_TSTR_MNT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSTR_MNT /;"	d
RTC_TSTR_MNT_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSTR_MNT_0 /;"	d
RTC_TSTR_MNT_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSTR_MNT_1 /;"	d
RTC_TSTR_MNT_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSTR_MNT_2 /;"	d
RTC_TSTR_MNU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSTR_MNU /;"	d
RTC_TSTR_MNU_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSTR_MNU_0 /;"	d
RTC_TSTR_MNU_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSTR_MNU_1 /;"	d
RTC_TSTR_MNU_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSTR_MNU_2 /;"	d
RTC_TSTR_MNU_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSTR_MNU_3 /;"	d
RTC_TSTR_PM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSTR_PM /;"	d
RTC_TSTR_ST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSTR_ST /;"	d
RTC_TSTR_ST_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSTR_ST_0 /;"	d
RTC_TSTR_ST_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSTR_ST_1 /;"	d
RTC_TSTR_ST_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSTR_ST_2 /;"	d
RTC_TSTR_SU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSTR_SU /;"	d
RTC_TSTR_SU_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSTR_SU_0 /;"	d
RTC_TSTR_SU_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSTR_SU_1 /;"	d
RTC_TSTR_SU_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSTR_SU_2 /;"	d
RTC_TSTR_SU_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_TSTR_SU_3 /;"	d
RTC_TypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^} RTC_TypeDef;$/;"	t	typeref:struct:__anon353
RTC_WKUP_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  RTC_WKUP_IRQn               = 3,      \/*!< RTC Wakeup interrupt through the EXTI line                        *\/$/;"	e	enum:__anon338
RTC_WPR_KEY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_WPR_KEY /;"	d
RTC_WUTR_WUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define RTC_WUTR_WUT /;"	d
RTSR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t RTSR;   \/*!< EXTI Rising trigger selection register,  Address offset: 0x08 *\/$/;"	m	struct:__anon345
RXCRCR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t RXCRCR;     \/*!< SPI RX CRC register (not used in I2S mode),         Address offset: 0x14 *\/$/;"	m	struct:__anon355
Reserved	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  uint32_t Reserved[2];$/;"	m	struct:__anon364
Reserved04	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  uint32_t Reserved04;          \/* Reserved                       900h + (ep_num * 20h) + 04h  *\/$/;"	m	struct:__anon361
Reserved04	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  uint32_t Reserved04;         \/* Reserved                      B00h + (ep_num * 20h) + 04h*\/$/;"	m	struct:__anon362
Reserved0C	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  uint32_t Reserved0C;          \/* Reserved                       900h + (ep_num * 20h) + 0Ch  *\/$/;"	m	struct:__anon361
Reserved0C	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  uint32_t Reserved0C;         \/* Reserved                      B00h + (ep_num * 20h) + 0Ch*\/$/;"	m	struct:__anon362
Reserved0C	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  uint32_t Reserved0C;        \/*!< Reserved                     Address offset : 0x80C *\/$/;"	m	struct:__anon360
Reserved18	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  uint32_t Reserved18;           \/* Reserved  900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch *\/$/;"	m	struct:__anon361
Reserved18	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  uint32_t Reserved18[2];      \/* Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1Ch*\/$/;"	m	struct:__anon362
Reserved20	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  uint32_t  Reserved20;       \/*!< Reserved                     Address offset : 0x820 *\/$/;"	m	struct:__anon360
Reserved30	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  uint32_t Reserved30[2];             \/* Reserved                                  Address offset : 0x30      *\/$/;"	m	struct:__anon359
Reserved40	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  uint32_t  Reserved40[48];           \/*!< Reserved                                  Address offset : 0x40-0xFF *\/$/;"	m	struct:__anon359
Reserved40	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  uint32_t Reserved40;        \/*!< dedicated EP mask            Address offset : 0x840 *\/$/;"	m	struct:__anon360
Reserved40C	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  uint32_t Reserved40C;           \/* Reserved                       40Ch*\/$/;"	m	struct:__anon363
Reserved44	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  uint32_t  Reserved44[15];   \/*!< Reserved                     Address offset : 0x844-0x87C *\/$/;"	m	struct:__anon360
Reserved9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  uint32_t Reserved9;         \/*!< Reserved                     Address offset : 0x824 *\/$/;"	m	struct:__anon360
SDIO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SDIO /;"	d
SDIO_ARG_CMDARG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_ARG_CMDARG /;"	d
SDIO_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SDIO_BASE /;"	d
SDIO_CLKCR_BYPASS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_CLKCR_BYPASS /;"	d
SDIO_CLKCR_CLKDIV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_CLKCR_CLKDIV /;"	d
SDIO_CLKCR_CLKEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_CLKCR_CLKEN /;"	d
SDIO_CLKCR_HWFC_EN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_CLKCR_HWFC_EN /;"	d
SDIO_CLKCR_NEGEDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_CLKCR_NEGEDGE /;"	d
SDIO_CLKCR_PWRSAV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_CLKCR_PWRSAV /;"	d
SDIO_CLKCR_WIDBUS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_CLKCR_WIDBUS /;"	d
SDIO_CLKCR_WIDBUS_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_CLKCR_WIDBUS_0 /;"	d
SDIO_CLKCR_WIDBUS_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_CLKCR_WIDBUS_1 /;"	d
SDIO_CMD_CEATACMD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_CMD_CEATACMD /;"	d
SDIO_CMD_CMDINDEX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_CMD_CMDINDEX /;"	d
SDIO_CMD_CPSMEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_CMD_CPSMEN /;"	d
SDIO_CMD_ENCMDCOMPL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_CMD_ENCMDCOMPL /;"	d
SDIO_CMD_NIEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_CMD_NIEN /;"	d
SDIO_CMD_SDIOSUSPEND	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_CMD_SDIOSUSPEND /;"	d
SDIO_CMD_WAITINT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_CMD_WAITINT /;"	d
SDIO_CMD_WAITPEND	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_CMD_WAITPEND /;"	d
SDIO_CMD_WAITRESP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_CMD_WAITRESP /;"	d
SDIO_CMD_WAITRESP_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_CMD_WAITRESP_0 /;"	d
SDIO_CMD_WAITRESP_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_CMD_WAITRESP_1 /;"	d
SDIO_DCOUNT_DATACOUNT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_DCOUNT_DATACOUNT /;"	d
SDIO_DCTRL_DBLOCKSIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_DCTRL_DBLOCKSIZE /;"	d
SDIO_DCTRL_DBLOCKSIZE_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_DCTRL_DBLOCKSIZE_0 /;"	d
SDIO_DCTRL_DBLOCKSIZE_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_DCTRL_DBLOCKSIZE_1 /;"	d
SDIO_DCTRL_DBLOCKSIZE_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_DCTRL_DBLOCKSIZE_2 /;"	d
SDIO_DCTRL_DBLOCKSIZE_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_DCTRL_DBLOCKSIZE_3 /;"	d
SDIO_DCTRL_DMAEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_DCTRL_DMAEN /;"	d
SDIO_DCTRL_DTDIR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_DCTRL_DTDIR /;"	d
SDIO_DCTRL_DTEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_DCTRL_DTEN /;"	d
SDIO_DCTRL_DTMODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_DCTRL_DTMODE /;"	d
SDIO_DCTRL_RWMOD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_DCTRL_RWMOD /;"	d
SDIO_DCTRL_RWSTART	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_DCTRL_RWSTART /;"	d
SDIO_DCTRL_RWSTOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_DCTRL_RWSTOP /;"	d
SDIO_DCTRL_SDIOEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_DCTRL_SDIOEN /;"	d
SDIO_DLEN_DATALENGTH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_DLEN_DATALENGTH /;"	d
SDIO_DTIMER_DATATIME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_DTIMER_DATATIME /;"	d
SDIO_FIFOCNT_FIFOCOUNT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_FIFOCNT_FIFOCOUNT /;"	d
SDIO_FIFO_FIFODATA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_FIFO_FIFODATA /;"	d
SDIO_ICR_CCRCFAILC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_ICR_CCRCFAILC /;"	d
SDIO_ICR_CEATAENDC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_ICR_CEATAENDC /;"	d
SDIO_ICR_CMDRENDC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_ICR_CMDRENDC /;"	d
SDIO_ICR_CMDSENTC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_ICR_CMDSENTC /;"	d
SDIO_ICR_CTIMEOUTC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_ICR_CTIMEOUTC /;"	d
SDIO_ICR_DATAENDC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_ICR_DATAENDC /;"	d
SDIO_ICR_DBCKENDC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_ICR_DBCKENDC /;"	d
SDIO_ICR_DCRCFAILC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_ICR_DCRCFAILC /;"	d
SDIO_ICR_DTIMEOUTC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_ICR_DTIMEOUTC /;"	d
SDIO_ICR_RXOVERRC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_ICR_RXOVERRC /;"	d
SDIO_ICR_SDIOITC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_ICR_SDIOITC /;"	d
SDIO_ICR_STBITERRC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_ICR_STBITERRC /;"	d
SDIO_ICR_TXUNDERRC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_ICR_TXUNDERRC /;"	d
SDIO_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  SDIO_IRQn                   = 49,     \/*!< SDIO global Interrupt                                             *\/$/;"	e	enum:__anon338
SDIO_MASK_CCRCFAILIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_MASK_CCRCFAILIE /;"	d
SDIO_MASK_CEATAENDIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_MASK_CEATAENDIE /;"	d
SDIO_MASK_CMDACTIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_MASK_CMDACTIE /;"	d
SDIO_MASK_CMDRENDIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_MASK_CMDRENDIE /;"	d
SDIO_MASK_CMDSENTIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_MASK_CMDSENTIE /;"	d
SDIO_MASK_CTIMEOUTIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_MASK_CTIMEOUTIE /;"	d
SDIO_MASK_DATAENDIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_MASK_DATAENDIE /;"	d
SDIO_MASK_DBCKENDIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_MASK_DBCKENDIE /;"	d
SDIO_MASK_DCRCFAILIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_MASK_DCRCFAILIE /;"	d
SDIO_MASK_DTIMEOUTIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_MASK_DTIMEOUTIE /;"	d
SDIO_MASK_RXACTIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_MASK_RXACTIE /;"	d
SDIO_MASK_RXDAVLIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_MASK_RXDAVLIE /;"	d
SDIO_MASK_RXFIFOEIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_MASK_RXFIFOEIE /;"	d
SDIO_MASK_RXFIFOFIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_MASK_RXFIFOFIE /;"	d
SDIO_MASK_RXFIFOHFIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_MASK_RXFIFOHFIE /;"	d
SDIO_MASK_RXOVERRIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_MASK_RXOVERRIE /;"	d
SDIO_MASK_SDIOITIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_MASK_SDIOITIE /;"	d
SDIO_MASK_STBITERRIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_MASK_STBITERRIE /;"	d
SDIO_MASK_TXACTIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_MASK_TXACTIE /;"	d
SDIO_MASK_TXDAVLIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_MASK_TXDAVLIE /;"	d
SDIO_MASK_TXFIFOEIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_MASK_TXFIFOEIE /;"	d
SDIO_MASK_TXFIFOFIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_MASK_TXFIFOFIE /;"	d
SDIO_MASK_TXFIFOHEIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_MASK_TXFIFOHEIE /;"	d
SDIO_MASK_TXUNDERRIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_MASK_TXUNDERRIE /;"	d
SDIO_POWER_PWRCTRL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_POWER_PWRCTRL /;"	d
SDIO_POWER_PWRCTRL_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_POWER_PWRCTRL_0 /;"	d
SDIO_POWER_PWRCTRL_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_POWER_PWRCTRL_1 /;"	d
SDIO_RESP0_CARDSTATUS0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_RESP0_CARDSTATUS0 /;"	d
SDIO_RESP1_CARDSTATUS1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_RESP1_CARDSTATUS1 /;"	d
SDIO_RESP2_CARDSTATUS2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_RESP2_CARDSTATUS2 /;"	d
SDIO_RESP3_CARDSTATUS3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_RESP3_CARDSTATUS3 /;"	d
SDIO_RESP4_CARDSTATUS4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_RESP4_CARDSTATUS4 /;"	d
SDIO_RESPCMD_RESPCMD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_RESPCMD_RESPCMD /;"	d
SDIO_STA_CCRCFAIL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_STA_CCRCFAIL /;"	d
SDIO_STA_CEATAEND	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_STA_CEATAEND /;"	d
SDIO_STA_CMDACT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_STA_CMDACT /;"	d
SDIO_STA_CMDREND	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_STA_CMDREND /;"	d
SDIO_STA_CMDSENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_STA_CMDSENT /;"	d
SDIO_STA_CTIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_STA_CTIMEOUT /;"	d
SDIO_STA_DATAEND	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_STA_DATAEND /;"	d
SDIO_STA_DBCKEND	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_STA_DBCKEND /;"	d
SDIO_STA_DCRCFAIL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_STA_DCRCFAIL /;"	d
SDIO_STA_DTIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_STA_DTIMEOUT /;"	d
SDIO_STA_RXACT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_STA_RXACT /;"	d
SDIO_STA_RXDAVL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_STA_RXDAVL /;"	d
SDIO_STA_RXFIFOE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_STA_RXFIFOE /;"	d
SDIO_STA_RXFIFOF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_STA_RXFIFOF /;"	d
SDIO_STA_RXFIFOHF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_STA_RXFIFOHF /;"	d
SDIO_STA_RXOVERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_STA_RXOVERR /;"	d
SDIO_STA_SDIOIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_STA_SDIOIT /;"	d
SDIO_STA_STBITERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_STA_STBITERR /;"	d
SDIO_STA_TXACT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_STA_TXACT /;"	d
SDIO_STA_TXDAVL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_STA_TXDAVL /;"	d
SDIO_STA_TXFIFOE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_STA_TXFIFOE /;"	d
SDIO_STA_TXFIFOF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_STA_TXFIFOF /;"	d
SDIO_STA_TXFIFOHE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_STA_TXFIFOHE /;"	d
SDIO_STA_TXUNDERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SDIO_STA_TXUNDERR /;"	d
SDIO_TypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^} SDIO_TypeDef;$/;"	t	typeref:struct:__anon354
SHIFTR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t SHIFTR;  \/*!< RTC shift control register,                               Address offset: 0x2C *\/$/;"	m	struct:__anon353
SMCR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t SMCR;        \/*!< TIM slave mode control register,     Address offset: 0x08 *\/$/;"	m	struct:__anon356
SMPR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t SMPR1;  \/*!< ADC sample time register 1,                  Address offset: 0x0C *\/$/;"	m	struct:__anon339
SMPR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t SMPR2;  \/*!< ADC sample time register 2,                  Address offset: 0x10 *\/$/;"	m	struct:__anon339
SPI1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SPI1 /;"	d
SPI1_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SPI1_BASE /;"	d
SPI1_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  SPI1_IRQn                   = 35,     \/*!< SPI1 global Interrupt                                             *\/$/;"	e	enum:__anon338
SPI2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SPI2 /;"	d
SPI2_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SPI2_BASE /;"	d
SPI2_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  SPI2_IRQn                   = 36,     \/*!< SPI2 global Interrupt                                             *\/$/;"	e	enum:__anon338
SPI3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SPI3 /;"	d
SPI3_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SPI3_BASE /;"	d
SPI3_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  SPI3_IRQn                   = 51,     \/*!< SPI3 global Interrupt                                             *\/$/;"	e	enum:__anon338
SPI4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SPI4 /;"	d
SPI4_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SPI4_BASE /;"	d
SPI4_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  SPI4_IRQn                   = 84,     \/*!< SPI4 global Interrupt                                             *\/$/;"	e	enum:__anon338
SPI5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SPI5 /;"	d
SPI5_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SPI5_BASE /;"	d
SPI5_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  SPI5_IRQn                   = 85      \/*!< SPI5 global Interrupt                                             *\/$/;"	e	enum:__anon338
SPI_CR1_BIDIMODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_CR1_BIDIMODE /;"	d
SPI_CR1_BIDIOE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_CR1_BIDIOE /;"	d
SPI_CR1_BR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_CR1_BR /;"	d
SPI_CR1_BR_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_CR1_BR_0 /;"	d
SPI_CR1_BR_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_CR1_BR_1 /;"	d
SPI_CR1_BR_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_CR1_BR_2 /;"	d
SPI_CR1_CPHA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_CR1_CPHA /;"	d
SPI_CR1_CPOL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_CR1_CPOL /;"	d
SPI_CR1_CRCEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_CR1_CRCEN /;"	d
SPI_CR1_CRCNEXT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_CR1_CRCNEXT /;"	d
SPI_CR1_DFF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_CR1_DFF /;"	d
SPI_CR1_LSBFIRST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_CR1_LSBFIRST /;"	d
SPI_CR1_MSTR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_CR1_MSTR /;"	d
SPI_CR1_RXONLY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_CR1_RXONLY /;"	d
SPI_CR1_SPE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_CR1_SPE /;"	d
SPI_CR1_SSI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_CR1_SSI /;"	d
SPI_CR1_SSM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_CR1_SSM /;"	d
SPI_CR2_ERRIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_CR2_ERRIE /;"	d
SPI_CR2_FRF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_CR2_FRF /;"	d
SPI_CR2_RXDMAEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_CR2_RXDMAEN /;"	d
SPI_CR2_RXNEIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_CR2_RXNEIE /;"	d
SPI_CR2_SSOE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_CR2_SSOE /;"	d
SPI_CR2_TXDMAEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_CR2_TXDMAEN /;"	d
SPI_CR2_TXEIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_CR2_TXEIE /;"	d
SPI_CRCPR_CRCPOLY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_CRCPR_CRCPOLY /;"	d
SPI_DR_DR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_DR_DR /;"	d
SPI_I2SCFGR_CHLEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_I2SCFGR_CHLEN /;"	d
SPI_I2SCFGR_CKPOL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_I2SCFGR_CKPOL /;"	d
SPI_I2SCFGR_DATLEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_I2SCFGR_DATLEN /;"	d
SPI_I2SCFGR_DATLEN_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_I2SCFGR_DATLEN_0 /;"	d
SPI_I2SCFGR_DATLEN_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_I2SCFGR_DATLEN_1 /;"	d
SPI_I2SCFGR_I2SCFG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_I2SCFGR_I2SCFG /;"	d
SPI_I2SCFGR_I2SCFG_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_I2SCFGR_I2SCFG_0 /;"	d
SPI_I2SCFGR_I2SCFG_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_I2SCFGR_I2SCFG_1 /;"	d
SPI_I2SCFGR_I2SE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_I2SCFGR_I2SE /;"	d
SPI_I2SCFGR_I2SMOD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_I2SCFGR_I2SMOD /;"	d
SPI_I2SCFGR_I2SSTD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_I2SCFGR_I2SSTD /;"	d
SPI_I2SCFGR_I2SSTD_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_I2SCFGR_I2SSTD_0 /;"	d
SPI_I2SCFGR_I2SSTD_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_I2SCFGR_I2SSTD_1 /;"	d
SPI_I2SCFGR_PCMSYNC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_I2SCFGR_PCMSYNC /;"	d
SPI_I2SPR_I2SDIV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_I2SPR_I2SDIV /;"	d
SPI_I2SPR_MCKOE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_I2SPR_MCKOE /;"	d
SPI_I2SPR_ODD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_I2SPR_ODD /;"	d
SPI_RXCRCR_RXCRC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_RXCRCR_RXCRC /;"	d
SPI_SR_BSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_SR_BSY /;"	d
SPI_SR_CHSIDE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_SR_CHSIDE /;"	d
SPI_SR_CRCERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_SR_CRCERR /;"	d
SPI_SR_FRE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_SR_FRE /;"	d
SPI_SR_MODF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_SR_MODF /;"	d
SPI_SR_OVR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_SR_OVR /;"	d
SPI_SR_RXNE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_SR_RXNE /;"	d
SPI_SR_TXE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_SR_TXE /;"	d
SPI_SR_UDR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_SR_UDR /;"	d
SPI_TXCRCR_TXCRC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  SPI_TXCRCR_TXCRC /;"	d
SPI_TypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^} SPI_TypeDef;$/;"	t	typeref:struct:__anon355
SQR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t SQR1;   \/*!< ADC regular sequence register 1,             Address offset: 0x2C *\/$/;"	m	struct:__anon339
SQR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t SQR2;   \/*!< ADC regular sequence register 2,             Address offset: 0x30 *\/$/;"	m	struct:__anon339
SQR3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t SQR3;   \/*!< ADC regular sequence register 3,             Address offset: 0x34 *\/$/;"	m	struct:__anon339
SR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t SR;          \/*!< TIM status register,                 Address offset: 0x10 *\/$/;"	m	struct:__anon356
SR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t SR;         \/*!< SPI status register,                                Address offset: 0x08 *\/$/;"	m	struct:__anon355
SR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t SR;         \/*!< USART Status register,                   Address offset: 0x00 *\/$/;"	m	struct:__anon357
SR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t SR;       \/*!< FLASH status register,           Address offset: 0x0C *\/$/;"	m	struct:__anon346
SR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t SR;     \/*!< ADC status register,                         Address offset: 0x00 *\/$/;"	m	struct:__anon339
SR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t SR;   \/*!< IWDG Status register,    Address offset: 0x0C *\/$/;"	m	struct:__anon350
SR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t SR;   \/*!< WWDG Status register,        Address offset: 0x08 *\/$/;"	m	struct:__anon358
SR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t SR1;        \/*!< I2C Status register 1,      Address offset: 0x14 *\/$/;"	m	struct:__anon349
SR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t SR2;        \/*!< I2C Status register 2,      Address offset: 0x18 *\/$/;"	m	struct:__anon349
SRAM1_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SRAM1_BASE /;"	d
SRAM1_BB_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SRAM1_BB_BASE /;"	d
SRAM2_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SRAM2_BASE /;"	d
SRAM2_BB_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SRAM2_BB_BASE /;"	d
SRAM3_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SRAM3_BASE /;"	d
SRAM3_BB_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SRAM3_BB_BASE /;"	d
SRAM_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SRAM_BASE /;"	d
SRAM_BB_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SRAM_BB_BASE /;"	d
SSCGR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t SSCGR;         \/*!< RCC spread spectrum clock generation register,               Address offset: 0x80 *\/$/;"	m	struct:__anon352
SSR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t SSR;     \/*!< RTC sub second register,                                  Address offset: 0x28 *\/$/;"	m	struct:__anon353
STA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __I uint32_t  STA;            \/*!< SDIO status register,           Address offset: 0x34 *\/$/;"	m	struct:__anon354
SVCall_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  SVCall_IRQn                 = -5,     \/*!< 11 Cortex-M4 SV Call Interrupt                                    *\/$/;"	e	enum:__anon338
SWIER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t SWIER;  \/*!< EXTI Software interrupt event register,  Address offset: 0x10 *\/$/;"	m	struct:__anon345
SYSCFG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG /;"	d
SYSCFG_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_BASE /;"	d
SYSCFG_CMPCR_CMP_PD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_CMPCR_CMP_PD /;"	d
SYSCFG_CMPCR_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_CMPCR_READY /;"	d
SYSCFG_EXTICR1_EXTI0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR1_EXTI0 /;"	d
SYSCFG_EXTICR1_EXTI0_PA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR1_EXTI0_PA /;"	d
SYSCFG_EXTICR1_EXTI0_PB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR1_EXTI0_PB /;"	d
SYSCFG_EXTICR1_EXTI0_PC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR1_EXTI0_PC /;"	d
SYSCFG_EXTICR1_EXTI0_PD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR1_EXTI0_PD /;"	d
SYSCFG_EXTICR1_EXTI0_PE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR1_EXTI0_PE /;"	d
SYSCFG_EXTICR1_EXTI0_PH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR1_EXTI0_PH /;"	d
SYSCFG_EXTICR1_EXTI1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR1_EXTI1 /;"	d
SYSCFG_EXTICR1_EXTI1_PA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR1_EXTI1_PA /;"	d
SYSCFG_EXTICR1_EXTI1_PB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR1_EXTI1_PB /;"	d
SYSCFG_EXTICR1_EXTI1_PC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR1_EXTI1_PC /;"	d
SYSCFG_EXTICR1_EXTI1_PD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR1_EXTI1_PD /;"	d
SYSCFG_EXTICR1_EXTI1_PE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR1_EXTI1_PE /;"	d
SYSCFG_EXTICR1_EXTI1_PH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR1_EXTI1_PH /;"	d
SYSCFG_EXTICR1_EXTI2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR1_EXTI2 /;"	d
SYSCFG_EXTICR1_EXTI2_PA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR1_EXTI2_PA /;"	d
SYSCFG_EXTICR1_EXTI2_PB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR1_EXTI2_PB /;"	d
SYSCFG_EXTICR1_EXTI2_PC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR1_EXTI2_PC /;"	d
SYSCFG_EXTICR1_EXTI2_PD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR1_EXTI2_PD /;"	d
SYSCFG_EXTICR1_EXTI2_PE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR1_EXTI2_PE /;"	d
SYSCFG_EXTICR1_EXTI2_PH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR1_EXTI2_PH /;"	d
SYSCFG_EXTICR1_EXTI3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR1_EXTI3 /;"	d
SYSCFG_EXTICR1_EXTI3_PA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR1_EXTI3_PA /;"	d
SYSCFG_EXTICR1_EXTI3_PB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR1_EXTI3_PB /;"	d
SYSCFG_EXTICR1_EXTI3_PC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR1_EXTI3_PC /;"	d
SYSCFG_EXTICR1_EXTI3_PD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR1_EXTI3_PD /;"	d
SYSCFG_EXTICR1_EXTI3_PE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR1_EXTI3_PE /;"	d
SYSCFG_EXTICR1_EXTI3_PH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR1_EXTI3_PH /;"	d
SYSCFG_EXTICR2_EXTI4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR2_EXTI4 /;"	d
SYSCFG_EXTICR2_EXTI4_PA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR2_EXTI4_PA /;"	d
SYSCFG_EXTICR2_EXTI4_PB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR2_EXTI4_PB /;"	d
SYSCFG_EXTICR2_EXTI4_PC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR2_EXTI4_PC /;"	d
SYSCFG_EXTICR2_EXTI4_PD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR2_EXTI4_PD /;"	d
SYSCFG_EXTICR2_EXTI4_PE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR2_EXTI4_PE /;"	d
SYSCFG_EXTICR2_EXTI4_PH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR2_EXTI4_PH /;"	d
SYSCFG_EXTICR2_EXTI5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR2_EXTI5 /;"	d
SYSCFG_EXTICR2_EXTI5_PA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR2_EXTI5_PA /;"	d
SYSCFG_EXTICR2_EXTI5_PB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR2_EXTI5_PB /;"	d
SYSCFG_EXTICR2_EXTI5_PC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR2_EXTI5_PC /;"	d
SYSCFG_EXTICR2_EXTI5_PD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR2_EXTI5_PD /;"	d
SYSCFG_EXTICR2_EXTI5_PE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR2_EXTI5_PE /;"	d
SYSCFG_EXTICR2_EXTI5_PH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR2_EXTI5_PH /;"	d
SYSCFG_EXTICR2_EXTI6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR2_EXTI6 /;"	d
SYSCFG_EXTICR2_EXTI6_PA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR2_EXTI6_PA /;"	d
SYSCFG_EXTICR2_EXTI6_PB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR2_EXTI6_PB /;"	d
SYSCFG_EXTICR2_EXTI6_PC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR2_EXTI6_PC /;"	d
SYSCFG_EXTICR2_EXTI6_PD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR2_EXTI6_PD /;"	d
SYSCFG_EXTICR2_EXTI6_PE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR2_EXTI6_PE /;"	d
SYSCFG_EXTICR2_EXTI6_PH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR2_EXTI6_PH /;"	d
SYSCFG_EXTICR2_EXTI7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR2_EXTI7 /;"	d
SYSCFG_EXTICR2_EXTI7_PA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR2_EXTI7_PA /;"	d
SYSCFG_EXTICR2_EXTI7_PB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR2_EXTI7_PB /;"	d
SYSCFG_EXTICR2_EXTI7_PC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR2_EXTI7_PC /;"	d
SYSCFG_EXTICR2_EXTI7_PD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR2_EXTI7_PD /;"	d
SYSCFG_EXTICR2_EXTI7_PE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR2_EXTI7_PE /;"	d
SYSCFG_EXTICR2_EXTI7_PH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR2_EXTI7_PH /;"	d
SYSCFG_EXTICR3_EXTI10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR3_EXTI10 /;"	d
SYSCFG_EXTICR3_EXTI10_PA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR3_EXTI10_PA /;"	d
SYSCFG_EXTICR3_EXTI10_PB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR3_EXTI10_PB /;"	d
SYSCFG_EXTICR3_EXTI10_PC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR3_EXTI10_PC /;"	d
SYSCFG_EXTICR3_EXTI10_PD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR3_EXTI10_PD /;"	d
SYSCFG_EXTICR3_EXTI10_PE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR3_EXTI10_PE /;"	d
SYSCFG_EXTICR3_EXTI10_PH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR3_EXTI10_PH /;"	d
SYSCFG_EXTICR3_EXTI11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR3_EXTI11 /;"	d
SYSCFG_EXTICR3_EXTI11_PA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR3_EXTI11_PA /;"	d
SYSCFG_EXTICR3_EXTI11_PB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR3_EXTI11_PB /;"	d
SYSCFG_EXTICR3_EXTI11_PC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR3_EXTI11_PC /;"	d
SYSCFG_EXTICR3_EXTI11_PD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR3_EXTI11_PD /;"	d
SYSCFG_EXTICR3_EXTI11_PE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR3_EXTI11_PE /;"	d
SYSCFG_EXTICR3_EXTI11_PH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR3_EXTI11_PH /;"	d
SYSCFG_EXTICR3_EXTI8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR3_EXTI8 /;"	d
SYSCFG_EXTICR3_EXTI8_PA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR3_EXTI8_PA /;"	d
SYSCFG_EXTICR3_EXTI8_PB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR3_EXTI8_PB /;"	d
SYSCFG_EXTICR3_EXTI8_PC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR3_EXTI8_PC /;"	d
SYSCFG_EXTICR3_EXTI8_PD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR3_EXTI8_PD /;"	d
SYSCFG_EXTICR3_EXTI8_PE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR3_EXTI8_PE /;"	d
SYSCFG_EXTICR3_EXTI8_PH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR3_EXTI8_PH /;"	d
SYSCFG_EXTICR3_EXTI9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR3_EXTI9 /;"	d
SYSCFG_EXTICR3_EXTI9_PA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR3_EXTI9_PA /;"	d
SYSCFG_EXTICR3_EXTI9_PB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR3_EXTI9_PB /;"	d
SYSCFG_EXTICR3_EXTI9_PC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR3_EXTI9_PC /;"	d
SYSCFG_EXTICR3_EXTI9_PD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR3_EXTI9_PD /;"	d
SYSCFG_EXTICR3_EXTI9_PE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR3_EXTI9_PE /;"	d
SYSCFG_EXTICR3_EXTI9_PH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR3_EXTI9_PH /;"	d
SYSCFG_EXTICR4_EXTI12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR4_EXTI12 /;"	d
SYSCFG_EXTICR4_EXTI12_PA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR4_EXTI12_PA /;"	d
SYSCFG_EXTICR4_EXTI12_PB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR4_EXTI12_PB /;"	d
SYSCFG_EXTICR4_EXTI12_PC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR4_EXTI12_PC /;"	d
SYSCFG_EXTICR4_EXTI12_PD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR4_EXTI12_PD /;"	d
SYSCFG_EXTICR4_EXTI12_PE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR4_EXTI12_PE /;"	d
SYSCFG_EXTICR4_EXTI12_PH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR4_EXTI12_PH /;"	d
SYSCFG_EXTICR4_EXTI13	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR4_EXTI13 /;"	d
SYSCFG_EXTICR4_EXTI13_PA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR4_EXTI13_PA /;"	d
SYSCFG_EXTICR4_EXTI13_PB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR4_EXTI13_PB /;"	d
SYSCFG_EXTICR4_EXTI13_PC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR4_EXTI13_PC /;"	d
SYSCFG_EXTICR4_EXTI13_PD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR4_EXTI13_PD /;"	d
SYSCFG_EXTICR4_EXTI13_PE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR4_EXTI13_PE /;"	d
SYSCFG_EXTICR4_EXTI13_PH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR4_EXTI13_PH /;"	d
SYSCFG_EXTICR4_EXTI14	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR4_EXTI14 /;"	d
SYSCFG_EXTICR4_EXTI14_PA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR4_EXTI14_PA /;"	d
SYSCFG_EXTICR4_EXTI14_PB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR4_EXTI14_PB /;"	d
SYSCFG_EXTICR4_EXTI14_PC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR4_EXTI14_PC /;"	d
SYSCFG_EXTICR4_EXTI14_PD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR4_EXTI14_PD /;"	d
SYSCFG_EXTICR4_EXTI14_PE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR4_EXTI14_PE /;"	d
SYSCFG_EXTICR4_EXTI14_PH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR4_EXTI14_PH /;"	d
SYSCFG_EXTICR4_EXTI15	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR4_EXTI15 /;"	d
SYSCFG_EXTICR4_EXTI15_PA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR4_EXTI15_PA /;"	d
SYSCFG_EXTICR4_EXTI15_PB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR4_EXTI15_PB /;"	d
SYSCFG_EXTICR4_EXTI15_PC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR4_EXTI15_PC /;"	d
SYSCFG_EXTICR4_EXTI15_PD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR4_EXTI15_PD /;"	d
SYSCFG_EXTICR4_EXTI15_PE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR4_EXTI15_PE /;"	d
SYSCFG_EXTICR4_EXTI15_PH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_EXTICR4_EXTI15_PH /;"	d
SYSCFG_MEMRMP_MEM_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_MEMRMP_MEM_MODE /;"	d
SYSCFG_MEMRMP_MEM_MODE_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_MEMRMP_MEM_MODE_0 /;"	d
SYSCFG_MEMRMP_MEM_MODE_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_MEMRMP_MEM_MODE_1 /;"	d
SYSCFG_MEMRMP_MEM_MODE_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_MEMRMP_MEM_MODE_2 /;"	d
SYSCFG_PMC_ADC1DC2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define SYSCFG_PMC_ADC1DC2 /;"	d
SYSCFG_TypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^} SYSCFG_TypeDef;$/;"	t	typeref:struct:__anon348
SysTick_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  SysTick_IRQn                = -1,     \/*!< 15 Cortex-M4 System Tick Interrupt                                *\/$/;"	e	enum:__anon338
TAFCR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t TAFCR;   \/*!< RTC tamper and alternate function configuration register, Address offset: 0x40 *\/$/;"	m	struct:__anon353
TAMP_STAMP_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  TAMP_STAMP_IRQn             = 2,      \/*!< Tamper and TimeStamp interrupts through the EXTI line             *\/$/;"	e	enum:__anon338
TIM1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define TIM1 /;"	d
TIM10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define TIM10 /;"	d
TIM10_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define TIM10_BASE /;"	d
TIM11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define TIM11 /;"	d
TIM11_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define TIM11_BASE /;"	d
TIM1_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define TIM1_BASE /;"	d
TIM1_BRK_TIM9_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  TIM1_BRK_TIM9_IRQn          = 24,     \/*!< TIM1 Break interrupt and TIM9 global interrupt                    *\/$/;"	e	enum:__anon338
TIM1_CC_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  TIM1_CC_IRQn                = 27,     \/*!< TIM1 Capture Compare Interrupt                                    *\/$/;"	e	enum:__anon338
TIM1_TRG_COM_TIM11_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  TIM1_TRG_COM_TIM11_IRQn     = 26,     \/*!< TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt *\/$/;"	e	enum:__anon338
TIM1_UP_TIM10_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  TIM1_UP_TIM10_IRQn          = 25,     \/*!< TIM1 Update Interrupt and TIM10 global interrupt                  *\/$/;"	e	enum:__anon338
TIM2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define TIM2 /;"	d
TIM2_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define TIM2_BASE /;"	d
TIM2_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  TIM2_IRQn                   = 28,     \/*!< TIM2 global Interrupt                                             *\/$/;"	e	enum:__anon338
TIM3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define TIM3 /;"	d
TIM3_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define TIM3_BASE /;"	d
TIM3_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  TIM3_IRQn                   = 29,     \/*!< TIM3 global Interrupt                                             *\/$/;"	e	enum:__anon338
TIM4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define TIM4 /;"	d
TIM4_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define TIM4_BASE /;"	d
TIM4_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  TIM4_IRQn                   = 30,     \/*!< TIM4 global Interrupt                                             *\/$/;"	e	enum:__anon338
TIM5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define TIM5 /;"	d
TIM5_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define TIM5_BASE /;"	d
TIM5_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  TIM5_IRQn                   = 50,     \/*!< TIM5 global Interrupt                                             *\/$/;"	e	enum:__anon338
TIM9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define TIM9 /;"	d
TIM9_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define TIM9_BASE /;"	d
TIM_ARR_ARR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_ARR_ARR /;"	d
TIM_BDTR_AOE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_BDTR_AOE /;"	d
TIM_BDTR_BKE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_BDTR_BKE /;"	d
TIM_BDTR_BKP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_BDTR_BKP /;"	d
TIM_BDTR_DTG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_BDTR_DTG /;"	d
TIM_BDTR_DTG_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_BDTR_DTG_0 /;"	d
TIM_BDTR_DTG_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_BDTR_DTG_1 /;"	d
TIM_BDTR_DTG_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_BDTR_DTG_2 /;"	d
TIM_BDTR_DTG_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_BDTR_DTG_3 /;"	d
TIM_BDTR_DTG_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_BDTR_DTG_4 /;"	d
TIM_BDTR_DTG_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_BDTR_DTG_5 /;"	d
TIM_BDTR_DTG_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_BDTR_DTG_6 /;"	d
TIM_BDTR_DTG_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_BDTR_DTG_7 /;"	d
TIM_BDTR_LOCK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_BDTR_LOCK /;"	d
TIM_BDTR_LOCK_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_BDTR_LOCK_0 /;"	d
TIM_BDTR_LOCK_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_BDTR_LOCK_1 /;"	d
TIM_BDTR_MOE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_BDTR_MOE /;"	d
TIM_BDTR_OSSI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_BDTR_OSSI /;"	d
TIM_BDTR_OSSR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_BDTR_OSSR /;"	d
TIM_CCER_CC1E	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCER_CC1E /;"	d
TIM_CCER_CC1NE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCER_CC1NE /;"	d
TIM_CCER_CC1NP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCER_CC1NP /;"	d
TIM_CCER_CC1P	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCER_CC1P /;"	d
TIM_CCER_CC2E	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCER_CC2E /;"	d
TIM_CCER_CC2NE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCER_CC2NE /;"	d
TIM_CCER_CC2NP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCER_CC2NP /;"	d
TIM_CCER_CC2P	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCER_CC2P /;"	d
TIM_CCER_CC3E	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCER_CC3E /;"	d
TIM_CCER_CC3NE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCER_CC3NE /;"	d
TIM_CCER_CC3NP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCER_CC3NP /;"	d
TIM_CCER_CC3P	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCER_CC3P /;"	d
TIM_CCER_CC4E	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCER_CC4E /;"	d
TIM_CCER_CC4NP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCER_CC4NP /;"	d
TIM_CCER_CC4P	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCER_CC4P /;"	d
TIM_CCMR1_CC1S	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR1_CC1S /;"	d
TIM_CCMR1_CC1S_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR1_CC1S_0 /;"	d
TIM_CCMR1_CC1S_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR1_CC1S_1 /;"	d
TIM_CCMR1_CC2S	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR1_CC2S /;"	d
TIM_CCMR1_CC2S_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR1_CC2S_0 /;"	d
TIM_CCMR1_CC2S_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR1_CC2S_1 /;"	d
TIM_CCMR1_IC1F	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR1_IC1F /;"	d
TIM_CCMR1_IC1F_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR1_IC1F_0 /;"	d
TIM_CCMR1_IC1F_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR1_IC1F_1 /;"	d
TIM_CCMR1_IC1F_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR1_IC1F_2 /;"	d
TIM_CCMR1_IC1F_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR1_IC1F_3 /;"	d
TIM_CCMR1_IC1PSC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR1_IC1PSC /;"	d
TIM_CCMR1_IC1PSC_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR1_IC1PSC_0 /;"	d
TIM_CCMR1_IC1PSC_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR1_IC1PSC_1 /;"	d
TIM_CCMR1_IC2F	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR1_IC2F /;"	d
TIM_CCMR1_IC2F_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR1_IC2F_0 /;"	d
TIM_CCMR1_IC2F_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR1_IC2F_1 /;"	d
TIM_CCMR1_IC2F_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR1_IC2F_2 /;"	d
TIM_CCMR1_IC2F_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR1_IC2F_3 /;"	d
TIM_CCMR1_IC2PSC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR1_IC2PSC /;"	d
TIM_CCMR1_IC2PSC_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR1_IC2PSC_0 /;"	d
TIM_CCMR1_IC2PSC_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR1_IC2PSC_1 /;"	d
TIM_CCMR1_OC1CE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR1_OC1CE /;"	d
TIM_CCMR1_OC1FE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR1_OC1FE /;"	d
TIM_CCMR1_OC1M	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR1_OC1M /;"	d
TIM_CCMR1_OC1M_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR1_OC1M_0 /;"	d
TIM_CCMR1_OC1M_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR1_OC1M_1 /;"	d
TIM_CCMR1_OC1M_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR1_OC1M_2 /;"	d
TIM_CCMR1_OC1PE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR1_OC1PE /;"	d
TIM_CCMR1_OC2CE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR1_OC2CE /;"	d
TIM_CCMR1_OC2FE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR1_OC2FE /;"	d
TIM_CCMR1_OC2M	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR1_OC2M /;"	d
TIM_CCMR1_OC2M_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR1_OC2M_0 /;"	d
TIM_CCMR1_OC2M_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR1_OC2M_1 /;"	d
TIM_CCMR1_OC2M_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR1_OC2M_2 /;"	d
TIM_CCMR1_OC2PE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR1_OC2PE /;"	d
TIM_CCMR2_CC3S	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR2_CC3S /;"	d
TIM_CCMR2_CC3S_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR2_CC3S_0 /;"	d
TIM_CCMR2_CC3S_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR2_CC3S_1 /;"	d
TIM_CCMR2_CC4S	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR2_CC4S /;"	d
TIM_CCMR2_CC4S_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR2_CC4S_0 /;"	d
TIM_CCMR2_CC4S_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR2_CC4S_1 /;"	d
TIM_CCMR2_IC3F	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR2_IC3F /;"	d
TIM_CCMR2_IC3F_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR2_IC3F_0 /;"	d
TIM_CCMR2_IC3F_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR2_IC3F_1 /;"	d
TIM_CCMR2_IC3F_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR2_IC3F_2 /;"	d
TIM_CCMR2_IC3F_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR2_IC3F_3 /;"	d
TIM_CCMR2_IC3PSC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR2_IC3PSC /;"	d
TIM_CCMR2_IC3PSC_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR2_IC3PSC_0 /;"	d
TIM_CCMR2_IC3PSC_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR2_IC3PSC_1 /;"	d
TIM_CCMR2_IC4F	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR2_IC4F /;"	d
TIM_CCMR2_IC4F_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR2_IC4F_0 /;"	d
TIM_CCMR2_IC4F_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR2_IC4F_1 /;"	d
TIM_CCMR2_IC4F_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR2_IC4F_2 /;"	d
TIM_CCMR2_IC4F_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR2_IC4F_3 /;"	d
TIM_CCMR2_IC4PSC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR2_IC4PSC /;"	d
TIM_CCMR2_IC4PSC_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR2_IC4PSC_0 /;"	d
TIM_CCMR2_IC4PSC_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR2_IC4PSC_1 /;"	d
TIM_CCMR2_OC3CE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR2_OC3CE /;"	d
TIM_CCMR2_OC3FE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR2_OC3FE /;"	d
TIM_CCMR2_OC3M	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR2_OC3M /;"	d
TIM_CCMR2_OC3M_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR2_OC3M_0 /;"	d
TIM_CCMR2_OC3M_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR2_OC3M_1 /;"	d
TIM_CCMR2_OC3M_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR2_OC3M_2 /;"	d
TIM_CCMR2_OC3PE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR2_OC3PE /;"	d
TIM_CCMR2_OC4CE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR2_OC4CE /;"	d
TIM_CCMR2_OC4FE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR2_OC4FE /;"	d
TIM_CCMR2_OC4M	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR2_OC4M /;"	d
TIM_CCMR2_OC4M_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR2_OC4M_0 /;"	d
TIM_CCMR2_OC4M_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR2_OC4M_1 /;"	d
TIM_CCMR2_OC4M_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR2_OC4M_2 /;"	d
TIM_CCMR2_OC4PE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCMR2_OC4PE /;"	d
TIM_CCR1_CCR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCR1_CCR1 /;"	d
TIM_CCR2_CCR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCR2_CCR2 /;"	d
TIM_CCR3_CCR3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCR3_CCR3 /;"	d
TIM_CCR4_CCR4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CCR4_CCR4 /;"	d
TIM_CNT_CNT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CNT_CNT /;"	d
TIM_CR1_ARPE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CR1_ARPE /;"	d
TIM_CR1_CEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CR1_CEN /;"	d
TIM_CR1_CKD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CR1_CKD /;"	d
TIM_CR1_CKD_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CR1_CKD_0 /;"	d
TIM_CR1_CKD_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CR1_CKD_1 /;"	d
TIM_CR1_CMS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CR1_CMS /;"	d
TIM_CR1_CMS_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CR1_CMS_0 /;"	d
TIM_CR1_CMS_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CR1_CMS_1 /;"	d
TIM_CR1_DIR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CR1_DIR /;"	d
TIM_CR1_OPM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CR1_OPM /;"	d
TIM_CR1_UDIS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CR1_UDIS /;"	d
TIM_CR1_URS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CR1_URS /;"	d
TIM_CR2_CCDS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CR2_CCDS /;"	d
TIM_CR2_CCPC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CR2_CCPC /;"	d
TIM_CR2_CCUS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CR2_CCUS /;"	d
TIM_CR2_MMS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CR2_MMS /;"	d
TIM_CR2_MMS_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CR2_MMS_0 /;"	d
TIM_CR2_MMS_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CR2_MMS_1 /;"	d
TIM_CR2_MMS_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CR2_MMS_2 /;"	d
TIM_CR2_OIS1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CR2_OIS1 /;"	d
TIM_CR2_OIS1N	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CR2_OIS1N /;"	d
TIM_CR2_OIS2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CR2_OIS2 /;"	d
TIM_CR2_OIS2N	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CR2_OIS2N /;"	d
TIM_CR2_OIS3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CR2_OIS3 /;"	d
TIM_CR2_OIS3N	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CR2_OIS3N /;"	d
TIM_CR2_OIS4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CR2_OIS4 /;"	d
TIM_CR2_TI1S	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_CR2_TI1S /;"	d
TIM_DCR_DBA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_DCR_DBA /;"	d
TIM_DCR_DBA_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_DCR_DBA_0 /;"	d
TIM_DCR_DBA_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_DCR_DBA_1 /;"	d
TIM_DCR_DBA_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_DCR_DBA_2 /;"	d
TIM_DCR_DBA_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_DCR_DBA_3 /;"	d
TIM_DCR_DBA_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_DCR_DBA_4 /;"	d
TIM_DCR_DBL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_DCR_DBL /;"	d
TIM_DCR_DBL_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_DCR_DBL_0 /;"	d
TIM_DCR_DBL_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_DCR_DBL_1 /;"	d
TIM_DCR_DBL_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_DCR_DBL_2 /;"	d
TIM_DCR_DBL_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_DCR_DBL_3 /;"	d
TIM_DCR_DBL_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_DCR_DBL_4 /;"	d
TIM_DIER_BIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_DIER_BIE /;"	d
TIM_DIER_CC1DE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_DIER_CC1DE /;"	d
TIM_DIER_CC1IE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_DIER_CC1IE /;"	d
TIM_DIER_CC2DE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_DIER_CC2DE /;"	d
TIM_DIER_CC2IE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_DIER_CC2IE /;"	d
TIM_DIER_CC3DE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_DIER_CC3DE /;"	d
TIM_DIER_CC3IE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_DIER_CC3IE /;"	d
TIM_DIER_CC4DE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_DIER_CC4DE /;"	d
TIM_DIER_CC4IE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_DIER_CC4IE /;"	d
TIM_DIER_COMDE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_DIER_COMDE /;"	d
TIM_DIER_COMIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_DIER_COMIE /;"	d
TIM_DIER_TDE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_DIER_TDE /;"	d
TIM_DIER_TIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_DIER_TIE /;"	d
TIM_DIER_UDE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_DIER_UDE /;"	d
TIM_DIER_UIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_DIER_UIE /;"	d
TIM_DMAR_DMAB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_DMAR_DMAB /;"	d
TIM_EGR_BG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_EGR_BG /;"	d
TIM_EGR_CC1G	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_EGR_CC1G /;"	d
TIM_EGR_CC2G	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_EGR_CC2G /;"	d
TIM_EGR_CC3G	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_EGR_CC3G /;"	d
TIM_EGR_CC4G	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_EGR_CC4G /;"	d
TIM_EGR_COMG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_EGR_COMG /;"	d
TIM_EGR_TG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_EGR_TG /;"	d
TIM_EGR_UG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_EGR_UG /;"	d
TIM_OR_ITR1_RMP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define TIM_OR_ITR1_RMP /;"	d
TIM_OR_ITR1_RMP_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define TIM_OR_ITR1_RMP_0 /;"	d
TIM_OR_ITR1_RMP_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define TIM_OR_ITR1_RMP_1 /;"	d
TIM_OR_TI4_RMP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define TIM_OR_TI4_RMP /;"	d
TIM_OR_TI4_RMP_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define TIM_OR_TI4_RMP_0 /;"	d
TIM_OR_TI4_RMP_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define TIM_OR_TI4_RMP_1 /;"	d
TIM_PSC_PSC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_PSC_PSC /;"	d
TIM_RCR_REP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_RCR_REP /;"	d
TIM_SMCR_ECE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_SMCR_ECE /;"	d
TIM_SMCR_ETF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_SMCR_ETF /;"	d
TIM_SMCR_ETF_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_SMCR_ETF_0 /;"	d
TIM_SMCR_ETF_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_SMCR_ETF_1 /;"	d
TIM_SMCR_ETF_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_SMCR_ETF_2 /;"	d
TIM_SMCR_ETF_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_SMCR_ETF_3 /;"	d
TIM_SMCR_ETP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_SMCR_ETP /;"	d
TIM_SMCR_ETPS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_SMCR_ETPS /;"	d
TIM_SMCR_ETPS_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_SMCR_ETPS_0 /;"	d
TIM_SMCR_ETPS_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_SMCR_ETPS_1 /;"	d
TIM_SMCR_MSM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_SMCR_MSM /;"	d
TIM_SMCR_SMS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_SMCR_SMS /;"	d
TIM_SMCR_SMS_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_SMCR_SMS_0 /;"	d
TIM_SMCR_SMS_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_SMCR_SMS_1 /;"	d
TIM_SMCR_SMS_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_SMCR_SMS_2 /;"	d
TIM_SMCR_TS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_SMCR_TS /;"	d
TIM_SMCR_TS_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_SMCR_TS_0 /;"	d
TIM_SMCR_TS_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_SMCR_TS_1 /;"	d
TIM_SMCR_TS_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_SMCR_TS_2 /;"	d
TIM_SR_BIF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_SR_BIF /;"	d
TIM_SR_CC1IF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_SR_CC1IF /;"	d
TIM_SR_CC1OF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_SR_CC1OF /;"	d
TIM_SR_CC2IF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_SR_CC2IF /;"	d
TIM_SR_CC2OF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_SR_CC2OF /;"	d
TIM_SR_CC3IF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_SR_CC3IF /;"	d
TIM_SR_CC3OF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_SR_CC3OF /;"	d
TIM_SR_CC4IF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_SR_CC4IF /;"	d
TIM_SR_CC4OF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_SR_CC4OF /;"	d
TIM_SR_COMIF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_SR_COMIF /;"	d
TIM_SR_TIF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_SR_TIF /;"	d
TIM_SR_UIF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  TIM_SR_UIF /;"	d
TIM_TypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^} TIM_TypeDef;$/;"	t	typeref:struct:__anon356
TR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t TR;      \/*!< RTC time register,                                        Address offset: 0x00 *\/$/;"	m	struct:__anon353
TRISE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t TRISE;      \/*!< I2C TRISE register,         Address offset: 0x20 *\/$/;"	m	struct:__anon349
TSDR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t TSDR;    \/*!< RTC time stamp date register,                             Address offset: 0x34 *\/$/;"	m	struct:__anon353
TSSSR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t TSSSR;   \/*!< RTC time-stamp sub second register,                       Address offset: 0x38 *\/$/;"	m	struct:__anon353
TSTR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t TSTR;    \/*!< RTC time stamp time register,                             Address offset: 0x30 *\/$/;"	m	struct:__anon353
TXCRCR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t TXCRCR;     \/*!< SPI TX CRC register (not used in I2S mode),         Address offset: 0x18 *\/$/;"	m	struct:__anon355
USART1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USART1 /;"	d
USART1_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USART1_BASE /;"	d
USART1_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  USART1_IRQn                 = 37,     \/*!< USART1 global Interrupt                                           *\/$/;"	e	enum:__anon338
USART2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USART2 /;"	d
USART2_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USART2_BASE /;"	d
USART2_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  USART2_IRQn                 = 38,     \/*!< USART2 global Interrupt                                           *\/$/;"	e	enum:__anon338
USART6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USART6 /;"	d
USART6_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USART6_BASE /;"	d
USART6_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  USART6_IRQn                 = 71,     \/*!< USART6 global interrupt                                           *\/$/;"	e	enum:__anon338
USART_BRR_DIV_Fraction	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_BRR_DIV_Fraction /;"	d
USART_BRR_DIV_Mantissa	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_BRR_DIV_Mantissa /;"	d
USART_CR1_IDLEIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_CR1_IDLEIE /;"	d
USART_CR1_M	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_CR1_M /;"	d
USART_CR1_OVER8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_CR1_OVER8 /;"	d
USART_CR1_PCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_CR1_PCE /;"	d
USART_CR1_PEIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_CR1_PEIE /;"	d
USART_CR1_PS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_CR1_PS /;"	d
USART_CR1_RE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_CR1_RE /;"	d
USART_CR1_RWU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_CR1_RWU /;"	d
USART_CR1_RXNEIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_CR1_RXNEIE /;"	d
USART_CR1_SBK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_CR1_SBK /;"	d
USART_CR1_TCIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_CR1_TCIE /;"	d
USART_CR1_TE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_CR1_TE /;"	d
USART_CR1_TXEIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_CR1_TXEIE /;"	d
USART_CR1_UE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_CR1_UE /;"	d
USART_CR1_WAKE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_CR1_WAKE /;"	d
USART_CR2_ADD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_CR2_ADD /;"	d
USART_CR2_CLKEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_CR2_CLKEN /;"	d
USART_CR2_CPHA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_CR2_CPHA /;"	d
USART_CR2_CPOL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_CR2_CPOL /;"	d
USART_CR2_LBCL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_CR2_LBCL /;"	d
USART_CR2_LBDIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_CR2_LBDIE /;"	d
USART_CR2_LBDL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_CR2_LBDL /;"	d
USART_CR2_LINEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_CR2_LINEN /;"	d
USART_CR2_STOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_CR2_STOP /;"	d
USART_CR2_STOP_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_CR2_STOP_0 /;"	d
USART_CR2_STOP_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_CR2_STOP_1 /;"	d
USART_CR3_CTSE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_CR3_CTSE /;"	d
USART_CR3_CTSIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_CR3_CTSIE /;"	d
USART_CR3_DMAR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_CR3_DMAR /;"	d
USART_CR3_DMAT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_CR3_DMAT /;"	d
USART_CR3_EIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_CR3_EIE /;"	d
USART_CR3_HDSEL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_CR3_HDSEL /;"	d
USART_CR3_IREN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_CR3_IREN /;"	d
USART_CR3_IRLP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_CR3_IRLP /;"	d
USART_CR3_NACK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_CR3_NACK /;"	d
USART_CR3_ONEBIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_CR3_ONEBIT /;"	d
USART_CR3_RTSE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_CR3_RTSE /;"	d
USART_CR3_SCEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_CR3_SCEN /;"	d
USART_DR_DR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_DR_DR /;"	d
USART_GTPR_GT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_GTPR_GT /;"	d
USART_GTPR_PSC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_GTPR_PSC /;"	d
USART_GTPR_PSC_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_GTPR_PSC_0 /;"	d
USART_GTPR_PSC_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_GTPR_PSC_1 /;"	d
USART_GTPR_PSC_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_GTPR_PSC_2 /;"	d
USART_GTPR_PSC_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_GTPR_PSC_3 /;"	d
USART_GTPR_PSC_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_GTPR_PSC_4 /;"	d
USART_GTPR_PSC_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_GTPR_PSC_5 /;"	d
USART_GTPR_PSC_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_GTPR_PSC_6 /;"	d
USART_GTPR_PSC_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_GTPR_PSC_7 /;"	d
USART_SR_CTS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_SR_CTS /;"	d
USART_SR_FE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_SR_FE /;"	d
USART_SR_IDLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_SR_IDLE /;"	d
USART_SR_LBD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_SR_LBD /;"	d
USART_SR_NE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_SR_NE /;"	d
USART_SR_ORE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_SR_ORE /;"	d
USART_SR_PE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_SR_PE /;"	d
USART_SR_RXNE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_SR_RXNE /;"	d
USART_SR_TC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_SR_TC /;"	d
USART_SR_TXE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  USART_SR_TXE /;"	d
USART_TypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^} USART_TypeDef;$/;"	t	typeref:struct:__anon357
USB_OTG_BCNT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_BCNT /;"	d
USB_OTG_CHNUM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_CHNUM /;"	d
USB_OTG_CHNUM_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_CHNUM_0 /;"	d
USB_OTG_CHNUM_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_CHNUM_1 /;"	d
USB_OTG_CHNUM_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_CHNUM_2 /;"	d
USB_OTG_CHNUM_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_CHNUM_3 /;"	d
USB_OTG_CID_PRODUCT_ID	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_CID_PRODUCT_ID /;"	d
USB_OTG_DAINTMSK_IEPM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DAINTMSK_IEPM /;"	d
USB_OTG_DAINTMSK_OEPM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DAINTMSK_OEPM /;"	d
USB_OTG_DAINT_IEPINT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DAINT_IEPINT /;"	d
USB_OTG_DAINT_OEPINT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DAINT_OEPINT /;"	d
USB_OTG_DCFG_DAD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DCFG_DAD /;"	d
USB_OTG_DCFG_DAD_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DCFG_DAD_0 /;"	d
USB_OTG_DCFG_DAD_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DCFG_DAD_1 /;"	d
USB_OTG_DCFG_DAD_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DCFG_DAD_2 /;"	d
USB_OTG_DCFG_DAD_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DCFG_DAD_3 /;"	d
USB_OTG_DCFG_DAD_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DCFG_DAD_4 /;"	d
USB_OTG_DCFG_DAD_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DCFG_DAD_5 /;"	d
USB_OTG_DCFG_DAD_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DCFG_DAD_6 /;"	d
USB_OTG_DCFG_DSPD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DCFG_DSPD /;"	d
USB_OTG_DCFG_DSPD_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DCFG_DSPD_0 /;"	d
USB_OTG_DCFG_DSPD_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DCFG_DSPD_1 /;"	d
USB_OTG_DCFG_NZLSOHSK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DCFG_NZLSOHSK /;"	d
USB_OTG_DCFG_PERSCHIVL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DCFG_PERSCHIVL /;"	d
USB_OTG_DCFG_PERSCHIVL_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DCFG_PERSCHIVL_0 /;"	d
USB_OTG_DCFG_PERSCHIVL_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DCFG_PERSCHIVL_1 /;"	d
USB_OTG_DCFG_PFIVL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DCFG_PFIVL /;"	d
USB_OTG_DCFG_PFIVL_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DCFG_PFIVL_0 /;"	d
USB_OTG_DCFG_PFIVL_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DCFG_PFIVL_1 /;"	d
USB_OTG_DCTL_CGINAK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DCTL_CGINAK /;"	d
USB_OTG_DCTL_CGONAK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DCTL_CGONAK /;"	d
USB_OTG_DCTL_GINSTS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DCTL_GINSTS /;"	d
USB_OTG_DCTL_GONSTS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DCTL_GONSTS /;"	d
USB_OTG_DCTL_POPRGDNE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DCTL_POPRGDNE /;"	d
USB_OTG_DCTL_RWUSIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DCTL_RWUSIG /;"	d
USB_OTG_DCTL_SDIS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DCTL_SDIS /;"	d
USB_OTG_DCTL_SGINAK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DCTL_SGINAK /;"	d
USB_OTG_DCTL_SGONAK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DCTL_SGONAK /;"	d
USB_OTG_DCTL_TCTL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DCTL_TCTL /;"	d
USB_OTG_DCTL_TCTL_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DCTL_TCTL_0 /;"	d
USB_OTG_DCTL_TCTL_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DCTL_TCTL_1 /;"	d
USB_OTG_DCTL_TCTL_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DCTL_TCTL_2 /;"	d
USB_OTG_DEACHINTMSK_IEP1INTM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DEACHINTMSK_IEP1INTM /;"	d
USB_OTG_DEACHINTMSK_OEP1INTM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DEACHINTMSK_OEP1INTM /;"	d
USB_OTG_DEACHINT_IEP1INT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DEACHINT_IEP1INT /;"	d
USB_OTG_DEACHINT_OEP1INT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DEACHINT_OEP1INT /;"	d
USB_OTG_DEVICE_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DEVICE_BASE /;"	d
USB_OTG_DIEPCTL_CNAK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPCTL_CNAK /;"	d
USB_OTG_DIEPCTL_EONUM_DPID	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPCTL_EONUM_DPID /;"	d
USB_OTG_DIEPCTL_EPDIS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPCTL_EPDIS /;"	d
USB_OTG_DIEPCTL_EPENA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPCTL_EPENA /;"	d
USB_OTG_DIEPCTL_EPTYP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPCTL_EPTYP /;"	d
USB_OTG_DIEPCTL_EPTYP_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPCTL_EPTYP_0 /;"	d
USB_OTG_DIEPCTL_EPTYP_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPCTL_EPTYP_1 /;"	d
USB_OTG_DIEPCTL_MPSIZ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPCTL_MPSIZ /;"	d
USB_OTG_DIEPCTL_NAKSTS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPCTL_NAKSTS /;"	d
USB_OTG_DIEPCTL_SD0PID_SEVNFRM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM /;"	d
USB_OTG_DIEPCTL_SNAK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPCTL_SNAK /;"	d
USB_OTG_DIEPCTL_SODDFRM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPCTL_SODDFRM /;"	d
USB_OTG_DIEPCTL_STALL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPCTL_STALL /;"	d
USB_OTG_DIEPCTL_TXFNUM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPCTL_TXFNUM /;"	d
USB_OTG_DIEPCTL_TXFNUM_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPCTL_TXFNUM_0 /;"	d
USB_OTG_DIEPCTL_TXFNUM_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPCTL_TXFNUM_1 /;"	d
USB_OTG_DIEPCTL_TXFNUM_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPCTL_TXFNUM_2 /;"	d
USB_OTG_DIEPCTL_TXFNUM_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPCTL_TXFNUM_3 /;"	d
USB_OTG_DIEPCTL_USBAEP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPCTL_USBAEP /;"	d
USB_OTG_DIEPDMA_DMAADDR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPDMA_DMAADDR /;"	d
USB_OTG_DIEPEACHMSK1_BIM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPEACHMSK1_BIM /;"	d
USB_OTG_DIEPEACHMSK1_EPDM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPEACHMSK1_EPDM /;"	d
USB_OTG_DIEPEACHMSK1_INEPNEM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPEACHMSK1_INEPNEM /;"	d
USB_OTG_DIEPEACHMSK1_INEPNMM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPEACHMSK1_INEPNMM /;"	d
USB_OTG_DIEPEACHMSK1_ITTXFEMSK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK /;"	d
USB_OTG_DIEPEACHMSK1_NAKM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPEACHMSK1_NAKM /;"	d
USB_OTG_DIEPEACHMSK1_TOM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPEACHMSK1_TOM /;"	d
USB_OTG_DIEPEACHMSK1_TXFURM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPEACHMSK1_TXFURM /;"	d
USB_OTG_DIEPEACHMSK1_XFRCM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPEACHMSK1_XFRCM /;"	d
USB_OTG_DIEPEMPMSK_INEPTXFEM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPEMPMSK_INEPTXFEM /;"	d
USB_OTG_DIEPINT_BERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPINT_BERR /;"	d
USB_OTG_DIEPINT_BNA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPINT_BNA /;"	d
USB_OTG_DIEPINT_EPDISD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPINT_EPDISD /;"	d
USB_OTG_DIEPINT_INEPNE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPINT_INEPNE /;"	d
USB_OTG_DIEPINT_ITTXFE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPINT_ITTXFE /;"	d
USB_OTG_DIEPINT_NAK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPINT_NAK /;"	d
USB_OTG_DIEPINT_PKTDRPSTS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPINT_PKTDRPSTS /;"	d
USB_OTG_DIEPINT_TOC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPINT_TOC /;"	d
USB_OTG_DIEPINT_TXFE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPINT_TXFE /;"	d
USB_OTG_DIEPINT_TXFIFOUDRN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPINT_TXFIFOUDRN /;"	d
USB_OTG_DIEPINT_XFRC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPINT_XFRC /;"	d
USB_OTG_DIEPMSK_BIM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPMSK_BIM /;"	d
USB_OTG_DIEPMSK_EPDM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPMSK_EPDM /;"	d
USB_OTG_DIEPMSK_INEPNEM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPMSK_INEPNEM /;"	d
USB_OTG_DIEPMSK_INEPNMM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPMSK_INEPNMM /;"	d
USB_OTG_DIEPMSK_ITTXFEMSK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPMSK_ITTXFEMSK /;"	d
USB_OTG_DIEPMSK_TOM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPMSK_TOM /;"	d
USB_OTG_DIEPMSK_TXFURM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPMSK_TXFURM /;"	d
USB_OTG_DIEPMSK_XFRCM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPMSK_XFRCM /;"	d
USB_OTG_DIEPTSIZ_MULCNT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPTSIZ_MULCNT /;"	d
USB_OTG_DIEPTSIZ_PKTCNT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPTSIZ_PKTCNT /;"	d
USB_OTG_DIEPTSIZ_XFRSIZ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPTSIZ_XFRSIZ /;"	d
USB_OTG_DIEPTXF_INEPTXFD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPTXF_INEPTXFD /;"	d
USB_OTG_DIEPTXF_INEPTXSA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DIEPTXF_INEPTXSA /;"	d
USB_OTG_DOEPCTL_CNAK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPCTL_CNAK /;"	d
USB_OTG_DOEPCTL_EPDIS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPCTL_EPDIS /;"	d
USB_OTG_DOEPCTL_EPENA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPCTL_EPENA /;"	d
USB_OTG_DOEPCTL_EPTYP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPCTL_EPTYP /;"	d
USB_OTG_DOEPCTL_EPTYP_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPCTL_EPTYP_0 /;"	d
USB_OTG_DOEPCTL_EPTYP_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPCTL_EPTYP_1 /;"	d
USB_OTG_DOEPCTL_MPSIZ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPCTL_MPSIZ /;"	d
USB_OTG_DOEPCTL_NAKSTS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPCTL_NAKSTS /;"	d
USB_OTG_DOEPCTL_SD0PID_SEVNFRM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM /;"	d
USB_OTG_DOEPCTL_SNAK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPCTL_SNAK /;"	d
USB_OTG_DOEPCTL_SNPM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPCTL_SNPM /;"	d
USB_OTG_DOEPCTL_SODDFRM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPCTL_SODDFRM /;"	d
USB_OTG_DOEPCTL_STALL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPCTL_STALL /;"	d
USB_OTG_DOEPCTL_USBAEP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPCTL_USBAEP /;"	d
USB_OTG_DOEPEACHMSK1_BERRM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPEACHMSK1_BERRM /;"	d
USB_OTG_DOEPEACHMSK1_BIM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPEACHMSK1_BIM /;"	d
USB_OTG_DOEPEACHMSK1_EPDM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPEACHMSK1_EPDM /;"	d
USB_OTG_DOEPEACHMSK1_INEPNEM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPEACHMSK1_INEPNEM /;"	d
USB_OTG_DOEPEACHMSK1_INEPNMM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPEACHMSK1_INEPNMM /;"	d
USB_OTG_DOEPEACHMSK1_ITTXFEMSK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK /;"	d
USB_OTG_DOEPEACHMSK1_NAKM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPEACHMSK1_NAKM /;"	d
USB_OTG_DOEPEACHMSK1_NYETM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPEACHMSK1_NYETM /;"	d
USB_OTG_DOEPEACHMSK1_TOM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPEACHMSK1_TOM /;"	d
USB_OTG_DOEPEACHMSK1_TXFURM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPEACHMSK1_TXFURM /;"	d
USB_OTG_DOEPEACHMSK1_XFRCM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPEACHMSK1_XFRCM /;"	d
USB_OTG_DOEPINT_B2BSTUP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPINT_B2BSTUP /;"	d
USB_OTG_DOEPINT_EPDISD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPINT_EPDISD /;"	d
USB_OTG_DOEPINT_NYET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPINT_NYET /;"	d
USB_OTG_DOEPINT_OTEPDIS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPINT_OTEPDIS /;"	d
USB_OTG_DOEPINT_STUP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPINT_STUP /;"	d
USB_OTG_DOEPINT_XFRC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPINT_XFRC /;"	d
USB_OTG_DOEPMSK_B2BSTUP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPMSK_B2BSTUP /;"	d
USB_OTG_DOEPMSK_BOIM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPMSK_BOIM /;"	d
USB_OTG_DOEPMSK_EPDM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPMSK_EPDM /;"	d
USB_OTG_DOEPMSK_OPEM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPMSK_OPEM /;"	d
USB_OTG_DOEPMSK_OTEPDM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPMSK_OTEPDM /;"	d
USB_OTG_DOEPMSK_STUPM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPMSK_STUPM /;"	d
USB_OTG_DOEPMSK_XFRCM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPMSK_XFRCM /;"	d
USB_OTG_DOEPTSIZ_PKTCNT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPTSIZ_PKTCNT /;"	d
USB_OTG_DOEPTSIZ_STUPCNT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPTSIZ_STUPCNT /;"	d
USB_OTG_DOEPTSIZ_STUPCNT_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPTSIZ_STUPCNT_0 /;"	d
USB_OTG_DOEPTSIZ_STUPCNT_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPTSIZ_STUPCNT_1 /;"	d
USB_OTG_DOEPTSIZ_XFRSIZ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DOEPTSIZ_XFRSIZ /;"	d
USB_OTG_DPID	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DPID /;"	d
USB_OTG_DPID_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DPID_0 /;"	d
USB_OTG_DPID_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DPID_1 /;"	d
USB_OTG_DSTS_EERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DSTS_EERR /;"	d
USB_OTG_DSTS_ENUMSPD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DSTS_ENUMSPD /;"	d
USB_OTG_DSTS_ENUMSPD_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DSTS_ENUMSPD_0 /;"	d
USB_OTG_DSTS_ENUMSPD_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DSTS_ENUMSPD_1 /;"	d
USB_OTG_DSTS_FNSOF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DSTS_FNSOF /;"	d
USB_OTG_DSTS_SUSPSTS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DSTS_SUSPSTS /;"	d
USB_OTG_DTHRCTL_ARPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DTHRCTL_ARPEN /;"	d
USB_OTG_DTHRCTL_ISOTHREN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DTHRCTL_ISOTHREN /;"	d
USB_OTG_DTHRCTL_NONISOTHREN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DTHRCTL_NONISOTHREN /;"	d
USB_OTG_DTHRCTL_RXTHREN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DTHRCTL_RXTHREN /;"	d
USB_OTG_DTHRCTL_RXTHRLEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DTHRCTL_RXTHRLEN /;"	d
USB_OTG_DTHRCTL_RXTHRLEN_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DTHRCTL_RXTHRLEN_0 /;"	d
USB_OTG_DTHRCTL_RXTHRLEN_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DTHRCTL_RXTHRLEN_1 /;"	d
USB_OTG_DTHRCTL_RXTHRLEN_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DTHRCTL_RXTHRLEN_2 /;"	d
USB_OTG_DTHRCTL_RXTHRLEN_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DTHRCTL_RXTHRLEN_3 /;"	d
USB_OTG_DTHRCTL_RXTHRLEN_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DTHRCTL_RXTHRLEN_4 /;"	d
USB_OTG_DTHRCTL_RXTHRLEN_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DTHRCTL_RXTHRLEN_5 /;"	d
USB_OTG_DTHRCTL_RXTHRLEN_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DTHRCTL_RXTHRLEN_6 /;"	d
USB_OTG_DTHRCTL_RXTHRLEN_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DTHRCTL_RXTHRLEN_7 /;"	d
USB_OTG_DTHRCTL_RXTHRLEN_8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DTHRCTL_RXTHRLEN_8 /;"	d
USB_OTG_DTHRCTL_TXTHRLEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DTHRCTL_TXTHRLEN /;"	d
USB_OTG_DTHRCTL_TXTHRLEN_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DTHRCTL_TXTHRLEN_0 /;"	d
USB_OTG_DTHRCTL_TXTHRLEN_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DTHRCTL_TXTHRLEN_1 /;"	d
USB_OTG_DTHRCTL_TXTHRLEN_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DTHRCTL_TXTHRLEN_2 /;"	d
USB_OTG_DTHRCTL_TXTHRLEN_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DTHRCTL_TXTHRLEN_3 /;"	d
USB_OTG_DTHRCTL_TXTHRLEN_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DTHRCTL_TXTHRLEN_4 /;"	d
USB_OTG_DTHRCTL_TXTHRLEN_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DTHRCTL_TXTHRLEN_5 /;"	d
USB_OTG_DTHRCTL_TXTHRLEN_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DTHRCTL_TXTHRLEN_6 /;"	d
USB_OTG_DTHRCTL_TXTHRLEN_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DTHRCTL_TXTHRLEN_7 /;"	d
USB_OTG_DTHRCTL_TXTHRLEN_8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DTHRCTL_TXTHRLEN_8 /;"	d
USB_OTG_DTXFSTS_INEPTFSAV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DTXFSTS_INEPTFSAV /;"	d
USB_OTG_DVBUSDIS_VBUSDT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DVBUSDIS_VBUSDT /;"	d
USB_OTG_DVBUSPULSE_DVBUSP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_DVBUSPULSE_DVBUSP /;"	d
USB_OTG_DeviceTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^USB_OTG_DeviceTypeDef;$/;"	t	typeref:struct:__anon360
USB_OTG_EPNUM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_EPNUM /;"	d
USB_OTG_EPNUM_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_EPNUM_0 /;"	d
USB_OTG_EPNUM_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_EPNUM_1 /;"	d
USB_OTG_EPNUM_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_EPNUM_2 /;"	d
USB_OTG_EPNUM_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_EPNUM_3 /;"	d
USB_OTG_EP_REG_SIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_EP_REG_SIZE /;"	d
USB_OTG_FIFO_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_FIFO_BASE /;"	d
USB_OTG_FIFO_SIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_FIFO_SIZE /;"	d
USB_OTG_FRMNUM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_FRMNUM /;"	d
USB_OTG_FRMNUM_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_FRMNUM_0 /;"	d
USB_OTG_FRMNUM_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_FRMNUM_1 /;"	d
USB_OTG_FRMNUM_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_FRMNUM_2 /;"	d
USB_OTG_FRMNUM_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_FRMNUM_3 /;"	d
USB_OTG_FS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_FS /;"	d
USB_OTG_FS_HOST_MAX_CHANNEL_NBR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_FS_HOST_MAX_CHANNEL_NBR /;"	d
USB_OTG_FS_MAX_IN_ENDPOINTS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_FS_MAX_IN_ENDPOINTS /;"	d
USB_OTG_FS_MAX_OUT_ENDPOINTS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_FS_MAX_OUT_ENDPOINTS /;"	d
USB_OTG_FS_PERIPH_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_FS_PERIPH_BASE /;"	d
USB_OTG_FS_TOTAL_FIFO_SIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_FS_TOTAL_FIFO_SIZE /;"	d
USB_OTG_GAHBCFG_DMAEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GAHBCFG_DMAEN /;"	d
USB_OTG_GAHBCFG_GINT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GAHBCFG_GINT /;"	d
USB_OTG_GAHBCFG_HBSTLEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GAHBCFG_HBSTLEN /;"	d
USB_OTG_GAHBCFG_HBSTLEN_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GAHBCFG_HBSTLEN_0 /;"	d
USB_OTG_GAHBCFG_HBSTLEN_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GAHBCFG_HBSTLEN_1 /;"	d
USB_OTG_GAHBCFG_HBSTLEN_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GAHBCFG_HBSTLEN_2 /;"	d
USB_OTG_GAHBCFG_HBSTLEN_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GAHBCFG_HBSTLEN_3 /;"	d
USB_OTG_GAHBCFG_PTXFELVL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GAHBCFG_PTXFELVL /;"	d
USB_OTG_GAHBCFG_TXFELVL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GAHBCFG_TXFELVL /;"	d
USB_OTG_GCCFG_I2CPADEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GCCFG_I2CPADEN /;"	d
USB_OTG_GCCFG_NOVBUSSENS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GCCFG_NOVBUSSENS /;"	d
USB_OTG_GCCFG_PWRDWN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GCCFG_PWRDWN /;"	d
USB_OTG_GCCFG_SOFOUTEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GCCFG_SOFOUTEN /;"	d
USB_OTG_GCCFG_VBUSASEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GCCFG_VBUSASEN /;"	d
USB_OTG_GCCFG_VBUSBSEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GCCFG_VBUSBSEN /;"	d
USB_OTG_GINTMSK_CIDSCHGM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTMSK_CIDSCHGM /;"	d
USB_OTG_GINTMSK_DISCINT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTMSK_DISCINT /;"	d
USB_OTG_GINTMSK_ENUMDNEM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTMSK_ENUMDNEM /;"	d
USB_OTG_GINTMSK_EOPFM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTMSK_EOPFM /;"	d
USB_OTG_GINTMSK_EPMISM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTMSK_EPMISM /;"	d
USB_OTG_GINTMSK_ESUSPM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTMSK_ESUSPM /;"	d
USB_OTG_GINTMSK_FSUSPM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTMSK_FSUSPM /;"	d
USB_OTG_GINTMSK_GINAKEFFM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTMSK_GINAKEFFM /;"	d
USB_OTG_GINTMSK_GONAKEFFM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTMSK_GONAKEFFM /;"	d
USB_OTG_GINTMSK_HCIM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTMSK_HCIM /;"	d
USB_OTG_GINTMSK_IEPINT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTMSK_IEPINT /;"	d
USB_OTG_GINTMSK_IISOIXFRM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTMSK_IISOIXFRM /;"	d
USB_OTG_GINTMSK_ISOODRPM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTMSK_ISOODRPM /;"	d
USB_OTG_GINTMSK_MMISM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTMSK_MMISM /;"	d
USB_OTG_GINTMSK_NPTXFEM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTMSK_NPTXFEM /;"	d
USB_OTG_GINTMSK_OEPINT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTMSK_OEPINT /;"	d
USB_OTG_GINTMSK_OTGINT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTMSK_OTGINT /;"	d
USB_OTG_GINTMSK_PRTIM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTMSK_PRTIM /;"	d
USB_OTG_GINTMSK_PTXFEM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTMSK_PTXFEM /;"	d
USB_OTG_GINTMSK_PXFRM_IISOOXFRM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM /;"	d
USB_OTG_GINTMSK_RXFLVLM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTMSK_RXFLVLM /;"	d
USB_OTG_GINTMSK_SOFM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTMSK_SOFM /;"	d
USB_OTG_GINTMSK_SRQIM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTMSK_SRQIM /;"	d
USB_OTG_GINTMSK_USBRST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTMSK_USBRST /;"	d
USB_OTG_GINTMSK_USBSUSPM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTMSK_USBSUSPM /;"	d
USB_OTG_GINTMSK_WUIM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTMSK_WUIM /;"	d
USB_OTG_GINTSTS_BOUTNAKEFF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTSTS_BOUTNAKEFF /;"	d
USB_OTG_GINTSTS_CIDSCHG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTSTS_CIDSCHG /;"	d
USB_OTG_GINTSTS_CMOD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTSTS_CMOD /;"	d
USB_OTG_GINTSTS_DATAFSUSP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTSTS_DATAFSUSP /;"	d
USB_OTG_GINTSTS_DISCINT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTSTS_DISCINT /;"	d
USB_OTG_GINTSTS_ENUMDNE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTSTS_ENUMDNE /;"	d
USB_OTG_GINTSTS_EOPF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTSTS_EOPF /;"	d
USB_OTG_GINTSTS_ESUSP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTSTS_ESUSP /;"	d
USB_OTG_GINTSTS_GINAKEFF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTSTS_GINAKEFF /;"	d
USB_OTG_GINTSTS_HCINT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTSTS_HCINT /;"	d
USB_OTG_GINTSTS_HPRTINT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTSTS_HPRTINT /;"	d
USB_OTG_GINTSTS_IEPINT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTSTS_IEPINT /;"	d
USB_OTG_GINTSTS_IISOIXFR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTSTS_IISOIXFR /;"	d
USB_OTG_GINTSTS_ISOODRP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTSTS_ISOODRP /;"	d
USB_OTG_GINTSTS_MMIS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTSTS_MMIS /;"	d
USB_OTG_GINTSTS_NPTXFE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTSTS_NPTXFE /;"	d
USB_OTG_GINTSTS_OEPINT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTSTS_OEPINT /;"	d
USB_OTG_GINTSTS_OTGINT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTSTS_OTGINT /;"	d
USB_OTG_GINTSTS_PTXFE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTSTS_PTXFE /;"	d
USB_OTG_GINTSTS_PXFR_INCOMPISOOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT /;"	d
USB_OTG_GINTSTS_RXFLVL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTSTS_RXFLVL /;"	d
USB_OTG_GINTSTS_SOF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTSTS_SOF /;"	d
USB_OTG_GINTSTS_SRQINT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTSTS_SRQINT /;"	d
USB_OTG_GINTSTS_USBRST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTSTS_USBRST /;"	d
USB_OTG_GINTSTS_USBSUSP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTSTS_USBSUSP /;"	d
USB_OTG_GINTSTS_WKUINT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GINTSTS_WKUINT /;"	d
USB_OTG_GLOBAL_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GLOBAL_BASE /;"	d
USB_OTG_GNPTXSTS_NPTQXSAV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GNPTXSTS_NPTQXSAV /;"	d
USB_OTG_GNPTXSTS_NPTQXSAV_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GNPTXSTS_NPTQXSAV_0 /;"	d
USB_OTG_GNPTXSTS_NPTQXSAV_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GNPTXSTS_NPTQXSAV_1 /;"	d
USB_OTG_GNPTXSTS_NPTQXSAV_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GNPTXSTS_NPTQXSAV_2 /;"	d
USB_OTG_GNPTXSTS_NPTQXSAV_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GNPTXSTS_NPTQXSAV_3 /;"	d
USB_OTG_GNPTXSTS_NPTQXSAV_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GNPTXSTS_NPTQXSAV_4 /;"	d
USB_OTG_GNPTXSTS_NPTQXSAV_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GNPTXSTS_NPTQXSAV_5 /;"	d
USB_OTG_GNPTXSTS_NPTQXSAV_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GNPTXSTS_NPTQXSAV_6 /;"	d
USB_OTG_GNPTXSTS_NPTQXSAV_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GNPTXSTS_NPTQXSAV_7 /;"	d
USB_OTG_GNPTXSTS_NPTXFSAV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GNPTXSTS_NPTXFSAV /;"	d
USB_OTG_GNPTXSTS_NPTXQTOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GNPTXSTS_NPTXQTOP /;"	d
USB_OTG_GNPTXSTS_NPTXQTOP_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GNPTXSTS_NPTXQTOP_0 /;"	d
USB_OTG_GNPTXSTS_NPTXQTOP_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GNPTXSTS_NPTXQTOP_1 /;"	d
USB_OTG_GNPTXSTS_NPTXQTOP_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GNPTXSTS_NPTXQTOP_2 /;"	d
USB_OTG_GNPTXSTS_NPTXQTOP_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GNPTXSTS_NPTXQTOP_3 /;"	d
USB_OTG_GNPTXSTS_NPTXQTOP_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GNPTXSTS_NPTXQTOP_4 /;"	d
USB_OTG_GNPTXSTS_NPTXQTOP_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GNPTXSTS_NPTXQTOP_5 /;"	d
USB_OTG_GNPTXSTS_NPTXQTOP_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GNPTXSTS_NPTXQTOP_6 /;"	d
USB_OTG_GOTGCTL_ASVLD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GOTGCTL_ASVLD /;"	d
USB_OTG_GOTGCTL_BSVLD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GOTGCTL_BSVLD /;"	d
USB_OTG_GOTGCTL_CIDSTS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GOTGCTL_CIDSTS /;"	d
USB_OTG_GOTGCTL_DBCT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GOTGCTL_DBCT /;"	d
USB_OTG_GOTGCTL_DHNPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GOTGCTL_DHNPEN /;"	d
USB_OTG_GOTGCTL_HNGSCS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GOTGCTL_HNGSCS /;"	d
USB_OTG_GOTGCTL_HNPRQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GOTGCTL_HNPRQ /;"	d
USB_OTG_GOTGCTL_HSHNPEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GOTGCTL_HSHNPEN /;"	d
USB_OTG_GOTGCTL_SRQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GOTGCTL_SRQ /;"	d
USB_OTG_GOTGCTL_SRQSCS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GOTGCTL_SRQSCS /;"	d
USB_OTG_GOTGINT_ADTOCHG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GOTGINT_ADTOCHG /;"	d
USB_OTG_GOTGINT_DBCDNE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GOTGINT_DBCDNE /;"	d
USB_OTG_GOTGINT_HNGDET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GOTGINT_HNGDET /;"	d
USB_OTG_GOTGINT_HNSSCHG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GOTGINT_HNSSCHG /;"	d
USB_OTG_GOTGINT_SEDET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GOTGINT_SEDET /;"	d
USB_OTG_GOTGINT_SRSSCHG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GOTGINT_SRSSCHG /;"	d
USB_OTG_GRSTCTL_AHBIDL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GRSTCTL_AHBIDL /;"	d
USB_OTG_GRSTCTL_CSRST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GRSTCTL_CSRST /;"	d
USB_OTG_GRSTCTL_DMAREQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GRSTCTL_DMAREQ /;"	d
USB_OTG_GRSTCTL_FCRST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GRSTCTL_FCRST /;"	d
USB_OTG_GRSTCTL_HSRST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GRSTCTL_HSRST /;"	d
USB_OTG_GRSTCTL_RXFFLSH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GRSTCTL_RXFFLSH /;"	d
USB_OTG_GRSTCTL_TXFFLSH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GRSTCTL_TXFFLSH /;"	d
USB_OTG_GRSTCTL_TXFNUM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GRSTCTL_TXFNUM /;"	d
USB_OTG_GRSTCTL_TXFNUM_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GRSTCTL_TXFNUM_0 /;"	d
USB_OTG_GRSTCTL_TXFNUM_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GRSTCTL_TXFNUM_1 /;"	d
USB_OTG_GRSTCTL_TXFNUM_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GRSTCTL_TXFNUM_2 /;"	d
USB_OTG_GRSTCTL_TXFNUM_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GRSTCTL_TXFNUM_3 /;"	d
USB_OTG_GRSTCTL_TXFNUM_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GRSTCTL_TXFNUM_4 /;"	d
USB_OTG_GRXFSIZ_RXFD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GRXFSIZ_RXFD /;"	d
USB_OTG_GRXSTSP_BCNT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GRXSTSP_BCNT /;"	d
USB_OTG_GRXSTSP_DPID	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GRXSTSP_DPID /;"	d
USB_OTG_GRXSTSP_EPNUM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GRXSTSP_EPNUM /;"	d
USB_OTG_GRXSTSP_PKTSTS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GRXSTSP_PKTSTS /;"	d
USB_OTG_GUSBCFG_CTXPKT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GUSBCFG_CTXPKT /;"	d
USB_OTG_GUSBCFG_FDMOD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GUSBCFG_FDMOD /;"	d
USB_OTG_GUSBCFG_FHMOD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GUSBCFG_FHMOD /;"	d
USB_OTG_GUSBCFG_HNPCAP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GUSBCFG_HNPCAP /;"	d
USB_OTG_GUSBCFG_PCCI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GUSBCFG_PCCI /;"	d
USB_OTG_GUSBCFG_PHYLPCS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GUSBCFG_PHYLPCS /;"	d
USB_OTG_GUSBCFG_PHYSEL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GUSBCFG_PHYSEL /;"	d
USB_OTG_GUSBCFG_PTCI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GUSBCFG_PTCI /;"	d
USB_OTG_GUSBCFG_SRPCAP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GUSBCFG_SRPCAP /;"	d
USB_OTG_GUSBCFG_TOCAL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GUSBCFG_TOCAL /;"	d
USB_OTG_GUSBCFG_TOCAL_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GUSBCFG_TOCAL_0 /;"	d
USB_OTG_GUSBCFG_TOCAL_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GUSBCFG_TOCAL_1 /;"	d
USB_OTG_GUSBCFG_TOCAL_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GUSBCFG_TOCAL_2 /;"	d
USB_OTG_GUSBCFG_TRDT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GUSBCFG_TRDT /;"	d
USB_OTG_GUSBCFG_TRDT_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GUSBCFG_TRDT_0 /;"	d
USB_OTG_GUSBCFG_TRDT_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GUSBCFG_TRDT_1 /;"	d
USB_OTG_GUSBCFG_TRDT_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GUSBCFG_TRDT_2 /;"	d
USB_OTG_GUSBCFG_TRDT_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GUSBCFG_TRDT_3 /;"	d
USB_OTG_GUSBCFG_TSDPS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GUSBCFG_TSDPS /;"	d
USB_OTG_GUSBCFG_ULPIAR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GUSBCFG_ULPIAR /;"	d
USB_OTG_GUSBCFG_ULPICSM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GUSBCFG_ULPICSM /;"	d
USB_OTG_GUSBCFG_ULPIEVBUSD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GUSBCFG_ULPIEVBUSD /;"	d
USB_OTG_GUSBCFG_ULPIEVBUSI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GUSBCFG_ULPIEVBUSI /;"	d
USB_OTG_GUSBCFG_ULPIFSLS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GUSBCFG_ULPIFSLS /;"	d
USB_OTG_GUSBCFG_ULPIIPD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_GUSBCFG_ULPIIPD /;"	d
USB_OTG_GlobalTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^USB_OTG_GlobalTypeDef;$/;"	t	typeref:struct:__anon359
USB_OTG_HAINTMSK_HAINTM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HAINTMSK_HAINTM /;"	d
USB_OTG_HAINT_HAINT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HAINT_HAINT /;"	d
USB_OTG_HCCHAR_CHDIS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCCHAR_CHDIS /;"	d
USB_OTG_HCCHAR_CHENA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCCHAR_CHENA /;"	d
USB_OTG_HCCHAR_DAD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCCHAR_DAD /;"	d
USB_OTG_HCCHAR_DAD_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCCHAR_DAD_0 /;"	d
USB_OTG_HCCHAR_DAD_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCCHAR_DAD_1 /;"	d
USB_OTG_HCCHAR_DAD_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCCHAR_DAD_2 /;"	d
USB_OTG_HCCHAR_DAD_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCCHAR_DAD_3 /;"	d
USB_OTG_HCCHAR_DAD_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCCHAR_DAD_4 /;"	d
USB_OTG_HCCHAR_DAD_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCCHAR_DAD_5 /;"	d
USB_OTG_HCCHAR_DAD_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCCHAR_DAD_6 /;"	d
USB_OTG_HCCHAR_EPDIR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCCHAR_EPDIR /;"	d
USB_OTG_HCCHAR_EPNUM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCCHAR_EPNUM /;"	d
USB_OTG_HCCHAR_EPNUM_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCCHAR_EPNUM_0 /;"	d
USB_OTG_HCCHAR_EPNUM_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCCHAR_EPNUM_1 /;"	d
USB_OTG_HCCHAR_EPNUM_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCCHAR_EPNUM_2 /;"	d
USB_OTG_HCCHAR_EPNUM_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCCHAR_EPNUM_3 /;"	d
USB_OTG_HCCHAR_EPTYP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCCHAR_EPTYP /;"	d
USB_OTG_HCCHAR_EPTYP_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCCHAR_EPTYP_0 /;"	d
USB_OTG_HCCHAR_EPTYP_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCCHAR_EPTYP_1 /;"	d
USB_OTG_HCCHAR_LSDEV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCCHAR_LSDEV /;"	d
USB_OTG_HCCHAR_MC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCCHAR_MC /;"	d
USB_OTG_HCCHAR_MC_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCCHAR_MC_0 /;"	d
USB_OTG_HCCHAR_MC_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCCHAR_MC_1 /;"	d
USB_OTG_HCCHAR_MPSIZ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCCHAR_MPSIZ /;"	d
USB_OTG_HCCHAR_ODDFRM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCCHAR_ODDFRM /;"	d
USB_OTG_HCDMA_DMAADDR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCDMA_DMAADDR /;"	d
USB_OTG_HCFG_FSLSPCS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCFG_FSLSPCS /;"	d
USB_OTG_HCFG_FSLSPCS_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCFG_FSLSPCS_0 /;"	d
USB_OTG_HCFG_FSLSPCS_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCFG_FSLSPCS_1 /;"	d
USB_OTG_HCFG_FSLSS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCFG_FSLSS /;"	d
USB_OTG_HCINTMSK_ACKM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCINTMSK_ACKM /;"	d
USB_OTG_HCINTMSK_AHBERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCINTMSK_AHBERR /;"	d
USB_OTG_HCINTMSK_BBERRM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCINTMSK_BBERRM /;"	d
USB_OTG_HCINTMSK_CHHM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCINTMSK_CHHM /;"	d
USB_OTG_HCINTMSK_DTERRM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCINTMSK_DTERRM /;"	d
USB_OTG_HCINTMSK_FRMORM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCINTMSK_FRMORM /;"	d
USB_OTG_HCINTMSK_NAKM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCINTMSK_NAKM /;"	d
USB_OTG_HCINTMSK_NYET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCINTMSK_NYET /;"	d
USB_OTG_HCINTMSK_STALLM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCINTMSK_STALLM /;"	d
USB_OTG_HCINTMSK_TXERRM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCINTMSK_TXERRM /;"	d
USB_OTG_HCINTMSK_XFRCM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCINTMSK_XFRCM /;"	d
USB_OTG_HCINT_ACK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCINT_ACK /;"	d
USB_OTG_HCINT_AHBERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCINT_AHBERR /;"	d
USB_OTG_HCINT_BBERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCINT_BBERR /;"	d
USB_OTG_HCINT_CHH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCINT_CHH /;"	d
USB_OTG_HCINT_DTERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCINT_DTERR /;"	d
USB_OTG_HCINT_FRMOR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCINT_FRMOR /;"	d
USB_OTG_HCINT_NAK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCINT_NAK /;"	d
USB_OTG_HCINT_NYET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCINT_NYET /;"	d
USB_OTG_HCINT_STALL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCINT_STALL /;"	d
USB_OTG_HCINT_TXERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCINT_TXERR /;"	d
USB_OTG_HCINT_XFRC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCINT_XFRC /;"	d
USB_OTG_HCSPLT_COMPLSPLT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCSPLT_COMPLSPLT /;"	d
USB_OTG_HCSPLT_HUBADDR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCSPLT_HUBADDR /;"	d
USB_OTG_HCSPLT_HUBADDR_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCSPLT_HUBADDR_0 /;"	d
USB_OTG_HCSPLT_HUBADDR_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCSPLT_HUBADDR_1 /;"	d
USB_OTG_HCSPLT_HUBADDR_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCSPLT_HUBADDR_2 /;"	d
USB_OTG_HCSPLT_HUBADDR_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCSPLT_HUBADDR_3 /;"	d
USB_OTG_HCSPLT_HUBADDR_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCSPLT_HUBADDR_4 /;"	d
USB_OTG_HCSPLT_HUBADDR_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCSPLT_HUBADDR_5 /;"	d
USB_OTG_HCSPLT_HUBADDR_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCSPLT_HUBADDR_6 /;"	d
USB_OTG_HCSPLT_PRTADDR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCSPLT_PRTADDR /;"	d
USB_OTG_HCSPLT_PRTADDR_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCSPLT_PRTADDR_0 /;"	d
USB_OTG_HCSPLT_PRTADDR_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCSPLT_PRTADDR_1 /;"	d
USB_OTG_HCSPLT_PRTADDR_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCSPLT_PRTADDR_2 /;"	d
USB_OTG_HCSPLT_PRTADDR_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCSPLT_PRTADDR_3 /;"	d
USB_OTG_HCSPLT_PRTADDR_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCSPLT_PRTADDR_4 /;"	d
USB_OTG_HCSPLT_PRTADDR_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCSPLT_PRTADDR_5 /;"	d
USB_OTG_HCSPLT_PRTADDR_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCSPLT_PRTADDR_6 /;"	d
USB_OTG_HCSPLT_SPLITEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCSPLT_SPLITEN /;"	d
USB_OTG_HCSPLT_XACTPOS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCSPLT_XACTPOS /;"	d
USB_OTG_HCSPLT_XACTPOS_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCSPLT_XACTPOS_0 /;"	d
USB_OTG_HCSPLT_XACTPOS_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCSPLT_XACTPOS_1 /;"	d
USB_OTG_HCTSIZ_DOPING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCTSIZ_DOPING /;"	d
USB_OTG_HCTSIZ_DPID	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCTSIZ_DPID /;"	d
USB_OTG_HCTSIZ_DPID_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCTSIZ_DPID_0 /;"	d
USB_OTG_HCTSIZ_DPID_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCTSIZ_DPID_1 /;"	d
USB_OTG_HCTSIZ_PKTCNT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCTSIZ_PKTCNT /;"	d
USB_OTG_HCTSIZ_XFRSIZ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HCTSIZ_XFRSIZ /;"	d
USB_OTG_HFIR_FRIVL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HFIR_FRIVL /;"	d
USB_OTG_HFNUM_FRNUM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HFNUM_FRNUM /;"	d
USB_OTG_HFNUM_FTREM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HFNUM_FTREM /;"	d
USB_OTG_HOST_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HOST_BASE /;"	d
USB_OTG_HOST_CHANNEL_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HOST_CHANNEL_BASE /;"	d
USB_OTG_HOST_CHANNEL_SIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HOST_CHANNEL_SIZE /;"	d
USB_OTG_HOST_PORT_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HOST_PORT_BASE /;"	d
USB_OTG_HPRT_PCDET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPRT_PCDET /;"	d
USB_OTG_HPRT_PCSTS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPRT_PCSTS /;"	d
USB_OTG_HPRT_PENA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPRT_PENA /;"	d
USB_OTG_HPRT_PENCHNG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPRT_PENCHNG /;"	d
USB_OTG_HPRT_PLSTS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPRT_PLSTS /;"	d
USB_OTG_HPRT_PLSTS_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPRT_PLSTS_0 /;"	d
USB_OTG_HPRT_PLSTS_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPRT_PLSTS_1 /;"	d
USB_OTG_HPRT_POCA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPRT_POCA /;"	d
USB_OTG_HPRT_POCCHNG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPRT_POCCHNG /;"	d
USB_OTG_HPRT_PPWR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPRT_PPWR /;"	d
USB_OTG_HPRT_PRES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPRT_PRES /;"	d
USB_OTG_HPRT_PRST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPRT_PRST /;"	d
USB_OTG_HPRT_PSPD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPRT_PSPD /;"	d
USB_OTG_HPRT_PSPD_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPRT_PSPD_0 /;"	d
USB_OTG_HPRT_PSPD_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPRT_PSPD_1 /;"	d
USB_OTG_HPRT_PSUSP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPRT_PSUSP /;"	d
USB_OTG_HPRT_PTCTL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPRT_PTCTL /;"	d
USB_OTG_HPRT_PTCTL_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPRT_PTCTL_0 /;"	d
USB_OTG_HPRT_PTCTL_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPRT_PTCTL_1 /;"	d
USB_OTG_HPRT_PTCTL_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPRT_PTCTL_2 /;"	d
USB_OTG_HPRT_PTCTL_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPRT_PTCTL_3 /;"	d
USB_OTG_HPTXFSIZ_PTXFD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPTXFSIZ_PTXFD /;"	d
USB_OTG_HPTXFSIZ_PTXSA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPTXFSIZ_PTXSA /;"	d
USB_OTG_HPTXSTS_PTXFSAVL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPTXSTS_PTXFSAVL /;"	d
USB_OTG_HPTXSTS_PTXQSAV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPTXSTS_PTXQSAV /;"	d
USB_OTG_HPTXSTS_PTXQSAV_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPTXSTS_PTXQSAV_0 /;"	d
USB_OTG_HPTXSTS_PTXQSAV_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPTXSTS_PTXQSAV_1 /;"	d
USB_OTG_HPTXSTS_PTXQSAV_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPTXSTS_PTXQSAV_2 /;"	d
USB_OTG_HPTXSTS_PTXQSAV_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPTXSTS_PTXQSAV_3 /;"	d
USB_OTG_HPTXSTS_PTXQSAV_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPTXSTS_PTXQSAV_4 /;"	d
USB_OTG_HPTXSTS_PTXQSAV_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPTXSTS_PTXQSAV_5 /;"	d
USB_OTG_HPTXSTS_PTXQSAV_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPTXSTS_PTXQSAV_6 /;"	d
USB_OTG_HPTXSTS_PTXQSAV_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPTXSTS_PTXQSAV_7 /;"	d
USB_OTG_HPTXSTS_PTXQTOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPTXSTS_PTXQTOP /;"	d
USB_OTG_HPTXSTS_PTXQTOP_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPTXSTS_PTXQTOP_0 /;"	d
USB_OTG_HPTXSTS_PTXQTOP_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPTXSTS_PTXQTOP_1 /;"	d
USB_OTG_HPTXSTS_PTXQTOP_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPTXSTS_PTXQTOP_2 /;"	d
USB_OTG_HPTXSTS_PTXQTOP_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPTXSTS_PTXQTOP_3 /;"	d
USB_OTG_HPTXSTS_PTXQTOP_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPTXSTS_PTXQTOP_4 /;"	d
USB_OTG_HPTXSTS_PTXQTOP_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPTXSTS_PTXQTOP_5 /;"	d
USB_OTG_HPTXSTS_PTXQTOP_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPTXSTS_PTXQTOP_6 /;"	d
USB_OTG_HPTXSTS_PTXQTOP_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_HPTXSTS_PTXQTOP_7 /;"	d
USB_OTG_HostChannelTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^USB_OTG_HostChannelTypeDef;$/;"	t	typeref:struct:__anon364
USB_OTG_HostTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^USB_OTG_HostTypeDef;$/;"	t	typeref:struct:__anon363
USB_OTG_INEndpointTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^USB_OTG_INEndpointTypeDef;$/;"	t	typeref:struct:__anon361
USB_OTG_IN_ENDPOINT_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_IN_ENDPOINT_BASE /;"	d
USB_OTG_NPTXFD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_NPTXFD /;"	d
USB_OTG_NPTXFSA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_NPTXFSA /;"	d
USB_OTG_OUTEndpointTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^USB_OTG_OUTEndpointTypeDef;$/;"	t	typeref:struct:__anon362
USB_OTG_OUT_ENDPOINT_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_OUT_ENDPOINT_BASE /;"	d
USB_OTG_PCGCCTL_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_PCGCCTL_BASE /;"	d
USB_OTG_PCGCCTL_GATECLK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_PCGCCTL_GATECLK /;"	d
USB_OTG_PCGCCTL_PHYSUSP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_PCGCCTL_PHYSUSP /;"	d
USB_OTG_PCGCCTL_STOPCLK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_PCGCCTL_STOPCLK /;"	d
USB_OTG_PCGCR_GATEHCLK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_PCGCR_GATEHCLK /;"	d
USB_OTG_PCGCR_PHYSUSP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_PCGCR_PHYSUSP /;"	d
USB_OTG_PCGCR_STPPCLK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_PCGCR_STPPCLK /;"	d
USB_OTG_PKTSTS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_PKTSTS /;"	d
USB_OTG_PKTSTS_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_PKTSTS_0 /;"	d
USB_OTG_PKTSTS_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_PKTSTS_1 /;"	d
USB_OTG_PKTSTS_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_PKTSTS_2 /;"	d
USB_OTG_PKTSTS_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_PKTSTS_3 /;"	d
USB_OTG_TX0FD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_TX0FD /;"	d
USB_OTG_TX0FSA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define USB_OTG_TX0FSA /;"	d
UsageFault_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  UsageFault_IRQn             = -10,    \/*!< 6 Cortex-M4 Usage Fault Interrupt                                 *\/$/;"	e	enum:__anon338
WPR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t WPR;     \/*!< RTC write protection register,                            Address offset: 0x24 *\/$/;"	m	struct:__anon353
WUTR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  __IO uint32_t WUTR;    \/*!< RTC wakeup timer register,                                Address offset: 0x14 *\/$/;"	m	struct:__anon353
WWDG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define WWDG /;"	d
WWDG_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define WWDG_BASE /;"	d
WWDG_CFR_EWI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  WWDG_CFR_EWI /;"	d
WWDG_CFR_W	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  WWDG_CFR_W /;"	d
WWDG_CFR_W0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  WWDG_CFR_W0 /;"	d
WWDG_CFR_W1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  WWDG_CFR_W1 /;"	d
WWDG_CFR_W2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  WWDG_CFR_W2 /;"	d
WWDG_CFR_W3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  WWDG_CFR_W3 /;"	d
WWDG_CFR_W4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  WWDG_CFR_W4 /;"	d
WWDG_CFR_W5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  WWDG_CFR_W5 /;"	d
WWDG_CFR_W6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  WWDG_CFR_W6 /;"	d
WWDG_CFR_WDGTB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  WWDG_CFR_WDGTB /;"	d
WWDG_CFR_WDGTB0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  WWDG_CFR_WDGTB0 /;"	d
WWDG_CFR_WDGTB1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  WWDG_CFR_WDGTB1 /;"	d
WWDG_CR_T	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  WWDG_CR_T /;"	d
WWDG_CR_T0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  WWDG_CR_T0 /;"	d
WWDG_CR_T1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  WWDG_CR_T1 /;"	d
WWDG_CR_T2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  WWDG_CR_T2 /;"	d
WWDG_CR_T3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  WWDG_CR_T3 /;"	d
WWDG_CR_T4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  WWDG_CR_T4 /;"	d
WWDG_CR_T5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  WWDG_CR_T5 /;"	d
WWDG_CR_T6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  WWDG_CR_T6 /;"	d
WWDG_CR_WDGA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  WWDG_CR_WDGA /;"	d
WWDG_IRQn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^  WWDG_IRQn                   = 0,      \/*!< Window WatchDog Interrupt                                         *\/$/;"	e	enum:__anon338
WWDG_SR_EWIF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define  WWDG_SR_EWIF /;"	d
WWDG_TypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^} WWDG_TypeDef;$/;"	t	typeref:struct:__anon358
__CM4_REV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define __CM4_REV /;"	d
__FPU_PRESENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define __FPU_PRESENT /;"	d
__MPU_PRESENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define __MPU_PRESENT /;"	d
__NVIC_PRIO_BITS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define __NVIC_PRIO_BITS /;"	d
__STM32F401xE_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define __STM32F401xE_H$/;"	d
__Vendor_SysTickConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f411xe.h	/^#define __Vendor_SysTickConfig /;"	d
CLEAR_BIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx.h	/^#define CLEAR_BIT(/;"	d
CLEAR_REG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx.h	/^#define CLEAR_REG(/;"	d
DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx.h	/^  DISABLE = 0, $/;"	e	enum:__anon366
ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx.h	/^  ENABLE = !DISABLE$/;"	e	enum:__anon366
ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx.h	/^  ERROR = 0, $/;"	e	enum:__anon367
ErrorStatus	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx.h	/^} ErrorStatus;$/;"	t	typeref:enum:__anon367
FlagStatus	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx.h	/^} FlagStatus, ITStatus;$/;"	t	typeref:enum:__anon365
FunctionalState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx.h	/^} FunctionalState;$/;"	t	typeref:enum:__anon366
IS_FUNCTIONAL_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx.h	/^#define IS_FUNCTIONAL_STATE(/;"	d
ITStatus	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx.h	/^} FlagStatus, ITStatus;$/;"	t	typeref:enum:__anon365
MODIFY_REG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx.h	/^#define MODIFY_REG(/;"	d
POSITION_VAL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx.h	/^#define POSITION_VAL(/;"	d
READ_BIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx.h	/^#define READ_BIT(/;"	d
READ_REG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx.h	/^#define READ_REG(/;"	d
RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx.h	/^  RESET = 0, $/;"	e	enum:__anon365
SET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx.h	/^  SET = !RESET$/;"	e	enum:__anon365
SET_BIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx.h	/^#define SET_BIT(/;"	d
STM32F4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx.h	/^#define STM32F4$/;"	d
STM32F411xE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx.h	/^  #define STM32F411xE /;"	d
SUCCESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx.h	/^  SUCCESS = !ERROR$/;"	e	enum:__anon367
USE_HAL_DRIVER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx.h	/^  #define USE_HAL_DRIVER$/;"	d
WRITE_REG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx.h	/^#define WRITE_REG(/;"	d
__STM32F4xx_CMSIS_DEVICE_VERSION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx.h	/^#define __STM32F4xx_CMSIS_DEVICE_VERSION /;"	d
__STM32F4xx_CMSIS_DEVICE_VERSION_MAIN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx.h	/^#define __STM32F4xx_CMSIS_DEVICE_VERSION_MAIN /;"	d
__STM32F4xx_CMSIS_DEVICE_VERSION_RC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx.h	/^#define __STM32F4xx_CMSIS_DEVICE_VERSION_RC /;"	d
__STM32F4xx_CMSIS_DEVICE_VERSION_SUB1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx.h	/^#define __STM32F4xx_CMSIS_DEVICE_VERSION_SUB1 /;"	d
__STM32F4xx_CMSIS_DEVICE_VERSION_SUB2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx.h	/^#define __STM32F4xx_CMSIS_DEVICE_VERSION_SUB2 /;"	d
__STM32F4xx_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx.h	/^#define __STM32F4xx_H$/;"	d
DATA_CACHE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define  DATA_CACHE_ENABLE /;"	d
DP83848_PHY_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define DP83848_PHY_ADDRESS /;"	d
ETH_RXBUFNB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define ETH_RXBUFNB /;"	d
ETH_RX_BUF_SIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define ETH_RX_BUF_SIZE /;"	d
ETH_TXBUFNB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define ETH_TXBUFNB /;"	d
ETH_TX_BUF_SIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define ETH_TX_BUF_SIZE /;"	d
EXTERNAL_CLOCK_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^  #define EXTERNAL_CLOCK_VALUE /;"	d
HAL_ADC_MODULE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define HAL_ADC_MODULE_ENABLED$/;"	d
HAL_CAN_MODULE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define HAL_CAN_MODULE_ENABLED$/;"	d
HAL_CORTEX_MODULE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define HAL_CORTEX_MODULE_ENABLED /;"	d
HAL_CRC_MODULE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define HAL_CRC_MODULE_ENABLED$/;"	d
HAL_CRYP_MODULE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define HAL_CRYP_MODULE_ENABLED$/;"	d
HAL_DAC_MODULE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define HAL_DAC_MODULE_ENABLED$/;"	d
HAL_DCMI_MODULE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define HAL_DCMI_MODULE_ENABLED$/;"	d
HAL_DMA_MODULE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define HAL_DMA_MODULE_ENABLED$/;"	d
HAL_ETH_MODULE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define HAL_ETH_MODULE_ENABLED$/;"	d
HAL_FLASH_MODULE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define HAL_FLASH_MODULE_ENABLED /;"	d
HAL_GPIO_MODULE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define HAL_GPIO_MODULE_ENABLED$/;"	d
HAL_HASH_MODULE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define HAL_HASH_MODULE_ENABLED$/;"	d
HAL_HCD_MODULE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define HAL_HCD_MODULE_ENABLED$/;"	d
HAL_I2C_MODULE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define HAL_I2C_MODULE_ENABLED$/;"	d
HAL_I2S_MODULE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define HAL_I2S_MODULE_ENABLED$/;"	d
HAL_IRDA_MODULE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define HAL_IRDA_MODULE_ENABLED$/;"	d
HAL_IWDG_MODULE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define HAL_IWDG_MODULE_ENABLED$/;"	d
HAL_LTDC_MODULE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define HAL_LTDC_MODULE_ENABLED$/;"	d
HAL_MODULE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define HAL_MODULE_ENABLED /;"	d
HAL_NAND_MODULE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define HAL_NAND_MODULE_ENABLED$/;"	d
HAL_NOR_MODULE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define HAL_NOR_MODULE_ENABLED$/;"	d
HAL_PCCARD_MODULE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define HAL_PCCARD_MODULE_ENABLED$/;"	d
HAL_PCD_MODULE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define HAL_PCD_MODULE_ENABLED$/;"	d
HAL_PWR_MODULE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define HAL_PWR_MODULE_ENABLED$/;"	d
HAL_RCC_MODULE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define HAL_RCC_MODULE_ENABLED$/;"	d
HAL_RNG_MODULE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define HAL_RNG_MODULE_ENABLED$/;"	d
HAL_RTC_MODULE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define HAL_RTC_MODULE_ENABLED$/;"	d
HAL_SD_MODULE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define HAL_SD_MODULE_ENABLED$/;"	d
HAL_SMARTCARD_MODULE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define HAL_SMARTCARD_MODULE_ENABLED$/;"	d
HAL_SPI_MODULE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define HAL_SPI_MODULE_ENABLED$/;"	d
HAL_SRAM_MODULE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define HAL_SRAM_MODULE_ENABLED$/;"	d
HAL_TIM_MODULE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define HAL_TIM_MODULE_ENABLED$/;"	d
HAL_UART_MODULE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define HAL_UART_MODULE_ENABLED$/;"	d
HAL_USART_MODULE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define HAL_USART_MODULE_ENABLED$/;"	d
HAL_WWDG_MODULE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define HAL_WWDG_MODULE_ENABLED$/;"	d
HSE_STARTUP_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^  #define HSE_STARTUP_TIMEOUT /;"	d
HSE_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^  #define HSE_VALUE /;"	d
HSI_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^  #define HSI_VALUE /;"	d
INSTRUCTION_CACHE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define  INSTRUCTION_CACHE_ENABLE /;"	d
LSE_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^ #define LSE_VALUE /;"	d
LSI_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^ #define LSI_VALUE /;"	d
MAC_ADDR0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define MAC_ADDR0 /;"	d
MAC_ADDR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define MAC_ADDR1 /;"	d
MAC_ADDR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define MAC_ADDR2 /;"	d
MAC_ADDR3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define MAC_ADDR3 /;"	d
MAC_ADDR4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define MAC_ADDR4 /;"	d
MAC_ADDR5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define MAC_ADDR5 /;"	d
PHY_AUTONEGOTIATION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define PHY_AUTONEGOTIATION /;"	d
PHY_AUTONEGO_COMPLETE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define PHY_AUTONEGO_COMPLETE /;"	d
PHY_BCR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define PHY_BCR /;"	d
PHY_BSR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define PHY_BSR /;"	d
PHY_CONFIG_DELAY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define PHY_CONFIG_DELAY /;"	d
PHY_DUPLEX_STATUS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define PHY_DUPLEX_STATUS /;"	d
PHY_FULLDUPLEX_100M	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define PHY_FULLDUPLEX_100M /;"	d
PHY_FULLDUPLEX_10M	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define PHY_FULLDUPLEX_10M /;"	d
PHY_HALFDUPLEX_100M	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define PHY_HALFDUPLEX_100M /;"	d
PHY_HALFDUPLEX_10M	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define PHY_HALFDUPLEX_10M /;"	d
PHY_ISOLATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define PHY_ISOLATE /;"	d
PHY_JABBER_DETECTION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define PHY_JABBER_DETECTION /;"	d
PHY_LINKED_STATUS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define PHY_LINKED_STATUS /;"	d
PHY_LINK_INTERRUPT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define PHY_LINK_INTERRUPT /;"	d
PHY_LINK_STATUS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define PHY_LINK_STATUS /;"	d
PHY_LOOPBACK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define PHY_LOOPBACK /;"	d
PHY_MICR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define PHY_MICR /;"	d
PHY_MICR_INT_EN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define PHY_MICR_INT_EN /;"	d
PHY_MICR_INT_OE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define PHY_MICR_INT_OE /;"	d
PHY_MISR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define PHY_MISR /;"	d
PHY_MISR_LINK_INT_EN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define PHY_MISR_LINK_INT_EN /;"	d
PHY_POWERDOWN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define PHY_POWERDOWN /;"	d
PHY_READ_TO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define PHY_READ_TO /;"	d
PHY_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define PHY_RESET /;"	d
PHY_RESET_DELAY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define PHY_RESET_DELAY /;"	d
PHY_RESTART_AUTONEGOTIATION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define PHY_RESTART_AUTONEGOTIATION /;"	d
PHY_SPEED_STATUS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define PHY_SPEED_STATUS /;"	d
PHY_SR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define PHY_SR /;"	d
PHY_WRITE_TO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define PHY_WRITE_TO /;"	d
PREFETCH_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define  PREFETCH_ENABLE /;"	d
TICK_INT_PRIORITY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define  TICK_INT_PRIORITY /;"	d
USE_RTOS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define  USE_RTOS /;"	d
VDD_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define  VDD_VALUE /;"	d
__STM32F4xx_HAL_CONF_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^#define __STM32F4xx_HAL_CONF_H$/;"	d
assert_param	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/stm32f4xx_hal_conf.h	/^  #define assert_param(/;"	d
AHBPrescTable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/system_stm32f4xx.c	/^const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};$/;"	v
HSE_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/system_stm32f4xx.c	/^  #define HSE_VALUE /;"	d	file:
HSI_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/system_stm32f4xx.c	/^  #define HSI_VALUE /;"	d	file:
SetSysClock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/system_stm32f4xx.c	/^void SetSysClock(void)$/;"	f
SetSysClock_PLL_HSE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/system_stm32f4xx.c	/^uint8_t SetSysClock_PLL_HSE(uint8_t bypass)$/;"	f
SetSysClock_PLL_HSI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/system_stm32f4xx.c	/^uint8_t SetSysClock_PLL_HSI(void)$/;"	f
SystemCoreClock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/system_stm32f4xx.c	/^uint32_t SystemCoreClock = 16000000;$/;"	v
SystemCoreClockUpdate	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/system_stm32f4xx.c	/^void SystemCoreClockUpdate(void)$/;"	f
SystemInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/system_stm32f4xx.c	/^void SystemInit(void)$/;"	f
SystemInit_ExtMemCtl	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/system_stm32f4xx.c	/^void SystemInit_ExtMemCtl(void)$/;"	f
USE_PLL_HSE_EXTC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/system_stm32f4xx.c	/^#define USE_PLL_HSE_EXTC /;"	d	file:
USE_PLL_HSE_XTAL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/system_stm32f4xx.c	/^#define USE_PLL_HSE_XTAL /;"	d	file:
VECT_TAB_OFFSET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/system_stm32f4xx.c	/^#define VECT_TAB_OFFSET /;"	d	file:
__SYSTEM_STM32F4XX_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/system_stm32f4xx.h	/^#define __SYSTEM_STM32F4XX_H$/;"	d
ADC_CLOCK_ASYNC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define ADC_CLOCK_ASYNC /;"	d
ADC_EXTERNALTRIG0_T6_TRGO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define ADC_EXTERNALTRIG0_T6_TRGO /;"	d
ADC_EXTERNALTRIG1_T21_CC2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define ADC_EXTERNALTRIG1_T21_CC2 /;"	d
ADC_EXTERNALTRIG2_T2_TRGO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define ADC_EXTERNALTRIG2_T2_TRGO /;"	d
ADC_EXTERNALTRIG3_T2_CC4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define ADC_EXTERNALTRIG3_T2_CC4 /;"	d
ADC_EXTERNALTRIG4_T22_TRGO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define ADC_EXTERNALTRIG4_T22_TRGO /;"	d
ADC_EXTERNALTRIG7_EXT_IT11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define ADC_EXTERNALTRIG7_EXT_IT11 /;"	d
ADC_EXTERNALTRIG_EDGE_FALLING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define ADC_EXTERNALTRIG_EDGE_FALLING /;"	d
ADC_EXTERNALTRIG_EDGE_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define ADC_EXTERNALTRIG_EDGE_NONE /;"	d
ADC_EXTERNALTRIG_EDGE_RISING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define ADC_EXTERNALTRIG_EDGE_RISING /;"	d
ADC_EXTERNALTRIG_EDGE_RISINGFALLING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define ADC_EXTERNALTRIG_EDGE_RISINGFALLING /;"	d
ADC_RESOLUTION10b	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define ADC_RESOLUTION10b /;"	d
ADC_RESOLUTION12b	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define ADC_RESOLUTION12b /;"	d
ADC_RESOLUTION6b	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define ADC_RESOLUTION6b /;"	d
ADC_RESOLUTION8b	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define ADC_RESOLUTION8b /;"	d
AES_CLEARFLAG_CCF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define AES_CLEARFLAG_CCF /;"	d
AES_CLEARFLAG_RDERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define AES_CLEARFLAG_RDERR /;"	d
AES_CLEARFLAG_WRERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define AES_CLEARFLAG_WRERR /;"	d
AES_FLAG_CCF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define AES_FLAG_CCF /;"	d
AES_FLAG_RDERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define AES_FLAG_RDERR /;"	d
AES_FLAG_WRERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define AES_FLAG_WRERR /;"	d
AES_IT_CC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define AES_IT_CC /;"	d
AES_IT_ERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define AES_IT_ERR /;"	d
ALL_CHANNELS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define ALL_CHANNELS /;"	d
AWD1_EVENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define AWD1_EVENT /;"	d
AWD2_EVENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define AWD2_EVENT /;"	d
AWD3_EVENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define AWD3_EVENT /;"	d
AWD_EVENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define AWD_EVENT /;"	d
BDCR_BDRST_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define BDCR_BDRST_BB /;"	d
BDCR_BYTE0_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define BDCR_BYTE0_ADDRESS /;"	d
BDCR_RTCEN_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define BDCR_RTCEN_BB /;"	d
BDRST_BitNumber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define BDRST_BitNumber /;"	d
BRE_BitNumber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define BRE_BitNumber /;"	d
CAN_FilterFIFO0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CAN_FilterFIFO0 /;"	d
CAN_FilterFIFO1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CAN_FilterFIFO1 /;"	d
CAN_IT_RQCP0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CAN_IT_RQCP0 /;"	d
CAN_IT_RQCP1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CAN_IT_RQCP1 /;"	d
CAN_IT_RQCP2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CAN_IT_RQCP2 /;"	d
CAN_TXSTATUS_FAILED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CAN_TXSTATUS_FAILED /;"	d
CAN_TXSTATUS_OK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CAN_TXSTATUS_OK /;"	d
CAN_TXSTATUS_PENDING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CAN_TXSTATUS_PENDING /;"	d
CCER_CCxE_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CCER_CCxE_MASK /;"	d
CCER_CCxNE_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CCER_CCxNE_MASK /;"	d
CFGR_I2SSRC_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CFGR_I2SSRC_BB /;"	d
CFR_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CFR_BASE /;"	d
CF_CARD_HEAD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CF_CARD_HEAD /;"	d
CF_COMMON_DATA_AREA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CF_COMMON_DATA_AREA /;"	d
CF_CYLINDER_HIGH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CF_CYLINDER_HIGH /;"	d
CF_CYLINDER_LOW	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CF_CYLINDER_LOW /;"	d
CF_DATA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CF_DATA /;"	d
CF_ERASE_SECTOR_CMD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CF_ERASE_SECTOR_CMD /;"	d
CF_IDENTIFY_CMD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CF_IDENTIFY_CMD /;"	d
CF_READ_SECTOR_CMD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CF_READ_SECTOR_CMD /;"	d
CF_SECTOR_COUNT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CF_SECTOR_COUNT /;"	d
CF_SECTOR_NUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CF_SECTOR_NUMBER /;"	d
CF_STATUS_CMD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CF_STATUS_CMD /;"	d
CF_STATUS_CMD_ALTERNATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CF_STATUS_CMD_ALTERNATE /;"	d
CF_WRITE_SECTOR_CMD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CF_WRITE_SECTOR_CMD /;"	d
CIR_BYTE1_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CIR_BYTE1_ADDRESS /;"	d
CIR_BYTE2_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CIR_BYTE2_ADDRESS /;"	d
CMP_PD_BitNumber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CMP_PD_BitNumber /;"	d
COMP_EXTI_LINE_COMP1_EVENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define COMP_EXTI_LINE_COMP1_EVENT /;"	d
COMP_EXTI_LINE_COMP2_EVENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define COMP_EXTI_LINE_COMP2_EVENT /;"	d
COMP_WINDOWMODE_DISABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define COMP_WINDOWMODE_DISABLED /;"	d
COMP_WINDOWMODE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define COMP_WINDOWMODE_ENABLED /;"	d
CRC_OUTPUTDATA_INVERSION_DISABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CRC_OUTPUTDATA_INVERSION_DISABLED /;"	d
CRC_OUTPUTDATA_INVERSION_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CRC_OUTPUTDATA_INVERSION_ENABLED /;"	d
CR_BYTE2_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CR_BYTE2_ADDRESS /;"	d
CR_CSSON_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CR_CSSON_BB /;"	d
CR_HSION_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CR_HSION_BB /;"	d
CR_MSION_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CR_MSION_BB /;"	d
CR_OFFSET_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CR_OFFSET_BB /;"	d
CR_PLLI2SON_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CR_PLLI2SON_BB /;"	d
CR_PLLON_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CR_PLLON_BB /;"	d
CR_PLLSAION_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CR_PLLSAION_BB /;"	d
CSR_LSEBYP_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CSR_LSEBYP_BB /;"	d
CSR_LSEON_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CSR_LSEON_BB /;"	d
CSR_LSION_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CSR_LSION_BB /;"	d
CSR_OFFSET_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CSR_OFFSET_BB /;"	d
CSR_RTCEN_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CSR_RTCEN_BB /;"	d
CSR_RTCRST_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CSR_RTCRST_BB /;"	d
CSSON_BitNumber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define CSSON_BitNumber /;"	d
DAC1_CHANNEL_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define DAC1_CHANNEL_1 /;"	d
DAC1_CHANNEL_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define DAC1_CHANNEL_2 /;"	d
DAC2_CHANNEL_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define DAC2_CHANNEL_1 /;"	d
DAC_WAVEGENERATION_NOISE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define DAC_WAVEGENERATION_NOISE /;"	d
DAC_WAVEGENERATION_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define DAC_WAVEGENERATION_NONE /;"	d
DAC_WAVEGENERATION_TRIANGLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define DAC_WAVEGENERATION_TRIANGLE /;"	d
DAC_WAVE_NOISE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define DAC_WAVE_NOISE /;"	d
DAC_WAVE_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define DAC_WAVE_NONE /;"	d
DAC_WAVE_TRIANGLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define DAC_WAVE_TRIANGLE /;"	d
DBP_BitNumber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define DBP_BitNumber /;"	d
DBP_TIMEOUT_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define DBP_TIMEOUT_VALUE /;"	d
DCKCFGR_TIMPRE_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define DCKCFGR_TIMPRE_BB /;"	d
DMAOMR_CLEAR_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define DMAOMR_CLEAR_MASK /;"	d
EOC_SEQ_CONV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define EOC_SEQ_CONV /;"	d
EOC_SINGLE_CONV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define EOC_SINGLE_CONV /;"	d
EOC_SINGLE_SEQ_CONV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define EOC_SINGLE_SEQ_CONV /;"	d
ETH_MMCCR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define ETH_MMCCR /;"	d
ETH_MMCRFAECR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define ETH_MMCRFAECR /;"	d
ETH_MMCRFCECR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define ETH_MMCRFCECR /;"	d
ETH_MMCRGUFCR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define ETH_MMCRGUFCR /;"	d
ETH_MMCRIMR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define ETH_MMCRIMR /;"	d
ETH_MMCRIR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define ETH_MMCRIR /;"	d
ETH_MMCTGFCR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define ETH_MMCTGFCR /;"	d
ETH_MMCTGFMSCCR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define ETH_MMCTGFMSCCR /;"	d
ETH_MMCTGFSCCR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define ETH_MMCTGFSCCR /;"	d
ETH_MMCTIMR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define ETH_MMCTIMR /;"	d
ETH_MMCTIR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define ETH_MMCTIR /;"	d
ETH_PROMISCIOUSMODE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define ETH_PROMISCIOUSMODE_DISABLE /;"	d
ETH_PROMISCIOUSMODE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define ETH_PROMISCIOUSMODE_ENABLE /;"	d
EWUP_BitNumber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define EWUP_BitNumber /;"	d
FLASH_DisableRunPowerDown	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define FLASH_DisableRunPowerDown /;"	d
FLASH_ERROR_ERS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define FLASH_ERROR_ERS /;"	d
FLASH_ERROR_FAST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define FLASH_ERROR_FAST /;"	d
FLASH_ERROR_FWWERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define FLASH_ERROR_FWWERR /;"	d
FLASH_ERROR_MIS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define FLASH_ERROR_MIS /;"	d
FLASH_ERROR_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define FLASH_ERROR_NONE /;"	d
FLASH_ERROR_NOTZERO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define FLASH_ERROR_NOTZERO /;"	d
FLASH_ERROR_OP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define FLASH_ERROR_OP /;"	d
FLASH_ERROR_OPERATION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define FLASH_ERROR_OPERATION /;"	d
FLASH_ERROR_OPTV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define FLASH_ERROR_OPTV /;"	d
FLASH_ERROR_OPTVUSR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define FLASH_ERROR_OPTVUSR /;"	d
FLASH_ERROR_PG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define FLASH_ERROR_PG /;"	d
FLASH_ERROR_PGA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define FLASH_ERROR_PGA /;"	d
FLASH_ERROR_PGP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define FLASH_ERROR_PGP /;"	d
FLASH_ERROR_PGS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define FLASH_ERROR_PGS /;"	d
FLASH_ERROR_PROG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define FLASH_ERROR_PROG /;"	d
FLASH_ERROR_RD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define FLASH_ERROR_RD /;"	d
FLASH_ERROR_SIZ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define FLASH_ERROR_SIZ /;"	d
FLASH_ERROR_SIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define FLASH_ERROR_SIZE /;"	d
FLASH_ERROR_WRP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define FLASH_ERROR_WRP /;"	d
FLASH_EnableRunPowerDown	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define FLASH_EnableRunPowerDown /;"	d
FLASH_HalfPageProgram	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define FLASH_HalfPageProgram /;"	d
FORMAT_BCD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define FORMAT_BCD /;"	d
FORMAT_BIN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define FORMAT_BIN /;"	d
FPDS_BitNumber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define FPDS_BitNumber /;"	d
FSMC_NORSRAM_EXTENDED_TYPEDEF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define FSMC_NORSRAM_EXTENDED_TYPEDEF /;"	d
FSMC_NORSRAM_TYPEDEF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define FSMC_NORSRAM_TYPEDEF /;"	d
GET_GPIO_INDEX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define GET_GPIO_INDEX /;"	d
GET_GPIO_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define GET_GPIO_SOURCE /;"	d
HAL_ADC_EnableBufferSensor_Cmd	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_ADC_EnableBufferSensor_Cmd(/;"	d
HAL_ADC_EnableBuffer_Cmd	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_ADC_EnableBuffer_Cmd(/;"	d
HAL_CRYP_ComputationCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_CRYP_ComputationCpltCallback /;"	d
HAL_DATA_EEPROMEx_Erase	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_DATA_EEPROMEx_Erase /;"	d
HAL_DATA_EEPROMEx_Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_DATA_EEPROMEx_Lock /;"	d
HAL_DATA_EEPROMEx_Program	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_DATA_EEPROMEx_Program /;"	d
HAL_DATA_EEPROMEx_Unlock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_DATA_EEPROMEx_Unlock /;"	d
HAL_DBG_LowPowerConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_DBG_LowPowerConfig(/;"	d
HAL_DisableDBGSleepMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_DisableDBGSleepMode /;"	d
HAL_DisableDBGStandbyMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_DisableDBGStandbyMode /;"	d
HAL_DisableDBGStopMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_DisableDBGStopMode /;"	d
HAL_EnableDBGSleepMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_EnableDBGSleepMode /;"	d
HAL_EnableDBGStandbyMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_EnableDBGStandbyMode /;"	d
HAL_EnableDBGStopMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_EnableDBGStopMode /;"	d
HAL_FLASH_TIMEOUT_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_FLASH_TIMEOUT_VALUE /;"	d
HAL_HMAC_MD5_Finish	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_HMAC_MD5_Finish /;"	d
HAL_HMAC_SHA1_Finish	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_HMAC_SHA1_Finish /;"	d
HAL_HMAC_SHA224_Finish	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_HMAC_SHA224_Finish /;"	d
HAL_HMAC_SHA256_Finish	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_HMAC_SHA256_Finish /;"	d
HAL_I2CEx_AnalogFilter_Config	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_I2CEx_AnalogFilter_Config /;"	d
HAL_I2CEx_DigitalFilter_Config	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_I2CEx_DigitalFilter_Config /;"	d
HAL_I2CFastModePlusConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_I2CFastModePlusConfig(/;"	d
HAL_Lock_Cmd	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_Lock_Cmd(/;"	d
HAL_PCD_ActiveRemoteWakeup	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_PCD_ActiveRemoteWakeup /;"	d
HAL_PCD_DeActiveRemoteWakeup	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_PCD_DeActiveRemoteWakeup /;"	d
HAL_PCD_SetRxFiFo	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_PCD_SetRxFiFo /;"	d
HAL_PCD_SetTxFiFo	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_PCD_SetTxFiFo /;"	d
HAL_PWREx_ActivateOverDrive	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_PWREx_ActivateOverDrive /;"	d
HAL_PWREx_DeactivateOverDrive	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_PWREx_DeactivateOverDrive /;"	d
HAL_PWREx_DisableSDADCAnalog	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_PWREx_DisableSDADCAnalog /;"	d
HAL_PWREx_EnableSDADCAnalog	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_PWREx_EnableSDADCAnalog /;"	d
HAL_PWREx_PVMConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_PWREx_PVMConfig /;"	d
HAL_PWR_DisableBkUpReg	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_PWR_DisableBkUpReg /;"	d
HAL_PWR_DisableFlashPowerDown	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_PWR_DisableFlashPowerDown /;"	d
HAL_PWR_DisableVddio2Monitor	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_PWR_DisableVddio2Monitor /;"	d
HAL_PWR_EnableBkUpReg	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_PWR_EnableBkUpReg /;"	d
HAL_PWR_EnableFlashPowerDown	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_PWR_EnableFlashPowerDown /;"	d
HAL_PWR_EnableVddio2Monitor	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_PWR_EnableVddio2Monitor /;"	d
HAL_PWR_PVDConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_PWR_PVDConfig /;"	d
HAL_PWR_PVDLevelConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_PWR_PVDLevelConfig /;"	d
HAL_PWR_PVD_PVM_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_PWR_PVD_PVM_IRQHandler /;"	d
HAL_PWR_Vddio2MonitorCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_PWR_Vddio2MonitorCallback /;"	d
HAL_PWR_Vddio2Monitor_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_PWR_Vddio2Monitor_IRQHandler /;"	d
HAL_RC48_EnableBuffer_Cmd	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_RC48_EnableBuffer_Cmd(/;"	d
HAL_RCC_CCSCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_RCC_CCSCallback /;"	d
HAL_RNG_ReadyCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define  HAL_RNG_ReadyCallback(/;"	d
HAL_SMBUS_STATE_SLAVE_LISTEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_SMBUS_STATE_SLAVE_LISTEN /;"	d
HAL_SMBUS_SlaveAddrCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_SMBUS_SlaveAddrCallback /;"	d
HAL_SMBUS_SlaveListenCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_SMBUS_SlaveListenCpltCallback /;"	d
HAL_SMBUS_Slave_Listen_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_SMBUS_Slave_Listen_IT /;"	d
HAL_SPI_FlushRxFifo	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_SPI_FlushRxFifo /;"	d
HAL_TIMEx_DMACommutationCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_TIMEx_DMACommutationCplt /;"	d
HAL_TIM_DMACaptureCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_TIM_DMACaptureCplt /;"	d
HAL_TIM_DMADelayPulseCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_TIM_DMADelayPulseCplt /;"	d
HAL_TIM_DMAError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_TIM_DMAError /;"	d
HAL_UART_WakeupCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_UART_WakeupCallback /;"	d
HAL_VREFINT_Cmd	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_VREFINT_Cmd(/;"	d
HAL_VREFINT_OutputSelect	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HAL_VREFINT_OutputSelect /;"	d
HASH_AlgoMode_HASH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HASH_AlgoMode_HASH /;"	d
HASH_AlgoMode_HMAC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HASH_AlgoMode_HMAC /;"	d
HASH_AlgoSelection_MD5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HASH_AlgoSelection_MD5 /;"	d
HASH_AlgoSelection_SHA1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HASH_AlgoSelection_SHA1 /;"	d
HASH_AlgoSelection_SHA224	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HASH_AlgoSelection_SHA224 /;"	d
HASH_AlgoSelection_SHA256	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HASH_AlgoSelection_SHA256 /;"	d
HASH_HMACKeyType_LongKey	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HASH_HMACKeyType_LongKey /;"	d
HASH_HMACKeyType_ShortKey	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HASH_HMACKeyType_ShortKey /;"	d
HSION_BitNumber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define HSION_BitNumber /;"	d
I2C_ANALOGFILTER_DISABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define I2C_ANALOGFILTER_DISABLED /;"	d
I2C_ANALOGFILTER_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define I2C_ANALOGFILTER_ENABLED /;"	d
I2C_DUALADDRESS_DISABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define I2C_DUALADDRESS_DISABLED /;"	d
I2C_DUALADDRESS_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define I2C_DUALADDRESS_ENABLED /;"	d
I2C_GENERALCALL_DISABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define I2C_GENERALCALL_DISABLED /;"	d
I2C_GENERALCALL_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define I2C_GENERALCALL_ENABLED /;"	d
I2C_NOSTRETCH_DISABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define I2C_NOSTRETCH_DISABLED /;"	d
I2C_NOSTRETCH_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define I2C_NOSTRETCH_ENABLED /;"	d
I2SSRC_BitNumber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define I2SSRC_BitNumber /;"	d
I2S_STANDARD_PHILLIPS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define I2S_STANDARD_PHILLIPS /;"	d
INAK_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define INAK_TIMEOUT /;"	d
INJECTED_CHANNELS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define INJECTED_CHANNELS /;"	d
INJECTED_GROUP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define INJECTED_GROUP /;"	d
IOPAMP_INVERTINGINPUT_VM0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IOPAMP_INVERTINGINPUT_VM0 /;"	d
IOPAMP_INVERTINGINPUT_VM1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IOPAMP_INVERTINGINPUT_VM1 /;"	d
IRDA_ONE_BIT_SAMPLE_DISABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IRDA_ONE_BIT_SAMPLE_DISABLED /;"	d
IRDA_ONE_BIT_SAMPLE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IRDA_ONE_BIT_SAMPLE_ENABLED /;"	d
IS_ALARM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_ALARM /;"	d
IS_ALARM_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_ALARM_MASK /;"	d
IS_DAC_GENERATE_WAVE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_DAC_GENERATE_WAVE /;"	d
IS_DAC_WAVE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_DAC_WAVE(/;"	d
IS_ETH_PROMISCIOUS_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_ETH_PROMISCIOUS_MODE /;"	d
IS_I2S_INSTANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_I2S_INSTANCE /;"	d
IS_I2S_INSTANCE_EXT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_I2S_INSTANCE_EXT /;"	d
IS_IRDA_ONEBIT_SAMPLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_IRDA_ONEBIT_SAMPLE /;"	d
IS_NBSECTORS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_NBSECTORS /;"	d
IS_PWR_REGULATOR_VOLTAGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_PWR_REGULATOR_VOLTAGE /;"	d
IS_RCC_HCLK_DIV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_RCC_HCLK_DIV /;"	d
IS_RCC_MCOSOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_RCC_MCOSOURCE /;"	d
IS_RCC_MSIRANGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_RCC_MSIRANGE /;"	d
IS_RCC_RTCCLK_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_RCC_RTCCLK_SOURCE /;"	d
IS_RCC_SYSCLK_DIV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_RCC_SYSCLK_DIV /;"	d
IS_SAI_BLOCK_MONO_STREO_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_SAI_BLOCK_MONO_STREO_MODE /;"	d
IS_SMARTCARD_ONEBIT_SAMPLING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_SMARTCARD_ONEBIT_SAMPLING /;"	d
IS_SYSCFG_FASTMODEPLUS_CONFIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_SYSCFG_FASTMODEPLUS_CONFIG /;"	d
IS_TAMPER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_TAMPER /;"	d
IS_TAMPER_ERASE_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_TAMPER_ERASE_MODE /;"	d
IS_TAMPER_FILTER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_TAMPER_FILTER /;"	d
IS_TAMPER_INTERRUPT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_TAMPER_INTERRUPT /;"	d
IS_TAMPER_MASKFLAG_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_TAMPER_MASKFLAG_STATE /;"	d
IS_TAMPER_PRECHARGE_DURATION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_TAMPER_PRECHARGE_DURATION /;"	d
IS_TAMPER_PULLUP_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_TAMPER_PULLUP_STATE /;"	d
IS_TAMPER_SAMPLING_FREQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_TAMPER_SAMPLING_FREQ /;"	d
IS_TAMPER_TIMESTAMPONTAMPER_DETECTION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_TAMPER_TIMESTAMPONTAMPER_DETECTION /;"	d
IS_TAMPER_TRIGGER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_TAMPER_TRIGGER /;"	d
IS_TIM_INTERNAL_TRIGGER_SELECTION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_TIM_INTERNAL_TRIGGER_SELECTION(/;"	d
IS_TIM_OUTPUTN_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_TIM_OUTPUTN_STATE(/;"	d
IS_TIM_OUTPUT_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_TIM_OUTPUT_STATE(/;"	d
IS_TIM_PWMI_CHANNELS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_TIM_PWMI_CHANNELS(/;"	d
IS_TYPEERASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_TYPEERASE /;"	d
IS_TYPEPROGRAM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_TYPEPROGRAM /;"	d
IS_TYPEPROGRAMFLASH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_TYPEPROGRAMFLASH /;"	d
IS_UART_ONEBIT_SAMPLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_UART_ONEBIT_SAMPLE /;"	d
IS_UART_ONEBIT_SAMPLING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_UART_ONEBIT_SAMPLING /;"	d
IS_UART_WAKEUPMETHODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_UART_WAKEUPMETHODE /;"	d
IS_WAKEUP_CLOCK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_WAKEUP_CLOCK /;"	d
IS_WAKEUP_COUNTER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_WAKEUP_COUNTER /;"	d
IS_WRPAREA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IS_WRPAREA /;"	d
IWDG_STDBY_ACTIVE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IWDG_STDBY_ACTIVE /;"	d
IWDG_STDBY_FREEZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IWDG_STDBY_FREEZE /;"	d
IWDG_STOP_ACTIVE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IWDG_STOP_ACTIVE /;"	d
IWDG_STOP_FREEZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define IWDG_STOP_FREEZE /;"	d
JQOVF_EVENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define JQOVF_EVENT /;"	d
JUMBO_FRAME_PAYLOAD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define JUMBO_FRAME_PAYLOAD /;"	d
KR_KEY_DWA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define KR_KEY_DWA /;"	d
KR_KEY_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define KR_KEY_ENABLE /;"	d
KR_KEY_EWA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define KR_KEY_EWA /;"	d
KR_KEY_RELOAD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define KR_KEY_RELOAD /;"	d
LPLVDS_BitNumber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define LPLVDS_BitNumber /;"	d
LPTIM_CLOCKPOLARITY_BOTHEDGES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define LPTIM_CLOCKPOLARITY_BOTHEDGES /;"	d
LPTIM_CLOCKPOLARITY_FALLINGEDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define LPTIM_CLOCKPOLARITY_FALLINGEDGE /;"	d
LPTIM_CLOCKPOLARITY_RISINGEDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define LPTIM_CLOCKPOLARITY_RISINGEDGE /;"	d
LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS /;"	d
LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS /;"	d
LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS /;"	d
LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION /;"	d
LSE_TIMEOUT_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define LSE_TIMEOUT_VALUE /;"	d
LSION_BitNumber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define LSION_BitNumber /;"	d
MACCR_CLEAR_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define MACCR_CLEAR_MASK /;"	d
MACFCR_CLEAR_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define MACFCR_CLEAR_MASK /;"	d
MACMIIAR_CR_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define MACMIIAR_CR_MASK /;"	d
MAX_ETH_PAYLOAD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define MAX_ETH_PAYLOAD /;"	d
MIN_ETH_PAYLOAD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define MIN_ETH_PAYLOAD /;"	d
MRLVDS_BitNumber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define MRLVDS_BitNumber /;"	d
NAND_AddressTypedef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define NAND_AddressTypedef /;"	d
NOR_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define NOR_ERROR /;"	d
NOR_ONGOING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define NOR_ONGOING /;"	d
NOR_SUCCESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define NOR_SUCCESS /;"	d
NOR_StatusTypedef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define NOR_StatusTypedef /;"	d
NOR_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define NOR_TIMEOUT /;"	d
OBEX_BOOTCONFIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define OBEX_BOOTCONFIG /;"	d
OBEX_PCROP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define OBEX_PCROP /;"	d
ODEN_BitNumber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define ODEN_BitNumber /;"	d
ODSWEN_BitNumber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define ODSWEN_BitNumber /;"	d
OPAMP_INVERTINGINPUT_VINM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define OPAMP_INVERTINGINPUT_VINM /;"	d
OPAMP_INVERTINGINPUT_VM0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define OPAMP_INVERTINGINPUT_VM0 /;"	d
OPAMP_INVERTINGINPUT_VM1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define OPAMP_INVERTINGINPUT_VM1 /;"	d
OPAMP_NONINVERTINGINPUT_VP0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define OPAMP_NONINVERTINGINPUT_VP0 /;"	d
OPAMP_NONINVERTINGINPUT_VP1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define OPAMP_NONINVERTINGINPUT_VP1 /;"	d
OPAMP_NONINVERTINGINPUT_VP2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define OPAMP_NONINVERTINGINPUT_VP2 /;"	d
OPAMP_NONINVERTINGINPUT_VP3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define OPAMP_NONINVERTINGINPUT_VP3 /;"	d
OPAMP_PGACONNECT_NO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define OPAMP_PGACONNECT_NO /;"	d
OPAMP_PGACONNECT_VM0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define OPAMP_PGACONNECT_VM0 /;"	d
OPAMP_PGACONNECT_VM1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define OPAMP_PGACONNECT_VM1 /;"	d
OPAMP_SEC_INVERTINGINPUT_VM0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define OPAMP_SEC_INVERTINGINPUT_VM0 /;"	d
OPAMP_SEC_INVERTINGINPUT_VM1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define OPAMP_SEC_INVERTINGINPUT_VM1 /;"	d
OPAMP_SEC_NONINVERTINGINPUT_VP0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define OPAMP_SEC_NONINVERTINGINPUT_VP0 /;"	d
OPAMP_SEC_NONINVERTINGINPUT_VP1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define OPAMP_SEC_NONINVERTINGINPUT_VP1 /;"	d
OPAMP_SEC_NONINVERTINGINPUT_VP2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define OPAMP_SEC_NONINVERTINGINPUT_VP2 /;"	d
OPAMP_SEC_NONINVERTINGINPUT_VP3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define OPAMP_SEC_NONINVERTINGINPUT_VP3 /;"	d
OVR_DATA_OVERWRITTEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define OVR_DATA_OVERWRITTEN /;"	d
OVR_DATA_PRESERVED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define OVR_DATA_PRESERVED /;"	d
OVR_EVENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define OVR_EVENT /;"	d
PAGESIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define PAGESIZE /;"	d
PCCARD_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define PCCARD_ERROR /;"	d
PCCARD_ONGOING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define PCCARD_ONGOING /;"	d
PCCARD_SUCCESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define PCCARD_SUCCESS /;"	d
PCCARD_StatusTypedef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define PCCARD_StatusTypedef /;"	d
PCCARD_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define PCCARD_TIMEOUT /;"	d
PCROPSTATE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define PCROPSTATE_DISABLE /;"	d
PCROPSTATE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define PCROPSTATE_ENABLE /;"	d
PLLI2SON_BitNumber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define PLLI2SON_BitNumber /;"	d
PLLON_BitNumber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define PLLON_BitNumber /;"	d
PLLSAION_BitNumber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define PLLSAION_BitNumber /;"	d
PMODE_BitNumber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define PMODE_BitNumber /;"	d
PVDE_BitNumber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define PVDE_BitNumber /;"	d
PWR_MODE_EVENT_FALLING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define PWR_MODE_EVENT_FALLING /;"	d
PWR_MODE_EVENT_RISING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define PWR_MODE_EVENT_RISING /;"	d
PWR_MODE_EVENT_RISING_FALLING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define PWR_MODE_EVENT_RISING_FALLING /;"	d
PWR_MODE_EVT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define PWR_MODE_EVT /;"	d
PWR_MODE_IT_FALLING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define PWR_MODE_IT_FALLING /;"	d
PWR_MODE_IT_RISING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define PWR_MODE_IT_RISING /;"	d
PWR_MODE_IT_RISING_FALLING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define PWR_MODE_IT_RISING_FALLING /;"	d
PWR_MODE_NORMAL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define PWR_MODE_NORMAL /;"	d
RCC_MCO_NODIV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define RCC_MCO_NODIV /;"	d
RCC_RTCCLKSOURCE_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define RCC_RTCCLKSOURCE_NONE /;"	d
RCC_StopWakeUpClock_HSI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define RCC_StopWakeUpClock_HSI /;"	d
RCC_StopWakeUpClock_MSI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define RCC_StopWakeUpClock_MSI /;"	d
REGULAR_CHANNELS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define REGULAR_CHANNELS /;"	d
REGULAR_GROUP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define REGULAR_GROUP /;"	d
REGULAR_INJECTED_GROUP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define REGULAR_INJECTED_GROUP /;"	d
RTCEN_BitNumber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define RTCEN_BitNumber /;"	d
RTC_ALARMSUBSECONDMASK_None	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define RTC_ALARMSUBSECONDMASK_None /;"	d
RTC_MASKTAMPERFLAG_DISABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define RTC_MASKTAMPERFLAG_DISABLED /;"	d
RTC_MASKTAMPERFLAG_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define RTC_MASKTAMPERFLAG_ENABLED /;"	d
RTC_TAMPER1_2_3_INTERRUPT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define RTC_TAMPER1_2_3_INTERRUPT /;"	d
RTC_TAMPER1_2_INTERRUPT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define RTC_TAMPER1_2_INTERRUPT /;"	d
RTC_TAMPERERASEBACKUP_DISABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define RTC_TAMPERERASEBACKUP_DISABLED /;"	d
RTC_TAMPERERASEBACKUP_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define RTC_TAMPERERASEBACKUP_ENABLED /;"	d
RTC_TAMPERMASK_FLAG_DISABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define RTC_TAMPERMASK_FLAG_DISABLED /;"	d
RTC_TAMPERMASK_FLAG_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define RTC_TAMPERMASK_FLAG_ENABLED /;"	d
SAI_FIFOStatus_1QuarterFull	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SAI_FIFOStatus_1QuarterFull /;"	d
SAI_FIFOStatus_3QuartersFull	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SAI_FIFOStatus_3QuartersFull /;"	d
SAI_FIFOStatus_Empty	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SAI_FIFOStatus_Empty /;"	d
SAI_FIFOStatus_Full	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SAI_FIFOStatus_Full /;"	d
SAI_FIFOStatus_HalfFull	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SAI_FIFOStatus_HalfFull /;"	d
SAI_FIFOStatus_Less1QuarterFull	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SAI_FIFOStatus_Less1QuarterFull /;"	d
SAI_MASTERDIVIDER_DISABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SAI_MASTERDIVIDER_DISABLED /;"	d
SAI_MASTERDIVIDER_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SAI_MASTERDIVIDER_ENABLED /;"	d
SAI_OUTPUTDRIVE_DISABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SAI_OUTPUTDRIVE_DISABLED /;"	d
SAI_OUTPUTDRIVE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SAI_OUTPUTDRIVE_ENABLED /;"	d
SAI_STREOMODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SAI_STREOMODE /;"	d
SD_CMD_SD_APP_STAUS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SD_CMD_SD_APP_STAUS /;"	d
SD_OCR_CID_CSD_OVERWRIETE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SD_OCR_CID_CSD_OVERWRIETE /;"	d
SLAK_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SLAK_TIMEOUT /;"	d
SMARTCARD_LASTBIT_DISABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SMARTCARD_LASTBIT_DISABLED /;"	d
SMARTCARD_LASTBIT_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SMARTCARD_LASTBIT_ENABLED /;"	d
SMARTCARD_NACK_DISABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SMARTCARD_NACK_DISABLED /;"	d
SMARTCARD_NACK_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SMARTCARD_NACK_ENABLED /;"	d
SMARTCARD_ONEBIT_SAMPLING_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SMARTCARD_ONEBIT_SAMPLING_DISABLE /;"	d
SMARTCARD_ONEBIT_SAMPLING_DISABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SMARTCARD_ONEBIT_SAMPLING_DISABLED /;"	d
SMARTCARD_ONEBIT_SAMPLING_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SMARTCARD_ONEBIT_SAMPLING_ENABLE /;"	d
SMARTCARD_ONEBIT_SAMPLING_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SMARTCARD_ONEBIT_SAMPLING_ENABLED /;"	d
SMARTCARD_PARITY_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SMARTCARD_PARITY_NONE /;"	d
SMARTCARD_STOPBITS_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SMARTCARD_STOPBITS_1 /;"	d
SMARTCARD_STOPBITS_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SMARTCARD_STOPBITS_2 /;"	d
SMARTCARD_TIMEOUT_DISABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SMARTCARD_TIMEOUT_DISABLED /;"	d
SMARTCARD_TIMEOUT_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SMARTCARD_TIMEOUT_ENABLED /;"	d
SMARTCARD_WORDLENGTH_8B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SMARTCARD_WORDLENGTH_8B /;"	d
SMBUS_ANALOGFILTER_DISABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SMBUS_ANALOGFILTER_DISABLED /;"	d
SMBUS_ANALOGFILTER_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SMBUS_ANALOGFILTER_ENABLED /;"	d
SMBUS_DUALADDRESS_DISABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SMBUS_DUALADDRESS_DISABLED /;"	d
SMBUS_DUALADDRESS_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SMBUS_DUALADDRESS_ENABLED /;"	d
SMBUS_GENERALCALL_DISABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SMBUS_GENERALCALL_DISABLED /;"	d
SMBUS_GENERALCALL_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SMBUS_GENERALCALL_ENABLED /;"	d
SMBUS_NOSTRETCH_DISABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SMBUS_NOSTRETCH_DISABLED /;"	d
SMBUS_NOSTRETCH_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SMBUS_NOSTRETCH_ENABLED /;"	d
SPI_CRCCALCULATION_DISABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SPI_CRCCALCULATION_DISABLED /;"	d
SPI_CRCCALCULATION_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SPI_CRCCALCULATION_ENABLED /;"	d
SPI_NSS_PULSE_DISABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SPI_NSS_PULSE_DISABLED /;"	d
SPI_NSS_PULSE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SPI_NSS_PULSE_ENABLED /;"	d
SPI_TIMODE_DISABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SPI_TIMODE_DISABLED /;"	d
SPI_TIMODE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SPI_TIMODE_ENABLED /;"	d
SYSCFG_FASTMODEPLUS_I2C1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SYSCFG_FASTMODEPLUS_I2C1 /;"	d
SYSCFG_FASTMODEPLUS_I2C2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SYSCFG_FASTMODEPLUS_I2C2 /;"	d
SYSCFG_FASTMODEPLUS_I2C3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SYSCFG_FASTMODEPLUS_I2C3 /;"	d
SYSCFG_FASTMODEPLUS_I2C_PB6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SYSCFG_FASTMODEPLUS_I2C_PB6 /;"	d
SYSCFG_FASTMODEPLUS_I2C_PB7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SYSCFG_FASTMODEPLUS_I2C_PB7 /;"	d
SYSCFG_FASTMODEPLUS_I2C_PB8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SYSCFG_FASTMODEPLUS_I2C_PB8 /;"	d
SYSCFG_FASTMODEPLUS_I2C_PB9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SYSCFG_FASTMODEPLUS_I2C_PB9 /;"	d
SYSCFG_FLAG_RC48	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SYSCFG_FLAG_RC48 /;"	d
SYSCFG_FLAG_SENSOR_ADC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SYSCFG_FLAG_SENSOR_ADC /;"	d
SYSCFG_FLAG_VREF_ADC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SYSCFG_FLAG_VREF_ADC /;"	d
SYSCFG_FLAG_VREF_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define SYSCFG_FLAG_VREF_READY /;"	d
TIMPRE_BitNumber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIMPRE_BitNumber /;"	d
TIM_CHANNEL_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_CHANNEL_1 /;"	d
TIM_CHANNEL_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_CHANNEL_2 /;"	d
TIM_DMABase_ARR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABase_ARR /;"	d
TIM_DMABase_BDTR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABase_BDTR /;"	d
TIM_DMABase_CCER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABase_CCER /;"	d
TIM_DMABase_CCMR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABase_CCMR1 /;"	d
TIM_DMABase_CCMR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABase_CCMR2 /;"	d
TIM_DMABase_CCMR3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABase_CCMR3 /;"	d
TIM_DMABase_CCR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABase_CCR1 /;"	d
TIM_DMABase_CCR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABase_CCR2 /;"	d
TIM_DMABase_CCR3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABase_CCR3 /;"	d
TIM_DMABase_CCR4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABase_CCR4 /;"	d
TIM_DMABase_CCR5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABase_CCR5 /;"	d
TIM_DMABase_CCR6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABase_CCR6 /;"	d
TIM_DMABase_CNT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABase_CNT /;"	d
TIM_DMABase_CR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABase_CR1 /;"	d
TIM_DMABase_CR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABase_CR2 /;"	d
TIM_DMABase_DCR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABase_DCR /;"	d
TIM_DMABase_DIER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABase_DIER /;"	d
TIM_DMABase_DMAR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABase_DMAR /;"	d
TIM_DMABase_EGR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABase_EGR /;"	d
TIM_DMABase_OR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABase_OR /;"	d
TIM_DMABase_OR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABase_OR1 /;"	d
TIM_DMABase_OR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABase_OR2 /;"	d
TIM_DMABase_OR3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABase_OR3 /;"	d
TIM_DMABase_PSC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABase_PSC /;"	d
TIM_DMABase_RCR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABase_RCR /;"	d
TIM_DMABase_SMCR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABase_SMCR /;"	d
TIM_DMABase_SR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABase_SR /;"	d
TIM_DMABurstLength_10Transfers	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABurstLength_10Transfers /;"	d
TIM_DMABurstLength_11Transfers	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABurstLength_11Transfers /;"	d
TIM_DMABurstLength_12Transfers	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABurstLength_12Transfers /;"	d
TIM_DMABurstLength_13Transfers	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABurstLength_13Transfers /;"	d
TIM_DMABurstLength_14Transfers	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABurstLength_14Transfers /;"	d
TIM_DMABurstLength_15Transfers	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABurstLength_15Transfers /;"	d
TIM_DMABurstLength_16Transfers	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABurstLength_16Transfers /;"	d
TIM_DMABurstLength_17Transfers	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABurstLength_17Transfers /;"	d
TIM_DMABurstLength_18Transfers	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABurstLength_18Transfers /;"	d
TIM_DMABurstLength_1Transfer	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABurstLength_1Transfer /;"	d
TIM_DMABurstLength_2Transfers	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABurstLength_2Transfers /;"	d
TIM_DMABurstLength_3Transfers	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABurstLength_3Transfers /;"	d
TIM_DMABurstLength_4Transfers	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABurstLength_4Transfers /;"	d
TIM_DMABurstLength_5Transfers	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABurstLength_5Transfers /;"	d
TIM_DMABurstLength_6Transfers	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABurstLength_6Transfers /;"	d
TIM_DMABurstLength_7Transfers	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABurstLength_7Transfers /;"	d
TIM_DMABurstLength_8Transfers	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABurstLength_8Transfers /;"	d
TIM_DMABurstLength_9Transfers	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_DMABurstLength_9Transfers /;"	d
TIM_EventSource_Break	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_EventSource_Break /;"	d
TIM_EventSource_Break2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_EventSource_Break2 /;"	d
TIM_EventSource_CC1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_EventSource_CC1 /;"	d
TIM_EventSource_CC2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_EventSource_CC2 /;"	d
TIM_EventSource_CC3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_EventSource_CC3 /;"	d
TIM_EventSource_CC4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_EventSource_CC4 /;"	d
TIM_EventSource_COM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_EventSource_COM /;"	d
TIM_EventSource_Trigger	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_EventSource_Trigger /;"	d
TIM_EventSource_Update	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_EventSource_Update /;"	d
TIM_GET_CLEAR_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_GET_CLEAR_IT /;"	d
TIM_GET_ITSTATUS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_GET_ITSTATUS /;"	d
TIM_OUTPUTNSTATE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_OUTPUTNSTATE_DISABLE /;"	d
TIM_OUTPUTNSTATE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_OUTPUTNSTATE_ENABLE /;"	d
TIM_OUTPUTSTATE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_OUTPUTSTATE_DISABLE /;"	d
TIM_OUTPUTSTATE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_OUTPUTSTATE_ENABLE /;"	d
TIM_TS_ITR0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_TS_ITR0 /;"	d
TIM_TS_ITR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_TS_ITR1 /;"	d
TIM_TS_ITR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_TS_ITR2 /;"	d
TIM_TS_ITR3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TIM_TS_ITR3 /;"	d
TSC_SYNC_POL_FALL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TSC_SYNC_POL_FALL /;"	d
TSC_SYNC_POL_RISE_HIGH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TSC_SYNC_POL_RISE_HIGH /;"	d
TYPEERASEDATA_BYTE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TYPEERASEDATA_BYTE /;"	d
TYPEERASEDATA_HALFWORD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TYPEERASEDATA_HALFWORD /;"	d
TYPEERASEDATA_WORD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TYPEERASEDATA_WORD /;"	d
TYPEERASE_MASSERASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TYPEERASE_MASSERASE /;"	d
TYPEERASE_PAGEERASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TYPEERASE_PAGEERASE /;"	d
TYPEERASE_PAGES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TYPEERASE_PAGES /;"	d
TYPEERASE_SECTORS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TYPEERASE_SECTORS /;"	d
TYPEPROGRAMDATA_BYTE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TYPEPROGRAMDATA_BYTE /;"	d
TYPEPROGRAMDATA_FASTBYTE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TYPEPROGRAMDATA_FASTBYTE /;"	d
TYPEPROGRAMDATA_FASTHALFWORD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TYPEPROGRAMDATA_FASTHALFWORD /;"	d
TYPEPROGRAMDATA_FASTWORD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TYPEPROGRAMDATA_FASTWORD /;"	d
TYPEPROGRAMDATA_HALFWORD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TYPEPROGRAMDATA_HALFWORD /;"	d
TYPEPROGRAMDATA_WORD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TYPEPROGRAMDATA_WORD /;"	d
TYPEPROGRAM_BYTE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TYPEPROGRAM_BYTE /;"	d
TYPEPROGRAM_DOUBLEWORD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TYPEPROGRAM_DOUBLEWORD /;"	d
TYPEPROGRAM_FAST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TYPEPROGRAM_FAST /;"	d
TYPEPROGRAM_FASTBYTE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TYPEPROGRAM_FASTBYTE /;"	d
TYPEPROGRAM_FASTHALFWORD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TYPEPROGRAM_FASTHALFWORD /;"	d
TYPEPROGRAM_FASTWORD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TYPEPROGRAM_FASTWORD /;"	d
TYPEPROGRAM_FAST_AND_LAST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TYPEPROGRAM_FAST_AND_LAST /;"	d
TYPEPROGRAM_HALFWORD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TYPEPROGRAM_HALFWORD /;"	d
TYPEPROGRAM_WORD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define TYPEPROGRAM_WORD /;"	d
UART_ONEBIT_SAMPLING_DISABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define UART_ONEBIT_SAMPLING_DISABLED /;"	d
UART_ONEBIT_SAMPLING_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define UART_ONEBIT_SAMPLING_ENABLED /;"	d
UART_ONE_BIT_SAMPLE_DISABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define UART_ONE_BIT_SAMPLE_DISABLED /;"	d
UART_ONE_BIT_SAMPLE_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define UART_ONE_BIT_SAMPLE_ENABLED /;"	d
UART_WAKEUPMETHODE_ADDRESSMARK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define UART_WAKEUPMETHODE_ADDRESSMARK /;"	d
UART_WAKEUPMETHODE_IDLELINE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define UART_WAKEUPMETHODE_IDLELINE /;"	d
UFB_MODE_BitNumber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define UFB_MODE_BitNumber /;"	d
USARTNACK_DISABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define USARTNACK_DISABLED /;"	d
USARTNACK_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define USARTNACK_ENABLED /;"	d
USART_CLOCK_DISABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define USART_CLOCK_DISABLED /;"	d
USART_CLOCK_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define USART_CLOCK_ENABLED /;"	d
USB_EXTI_LINE_WAKEUP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define USB_EXTI_LINE_WAKEUP /;"	d
USB_FS_EXTI_LINE_WAKEUP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define USB_FS_EXTI_LINE_WAKEUP /;"	d
USB_FS_EXTI_TRIGGER_BOTH_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define USB_FS_EXTI_TRIGGER_BOTH_EDGE /;"	d
USB_FS_EXTI_TRIGGER_FALLING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define USB_FS_EXTI_TRIGGER_FALLING_EDGE /;"	d
USB_FS_EXTI_TRIGGER_RISING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define USB_FS_EXTI_TRIGGER_RISING_EDGE /;"	d
USB_HS_EXTI_LINE_WAKEUP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define USB_HS_EXTI_LINE_WAKEUP /;"	d
USB_HS_EXTI_TRIGGER_BOTH_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define USB_HS_EXTI_TRIGGER_BOTH_EDGE /;"	d
USB_HS_EXTI_TRIGGER_FALLING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define USB_HS_EXTI_TRIGGER_FALLING_EDGE /;"	d
USB_HS_EXTI_TRIGGER_RISING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define USB_HS_EXTI_TRIGGER_RISING_EDGE /;"	d
VLAN_TAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define VLAN_TAG /;"	d
VOLTAGE_RANGE_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define VOLTAGE_RANGE_1 /;"	d
VOLTAGE_RANGE_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define VOLTAGE_RANGE_2 /;"	d
VOLTAGE_RANGE_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define VOLTAGE_RANGE_3 /;"	d
VOLTAGE_RANGE_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define VOLTAGE_RANGE_4 /;"	d
WRPAREA_BANK1_AREAA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define WRPAREA_BANK1_AREAA /;"	d
WRPAREA_BANK1_AREAB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define WRPAREA_BANK1_AREAB /;"	d
WRPAREA_BANK2_AREAA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define WRPAREA_BANK2_AREAA /;"	d
WRPAREA_BANK2_AREAB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define WRPAREA_BANK2_AREAB /;"	d
WRPSTATE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define WRPSTATE_DISABLE /;"	d
WRPSTATE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define WRPSTATE_ENABLE /;"	d
__ADC1_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ADC1_CLK_DISABLE /;"	d
__ADC1_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ADC1_CLK_ENABLE /;"	d
__ADC1_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ADC1_CLK_SLEEP_DISABLE /;"	d
__ADC1_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ADC1_CLK_SLEEP_ENABLE /;"	d
__ADC1_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ADC1_FORCE_RESET /;"	d
__ADC1_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ADC1_RELEASE_RESET /;"	d
__ADC2_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ADC2_CLK_DISABLE /;"	d
__ADC2_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ADC2_CLK_ENABLE /;"	d
__ADC2_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ADC2_CLK_SLEEP_DISABLE /;"	d
__ADC2_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ADC2_CLK_SLEEP_ENABLE /;"	d
__ADC2_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ADC2_FORCE_RESET /;"	d
__ADC2_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ADC2_RELEASE_RESET /;"	d
__ADC3_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ADC3_CLK_DISABLE /;"	d
__ADC3_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ADC3_CLK_ENABLE /;"	d
__ADC3_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ADC3_CLK_SLEEP_DISABLE /;"	d
__ADC3_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ADC3_CLK_SLEEP_ENABLE /;"	d
__ADC3_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ADC3_FORCE_RESET /;"	d
__ADC3_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ADC3_RELEASE_RESET /;"	d
__ADC_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ADC_CLK_DISABLE /;"	d
__ADC_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ADC_CLK_ENABLE /;"	d
__ADC_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ADC_CLK_SLEEP_DISABLE /;"	d
__ADC_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ADC_CLK_SLEEP_ENABLE /;"	d
__ADC_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ADC_DISABLE /;"	d
__ADC_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ADC_ENABLE /;"	d
__ADC_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ADC_FORCE_RESET /;"	d
__ADC_IS_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ADC_IS_ENABLED /;"	d
__ADC_MULTIMODE_IS_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ADC_MULTIMODE_IS_ENABLED /;"	d
__ADC_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ADC_RELEASE_RESET /;"	d
__ADDR_1st_CYCLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ADDR_1st_CYCLE /;"	d
__ADDR_2nd_CYCLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ADDR_2nd_CYCLE /;"	d
__ADDR_3rd_CYCLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ADDR_3rd_CYCLE /;"	d
__ADDR_4th_CYCLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ADDR_4th_CYCLE /;"	d
__AES_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __AES_CLK_DISABLE /;"	d
__AES_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __AES_CLK_ENABLE /;"	d
__AES_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __AES_CLK_SLEEP_DISABLE /;"	d
__AES_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __AES_CLK_SLEEP_ENABLE /;"	d
__AES_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __AES_FORCE_RESET /;"	d
__AES_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __AES_RELEASE_RESET /;"	d
__AFIO_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __AFIO_CLK_DISABLE /;"	d
__AFIO_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __AFIO_CLK_ENABLE /;"	d
__AFIO_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __AFIO_FORCE_RESET /;"	d
__AFIO_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __AFIO_RELEASE_RESET /;"	d
__AHB1_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __AHB1_FORCE_RESET /;"	d
__AHB1_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __AHB1_RELEASE_RESET /;"	d
__AHB2_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __AHB2_FORCE_RESET /;"	d
__AHB2_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __AHB2_RELEASE_RESET /;"	d
__AHB3_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __AHB3_FORCE_RESET /;"	d
__AHB3_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __AHB3_RELEASE_RESET /;"	d
__AHB_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __AHB_FORCE_RESET /;"	d
__AHB_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __AHB_RELEASE_RESET /;"	d
__APB1_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __APB1_FORCE_RESET /;"	d
__APB1_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __APB1_RELEASE_RESET /;"	d
__APB2_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __APB2_FORCE_RESET /;"	d
__APB2_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __APB2_RELEASE_RESET /;"	d
__ARRAY_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ARRAY_ADDRESS /;"	d
__BKPSRAM_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __BKPSRAM_CLK_DISABLE /;"	d
__BKPSRAM_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __BKPSRAM_CLK_ENABLE /;"	d
__BKPSRAM_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __BKPSRAM_CLK_SLEEP_DISABLE /;"	d
__BKPSRAM_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __BKPSRAM_CLK_SLEEP_ENABLE /;"	d
__BKP_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __BKP_CLK_DISABLE /;"	d
__BKP_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __BKP_CLK_ENABLE /;"	d
__BKP_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __BKP_FORCE_RESET /;"	d
__BKP_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __BKP_RELEASE_RESET /;"	d
__CAN1_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CAN1_CLK_DISABLE /;"	d
__CAN1_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CAN1_CLK_ENABLE /;"	d
__CAN1_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CAN1_CLK_SLEEP_DISABLE /;"	d
__CAN1_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CAN1_CLK_SLEEP_ENABLE /;"	d
__CAN1_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CAN1_FORCE_RESET /;"	d
__CAN1_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CAN1_RELEASE_RESET /;"	d
__CAN2_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CAN2_CLK_DISABLE /;"	d
__CAN2_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CAN2_CLK_ENABLE /;"	d
__CAN2_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CAN2_CLK_SLEEP_DISABLE /;"	d
__CAN2_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CAN2_CLK_SLEEP_ENABLE /;"	d
__CAN2_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CAN2_FORCE_RESET /;"	d
__CAN2_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CAN2_RELEASE_RESET /;"	d
__CAN_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CAN_CLK_DISABLE /;"	d
__CAN_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CAN_CLK_ENABLE /;"	d
__CAN_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CAN_FORCE_RESET /;"	d
__CAN_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CAN_RELEASE_RESET /;"	d
__CCMDATARAMEN_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CCMDATARAMEN_CLK_DISABLE /;"	d
__CCMDATARAMEN_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CCMDATARAMEN_CLK_ENABLE /;"	d
__CEC_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CEC_CLK_DISABLE /;"	d
__CEC_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CEC_CLK_ENABLE /;"	d
__CEC_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CEC_FORCE_RESET /;"	d
__CEC_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CEC_RELEASE_RESET /;"	d
__COMP_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __COMP_CLK_DISABLE /;"	d
__COMP_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __COMP_CLK_ENABLE /;"	d
__COMP_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __COMP_CLK_SLEEP_DISABLE /;"	d
__COMP_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __COMP_CLK_SLEEP_ENABLE /;"	d
__COMP_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __COMP_FORCE_RESET /;"	d
__COMP_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __COMP_RELEASE_RESET /;"	d
__CRC_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CRC_CLK_DISABLE /;"	d
__CRC_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CRC_CLK_ENABLE /;"	d
__CRC_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CRC_CLK_SLEEP_DISABLE /;"	d
__CRC_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CRC_CLK_SLEEP_ENABLE /;"	d
__CRC_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CRC_FORCE_RESET /;"	d
__CRC_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CRC_RELEASE_RESET /;"	d
__CRS_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CRS_CLK_DISABLE /;"	d
__CRS_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CRS_CLK_ENABLE /;"	d
__CRS_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CRS_CLK_SLEEP_DISABLE /;"	d
__CRS_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CRS_CLK_SLEEP_ENABLE /;"	d
__CRS_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CRS_FORCE_RESET /;"	d
__CRS_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CRS_RELEASE_RESET /;"	d
__CRYP_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CRYP_CLK_DISABLE /;"	d
__CRYP_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CRYP_CLK_ENABLE /;"	d
__CRYP_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CRYP_CLK_SLEEP_DISABLE /;"	d
__CRYP_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CRYP_CLK_SLEEP_ENABLE /;"	d
__CRYP_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CRYP_FORCE_RESET /;"	d
__CRYP_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __CRYP_RELEASE_RESET /;"	d
__DAC1_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DAC1_CLK_DISABLE /;"	d
__DAC1_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DAC1_CLK_ENABLE /;"	d
__DAC1_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DAC1_CLK_SLEEP_DISABLE /;"	d
__DAC1_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DAC1_CLK_SLEEP_ENABLE /;"	d
__DAC1_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DAC1_FORCE_RESET /;"	d
__DAC1_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DAC1_RELEASE_RESET /;"	d
__DAC_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DAC_CLK_DISABLE /;"	d
__DAC_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DAC_CLK_ENABLE /;"	d
__DAC_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DAC_CLK_SLEEP_DISABLE /;"	d
__DAC_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DAC_CLK_SLEEP_ENABLE /;"	d
__DAC_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DAC_FORCE_RESET /;"	d
__DAC_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DAC_RELEASE_RESET /;"	d
__DBGMCU_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DBGMCU_CLK_DISABLE /;"	d
__DBGMCU_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DBGMCU_CLK_ENABLE /;"	d
__DBGMCU_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DBGMCU_FORCE_RESET /;"	d
__DBGMCU_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DBGMCU_RELEASE_RESET /;"	d
__DCMI_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DCMI_CLK_DISABLE /;"	d
__DCMI_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DCMI_CLK_ENABLE /;"	d
__DCMI_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DCMI_CLK_SLEEP_DISABLE /;"	d
__DCMI_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DCMI_CLK_SLEEP_ENABLE /;"	d
__DCMI_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DCMI_FORCE_RESET /;"	d
__DCMI_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DCMI_RELEASE_RESET /;"	d
__DFSDM_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DFSDM_CLK_DISABLE /;"	d
__DFSDM_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DFSDM_CLK_ENABLE /;"	d
__DFSDM_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DFSDM_CLK_SLEEP_DISABLE /;"	d
__DFSDM_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DFSDM_CLK_SLEEP_ENABLE /;"	d
__DFSDM_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DFSDM_FORCE_RESET /;"	d
__DFSDM_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DFSDM_RELEASE_RESET /;"	d
__DIVFRAQ_SAMPLING16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DIVFRAQ_SAMPLING16 /;"	d
__DIVFRAQ_SAMPLING8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DIVFRAQ_SAMPLING8 /;"	d
__DIVMANT_SAMPLING16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DIVMANT_SAMPLING16 /;"	d
__DIVMANT_SAMPLING8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DIVMANT_SAMPLING8 /;"	d
__DIV_SAMPLING16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DIV_SAMPLING16 /;"	d
__DIV_SAMPLING8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DIV_SAMPLING8 /;"	d
__DMA1_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DMA1_CLK_DISABLE /;"	d
__DMA1_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DMA1_CLK_ENABLE /;"	d
__DMA1_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DMA1_CLK_SLEEP_DISABLE /;"	d
__DMA1_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DMA1_CLK_SLEEP_ENABLE /;"	d
__DMA1_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DMA1_FORCE_RESET /;"	d
__DMA1_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DMA1_RELEASE_RESET /;"	d
__DMA2D_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DMA2D_CLK_DISABLE /;"	d
__DMA2D_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DMA2D_CLK_ENABLE /;"	d
__DMA2D_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DMA2D_CLK_SLEEP_DISABLE /;"	d
__DMA2D_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DMA2D_CLK_SLEEP_ENABLE /;"	d
__DMA2D_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DMA2D_FORCE_RESET /;"	d
__DMA2D_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DMA2D_RELEASE_RESET /;"	d
__DMA2_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DMA2_CLK_DISABLE /;"	d
__DMA2_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DMA2_CLK_ENABLE /;"	d
__DMA2_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DMA2_CLK_SLEEP_DISABLE /;"	d
__DMA2_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DMA2_CLK_SLEEP_ENABLE /;"	d
__DMA2_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DMA2_FORCE_RESET /;"	d
__DMA2_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __DMA2_RELEASE_RESET /;"	d
__ETHMACPTP_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ETHMACPTP_CLK_DISABLE /;"	d
__ETHMACPTP_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ETHMACPTP_CLK_ENABLE /;"	d
__ETHMACPTP_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ETHMACPTP_CLK_SLEEP_DISABLE /;"	d
__ETHMACPTP_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ETHMACPTP_CLK_SLEEP_ENABLE /;"	d
__ETHMACRX_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ETHMACRX_CLK_DISABLE /;"	d
__ETHMACRX_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ETHMACRX_CLK_ENABLE /;"	d
__ETHMACRX_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ETHMACRX_CLK_SLEEP_DISABLE /;"	d
__ETHMACRX_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ETHMACRX_CLK_SLEEP_ENABLE /;"	d
__ETHMACTX_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ETHMACTX_CLK_DISABLE /;"	d
__ETHMACTX_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ETHMACTX_CLK_ENABLE /;"	d
__ETHMACTX_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ETHMACTX_CLK_SLEEP_DISABLE /;"	d
__ETHMACTX_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ETHMACTX_CLK_SLEEP_ENABLE /;"	d
__ETHMAC_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ETHMAC_CLK_DISABLE /;"	d
__ETHMAC_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ETHMAC_CLK_ENABLE /;"	d
__ETHMAC_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ETHMAC_CLK_SLEEP_DISABLE /;"	d
__ETHMAC_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ETHMAC_CLK_SLEEP_ENABLE /;"	d
__ETHMAC_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ETHMAC_FORCE_RESET /;"	d
__ETHMAC_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ETHMAC_RELEASE_RESET /;"	d
__ETH_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ETH_CLK_DISABLE /;"	d
__ETH_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __ETH_CLK_ENABLE /;"	d
__FIREWALL_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __FIREWALL_CLK_DISABLE /;"	d
__FIREWALL_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __FIREWALL_CLK_ENABLE /;"	d
__FLASH_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __FLASH_CLK_DISABLE /;"	d
__FLASH_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __FLASH_CLK_ENABLE /;"	d
__FLASH_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __FLASH_CLK_SLEEP_DISABLE /;"	d
__FLASH_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __FLASH_CLK_SLEEP_ENABLE /;"	d
__FLASH_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __FLASH_FORCE_RESET /;"	d
__FLASH_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __FLASH_RELEASE_RESET /;"	d
__FLITF_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __FLITF_CLK_DISABLE /;"	d
__FLITF_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __FLITF_CLK_ENABLE /;"	d
__FLITF_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __FLITF_CLK_SLEEP_DISABLE /;"	d
__FLITF_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __FLITF_CLK_SLEEP_ENABLE /;"	d
__FLITF_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __FLITF_FORCE_RESET /;"	d
__FLITF_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __FLITF_RELEASE_RESET /;"	d
__FMC_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __FMC_CLK_DISABLE /;"	d
__FMC_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __FMC_CLK_ENABLE /;"	d
__FMC_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __FMC_CLK_SLEEP_DISABLE /;"	d
__FMC_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __FMC_CLK_SLEEP_ENABLE /;"	d
__FMC_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __FMC_FORCE_RESET /;"	d
__FMC_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __FMC_RELEASE_RESET /;"	d
__FSMC_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __FSMC_CLK_DISABLE /;"	d
__FSMC_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __FSMC_CLK_ENABLE /;"	d
__FSMC_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __FSMC_CLK_SLEEP_DISABLE /;"	d
__FSMC_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __FSMC_CLK_SLEEP_ENABLE /;"	d
__FSMC_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __FSMC_FORCE_RESET /;"	d
__FSMC_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __FSMC_RELEASE_RESET /;"	d
__GPIOA_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOA_CLK_DISABLE /;"	d
__GPIOA_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOA_CLK_ENABLE /;"	d
__GPIOA_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOA_CLK_SLEEP_DISABLE /;"	d
__GPIOA_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOA_CLK_SLEEP_ENABLE /;"	d
__GPIOA_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOA_FORCE_RESET /;"	d
__GPIOA_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOA_RELEASE_RESET /;"	d
__GPIOB_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOB_CLK_DISABLE /;"	d
__GPIOB_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOB_CLK_ENABLE /;"	d
__GPIOB_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOB_CLK_SLEEP_DISABLE /;"	d
__GPIOB_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOB_CLK_SLEEP_ENABLE /;"	d
__GPIOB_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOB_FORCE_RESET /;"	d
__GPIOB_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOB_RELEASE_RESET /;"	d
__GPIOC_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOC_CLK_DISABLE /;"	d
__GPIOC_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOC_CLK_ENABLE /;"	d
__GPIOC_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOC_CLK_SLEEP_DISABLE /;"	d
__GPIOC_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOC_CLK_SLEEP_ENABLE /;"	d
__GPIOC_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOC_FORCE_RESET /;"	d
__GPIOC_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOC_RELEASE_RESET /;"	d
__GPIOD_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOD_CLK_DISABLE /;"	d
__GPIOD_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOD_CLK_ENABLE /;"	d
__GPIOD_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOD_CLK_SLEEP_DISABLE /;"	d
__GPIOD_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOD_CLK_SLEEP_ENABLE /;"	d
__GPIOD_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOD_FORCE_RESET /;"	d
__GPIOD_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOD_RELEASE_RESET /;"	d
__GPIOE_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOE_CLK_DISABLE /;"	d
__GPIOE_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOE_CLK_ENABLE /;"	d
__GPIOE_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOE_CLK_SLEEP_DISABLE /;"	d
__GPIOE_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOE_CLK_SLEEP_ENABLE /;"	d
__GPIOE_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOE_FORCE_RESET /;"	d
__GPIOE_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOE_RELEASE_RESET /;"	d
__GPIOF_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOF_CLK_DISABLE /;"	d
__GPIOF_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOF_CLK_ENABLE /;"	d
__GPIOF_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOF_CLK_SLEEP_DISABLE /;"	d
__GPIOF_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOF_CLK_SLEEP_ENABLE /;"	d
__GPIOF_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOF_FORCE_RESET /;"	d
__GPIOF_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOF_RELEASE_RESET /;"	d
__GPIOG_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOG_CLK_DISABLE /;"	d
__GPIOG_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOG_CLK_ENABLE /;"	d
__GPIOG_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOG_CLK_SLEEP_DISABLE /;"	d
__GPIOG_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOG_CLK_SLEEP_ENABLE /;"	d
__GPIOG_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOG_FORCE_RESET /;"	d
__GPIOG_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOG_RELEASE_RESET /;"	d
__GPIOH_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOH_CLK_DISABLE /;"	d
__GPIOH_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOH_CLK_ENABLE /;"	d
__GPIOH_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOH_CLK_SLEEP_DISABLE /;"	d
__GPIOH_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOH_CLK_SLEEP_ENABLE /;"	d
__GPIOH_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOH_FORCE_RESET /;"	d
__GPIOH_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOH_RELEASE_RESET /;"	d
__GPIOI_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOI_CLK_DISABLE /;"	d
__GPIOI_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOI_CLK_ENABLE /;"	d
__GPIOI_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOI_CLK_SLEEP_DISABLE /;"	d
__GPIOI_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOI_CLK_SLEEP_ENABLE /;"	d
__GPIOI_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOI_FORCE_RESET /;"	d
__GPIOI_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOI_RELEASE_RESET /;"	d
__GPIOJ_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOJ_CLK_DISABLE /;"	d
__GPIOJ_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOJ_CLK_ENABLE /;"	d
__GPIOJ_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOJ_CLK_SLEEP_DISABLE /;"	d
__GPIOJ_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOJ_CLK_SLEEP_ENABLE /;"	d
__GPIOJ_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOJ_FORCE_RESET /;"	d
__GPIOJ_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOJ_RELEASE_RESET /;"	d
__GPIOK_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOK_CLK_DISABLE /;"	d
__GPIOK_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOK_CLK_ENABLE /;"	d
__GPIOK_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOK_CLK_SLEEP_DISABLE /;"	d
__GPIOK_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOK_CLK_SLEEP_ENABLE /;"	d
__GPIOK_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __GPIOK_RELEASE_RESET /;"	d
__HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION /;"	d
__HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION /;"	d
__HAL_ADC_CALFACT_DIFF_GET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_CALFACT_DIFF_GET /;"	d
__HAL_ADC_CALFACT_DIFF_SET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_CALFACT_DIFF_SET /;"	d
__HAL_ADC_CFGR1_AUTOOFF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_CFGR1_AUTOOFF /;"	d
__HAL_ADC_CFGR1_AUTOWAIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_CFGR1_AUTOWAIT /;"	d
__HAL_ADC_CFGR1_CONTINUOUS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_CFGR1_CONTINUOUS /;"	d
__HAL_ADC_CFGR1_DMACONTREQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_CFGR1_DMACONTREQ /;"	d
__HAL_ADC_CFGR1_OVERRUN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_CFGR1_OVERRUN /;"	d
__HAL_ADC_CFGR1_REG_DISCCONTINUOUS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_CFGR1_REG_DISCCONTINUOUS /;"	d
__HAL_ADC_CFGR1_SCANDIR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_CFGR1_SCANDIR /;"	d
__HAL_ADC_CFGR_AUTOWAIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_CFGR_AUTOWAIT /;"	d
__HAL_ADC_CFGR_AWD1CH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_CFGR_AWD1CH /;"	d
__HAL_ADC_CFGR_AWD23CR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_CFGR_AWD23CR /;"	d
__HAL_ADC_CFGR_CONTINUOUS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_CFGR_CONTINUOUS /;"	d
__HAL_ADC_CFGR_DISCONTINUOUS_NUM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_CFGR_DISCONTINUOUS_NUM /;"	d
__HAL_ADC_CFGR_DMACONTREQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_CFGR_DMACONTREQ /;"	d
__HAL_ADC_CFGR_EXTSEL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_CFGR_EXTSEL /;"	d
__HAL_ADC_CFGR_INJECT_AUTO_CONVERSION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_CFGR_INJECT_AUTO_CONVERSION /;"	d
__HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE /;"	d
__HAL_ADC_CFGR_INJECT_DISCCONTINUOUS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_CFGR_INJECT_DISCCONTINUOUS /;"	d
__HAL_ADC_CFGR_OVERRUN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_CFGR_OVERRUN /;"	d
__HAL_ADC_CFGR_REG_DISCCONTINUOUS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_CFGR_REG_DISCCONTINUOUS /;"	d
__HAL_ADC_CHSELR_CHANNEL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_CHSELR_CHANNEL /;"	d
__HAL_ADC_CLEAR_ERRORCODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_CLEAR_ERRORCODE /;"	d
__HAL_ADC_CLOCK_PRESCALER_RANGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_CLOCK_PRESCALER_RANGE /;"	d
__HAL_ADC_COMMON_ADC_OTHER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_COMMON_ADC_OTHER /;"	d
__HAL_ADC_COMMON_CCR_MULTI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_COMMON_CCR_MULTI /;"	d
__HAL_ADC_COMMON_REGISTER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_COMMON_REGISTER /;"	d
__HAL_ADC_CONVCYCLES_MAX_RANGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_CONVCYCLES_MAX_RANGE /;"	d
__HAL_ADC_CR1_DISCONTINUOUS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_CR1_DISCONTINUOUS /;"	d
__HAL_ADC_CR1_DISCONTINUOUS_NUM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_CR1_DISCONTINUOUS_NUM /;"	d
__HAL_ADC_CR1_SCAN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_CR1_SCAN /;"	d
__HAL_ADC_CR1_SCANCONV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_CR1_SCANCONV /;"	d
__HAL_ADC_CR2_CONTINUOUS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_CR2_CONTINUOUS /;"	d
__HAL_ADC_CR2_DMAContReq	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_CR2_DMAContReq /;"	d
__HAL_ADC_CR2_EOCSelection	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_CR2_EOCSelection /;"	d
__HAL_ADC_DIFSEL_CHANNEL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_DIFSEL_CHANNEL /;"	d
__HAL_ADC_DISABLING_CONDITIONS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_DISABLING_CONDITIONS /;"	d
__HAL_ADC_ENABLING_CONDITIONS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_ENABLING_CONDITIONS /;"	d
__HAL_ADC_GET_CLOCK_PRESCALER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_GET_CLOCK_PRESCALER /;"	d
__HAL_ADC_GET_RESOLUTION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_GET_RESOLUTION /;"	d
__HAL_ADC_IS_CONVERSION_ONGOING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_IS_CONVERSION_ONGOING /;"	d
__HAL_ADC_IS_CONVERSION_ONGOING_INJECTED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_IS_CONVERSION_ONGOING_INJECTED /;"	d
__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR /;"	d
__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED /;"	d
__HAL_ADC_IS_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_IS_ENABLED /;"	d
__HAL_ADC_IS_SOFTWARE_START_INJECTED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_IS_SOFTWARE_START_INJECTED /;"	d
__HAL_ADC_IS_SOFTWARE_START_REGULAR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_IS_SOFTWARE_START_REGULAR /;"	d
__HAL_ADC_JSQR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_JSQR /;"	d
__HAL_ADC_JSQR_JEXTSEL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_JSQR_JEXTSEL /;"	d
__HAL_ADC_JSQR_JL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_JSQR_JL /;"	d
__HAL_ADC_JSQR_RK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_JSQR_RK /;"	d
__HAL_ADC_JSQR_RK_JL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_JSQR_RK_JL /;"	d
__HAL_ADC_MULTIMODE_IS_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_MULTIMODE_IS_ENABLED /;"	d
__HAL_ADC_MULTI_SLAVE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_MULTI_SLAVE /;"	d
__HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER /;"	d
__HAL_ADC_OFFSET_SHIFT_RESOLUTION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_OFFSET_SHIFT_RESOLUTION /;"	d
__HAL_ADC_OFR_CHANNEL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_OFR_CHANNEL /;"	d
__HAL_ADC_SMPR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_SMPR1 /;"	d
__HAL_ADC_SMPR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_SMPR2 /;"	d
__HAL_ADC_SQR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_SQR1 /;"	d
__HAL_ADC_SQR1_L	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_SQR1_L /;"	d
__HAL_ADC_SQR1_RK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_SQR1_RK /;"	d
__HAL_ADC_SQR2_RK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_SQR2_RK /;"	d
__HAL_ADC_SQR3_RK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_SQR3_RK /;"	d
__HAL_ADC_TRX_HIGHTHRESHOLD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ADC_TRX_HIGHTHRESHOLD /;"	d
__HAL_CEC_GET_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_CEC_GET_IT /;"	d
__HAL_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_CLEAR_FLAG /;"	d
__HAL_COMP_EXTI_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_COMP_EXTI_CLEAR_FLAG(/;"	d
__HAL_COMP_EXTI_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_COMP_EXTI_DISABLE_IT(/;"	d
__HAL_COMP_EXTI_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_COMP_EXTI_ENABLE_IT(/;"	d
__HAL_COMP_EXTI_FALLING_IT_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(/;"	d
__HAL_COMP_EXTI_FALLING_IT_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(/;"	d
__HAL_COMP_EXTI_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_COMP_EXTI_GET_FLAG(/;"	d
__HAL_COMP_EXTI_RISING_IT_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_COMP_EXTI_RISING_IT_DISABLE(/;"	d
__HAL_COMP_EXTI_RISING_IT_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_COMP_EXTI_RISING_IT_ENABLE(/;"	d
__HAL_COMP_GET_EXTI_LINE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_COMP_GET_EXTI_LINE /;"	d
__HAL_DHR12R1_ALIGNEMENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_DHR12R1_ALIGNEMENT /;"	d
__HAL_DHR12R2_ALIGNEMENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_DHR12R2_ALIGNEMENT /;"	d
__HAL_DHR12RD_ALIGNEMENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_DHR12RD_ALIGNEMENT /;"	d
__HAL_ETH_EXTI_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ETH_EXTI_CLEAR_FLAG /;"	d
__HAL_ETH_EXTI_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ETH_EXTI_DISABLE_IT /;"	d
__HAL_ETH_EXTI_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ETH_EXTI_ENABLE_IT /;"	d
__HAL_ETH_EXTI_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ETH_EXTI_GET_FLAG /;"	d
__HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER /;"	d
__HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER /;"	d
__HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER /;"	d
__HAL_FMC_BANK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_FMC_BANK /;"	d
__HAL_FREEZE_CAN1_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_FREEZE_CAN1_DBGMCU /;"	d
__HAL_FREEZE_CAN2_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_FREEZE_CAN2_DBGMCU /;"	d
__HAL_FREEZE_I2C1_TIMEOUT_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_FREEZE_I2C1_TIMEOUT_DBGMCU /;"	d
__HAL_FREEZE_I2C2_TIMEOUT_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_FREEZE_I2C2_TIMEOUT_DBGMCU /;"	d
__HAL_FREEZE_I2C3_TIMEOUT_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_FREEZE_I2C3_TIMEOUT_DBGMCU /;"	d
__HAL_FREEZE_IWDG_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_FREEZE_IWDG_DBGMCU /;"	d
__HAL_FREEZE_LPTIM1_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_FREEZE_LPTIM1_DBGMCU /;"	d
__HAL_FREEZE_LPTIM2_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_FREEZE_LPTIM2_DBGMCU /;"	d
__HAL_FREEZE_RTC_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_FREEZE_RTC_DBGMCU /;"	d
__HAL_FREEZE_TIM10_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_FREEZE_TIM10_DBGMCU /;"	d
__HAL_FREEZE_TIM11_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_FREEZE_TIM11_DBGMCU /;"	d
__HAL_FREEZE_TIM12_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_FREEZE_TIM12_DBGMCU /;"	d
__HAL_FREEZE_TIM13_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_FREEZE_TIM13_DBGMCU /;"	d
__HAL_FREEZE_TIM14_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_FREEZE_TIM14_DBGMCU /;"	d
__HAL_FREEZE_TIM15_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_FREEZE_TIM15_DBGMCU /;"	d
__HAL_FREEZE_TIM16_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_FREEZE_TIM16_DBGMCU /;"	d
__HAL_FREEZE_TIM17_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_FREEZE_TIM17_DBGMCU /;"	d
__HAL_FREEZE_TIM1_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_FREEZE_TIM1_DBGMCU /;"	d
__HAL_FREEZE_TIM2_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_FREEZE_TIM2_DBGMCU /;"	d
__HAL_FREEZE_TIM3_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_FREEZE_TIM3_DBGMCU /;"	d
__HAL_FREEZE_TIM4_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_FREEZE_TIM4_DBGMCU /;"	d
__HAL_FREEZE_TIM5_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_FREEZE_TIM5_DBGMCU /;"	d
__HAL_FREEZE_TIM6_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_FREEZE_TIM6_DBGMCU /;"	d
__HAL_FREEZE_TIM7_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_FREEZE_TIM7_DBGMCU /;"	d
__HAL_FREEZE_TIM8_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_FREEZE_TIM8_DBGMCU /;"	d
__HAL_FREEZE_TIM9_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_FREEZE_TIM9_DBGMCU /;"	d
__HAL_FREEZE_WWDG_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_FREEZE_WWDG_DBGMCU /;"	d
__HAL_GET_BOOT_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_GET_BOOT_MODE /;"	d
__HAL_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_GET_FLAG /;"	d
__HAL_I2C_10BIT_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_I2C_10BIT_ADDRESS /;"	d
__HAL_I2C_10BIT_HEADER_READ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_I2C_10BIT_HEADER_READ /;"	d
__HAL_I2C_10BIT_HEADER_WRITE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_I2C_10BIT_HEADER_WRITE /;"	d
__HAL_I2C_7BIT_ADD_READ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_I2C_7BIT_ADD_READ /;"	d
__HAL_I2C_7BIT_ADD_WRITE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_I2C_7BIT_ADD_WRITE /;"	d
__HAL_I2C_FREQRANGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_I2C_FREQRANGE /;"	d
__HAL_I2C_FREQ_RANGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_I2C_FREQ_RANGE /;"	d
__HAL_I2C_GENERATE_START	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_I2C_GENERATE_START /;"	d
__HAL_I2C_MEM_ADD_LSB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_I2C_MEM_ADD_LSB /;"	d
__HAL_I2C_MEM_ADD_MSB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_I2C_MEM_ADD_MSB /;"	d
__HAL_I2C_RESET_CR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_I2C_RESET_CR2 /;"	d
__HAL_I2C_RISE_TIME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_I2C_RISE_TIME /;"	d
__HAL_I2C_SPEED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_I2C_SPEED /;"	d
__HAL_I2C_SPEED_FAST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_I2C_SPEED_FAST /;"	d
__HAL_I2C_SPEED_STANDARD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_I2C_SPEED_STANDARD /;"	d
__HAL_IRDA_GETCLOCKSOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_IRDA_GETCLOCKSOURCE /;"	d
__HAL_IRDA_MASK_COMPUTATION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_IRDA_MASK_COMPUTATION /;"	d
__HAL_IWDG_DISABLE_WRITE_ACCESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_IWDG_DISABLE_WRITE_ACCESS /;"	d
__HAL_IWDG_ENABLE_WRITE_ACCESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_IWDG_ENABLE_WRITE_ACCESS /;"	d
__HAL_LPTIM_DISABLE_INTERRUPT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_LPTIM_DISABLE_INTERRUPT /;"	d
__HAL_LPTIM_ENABLE_INTERRUPT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_LPTIM_ENABLE_INTERRUPT /;"	d
__HAL_LPTIM_GET_ITSTATUS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_LPTIM_GET_ITSTATUS /;"	d
__HAL_LTDC_LAYER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_LTDC_LAYER /;"	d
__HAL_PVD_EVENT_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PVD_EVENT_DISABLE /;"	d
__HAL_PVD_EVENT_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PVD_EVENT_ENABLE /;"	d
__HAL_PVD_EXTI_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PVD_EXTI_CLEAR_FLAG /;"	d
__HAL_PVD_EXTI_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PVD_EXTI_CLEAR_FLAG(/;"	d
__HAL_PVD_EXTI_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PVD_EXTI_DISABLE_IT /;"	d
__HAL_PVD_EXTI_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PVD_EXTI_DISABLE_IT(/;"	d
__HAL_PVD_EXTI_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PVD_EXTI_ENABLE_IT /;"	d
__HAL_PVD_EXTI_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PVD_EXTI_ENABLE_IT(/;"	d
__HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE /;"	d
__HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE /;"	d
__HAL_PVD_EXTI_GENERATE_SWIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PVD_EXTI_GENERATE_SWIT /;"	d
__HAL_PVD_EXTI_GENERATE_SWIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PVD_EXTI_GENERATE_SWIT(/;"	d
__HAL_PVD_EXTI_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PVD_EXTI_GET_FLAG /;"	d
__HAL_PVD_EXTI_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PVD_EXTI_GET_FLAG(/;"	d
__HAL_PVD_EXTI_RISINGTRIGGER_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PVD_EXTI_RISINGTRIGGER_DISABLE /;"	d
__HAL_PVD_EXTI_RISINGTRIGGER_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PVD_EXTI_RISINGTRIGGER_ENABLE /;"	d
__HAL_PVM_EVENT_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PVM_EVENT_DISABLE /;"	d
__HAL_PVM_EVENT_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PVM_EVENT_ENABLE /;"	d
__HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE /;"	d
__HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE /;"	d
__HAL_PVM_EXTI_RISINGTRIGGER_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PVM_EXTI_RISINGTRIGGER_DISABLE /;"	d
__HAL_PVM_EXTI_RISINGTRIGGER_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PVM_EXTI_RISINGTRIGGER_ENABLE /;"	d
__HAL_PWR_INTERNALWAKEUP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PWR_INTERNALWAKEUP_DISABLE /;"	d
__HAL_PWR_INTERNALWAKEUP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PWR_INTERNALWAKEUP_ENABLE /;"	d
__HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE /;"	d
__HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE /;"	d
__HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER(/;"	d
__HAL_PWR_PVD_EXTI_EVENT_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PWR_PVD_EXTI_EVENT_DISABLE /;"	d
__HAL_PWR_PVD_EXTI_EVENT_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PWR_PVD_EXTI_EVENT_ENABLE /;"	d
__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE /;"	d
__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE /;"	d
__HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE /;"	d
__HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE /;"	d
__HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER /;"	d
__HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER /;"	d
__HAL_PWR_PVM_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PWR_PVM_DISABLE(/;"	d
__HAL_PWR_PVM_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PWR_PVM_ENABLE(/;"	d
__HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE /;"	d
__HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE /;"	d
__HAL_PWR_VDDIO2_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PWR_VDDIO2_DISABLE /;"	d
__HAL_PWR_VDDIO2_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PWR_VDDIO2_ENABLE /;"	d
__HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER /;"	d
__HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER /;"	d
__HAL_PWR_VDDUSB_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PWR_VDDUSB_DISABLE /;"	d
__HAL_PWR_VDDUSB_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_PWR_VDDUSB_ENABLE /;"	d
__HAL_RCC_I2SCLK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_RCC_I2SCLK /;"	d
__HAL_RCC_I2SCLK_CONFIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_RCC_I2SCLK_CONFIG /;"	d
__HAL_RCC_OTGFS_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_RCC_OTGFS_FORCE_RESET /;"	d
__HAL_RCC_OTGFS_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_RCC_OTGFS_RELEASE_RESET /;"	d
__HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE /;"	d
__HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE /;"	d
__HAL_RCC_OTGHS_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_RCC_OTGHS_CLK_SLEEP_DISABLE /;"	d
__HAL_RCC_OTGHS_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_RCC_OTGHS_CLK_SLEEP_ENABLE /;"	d
__HAL_RCC_OTGHS_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_RCC_OTGHS_FORCE_RESET /;"	d
__HAL_RCC_OTGHS_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_RCC_OTGHS_RELEASE_RESET /;"	d
__HAL_REMAPMEMORY_FLASH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_REMAPMEMORY_FLASH /;"	d
__HAL_REMAPMEMORY_FMC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_REMAPMEMORY_FMC /;"	d
__HAL_REMAPMEMORY_FMC_SDRAM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_REMAPMEMORY_FMC_SDRAM /;"	d
__HAL_REMAPMEMORY_FSMC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_REMAPMEMORY_FSMC /;"	d
__HAL_REMAPMEMORY_QUADSPI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_REMAPMEMORY_QUADSPI /;"	d
__HAL_REMAPMEMORY_SRAM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_REMAPMEMORY_SRAM /;"	d
__HAL_REMAPMEMORY_SYSTEMFLASH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_REMAPMEMORY_SYSTEMFLASH /;"	d
__HAL_RTC_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_RTC_CLEAR_FLAG /;"	d
__HAL_RTC_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_RTC_DISABLE_IT /;"	d
__HAL_RTC_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_RTC_ENABLE_IT /;"	d
__HAL_RTC_EXTI_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_RTC_EXTI_CLEAR_FLAG(/;"	d
__HAL_RTC_EXTI_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_RTC_EXTI_DISABLE_IT(/;"	d
__HAL_RTC_EXTI_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_RTC_EXTI_ENABLE_IT(/;"	d
__HAL_RTC_EXTI_GENERATE_SWIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_RTC_EXTI_GENERATE_SWIT(/;"	d
__HAL_RTC_EXTI_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_RTC_EXTI_GET_FLAG(/;"	d
__HAL_SMARTCARD_GETCLOCKSOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_SMARTCARD_GETCLOCKSOURCE /;"	d
__HAL_SMBUS_GENERATE_START	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_SMBUS_GENERATE_START /;"	d
__HAL_SMBUS_GET_ADDR_MATCH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_SMBUS_GET_ADDR_MATCH /;"	d
__HAL_SMBUS_GET_ALERT_ENABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_SMBUS_GET_ALERT_ENABLED /;"	d
__HAL_SMBUS_GET_DIR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_SMBUS_GET_DIR /;"	d
__HAL_SMBUS_GET_PEC_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_SMBUS_GET_PEC_MODE /;"	d
__HAL_SMBUS_GET_STOP_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_SMBUS_GET_STOP_MODE /;"	d
__HAL_SMBUS_RESET_CR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_SMBUS_RESET_CR1 /;"	d
__HAL_SMBUS_RESET_CR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_SMBUS_RESET_CR2 /;"	d
__HAL_SPI_1LINE_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_SPI_1LINE_RX /;"	d
__HAL_SPI_1LINE_TX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_SPI_1LINE_TX /;"	d
__HAL_SPI_RESET_CRC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_SPI_RESET_CRC /;"	d
__HAL_TIM_DIRECTION_STATUS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_TIM_DIRECTION_STATUS /;"	d
__HAL_TIM_GET_ITSTATUS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_TIM_GET_ITSTATUS /;"	d
__HAL_TIM_GetAutoreload	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_TIM_GetAutoreload /;"	d
__HAL_TIM_GetClockDivision	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_TIM_GetClockDivision /;"	d
__HAL_TIM_GetCompare	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_TIM_GetCompare /;"	d
__HAL_TIM_GetCounter	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_TIM_GetCounter /;"	d
__HAL_TIM_GetICPrescaler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_TIM_GetICPrescaler /;"	d
__HAL_TIM_PRESCALER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_TIM_PRESCALER /;"	d
__HAL_TIM_ResetICPrescalerValue	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_TIM_ResetICPrescalerValue /;"	d
__HAL_TIM_SetAutoreload	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_TIM_SetAutoreload /;"	d
__HAL_TIM_SetClockDivision	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_TIM_SetClockDivision /;"	d
__HAL_TIM_SetCompare	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_TIM_SetCompare /;"	d
__HAL_TIM_SetCounter	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_TIM_SetCounter /;"	d
__HAL_TIM_SetICPrescaler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_TIM_SetICPrescaler /;"	d
__HAL_TIM_SetICPrescalerValue	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_TIM_SetICPrescalerValue /;"	d
__HAL_UART_GETCLOCKSOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_UART_GETCLOCKSOURCE /;"	d
__HAL_UART_MASK_COMPUTATION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_UART_MASK_COMPUTATION /;"	d
__HAL_UART_ONEBIT_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_UART_ONEBIT_DISABLE /;"	d
__HAL_UART_ONEBIT_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_UART_ONEBIT_ENABLE /;"	d
__HAL_UNFREEZE_CAN1_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_CAN1_DBGMCU /;"	d
__HAL_UNFREEZE_CAN2_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_CAN2_DBGMCU /;"	d
__HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU /;"	d
__HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU /;"	d
__HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU /;"	d
__HAL_UNFREEZE_IWDG_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_IWDG_DBGMCU /;"	d
__HAL_UNFREEZE_LPTIM1_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_LPTIM1_DBGMCU /;"	d
__HAL_UNFREEZE_LPTIM2_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_LPTIM2_DBGMCU /;"	d
__HAL_UNFREEZE_RTC_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_RTC_DBGMCU /;"	d
__HAL_UNFREEZE_TIM10_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_TIM10_DBGMCU /;"	d
__HAL_UNFREEZE_TIM11_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_TIM11_DBGMCU /;"	d
__HAL_UNFREEZE_TIM12_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_TIM12_DBGMCU /;"	d
__HAL_UNFREEZE_TIM13_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_TIM13_DBGMCU /;"	d
__HAL_UNFREEZE_TIM14_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_TIM14_DBGMCU /;"	d
__HAL_UNFREEZE_TIM15_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_TIM15_DBGMCU /;"	d
__HAL_UNFREEZE_TIM16_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_TIM16_DBGMCU /;"	d
__HAL_UNFREEZE_TIM17_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_TIM17_DBGMCU /;"	d
__HAL_UNFREEZE_TIM1_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_TIM1_DBGMCU /;"	d
__HAL_UNFREEZE_TIM2_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_TIM2_DBGMCU /;"	d
__HAL_UNFREEZE_TIM3_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_TIM3_DBGMCU /;"	d
__HAL_UNFREEZE_TIM4_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_TIM4_DBGMCU /;"	d
__HAL_UNFREEZE_TIM5_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_TIM5_DBGMCU /;"	d
__HAL_UNFREEZE_TIM6_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_TIM6_DBGMCU /;"	d
__HAL_UNFREEZE_TIM7_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_TIM7_DBGMCU /;"	d
__HAL_UNFREEZE_TIM8_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_TIM8_DBGMCU /;"	d
__HAL_UNFREEZE_TIM9_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_TIM9_DBGMCU /;"	d
__HAL_UNFREEZE_WWDG_DBGMCU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_WWDG_DBGMCU /;"	d
__HAL_USART_GETCLOCKSOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_USART_GETCLOCKSOURCE /;"	d
__HAL_USB_EXTI_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_USB_EXTI_CLEAR_FLAG /;"	d
__HAL_USB_EXTI_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_USB_EXTI_DISABLE_IT /;"	d
__HAL_USB_EXTI_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_USB_EXTI_ENABLE_IT /;"	d
__HAL_USB_EXTI_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_USB_EXTI_GET_FLAG /;"	d
__HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER /;"	d
__HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER /;"	d
__HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER /;"	d
__HAL_USB_FS_EXTI_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_USB_FS_EXTI_CLEAR_FLAG /;"	d
__HAL_USB_FS_EXTI_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_USB_FS_EXTI_DISABLE_IT /;"	d
__HAL_USB_FS_EXTI_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_USB_FS_EXTI_ENABLE_IT /;"	d
__HAL_USB_FS_EXTI_GENERATE_SWIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_USB_FS_EXTI_GENERATE_SWIT /;"	d
__HAL_USB_FS_EXTI_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_USB_FS_EXTI_GET_FLAG /;"	d
__HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER /;"	d
__HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER /;"	d
__HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER /;"	d
__HAL_USB_HS_EXTI_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_USB_HS_EXTI_CLEAR_FLAG /;"	d
__HAL_USB_HS_EXTI_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_USB_HS_EXTI_DISABLE_IT /;"	d
__HAL_USB_HS_EXTI_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_USB_HS_EXTI_ENABLE_IT /;"	d
__HAL_USB_HS_EXTI_GENERATE_SWIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_USB_HS_EXTI_GENERATE_SWIT /;"	d
__HAL_USB_HS_EXTI_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_USB_HS_EXTI_GET_FLAG /;"	d
__HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER /;"	d
__HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER /;"	d
__HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER /;"	d
__HAL_VREFINT_OUT_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_VREFINT_OUT_DISABLE /;"	d
__HAL_VREFINT_OUT_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HAL_VREFINT_OUT_ENABLE /;"	d
__HASH_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HASH_CLK_DISABLE /;"	d
__HASH_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HASH_CLK_ENABLE /;"	d
__HASH_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HASH_CLK_SLEEP_DISABLE /;"	d
__HASH_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HASH_CLK_SLEEP_ENABLE /;"	d
__HASH_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HASH_FORCE_RESET /;"	d
__HASH_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __HASH_RELEASE_RESET /;"	d
__I2C1_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __I2C1_CLK_DISABLE /;"	d
__I2C1_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __I2C1_CLK_ENABLE /;"	d
__I2C1_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __I2C1_CLK_SLEEP_DISABLE /;"	d
__I2C1_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __I2C1_CLK_SLEEP_ENABLE /;"	d
__I2C1_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __I2C1_FORCE_RESET /;"	d
__I2C1_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __I2C1_RELEASE_RESET /;"	d
__I2C2_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __I2C2_CLK_DISABLE /;"	d
__I2C2_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __I2C2_CLK_ENABLE /;"	d
__I2C2_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __I2C2_CLK_SLEEP_DISABLE /;"	d
__I2C2_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __I2C2_CLK_SLEEP_ENABLE /;"	d
__I2C2_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __I2C2_FORCE_RESET /;"	d
__I2C2_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __I2C2_RELEASE_RESET /;"	d
__I2C3_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __I2C3_CLK_DISABLE /;"	d
__I2C3_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __I2C3_CLK_ENABLE /;"	d
__I2C3_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __I2C3_CLK_SLEEP_DISABLE /;"	d
__I2C3_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __I2C3_CLK_SLEEP_ENABLE /;"	d
__I2C3_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __I2C3_FORCE_RESET /;"	d
__I2C3_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __I2C3_RELEASE_RESET /;"	d
__IRDA_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __IRDA_DISABLE /;"	d
__IRDA_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __IRDA_ENABLE /;"	d
__IRDA_GETCLOCKSOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __IRDA_GETCLOCKSOURCE /;"	d
__IRDA_MASK_COMPUTATION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __IRDA_MASK_COMPUTATION /;"	d
__LCD_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __LCD_CLK_DISABLE /;"	d
__LCD_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __LCD_CLK_ENABLE /;"	d
__LCD_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __LCD_CLK_SLEEP_DISABLE /;"	d
__LCD_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __LCD_CLK_SLEEP_ENABLE /;"	d
__LCD_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __LCD_FORCE_RESET /;"	d
__LCD_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __LCD_RELEASE_RESET /;"	d
__LPTIM1_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __LPTIM1_CLK_DISABLE /;"	d
__LPTIM1_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __LPTIM1_CLK_ENABLE /;"	d
__LPTIM1_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __LPTIM1_CLK_SLEEP_DISABLE /;"	d
__LPTIM1_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __LPTIM1_CLK_SLEEP_ENABLE /;"	d
__LPTIM1_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __LPTIM1_FORCE_RESET /;"	d
__LPTIM1_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __LPTIM1_RELEASE_RESET /;"	d
__LPTIM2_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __LPTIM2_CLK_DISABLE /;"	d
__LPTIM2_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __LPTIM2_CLK_ENABLE /;"	d
__LPTIM2_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __LPTIM2_CLK_SLEEP_DISABLE /;"	d
__LPTIM2_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __LPTIM2_CLK_SLEEP_ENABLE /;"	d
__LPTIM2_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __LPTIM2_FORCE_RESET /;"	d
__LPTIM2_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __LPTIM2_RELEASE_RESET /;"	d
__LPUART1_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __LPUART1_CLK_DISABLE /;"	d
__LPUART1_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __LPUART1_CLK_ENABLE /;"	d
__LPUART1_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __LPUART1_CLK_SLEEP_DISABLE /;"	d
__LPUART1_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __LPUART1_CLK_SLEEP_ENABLE /;"	d
__LPUART1_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __LPUART1_FORCE_RESET /;"	d
__LPUART1_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __LPUART1_RELEASE_RESET /;"	d
__LTDC_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __LTDC_CLK_DISABLE /;"	d
__LTDC_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __LTDC_CLK_ENABLE /;"	d
__LTDC_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __LTDC_CLK_SLEEP_ENABLE /;"	d
__LTDC_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __LTDC_FORCE_RESET /;"	d
__LTDC_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __LTDC_RELEASE_RESET /;"	d
__NOR_ADDR_SHIFT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __NOR_ADDR_SHIFT /;"	d
__NOR_WRITE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __NOR_WRITE /;"	d
__OPAMP_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __OPAMP_CLK_DISABLE /;"	d
__OPAMP_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __OPAMP_CLK_ENABLE /;"	d
__OPAMP_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __OPAMP_CLK_SLEEP_DISABLE /;"	d
__OPAMP_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __OPAMP_CLK_SLEEP_ENABLE /;"	d
__OPAMP_CSR_ALL_SWITCHES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __OPAMP_CSR_ALL_SWITCHES /;"	d
__OPAMP_CSR_ANAWSELX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __OPAMP_CSR_ANAWSELX /;"	d
__OPAMP_CSR_OPAXCALOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __OPAMP_CSR_OPAXCALOUT /;"	d
__OPAMP_CSR_OPAXCAL_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __OPAMP_CSR_OPAXCAL_H /;"	d
__OPAMP_CSR_OPAXCAL_L	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __OPAMP_CSR_OPAXCAL_L /;"	d
__OPAMP_CSR_OPAXLPM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __OPAMP_CSR_OPAXLPM /;"	d
__OPAMP_CSR_OPAXPD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __OPAMP_CSR_OPAXPD /;"	d
__OPAMP_CSR_S3SELX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __OPAMP_CSR_S3SELX /;"	d
__OPAMP_CSR_S4SELX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __OPAMP_CSR_S4SELX /;"	d
__OPAMP_CSR_S5SELX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __OPAMP_CSR_S5SELX /;"	d
__OPAMP_CSR_S6SELX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __OPAMP_CSR_S6SELX /;"	d
__OPAMP_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __OPAMP_FORCE_RESET /;"	d
__OPAMP_OFFSET_TRIM_BITSPOSITION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __OPAMP_OFFSET_TRIM_BITSPOSITION /;"	d
__OPAMP_OFFSET_TRIM_SET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __OPAMP_OFFSET_TRIM_SET /;"	d
__OPAMP_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __OPAMP_RELEASE_RESET /;"	d
__OTGFS_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __OTGFS_CLK_DISABLE /;"	d
__OTGFS_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __OTGFS_CLK_ENABLE /;"	d
__OTGFS_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __OTGFS_CLK_SLEEP_DISABLE /;"	d
__OTGFS_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __OTGFS_CLK_SLEEP_ENABLE /;"	d
__OTGFS_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __OTGFS_FORCE_RESET /;"	d
__OTGFS_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __OTGFS_RELEASE_RESET /;"	d
__OTGHSULPI_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __OTGHSULPI_CLK_SLEEP_DISABLE /;"	d
__OTGHSULPI_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __OTGHSULPI_CLK_SLEEP_ENABLE /;"	d
__OTGHS_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __OTGHS_CLK_SLEEP_DISABLE /;"	d
__OTGHS_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __OTGHS_CLK_SLEEP_ENABLE /;"	d
__OTGHS_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __OTGHS_FORCE_RESET /;"	d
__OTGHS_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __OTGHS_RELEASE_RESET /;"	d
__PWR_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __PWR_CLK_DISABLE /;"	d
__PWR_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __PWR_CLK_ENABLE /;"	d
__PWR_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __PWR_CLK_SLEEP_DISABLE /;"	d
__PWR_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __PWR_CLK_SLEEP_ENABLE /;"	d
__PWR_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __PWR_FORCE_RESET /;"	d
__PWR_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __PWR_RELEASE_RESET /;"	d
__QSPI_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __QSPI_CLK_DISABLE /;"	d
__QSPI_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __QSPI_CLK_ENABLE /;"	d
__QSPI_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __QSPI_CLK_SLEEP_DISABLE /;"	d
__QSPI_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __QSPI_CLK_SLEEP_ENABLE /;"	d
__QSPI_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __QSPI_FORCE_RESET /;"	d
__QSPI_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __QSPI_RELEASE_RESET /;"	d
__RCC_BACKUPRESET_FORCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __RCC_BACKUPRESET_FORCE /;"	d
__RCC_BACKUPRESET_RELEASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __RCC_BACKUPRESET_RELEASE /;"	d
__RCC_PLLSRC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __RCC_PLLSRC /;"	d
__RNG_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __RNG_CLK_DISABLE /;"	d
__RNG_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __RNG_CLK_ENABLE /;"	d
__RNG_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __RNG_CLK_SLEEP_DISABLE /;"	d
__RNG_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __RNG_CLK_SLEEP_ENABLE /;"	d
__RNG_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __RNG_FORCE_RESET /;"	d
__RNG_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __RNG_RELEASE_RESET /;"	d
__RTC_WRITEPROTECTION_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __RTC_WRITEPROTECTION_DISABLE /;"	d
__RTC_WRITEPROTECTION_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __RTC_WRITEPROTECTION_ENABLE /;"	d
__SAI1_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SAI1_CLK_DISABLE /;"	d
__SAI1_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SAI1_CLK_ENABLE /;"	d
__SAI1_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SAI1_CLK_SLEEP_DISABLE /;"	d
__SAI1_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SAI1_CLK_SLEEP_ENABLE /;"	d
__SAI1_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SAI1_FORCE_RESET /;"	d
__SAI1_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SAI1_RELEASE_RESET /;"	d
__SAI2_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SAI2_CLK_DISABLE /;"	d
__SAI2_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SAI2_CLK_ENABLE /;"	d
__SAI2_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SAI2_CLK_SLEEP_DISABLE /;"	d
__SAI2_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SAI2_CLK_SLEEP_ENABLE /;"	d
__SAI2_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SAI2_FORCE_RESET /;"	d
__SAI2_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SAI2_RELEASE_RESET /;"	d
__SDIO_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SDIO_CLK_DISABLE /;"	d
__SDIO_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SDIO_CLK_ENABLE /;"	d
__SDIO_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SDIO_CLK_SLEEP_DISABLE /;"	d
__SDIO_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SDIO_CLK_SLEEP_ENABLE /;"	d
__SDIO_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SDIO_FORCE_RESET /;"	d
__SDIO_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SDIO_RELEASE_RESET /;"	d
__SDMMC_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SDMMC_CLK_DISABLE /;"	d
__SDMMC_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SDMMC_CLK_ENABLE /;"	d
__SDMMC_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SDMMC_CLK_SLEEP_DISABLE /;"	d
__SDMMC_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SDMMC_CLK_SLEEP_ENABLE /;"	d
__SDMMC_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SDMMC_FORCE_RESET /;"	d
__SDMMC_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SDMMC_RELEASE_RESET /;"	d
__SMARTCARD_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SMARTCARD_DISABLE /;"	d
__SMARTCARD_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SMARTCARD_DISABLE_IT /;"	d
__SMARTCARD_DMA_REQUEST_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SMARTCARD_DMA_REQUEST_DISABLE /;"	d
__SMARTCARD_DMA_REQUEST_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SMARTCARD_DMA_REQUEST_ENABLE /;"	d
__SMARTCARD_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SMARTCARD_ENABLE /;"	d
__SMARTCARD_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SMARTCARD_ENABLE_IT /;"	d
__SMARTCARD_GETCLOCKSOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SMARTCARD_GETCLOCKSOURCE /;"	d
__SPI1_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SPI1_CLK_DISABLE /;"	d
__SPI1_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SPI1_CLK_ENABLE /;"	d
__SPI1_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SPI1_CLK_SLEEP_DISABLE /;"	d
__SPI1_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SPI1_CLK_SLEEP_ENABLE /;"	d
__SPI1_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SPI1_FORCE_RESET /;"	d
__SPI1_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SPI1_RELEASE_RESET /;"	d
__SPI2_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SPI2_CLK_DISABLE /;"	d
__SPI2_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SPI2_CLK_ENABLE /;"	d
__SPI2_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SPI2_CLK_SLEEP_DISABLE /;"	d
__SPI2_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SPI2_CLK_SLEEP_ENABLE /;"	d
__SPI2_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SPI2_FORCE_RESET /;"	d
__SPI2_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SPI2_RELEASE_RESET /;"	d
__SPI3_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SPI3_CLK_DISABLE /;"	d
__SPI3_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SPI3_CLK_ENABLE /;"	d
__SPI3_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SPI3_CLK_SLEEP_DISABLE /;"	d
__SPI3_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SPI3_CLK_SLEEP_ENABLE /;"	d
__SPI3_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SPI3_FORCE_RESET /;"	d
__SPI3_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SPI3_RELEASE_RESET /;"	d
__SPI4_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SPI4_CLK_DISABLE /;"	d
__SPI4_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SPI4_CLK_ENABLE /;"	d
__SPI4_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SPI4_CLK_SLEEP_DISABLE /;"	d
__SPI4_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SPI4_CLK_SLEEP_ENABLE /;"	d
__SPI4_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SPI4_FORCE_RESET /;"	d
__SPI4_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SPI4_RELEASE_RESET /;"	d
__SPI5_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SPI5_CLK_DISABLE /;"	d
__SPI5_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SPI5_CLK_ENABLE /;"	d
__SPI5_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SPI5_CLK_SLEEP_DISABLE /;"	d
__SPI5_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SPI5_CLK_SLEEP_ENABLE /;"	d
__SPI5_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SPI5_FORCE_RESET /;"	d
__SPI5_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SPI5_RELEASE_RESET /;"	d
__SPI6_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SPI6_CLK_DISABLE /;"	d
__SPI6_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SPI6_CLK_ENABLE /;"	d
__SPI6_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SPI6_CLK_SLEEP_DISABLE /;"	d
__SPI6_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SPI6_CLK_SLEEP_ENABLE /;"	d
__SPI6_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SPI6_FORCE_RESET /;"	d
__SPI6_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SPI6_RELEASE_RESET /;"	d
__SRAM1_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SRAM1_CLK_SLEEP_DISABLE /;"	d
__SRAM1_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SRAM1_CLK_SLEEP_ENABLE /;"	d
__SRAM2_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SRAM2_CLK_SLEEP_DISABLE /;"	d
__SRAM2_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SRAM2_CLK_SLEEP_ENABLE /;"	d
__SRAM3_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SRAM3_CLK_SLEEP_ENABLE /;"	d
__SRAM_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SRAM_CLK_DISABLE /;"	d
__SRAM_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SRAM_CLK_ENABLE /;"	d
__STM32_HAL_LEGACY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __STM32_HAL_LEGACY$/;"	d
__SWPMI1_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SWPMI1_CLK_DISABLE /;"	d
__SWPMI1_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SWPMI1_CLK_ENABLE /;"	d
__SWPMI1_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SWPMI1_CLK_SLEEP_DISABLE /;"	d
__SWPMI1_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SWPMI1_CLK_SLEEP_ENABLE /;"	d
__SWPMI1_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SWPMI1_FORCE_RESET /;"	d
__SWPMI1_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SWPMI1_RELEASE_RESET /;"	d
__SYSCFG_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SYSCFG_CLK_DISABLE /;"	d
__SYSCFG_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SYSCFG_CLK_ENABLE /;"	d
__SYSCFG_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SYSCFG_CLK_SLEEP_DISABLE /;"	d
__SYSCFG_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SYSCFG_CLK_SLEEP_ENABLE /;"	d
__SYSCFG_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SYSCFG_FORCE_RESET /;"	d
__SYSCFG_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __SYSCFG_RELEASE_RESET /;"	d
__TIM10_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM10_CLK_DISABLE /;"	d
__TIM10_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM10_CLK_ENABLE /;"	d
__TIM10_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM10_CLK_SLEEP_DISABLE /;"	d
__TIM10_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM10_CLK_SLEEP_ENABLE /;"	d
__TIM10_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM10_FORCE_RESET /;"	d
__TIM10_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM10_RELEASE_RESET /;"	d
__TIM11_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM11_CLK_DISABLE /;"	d
__TIM11_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM11_CLK_ENABLE /;"	d
__TIM11_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM11_CLK_SLEEP_DISABLE /;"	d
__TIM11_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM11_CLK_SLEEP_ENABLE /;"	d
__TIM11_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM11_FORCE_RESET /;"	d
__TIM11_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM11_RELEASE_RESET /;"	d
__TIM12_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM12_CLK_DISABLE /;"	d
__TIM12_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM12_CLK_ENABLE /;"	d
__TIM12_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM12_CLK_SLEEP_DISABLE /;"	d
__TIM12_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM12_CLK_SLEEP_ENABLE /;"	d
__TIM12_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM12_FORCE_RESET /;"	d
__TIM12_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM12_RELEASE_RESET /;"	d
__TIM13_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM13_CLK_DISABLE /;"	d
__TIM13_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM13_CLK_ENABLE /;"	d
__TIM13_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM13_CLK_SLEEP_DISABLE /;"	d
__TIM13_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM13_CLK_SLEEP_ENABLE /;"	d
__TIM13_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM13_FORCE_RESET /;"	d
__TIM13_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM13_RELEASE_RESET /;"	d
__TIM14_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM14_CLK_DISABLE /;"	d
__TIM14_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM14_CLK_ENABLE /;"	d
__TIM14_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM14_CLK_SLEEP_DISABLE /;"	d
__TIM14_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM14_CLK_SLEEP_ENABLE /;"	d
__TIM14_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM14_FORCE_RESET /;"	d
__TIM14_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM14_RELEASE_RESET /;"	d
__TIM15_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM15_CLK_DISABLE /;"	d
__TIM15_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM15_CLK_ENABLE /;"	d
__TIM15_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM15_CLK_SLEEP_DISABLE /;"	d
__TIM15_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM15_CLK_SLEEP_ENABLE /;"	d
__TIM15_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM15_FORCE_RESET /;"	d
__TIM15_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM15_RELEASE_RESET /;"	d
__TIM16_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM16_CLK_DISABLE /;"	d
__TIM16_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM16_CLK_ENABLE /;"	d
__TIM16_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM16_CLK_SLEEP_DISABLE /;"	d
__TIM16_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM16_CLK_SLEEP_ENABLE /;"	d
__TIM16_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM16_FORCE_RESET /;"	d
__TIM16_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM16_RELEASE_RESET /;"	d
__TIM17_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM17_CLK_DISABLE /;"	d
__TIM17_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM17_CLK_ENABLE /;"	d
__TIM17_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM17_CLK_SLEEP_DISABLE /;"	d
__TIM17_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM17_CLK_SLEEP_ENABLE /;"	d
__TIM17_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM17_FORCE_RESET /;"	d
__TIM17_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM17_RELEASE_RESET /;"	d
__TIM1_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM1_CLK_DISABLE /;"	d
__TIM1_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM1_CLK_ENABLE /;"	d
__TIM1_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM1_CLK_SLEEP_DISABLE /;"	d
__TIM1_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM1_CLK_SLEEP_ENABLE /;"	d
__TIM1_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM1_FORCE_RESET /;"	d
__TIM1_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM1_RELEASE_RESET /;"	d
__TIM21_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM21_CLK_DISABLE /;"	d
__TIM21_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM21_CLK_ENABLE /;"	d
__TIM21_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM21_CLK_SLEEP_DISABLE /;"	d
__TIM21_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM21_CLK_SLEEP_ENABLE /;"	d
__TIM21_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM21_FORCE_RESET /;"	d
__TIM21_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM21_RELEASE_RESET /;"	d
__TIM22_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM22_CLK_DISABLE /;"	d
__TIM22_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM22_CLK_ENABLE /;"	d
__TIM22_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM22_CLK_SLEEP_DISABLE /;"	d
__TIM22_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM22_CLK_SLEEP_ENABLE /;"	d
__TIM22_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM22_FORCE_RESET /;"	d
__TIM22_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM22_RELEASE_RESET /;"	d
__TIM2_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM2_CLK_DISABLE /;"	d
__TIM2_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM2_CLK_ENABLE /;"	d
__TIM2_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM2_CLK_SLEEP_DISABLE /;"	d
__TIM2_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM2_CLK_SLEEP_ENABLE /;"	d
__TIM2_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM2_FORCE_RESET /;"	d
__TIM2_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM2_RELEASE_RESET /;"	d
__TIM3_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM3_CLK_DISABLE /;"	d
__TIM3_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM3_CLK_ENABLE /;"	d
__TIM3_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM3_CLK_SLEEP_DISABLE /;"	d
__TIM3_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM3_CLK_SLEEP_ENABLE /;"	d
__TIM3_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM3_FORCE_RESET /;"	d
__TIM3_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM3_RELEASE_RESET /;"	d
__TIM4_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM4_CLK_DISABLE /;"	d
__TIM4_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM4_CLK_ENABLE /;"	d
__TIM4_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM4_CLK_SLEEP_DISABLE /;"	d
__TIM4_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM4_CLK_SLEEP_ENABLE /;"	d
__TIM4_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM4_FORCE_RESET /;"	d
__TIM4_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM4_RELEASE_RESET /;"	d
__TIM5_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM5_CLK_DISABLE /;"	d
__TIM5_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM5_CLK_ENABLE /;"	d
__TIM5_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM5_CLK_SLEEP_DISABLE /;"	d
__TIM5_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM5_CLK_SLEEP_ENABLE /;"	d
__TIM5_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM5_FORCE_RESET /;"	d
__TIM5_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM5_RELEASE_RESET /;"	d
__TIM6_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM6_CLK_DISABLE /;"	d
__TIM6_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM6_CLK_ENABLE /;"	d
__TIM6_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM6_CLK_SLEEP_DISABLE /;"	d
__TIM6_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM6_CLK_SLEEP_ENABLE /;"	d
__TIM6_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM6_FORCE_RESET /;"	d
__TIM6_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM6_RELEASE_RESET /;"	d
__TIM7_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM7_CLK_DISABLE /;"	d
__TIM7_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM7_CLK_ENABLE /;"	d
__TIM7_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM7_CLK_SLEEP_DISABLE /;"	d
__TIM7_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM7_CLK_SLEEP_ENABLE /;"	d
__TIM7_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM7_FORCE_RESET /;"	d
__TIM7_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM7_RELEASE_RESET /;"	d
__TIM8_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM8_CLK_DISABLE /;"	d
__TIM8_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM8_CLK_ENABLE /;"	d
__TIM8_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM8_CLK_SLEEP_DISABLE /;"	d
__TIM8_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM8_CLK_SLEEP_ENABLE /;"	d
__TIM8_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM8_FORCE_RESET /;"	d
__TIM8_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM8_RELEASE_RESET /;"	d
__TIM9_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM9_CLK_DISABLE /;"	d
__TIM9_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM9_CLK_ENABLE /;"	d
__TIM9_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM9_CLK_SLEEP_DISABLE /;"	d
__TIM9_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM9_CLK_SLEEP_ENABLE /;"	d
__TIM9_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM9_FORCE_RESET /;"	d
__TIM9_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TIM9_RELEASE_RESET /;"	d
__TSC_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TSC_CLK_DISABLE /;"	d
__TSC_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TSC_CLK_ENABLE /;"	d
__TSC_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TSC_CLK_SLEEP_DISABLE /;"	d
__TSC_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TSC_CLK_SLEEP_ENABLE /;"	d
__TSC_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TSC_FORCE_RESET /;"	d
__TSC_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __TSC_RELEASE_RESET /;"	d
__UART4_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __UART4_CLK_DISABLE /;"	d
__UART4_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __UART4_CLK_ENABLE /;"	d
__UART4_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __UART4_CLK_SLEEP_DISABLE /;"	d
__UART4_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __UART4_CLK_SLEEP_ENABLE /;"	d
__UART4_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __UART4_FORCE_RESET /;"	d
__UART4_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __UART4_RELEASE_RESET /;"	d
__UART5_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __UART5_CLK_DISABLE /;"	d
__UART5_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __UART5_CLK_ENABLE /;"	d
__UART5_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __UART5_CLK_SLEEP_DISABLE /;"	d
__UART5_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __UART5_CLK_SLEEP_ENABLE /;"	d
__UART5_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __UART5_FORCE_RESET /;"	d
__UART5_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __UART5_RELEASE_RESET /;"	d
__UART7_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __UART7_CLK_DISABLE /;"	d
__UART7_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __UART7_CLK_ENABLE /;"	d
__UART7_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __UART7_CLK_SLEEP_DISABLE /;"	d
__UART7_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __UART7_CLK_SLEEP_ENABLE /;"	d
__UART7_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __UART7_FORCE_RESET /;"	d
__UART7_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __UART7_RELEASE_RESET /;"	d
__UART8_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __UART8_CLK_DISABLE /;"	d
__UART8_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __UART8_CLK_ENABLE /;"	d
__UART8_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __UART8_CLK_SLEEP_DISABLE /;"	d
__UART8_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __UART8_CLK_SLEEP_ENABLE /;"	d
__UART8_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __UART8_FORCE_RESET /;"	d
__UART8_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __UART8_RELEASE_RESET /;"	d
__UART_BRR_SAMPLING16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __UART_BRR_SAMPLING16 /;"	d
__UART_BRR_SAMPLING8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __UART_BRR_SAMPLING8 /;"	d
__UART_GETCLOCKSOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __UART_GETCLOCKSOURCE /;"	d
__UART_MASK_COMPUTATION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __UART_MASK_COMPUTATION /;"	d
__USART1_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART1_CLK_DISABLE /;"	d
__USART1_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART1_CLK_ENABLE /;"	d
__USART1_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART1_CLK_SLEEP_DISABLE /;"	d
__USART1_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART1_CLK_SLEEP_ENABLE /;"	d
__USART1_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART1_FORCE_RESET /;"	d
__USART1_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART1_RELEASE_RESET /;"	d
__USART2_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART2_CLK_DISABLE /;"	d
__USART2_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART2_CLK_ENABLE /;"	d
__USART2_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART2_CLK_SLEEP_DISABLE /;"	d
__USART2_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART2_CLK_SLEEP_ENABLE /;"	d
__USART2_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART2_FORCE_RESET /;"	d
__USART2_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART2_RELEASE_RESET /;"	d
__USART3_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART3_CLK_DISABLE /;"	d
__USART3_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART3_CLK_ENABLE /;"	d
__USART3_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART3_CLK_SLEEP_DISABLE /;"	d
__USART3_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART3_CLK_SLEEP_ENABLE /;"	d
__USART3_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART3_FORCE_RESET /;"	d
__USART3_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART3_RELEASE_RESET /;"	d
__USART4_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART4_CLK_DISABLE /;"	d
__USART4_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART4_CLK_ENABLE /;"	d
__USART4_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART4_CLK_SLEEP_DISABLE /;"	d
__USART4_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART4_CLK_SLEEP_ENABLE /;"	d
__USART4_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART4_FORCE_RESET /;"	d
__USART4_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART4_RELEASE_RESET /;"	d
__USART5_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART5_CLK_DISABLE /;"	d
__USART5_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART5_CLK_ENABLE /;"	d
__USART5_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART5_CLK_SLEEP_DISABLE /;"	d
__USART5_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART5_CLK_SLEEP_ENABLE /;"	d
__USART5_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART5_FORCE_RESET /;"	d
__USART5_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART5_RELEASE_RESET /;"	d
__USART6_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART6_CLK_DISABLE /;"	d
__USART6_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART6_CLK_ENABLE /;"	d
__USART6_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART6_CLK_SLEEP_DISABLE /;"	d
__USART6_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART6_CLK_SLEEP_ENABLE /;"	d
__USART6_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART6_FORCE_RESET /;"	d
__USART6_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART6_RELEASE_RESET /;"	d
__USART7_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART7_CLK_DISABLE /;"	d
__USART7_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART7_CLK_ENABLE /;"	d
__USART7_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART7_FORCE_RESET /;"	d
__USART7_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART7_RELEASE_RESET /;"	d
__USART8_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART8_CLK_DISABLE /;"	d
__USART8_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART8_CLK_ENABLE /;"	d
__USART8_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART8_FORCE_RESET /;"	d
__USART8_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART8_RELEASE_RESET /;"	d
__USART_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART_DISABLE /;"	d
__USART_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART_DISABLE_IT /;"	d
__USART_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART_ENABLE /;"	d
__USART_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART_ENABLE_IT /;"	d
__USART_GETCLOCKSOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USART_GETCLOCKSOURCE /;"	d
__USB_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USB_CLK_DISABLE /;"	d
__USB_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USB_CLK_ENABLE /;"	d
__USB_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USB_CLK_SLEEP_DISABLE /;"	d
__USB_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USB_CLK_SLEEP_ENABLE /;"	d
__USB_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USB_FORCE_RESET /;"	d
__USB_OTG_FS_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USB_OTG_FS_CLK_DISABLE /;"	d
__USB_OTG_FS_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USB_OTG_FS_CLK_ENABLE /;"	d
__USB_OTG_FS_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USB_OTG_FS_CLK_SLEEP_DISABLE /;"	d
__USB_OTG_FS_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USB_OTG_FS_CLK_SLEEP_ENABLE /;"	d
__USB_OTG_FS_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USB_OTG_FS_FORCE_RESET /;"	d
__USB_OTG_FS_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USB_OTG_FS_RELEASE_RESET /;"	d
__USB_OTG_HS_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USB_OTG_HS_CLK_DISABLE /;"	d
__USB_OTG_HS_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USB_OTG_HS_CLK_ENABLE /;"	d
__USB_OTG_HS_ULPI_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USB_OTG_HS_ULPI_CLK_DISABLE /;"	d
__USB_OTG_HS_ULPI_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USB_OTG_HS_ULPI_CLK_ENABLE /;"	d
__USB_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __USB_RELEASE_RESET /;"	d
__WWDG_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __WWDG_CLK_DISABLE /;"	d
__WWDG_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __WWDG_CLK_ENABLE /;"	d
__WWDG_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __WWDG_CLK_SLEEP_DISABLE /;"	d
__WWDG_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __WWDG_CLK_SLEEP_ENABLE /;"	d
__WWDG_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __WWDG_FORCE_RESET /;"	d
__WWDG_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32_hal_legacy.h	/^#define __WWDG_RELEASE_RESET /;"	d
CMPCR_CMP_PD_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.c	/^#define CMPCR_CMP_PD_BB /;"	d	file:
CMPCR_OFFSET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.c	/^#define CMPCR_OFFSET /;"	d	file:
CMP_PD_BIT_NUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.c	/^#define CMP_PD_BIT_NUMBER /;"	d	file:
HAL_DBGMCU_DisableDBGSleepMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.c	/^void HAL_DBGMCU_DisableDBGSleepMode(void)$/;"	f
HAL_DBGMCU_DisableDBGStandbyMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.c	/^void HAL_DBGMCU_DisableDBGStandbyMode(void)$/;"	f
HAL_DBGMCU_DisableDBGStopMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.c	/^void HAL_DBGMCU_DisableDBGStopMode(void)$/;"	f
HAL_DBGMCU_EnableDBGSleepMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.c	/^void HAL_DBGMCU_EnableDBGSleepMode(void)$/;"	f
HAL_DBGMCU_EnableDBGStandbyMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.c	/^void HAL_DBGMCU_EnableDBGStandbyMode(void)$/;"	f
HAL_DBGMCU_EnableDBGStopMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.c	/^void HAL_DBGMCU_EnableDBGStopMode(void)$/;"	f
HAL_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.c	/^HAL_StatusTypeDef HAL_DeInit(void)$/;"	f
HAL_Delay	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.c	/^__weak void HAL_Delay(__IO uint32_t Delay)$/;"	f
HAL_DisableCompensationCell	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.c	/^void HAL_DisableCompensationCell(void)$/;"	f
HAL_DisableMemorySwappingBank	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.c	/^void HAL_DisableMemorySwappingBank(void)$/;"	f
HAL_EnableCompensationCell	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.c	/^void HAL_EnableCompensationCell(void)$/;"	f
HAL_EnableMemorySwappingBank	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.c	/^void HAL_EnableMemorySwappingBank(void)$/;"	f
HAL_GetDEVID	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.c	/^uint32_t HAL_GetDEVID(void)$/;"	f
HAL_GetHalVersion	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.c	/^uint32_t HAL_GetHalVersion(void)$/;"	f
HAL_GetREVID	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.c	/^uint32_t HAL_GetREVID(void)$/;"	f
HAL_GetTick	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.c	/^__weak uint32_t HAL_GetTick(void)$/;"	f
HAL_IncTick	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.c	/^__weak void HAL_IncTick(void)$/;"	f
HAL_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.c	/^HAL_StatusTypeDef HAL_Init(void)$/;"	f
HAL_InitTick	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.c	/^__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)$/;"	f
HAL_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.c	/^__weak void HAL_MspDeInit(void)$/;"	f
HAL_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.c	/^__weak void HAL_MspInit(void)$/;"	f
HAL_ResumeTick	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.c	/^__weak void HAL_ResumeTick(void)$/;"	f
HAL_SuspendTick	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.c	/^__weak void HAL_SuspendTick(void)$/;"	f
IDCODE_DEVID_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.c	/^#define IDCODE_DEVID_MASK /;"	d	file:
MEMRMP_OFFSET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.c	/^#define MEMRMP_OFFSET /;"	d	file:
SYSCFG_OFFSET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.c	/^#define SYSCFG_OFFSET /;"	d	file:
UFB_MODE_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.c	/^#define UFB_MODE_BB /;"	d	file:
UFB_MODE_BIT_NUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.c	/^#define UFB_MODE_BIT_NUMBER /;"	d	file:
__STM32F4xx_HAL_VERSION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.c	/^#define __STM32F4xx_HAL_VERSION /;"	d	file:
__STM32F4xx_HAL_VERSION_MAIN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.c	/^#define __STM32F4xx_HAL_VERSION_MAIN /;"	d	file:
__STM32F4xx_HAL_VERSION_RC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.c	/^#define __STM32F4xx_HAL_VERSION_RC /;"	d	file:
__STM32F4xx_HAL_VERSION_SUB1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.c	/^#define __STM32F4xx_HAL_VERSION_SUB1 /;"	d	file:
__STM32F4xx_HAL_VERSION_SUB2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.c	/^#define __STM32F4xx_HAL_VERSION_SUB2 /;"	d	file:
uwTick	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.c	/^static __IO uint32_t uwTick;$/;"	v	file:
__HAL_DBGMCU_FREEZE_CAN1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_CAN1(/;"	d
__HAL_DBGMCU_FREEZE_CAN2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_CAN2(/;"	d
__HAL_DBGMCU_FREEZE_I2C1_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT(/;"	d
__HAL_DBGMCU_FREEZE_I2C2_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT(/;"	d
__HAL_DBGMCU_FREEZE_I2C3_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_I2C3_TIMEOUT(/;"	d
__HAL_DBGMCU_FREEZE_IWDG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_IWDG(/;"	d
__HAL_DBGMCU_FREEZE_RTC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_RTC(/;"	d
__HAL_DBGMCU_FREEZE_TIM1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_TIM1(/;"	d
__HAL_DBGMCU_FREEZE_TIM10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_TIM10(/;"	d
__HAL_DBGMCU_FREEZE_TIM11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_TIM11(/;"	d
__HAL_DBGMCU_FREEZE_TIM12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_TIM12(/;"	d
__HAL_DBGMCU_FREEZE_TIM13	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_TIM13(/;"	d
__HAL_DBGMCU_FREEZE_TIM14	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_TIM14(/;"	d
__HAL_DBGMCU_FREEZE_TIM2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_TIM2(/;"	d
__HAL_DBGMCU_FREEZE_TIM3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_TIM3(/;"	d
__HAL_DBGMCU_FREEZE_TIM4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_TIM4(/;"	d
__HAL_DBGMCU_FREEZE_TIM5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_TIM5(/;"	d
__HAL_DBGMCU_FREEZE_TIM6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_TIM6(/;"	d
__HAL_DBGMCU_FREEZE_TIM7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_TIM7(/;"	d
__HAL_DBGMCU_FREEZE_TIM8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_TIM8(/;"	d
__HAL_DBGMCU_FREEZE_TIM9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_TIM9(/;"	d
__HAL_DBGMCU_FREEZE_WWDG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_WWDG(/;"	d
__HAL_DBGMCU_UNFREEZE_CAN1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_CAN1(/;"	d
__HAL_DBGMCU_UNFREEZE_CAN2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_CAN2(/;"	d
__HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT(/;"	d
__HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT(/;"	d
__HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT(/;"	d
__HAL_DBGMCU_UNFREEZE_IWDG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_IWDG(/;"	d
__HAL_DBGMCU_UNFREEZE_RTC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_RTC(/;"	d
__HAL_DBGMCU_UNFREEZE_TIM1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_TIM1(/;"	d
__HAL_DBGMCU_UNFREEZE_TIM10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_TIM10(/;"	d
__HAL_DBGMCU_UNFREEZE_TIM11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_TIM11(/;"	d
__HAL_DBGMCU_UNFREEZE_TIM12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_TIM12(/;"	d
__HAL_DBGMCU_UNFREEZE_TIM13	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_TIM13(/;"	d
__HAL_DBGMCU_UNFREEZE_TIM14	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_TIM14(/;"	d
__HAL_DBGMCU_UNFREEZE_TIM2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_TIM2(/;"	d
__HAL_DBGMCU_UNFREEZE_TIM3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_TIM3(/;"	d
__HAL_DBGMCU_UNFREEZE_TIM4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_TIM4(/;"	d
__HAL_DBGMCU_UNFREEZE_TIM5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_TIM5(/;"	d
__HAL_DBGMCU_UNFREEZE_TIM6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_TIM6(/;"	d
__HAL_DBGMCU_UNFREEZE_TIM7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_TIM7(/;"	d
__HAL_DBGMCU_UNFREEZE_TIM8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_TIM8(/;"	d
__HAL_DBGMCU_UNFREEZE_TIM9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_TIM9(/;"	d
__HAL_DBGMCU_UNFREEZE_WWDG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_WWDG(/;"	d
__HAL_SYSCFG_REMAPMEMORY_FLASH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_SYSCFG_REMAPMEMORY_FLASH(/;"	d
__HAL_SYSCFG_REMAPMEMORY_FMC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_SYSCFG_REMAPMEMORY_FMC(/;"	d
__HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM(/;"	d
__HAL_SYSCFG_REMAPMEMORY_FSMC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_SYSCFG_REMAPMEMORY_FSMC(/;"	d
__HAL_SYSCFG_REMAPMEMORY_SRAM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_SYSCFG_REMAPMEMORY_SRAM(/;"	d
__HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH(/;"	d
__STM32F4xx_HAL_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal.h	/^#define __STM32F4xx_HAL_H$/;"	d
ADC_DMAConvCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.c	/^static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   $/;"	f	file:
ADC_DMAError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.c	/^static void ADC_DMAError(DMA_HandleTypeDef *hdma)   $/;"	f	file:
ADC_DMAHalfConvCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.c	/^static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   $/;"	f	file:
ADC_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.c	/^static void ADC_Init(ADC_HandleTypeDef* hadc)$/;"	f	file:
HAL_ADC_AnalogWDGConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.c	/^HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef* hadc, ADC_AnalogWDGConfTypeDef* AnalogWDGConfig)$/;"	f
HAL_ADC_ConfigChannel	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.c	/^HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)$/;"	f
HAL_ADC_ConvCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.c	/^__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)$/;"	f
HAL_ADC_ConvHalfCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.c	/^__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)$/;"	f
HAL_ADC_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.c	/^HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef* hadc)$/;"	f
HAL_ADC_ErrorCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.c	/^__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)$/;"	f
HAL_ADC_GetError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.c	/^uint32_t HAL_ADC_GetError(ADC_HandleTypeDef *hadc)$/;"	f
HAL_ADC_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.c	/^HAL_ADC_StateTypeDef HAL_ADC_GetState(ADC_HandleTypeDef* hadc)$/;"	f
HAL_ADC_GetValue	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.c	/^uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)$/;"	f
HAL_ADC_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.c	/^void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)$/;"	f
HAL_ADC_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.c	/^HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)$/;"	f
HAL_ADC_LevelOutOfWindowCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.c	/^__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)$/;"	f
HAL_ADC_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.c	/^__weak void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)$/;"	f
HAL_ADC_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.c	/^__weak void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)$/;"	f
HAL_ADC_PollForConversion	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.c	/^HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)$/;"	f
HAL_ADC_PollForEvent	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.c	/^HAL_StatusTypeDef HAL_ADC_PollForEvent(ADC_HandleTypeDef* hadc, uint32_t EventType, uint32_t Timeout)$/;"	f
HAL_ADC_Start	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.c	/^HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)$/;"	f
HAL_ADC_Start_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.c	/^HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)$/;"	f
HAL_ADC_Start_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.c	/^HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)$/;"	f
HAL_ADC_Stop	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.c	/^HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)$/;"	f
HAL_ADC_Stop_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.c	/^HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)$/;"	f
HAL_ADC_Stop_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.c	/^HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc)$/;"	f
ADC_ALL_CHANNELS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_ALL_CHANNELS /;"	d
ADC_ANALOGWATCHDOG_ALL_INJEC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_ANALOGWATCHDOG_ALL_INJEC /;"	d
ADC_ANALOGWATCHDOG_ALL_REG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_ANALOGWATCHDOG_ALL_REG /;"	d
ADC_ANALOGWATCHDOG_ALL_REGINJEC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_ANALOGWATCHDOG_ALL_REGINJEC /;"	d
ADC_ANALOGWATCHDOG_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_ANALOGWATCHDOG_NONE /;"	d
ADC_ANALOGWATCHDOG_SINGLE_INJEC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_ANALOGWATCHDOG_SINGLE_INJEC /;"	d
ADC_ANALOGWATCHDOG_SINGLE_REG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_ANALOGWATCHDOG_SINGLE_REG /;"	d
ADC_ANALOGWATCHDOG_SINGLE_REGINJEC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_ANALOGWATCHDOG_SINGLE_REGINJEC /;"	d
ADC_AWD_EVENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_AWD_EVENT /;"	d
ADC_AnalogWDGConfTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^}ADC_AnalogWDGConfTypeDef;$/;"	t	typeref:struct:__anon144
ADC_CHANNEL_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_CHANNEL_0 /;"	d
ADC_CHANNEL_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_CHANNEL_1 /;"	d
ADC_CHANNEL_10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_CHANNEL_10 /;"	d
ADC_CHANNEL_11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_CHANNEL_11 /;"	d
ADC_CHANNEL_12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_CHANNEL_12 /;"	d
ADC_CHANNEL_13	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_CHANNEL_13 /;"	d
ADC_CHANNEL_14	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_CHANNEL_14 /;"	d
ADC_CHANNEL_15	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_CHANNEL_15 /;"	d
ADC_CHANNEL_16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_CHANNEL_16 /;"	d
ADC_CHANNEL_17	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_CHANNEL_17 /;"	d
ADC_CHANNEL_18	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_CHANNEL_18 /;"	d
ADC_CHANNEL_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_CHANNEL_2 /;"	d
ADC_CHANNEL_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_CHANNEL_3 /;"	d
ADC_CHANNEL_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_CHANNEL_4 /;"	d
ADC_CHANNEL_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_CHANNEL_5 /;"	d
ADC_CHANNEL_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_CHANNEL_6 /;"	d
ADC_CHANNEL_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_CHANNEL_7 /;"	d
ADC_CHANNEL_8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_CHANNEL_8 /;"	d
ADC_CHANNEL_9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_CHANNEL_9 /;"	d
ADC_CHANNEL_VBAT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_CHANNEL_VBAT /;"	d
ADC_CHANNEL_VREFINT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_CHANNEL_VREFINT /;"	d
ADC_CLOCKPRESCALER_PCLK_DIV2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_CLOCKPRESCALER_PCLK_DIV2 /;"	d
ADC_CLOCKPRESCALER_PCLK_DIV4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_CLOCKPRESCALER_PCLK_DIV4 /;"	d
ADC_CLOCKPRESCALER_PCLK_DIV6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_CLOCKPRESCALER_PCLK_DIV6 /;"	d
ADC_CLOCKPRESCALER_PCLK_DIV8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_CLOCKPRESCALER_PCLK_DIV8 /;"	d
ADC_CR1_DISCONTINUOUS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_CR1_DISCONTINUOUS(/;"	d
ADC_CR1_SCANCONV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_CR1_SCANCONV(/;"	d
ADC_CR2_CONTINUOUS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_CR2_CONTINUOUS(/;"	d
ADC_CR2_DMAContReq	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_CR2_DMAContReq(/;"	d
ADC_CR2_EOCSelection	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_CR2_EOCSelection(/;"	d
ADC_ChannelConfTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^}ADC_ChannelConfTypeDef;$/;"	t	typeref:struct:__anon143
ADC_DATAALIGN_LEFT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_DATAALIGN_LEFT /;"	d
ADC_DATAALIGN_RIGHT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_DATAALIGN_RIGHT /;"	d
ADC_EOC_SEQ_CONV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_EOC_SEQ_CONV /;"	d
ADC_EOC_SINGLE_CONV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_EOC_SINGLE_CONV /;"	d
ADC_EOC_SINGLE_SEQ_CONV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_EOC_SINGLE_SEQ_CONV /;"	d
ADC_EXTERNALTRIGCONVEDGE_FALLING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_EXTERNALTRIGCONVEDGE_FALLING /;"	d
ADC_EXTERNALTRIGCONVEDGE_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_EXTERNALTRIGCONVEDGE_NONE /;"	d
ADC_EXTERNALTRIGCONVEDGE_RISING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_EXTERNALTRIGCONVEDGE_RISING /;"	d
ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING /;"	d
ADC_EXTERNALTRIGCONV_Ext_IT11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_EXTERNALTRIGCONV_Ext_IT11 /;"	d
ADC_EXTERNALTRIGCONV_T1_CC1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_EXTERNALTRIGCONV_T1_CC1 /;"	d
ADC_EXTERNALTRIGCONV_T1_CC2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_EXTERNALTRIGCONV_T1_CC2 /;"	d
ADC_EXTERNALTRIGCONV_T1_CC3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_EXTERNALTRIGCONV_T1_CC3 /;"	d
ADC_EXTERNALTRIGCONV_T2_CC2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_EXTERNALTRIGCONV_T2_CC2 /;"	d
ADC_EXTERNALTRIGCONV_T2_CC3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_EXTERNALTRIGCONV_T2_CC3 /;"	d
ADC_EXTERNALTRIGCONV_T2_CC4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_EXTERNALTRIGCONV_T2_CC4 /;"	d
ADC_EXTERNALTRIGCONV_T2_TRGO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_EXTERNALTRIGCONV_T2_TRGO /;"	d
ADC_EXTERNALTRIGCONV_T3_CC1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_EXTERNALTRIGCONV_T3_CC1 /;"	d
ADC_EXTERNALTRIGCONV_T3_TRGO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_EXTERNALTRIGCONV_T3_TRGO /;"	d
ADC_EXTERNALTRIGCONV_T4_CC4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_EXTERNALTRIGCONV_T4_CC4 /;"	d
ADC_EXTERNALTRIGCONV_T5_CC1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_EXTERNALTRIGCONV_T5_CC1 /;"	d
ADC_EXTERNALTRIGCONV_T5_CC2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_EXTERNALTRIGCONV_T5_CC2 /;"	d
ADC_EXTERNALTRIGCONV_T5_CC3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_EXTERNALTRIGCONV_T5_CC3 /;"	d
ADC_EXTERNALTRIGCONV_T8_CC1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_EXTERNALTRIGCONV_T8_CC1 /;"	d
ADC_EXTERNALTRIGCONV_T8_TRGO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_EXTERNALTRIGCONV_T8_TRGO /;"	d
ADC_FLAG_AWD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_FLAG_AWD /;"	d
ADC_FLAG_EOC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_FLAG_EOC /;"	d
ADC_FLAG_JEOC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_FLAG_JEOC /;"	d
ADC_FLAG_JSTRT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_FLAG_JSTRT /;"	d
ADC_FLAG_OVR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_FLAG_OVR /;"	d
ADC_FLAG_STRT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_FLAG_STRT /;"	d
ADC_GET_RESOLUTION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_GET_RESOLUTION(/;"	d
ADC_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^}ADC_HandleTypeDef;$/;"	t	typeref:struct:__anon142
ADC_INJECTED_CHANNELS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_INJECTED_CHANNELS /;"	d
ADC_IT_AWD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_IT_AWD /;"	d
ADC_IT_EOC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_IT_EOC /;"	d
ADC_IT_JEOC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_IT_JEOC /;"	d
ADC_IT_OVR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_IT_OVR /;"	d
ADC_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^}ADC_InitTypeDef;$/;"	t	typeref:struct:__anon141
ADC_OVR_EVENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_OVR_EVENT /;"	d
ADC_REGULAR_CHANNELS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_REGULAR_CHANNELS /;"	d
ADC_RESOLUTION_10B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_RESOLUTION_10B /;"	d
ADC_RESOLUTION_12B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_RESOLUTION_12B /;"	d
ADC_RESOLUTION_6B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_RESOLUTION_6B /;"	d
ADC_RESOLUTION_8B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_RESOLUTION_8B /;"	d
ADC_SAMPLETIME_112CYCLES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_SAMPLETIME_112CYCLES /;"	d
ADC_SAMPLETIME_144CYCLES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_SAMPLETIME_144CYCLES /;"	d
ADC_SAMPLETIME_15CYCLES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_SAMPLETIME_15CYCLES /;"	d
ADC_SAMPLETIME_28CYCLES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_SAMPLETIME_28CYCLES /;"	d
ADC_SAMPLETIME_3CYCLES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_SAMPLETIME_3CYCLES /;"	d
ADC_SAMPLETIME_480CYCLES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_SAMPLETIME_480CYCLES /;"	d
ADC_SAMPLETIME_56CYCLES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_SAMPLETIME_56CYCLES /;"	d
ADC_SAMPLETIME_84CYCLES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_SAMPLETIME_84CYCLES /;"	d
ADC_SMPR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_SMPR1(/;"	d
ADC_SMPR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_SMPR2(/;"	d
ADC_SOFTWARE_START	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_SOFTWARE_START /;"	d
ADC_SQR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_SQR1(/;"	d
ADC_SQR1_RK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_SQR1_RK(/;"	d
ADC_SQR2_RK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_SQR2_RK(/;"	d
ADC_SQR3_RK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_SQR3_RK(/;"	d
ADC_STAB_DELAY_US	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_STAB_DELAY_US /;"	d
ADC_TEMPSENSOR_DELAY_US	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_TEMPSENSOR_DELAY_US /;"	d
ADC_TWOSAMPLINGDELAY_10CYCLES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_TWOSAMPLINGDELAY_10CYCLES /;"	d
ADC_TWOSAMPLINGDELAY_11CYCLES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_TWOSAMPLINGDELAY_11CYCLES /;"	d
ADC_TWOSAMPLINGDELAY_12CYCLES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_TWOSAMPLINGDELAY_12CYCLES /;"	d
ADC_TWOSAMPLINGDELAY_13CYCLES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_TWOSAMPLINGDELAY_13CYCLES /;"	d
ADC_TWOSAMPLINGDELAY_14CYCLES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_TWOSAMPLINGDELAY_14CYCLES /;"	d
ADC_TWOSAMPLINGDELAY_15CYCLES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_TWOSAMPLINGDELAY_15CYCLES /;"	d
ADC_TWOSAMPLINGDELAY_16CYCLES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_TWOSAMPLINGDELAY_16CYCLES /;"	d
ADC_TWOSAMPLINGDELAY_17CYCLES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_TWOSAMPLINGDELAY_17CYCLES /;"	d
ADC_TWOSAMPLINGDELAY_18CYCLES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_TWOSAMPLINGDELAY_18CYCLES /;"	d
ADC_TWOSAMPLINGDELAY_19CYCLES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_TWOSAMPLINGDELAY_19CYCLES /;"	d
ADC_TWOSAMPLINGDELAY_20CYCLES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_TWOSAMPLINGDELAY_20CYCLES /;"	d
ADC_TWOSAMPLINGDELAY_5CYCLES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_TWOSAMPLINGDELAY_5CYCLES /;"	d
ADC_TWOSAMPLINGDELAY_6CYCLES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_TWOSAMPLINGDELAY_6CYCLES /;"	d
ADC_TWOSAMPLINGDELAY_7CYCLES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_TWOSAMPLINGDELAY_7CYCLES /;"	d
ADC_TWOSAMPLINGDELAY_8CYCLES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_TWOSAMPLINGDELAY_8CYCLES /;"	d
ADC_TWOSAMPLINGDELAY_9CYCLES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define ADC_TWOSAMPLINGDELAY_9CYCLES /;"	d
Channel	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  uint32_t Channel;           \/*!< Configures ADC channel for the analog watchdog. $/;"	m	struct:__anon144
Channel	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  uint32_t Channel;        \/*!< The ADC channel to configure. $/;"	m	struct:__anon143
ClockPrescaler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  uint32_t ClockPrescaler;        \/*!< Select the frequency of the clock to the ADC. The clock is common for $/;"	m	struct:__anon141
ContinuousConvMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  uint32_t ContinuousConvMode;    \/*!< Specifies whether the conversion is performed in Continuous or Single mode.$/;"	m	struct:__anon141
DMAContinuousRequests	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  uint32_t DMAContinuousRequests; \/*!< Specifies whether the DMA requests is performed in Continuous or in Single mode.$/;"	m	struct:__anon141
DMA_Handle	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  DMA_HandleTypeDef             *DMA_Handle;                 \/*!< Pointer DMA Handler *\/$/;"	m	struct:__anon142
DataAlign	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  uint32_t DataAlign;             \/*!< Specifies whether the ADC data  alignment is left or right.  $/;"	m	struct:__anon141
DiscontinuousConvMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  uint32_t DiscontinuousConvMode; \/*!< Specifies whether the conversion is performed in Discontinuous or not $/;"	m	struct:__anon141
EOCSelection	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  uint32_t EOCSelection;          \/*!< Specifies whether the EOC flag is set $/;"	m	struct:__anon141
ErrorCode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  __IO uint32_t                 ErrorCode;                   \/*!< ADC Error code *\/$/;"	m	struct:__anon142
ExternalTrigConv	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  uint32_t ExternalTrigConv;      \/*!< Selects the external event used to trigger the conversion start of regular group.$/;"	m	struct:__anon141
ExternalTrigConvEdge	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  uint32_t ExternalTrigConvEdge;  \/*!< Selects the external trigger edge of regular group.$/;"	m	struct:__anon141
HAL_ADC_ERROR_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define HAL_ADC_ERROR_DMA /;"	d
HAL_ADC_ERROR_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define HAL_ADC_ERROR_NONE /;"	d
HAL_ADC_ERROR_OVR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define HAL_ADC_ERROR_OVR /;"	d
HAL_ADC_STATE_AWD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  HAL_ADC_STATE_AWD                     = 0x06    \/*!< ADC state analog watchdog *\/$/;"	e	enum:__anon140
HAL_ADC_STATE_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  HAL_ADC_STATE_BUSY                    = 0x02,    \/*!< An internal process is ongoing *\/ $/;"	e	enum:__anon140
HAL_ADC_STATE_BUSY_INJ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  HAL_ADC_STATE_BUSY_INJ                = 0x22,    \/*!< Injected conversion is ongoing *\/$/;"	e	enum:__anon140
HAL_ADC_STATE_BUSY_INJ_REG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  HAL_ADC_STATE_BUSY_INJ_REG            = 0x32,    \/*!< Injected and regular conversion are ongoing *\/$/;"	e	enum:__anon140
HAL_ADC_STATE_BUSY_REG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  HAL_ADC_STATE_BUSY_REG                = 0x12,    \/*!< Regular conversion is ongoing *\/$/;"	e	enum:__anon140
HAL_ADC_STATE_EOC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  HAL_ADC_STATE_EOC                     = 0x05,    \/*!< Conversion is completed *\/$/;"	e	enum:__anon140
HAL_ADC_STATE_EOC_INJ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  HAL_ADC_STATE_EOC_INJ                 = 0x25,    \/*!< Injected conversion is completed *\/$/;"	e	enum:__anon140
HAL_ADC_STATE_EOC_INJ_REG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  HAL_ADC_STATE_EOC_INJ_REG             = 0x35,    \/*!< Injected and regular conversion are completed *\/$/;"	e	enum:__anon140
HAL_ADC_STATE_EOC_REG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  HAL_ADC_STATE_EOC_REG                 = 0x15,    \/*!< Regular conversion is completed *\/$/;"	e	enum:__anon140
HAL_ADC_STATE_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  HAL_ADC_STATE_ERROR                   = 0x04,    \/*!< ADC state error *\/$/;"	e	enum:__anon140
HAL_ADC_STATE_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  HAL_ADC_STATE_READY                   = 0x01,    \/*!< ADC peripheral ready for use *\/$/;"	e	enum:__anon140
HAL_ADC_STATE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  HAL_ADC_STATE_RESET                   = 0x00,    \/*!< ADC not yet initialized or disabled *\/$/;"	e	enum:__anon140
HAL_ADC_STATE_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  HAL_ADC_STATE_TIMEOUT                 = 0x03,    \/*!< Timeout state *\/$/;"	e	enum:__anon140
HAL_ADC_StateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^}HAL_ADC_StateTypeDef;$/;"	t	typeref:enum:__anon140
HighThreshold	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  uint32_t HighThreshold;     \/*!< Configures the ADC analog watchdog High threshold value.$/;"	m	struct:__anon144
IS_ADC_ANALOG_WATCHDOG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define IS_ADC_ANALOG_WATCHDOG(/;"	d
IS_ADC_CHANNELS_TYPE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define IS_ADC_CHANNELS_TYPE(/;"	d
IS_ADC_CLOCKPRESCALER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define IS_ADC_CLOCKPRESCALER(/;"	d
IS_ADC_DATA_ALIGN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define IS_ADC_DATA_ALIGN(/;"	d
IS_ADC_EOCSelection	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define IS_ADC_EOCSelection(/;"	d
IS_ADC_EVENT_TYPE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define IS_ADC_EVENT_TYPE(/;"	d
IS_ADC_EXT_TRIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define IS_ADC_EXT_TRIG(/;"	d
IS_ADC_EXT_TRIG_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define IS_ADC_EXT_TRIG_EDGE(/;"	d
IS_ADC_RANGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define IS_ADC_RANGE(/;"	d
IS_ADC_REGULAR_DISC_NUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define IS_ADC_REGULAR_DISC_NUMBER(/;"	d
IS_ADC_REGULAR_LENGTH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define IS_ADC_REGULAR_LENGTH(/;"	d
IS_ADC_REGULAR_RANK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define IS_ADC_REGULAR_RANK(/;"	d
IS_ADC_RESOLUTION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define IS_ADC_RESOLUTION(/;"	d
IS_ADC_SAMPLE_TIME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define IS_ADC_SAMPLE_TIME(/;"	d
IS_ADC_SAMPLING_DELAY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define IS_ADC_SAMPLING_DELAY(/;"	d
IS_ADC_THRESHOLD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define IS_ADC_THRESHOLD(/;"	d
ITMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  uint32_t ITMode;            \/*!< Specifies whether the analog watchdog is configured$/;"	m	struct:__anon144
Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  ADC_InitTypeDef               Init;                        \/*!< ADC required parameters *\/$/;"	m	struct:__anon142
Instance	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  ADC_TypeDef                   *Instance;                   \/*!< Register base address *\/$/;"	m	struct:__anon142
Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  HAL_LockTypeDef               Lock;                        \/*!< ADC locking object *\/$/;"	m	struct:__anon142
LowThreshold	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  uint32_t LowThreshold;      \/*!< Configures the ADC analog watchdog High threshold value.$/;"	m	struct:__anon144
NbrOfConversion	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  uint32_t NbrOfConversion;       \/*!< Specifies the number of ADC conversions that will be done using the sequencer for$/;"	m	struct:__anon141
NbrOfCurrentConversionRank	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  __IO uint32_t                 NbrOfCurrentConversionRank;  \/*!< ADC number of current conversion rank *\/$/;"	m	struct:__anon142
NbrOfDiscConversion	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  uint32_t NbrOfDiscConversion;   \/*!< Specifies the number of ADC discontinuous conversions that will be done $/;"	m	struct:__anon141
Offset	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  uint32_t Offset;         \/*!< Reserved for future use, can be set to 0 *\/$/;"	m	struct:__anon143
Rank	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  uint32_t Rank;           \/*!< The rank in the regular group sequencer. $/;"	m	struct:__anon143
Resolution	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  uint32_t Resolution;            \/*!< Configures the ADC resolution dual mode. $/;"	m	struct:__anon141
SamplingTime	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  uint32_t SamplingTime;   \/*!< The sample time value to be set for the selected channel.$/;"	m	struct:__anon143
ScanConvMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  uint32_t ScanConvMode;          \/*!< Specifies whether the conversion is performed in Scan (multi channels) or $/;"	m	struct:__anon141
State	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  __IO HAL_ADC_StateTypeDef     State;                       \/*!< ADC communication state *\/$/;"	m	struct:__anon142
WatchdogMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  uint32_t WatchdogMode;      \/*!< Configures the ADC analog watchdog mode.$/;"	m	struct:__anon144
WatchdogNumber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^  uint32_t WatchdogNumber;    \/*!< Reserved for future use, can be set to 0 *\/$/;"	m	struct:__anon144
__HAL_ADC_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define __HAL_ADC_CLEAR_FLAG(/;"	d
__HAL_ADC_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define __HAL_ADC_DISABLE(/;"	d
__HAL_ADC_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define __HAL_ADC_DISABLE_IT(/;"	d
__HAL_ADC_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define __HAL_ADC_ENABLE(/;"	d
__HAL_ADC_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define __HAL_ADC_ENABLE_IT(/;"	d
__HAL_ADC_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define __HAL_ADC_GET_FLAG(/;"	d
__HAL_ADC_GET_IT_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define __HAL_ADC_GET_IT_SOURCE(/;"	d
__HAL_ADC_RESET_HANDLE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define __HAL_ADC_RESET_HANDLE_STATE(/;"	d
__STM32F4xx_ADC_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc.h	/^#define __STM32F4xx_ADC_H$/;"	d
ADC_MultiModeDMAConvCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.c	/^static void ADC_MultiModeDMAConvCplt(DMA_HandleTypeDef *hdma)   $/;"	f	file:
ADC_MultiModeDMAError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.c	/^static void ADC_MultiModeDMAError(DMA_HandleTypeDef *hdma)   $/;"	f	file:
ADC_MultiModeDMAHalfConvCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.c	/^static void ADC_MultiModeDMAHalfConvCplt(DMA_HandleTypeDef *hdma)   $/;"	f	file:
HAL_ADCEx_InjectedConfigChannel	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.c	/^HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)$/;"	f
HAL_ADCEx_InjectedConvCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.c	/^__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)$/;"	f
HAL_ADCEx_InjectedGetValue	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.c	/^uint32_t HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef* hadc, uint32_t InjectedRank)$/;"	f
HAL_ADCEx_InjectedPollForConversion	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.c	/^HAL_StatusTypeDef HAL_ADCEx_InjectedPollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)$/;"	f
HAL_ADCEx_InjectedStart	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.c	/^HAL_StatusTypeDef HAL_ADCEx_InjectedStart(ADC_HandleTypeDef* hadc)$/;"	f
HAL_ADCEx_InjectedStart_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.c	/^HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef* hadc)$/;"	f
HAL_ADCEx_InjectedStop	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.c	/^HAL_StatusTypeDef HAL_ADCEx_InjectedStop(ADC_HandleTypeDef* hadc)$/;"	f
HAL_ADCEx_InjectedStop_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.c	/^HAL_StatusTypeDef HAL_ADCEx_InjectedStop_IT(ADC_HandleTypeDef* hadc)$/;"	f
HAL_ADCEx_MultiModeConfigChannel	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.c	/^HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)$/;"	f
HAL_ADCEx_MultiModeGetValue	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.c	/^uint32_t HAL_ADCEx_MultiModeGetValue(ADC_HandleTypeDef* hadc)$/;"	f
HAL_ADCEx_MultiModeStart_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.c	/^HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)$/;"	f
HAL_ADCEx_MultiModeStop_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.c	/^HAL_StatusTypeDef HAL_ADCEx_MultiModeStop_DMA(ADC_HandleTypeDef* hadc)$/;"	f
ADC_CHANNEL_DIFFERENCIATION_TEMPSENSOR_VBAT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_CHANNEL_DIFFERENCIATION_TEMPSENSOR_VBAT /;"	d
ADC_CHANNEL_TEMPSENSOR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_CHANNEL_TEMPSENSOR /;"	d
ADC_DMAACCESSMODE_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_DMAACCESSMODE_1 /;"	d
ADC_DMAACCESSMODE_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_DMAACCESSMODE_2 /;"	d
ADC_DMAACCESSMODE_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_DMAACCESSMODE_3 /;"	d
ADC_DMAACCESSMODE_DISABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_DMAACCESSMODE_DISABLED /;"	d
ADC_DUALMODE_ALTERTRIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_DUALMODE_ALTERTRIG /;"	d
ADC_DUALMODE_INJECSIMULT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_DUALMODE_INJECSIMULT /;"	d
ADC_DUALMODE_INTERL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_DUALMODE_INTERL /;"	d
ADC_DUALMODE_REGSIMULT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_DUALMODE_REGSIMULT /;"	d
ADC_DUALMODE_REGSIMULT_ALTERTRIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_DUALMODE_REGSIMULT_ALTERTRIG /;"	d
ADC_DUALMODE_REGSIMULT_INJECSIMULT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_DUALMODE_REGSIMULT_INJECSIMULT /;"	d
ADC_EXTERNALTRIGINJECCONVEDGE_FALLING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_EXTERNALTRIGINJECCONVEDGE_FALLING /;"	d
ADC_EXTERNALTRIGINJECCONVEDGE_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_EXTERNALTRIGINJECCONVEDGE_NONE /;"	d
ADC_EXTERNALTRIGINJECCONVEDGE_RISING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_EXTERNALTRIGINJECCONVEDGE_RISING /;"	d
ADC_EXTERNALTRIGINJECCONVEDGE_RISINGFALLING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_EXTERNALTRIGINJECCONVEDGE_RISINGFALLING /;"	d
ADC_EXTERNALTRIGINJECCONV_EXT_IT15	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_EXTERNALTRIGINJECCONV_EXT_IT15 /;"	d
ADC_EXTERNALTRIGINJECCONV_T1_CC4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_EXTERNALTRIGINJECCONV_T1_CC4 /;"	d
ADC_EXTERNALTRIGINJECCONV_T1_TRGO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_EXTERNALTRIGINJECCONV_T1_TRGO /;"	d
ADC_EXTERNALTRIGINJECCONV_T2_CC1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_EXTERNALTRIGINJECCONV_T2_CC1 /;"	d
ADC_EXTERNALTRIGINJECCONV_T2_TRGO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_EXTERNALTRIGINJECCONV_T2_TRGO /;"	d
ADC_EXTERNALTRIGINJECCONV_T3_CC2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_EXTERNALTRIGINJECCONV_T3_CC2 /;"	d
ADC_EXTERNALTRIGINJECCONV_T3_CC4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_EXTERNALTRIGINJECCONV_T3_CC4 /;"	d
ADC_EXTERNALTRIGINJECCONV_T4_CC1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_EXTERNALTRIGINJECCONV_T4_CC1 /;"	d
ADC_EXTERNALTRIGINJECCONV_T4_CC2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_EXTERNALTRIGINJECCONV_T4_CC2 /;"	d
ADC_EXTERNALTRIGINJECCONV_T4_CC3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_EXTERNALTRIGINJECCONV_T4_CC3 /;"	d
ADC_EXTERNALTRIGINJECCONV_T4_TRGO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_EXTERNALTRIGINJECCONV_T4_TRGO /;"	d
ADC_EXTERNALTRIGINJECCONV_T5_CC4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_EXTERNALTRIGINJECCONV_T5_CC4 /;"	d
ADC_EXTERNALTRIGINJECCONV_T5_TRGO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_EXTERNALTRIGINJECCONV_T5_TRGO /;"	d
ADC_EXTERNALTRIGINJECCONV_T8_CC2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_EXTERNALTRIGINJECCONV_T8_CC2 /;"	d
ADC_EXTERNALTRIGINJECCONV_T8_CC3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_EXTERNALTRIGINJECCONV_T8_CC3 /;"	d
ADC_EXTERNALTRIGINJECCONV_T8_CC4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_EXTERNALTRIGINJECCONV_T8_CC4 /;"	d
ADC_INJECTED_RANK_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_INJECTED_RANK_1 /;"	d
ADC_INJECTED_RANK_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_INJECTED_RANK_2 /;"	d
ADC_INJECTED_RANK_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_INJECTED_RANK_3 /;"	d
ADC_INJECTED_RANK_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_INJECTED_RANK_4 /;"	d
ADC_InjectionConfTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^}ADC_InjectionConfTypeDef;$/;"	t	typeref:struct:__anon145
ADC_JSQR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define   ADC_JSQR(/;"	d
ADC_MODE_INDEPENDENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_MODE_INDEPENDENT /;"	d
ADC_MultiModeTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^}ADC_MultiModeTypeDef;$/;"	t	typeref:struct:__anon146
ADC_TRIPLEMODE_ALTERTRIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_TRIPLEMODE_ALTERTRIG /;"	d
ADC_TRIPLEMODE_INJECSIMULT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_TRIPLEMODE_INJECSIMULT /;"	d
ADC_TRIPLEMODE_INTERL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_TRIPLEMODE_INTERL /;"	d
ADC_TRIPLEMODE_REGSIMULT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_TRIPLEMODE_REGSIMULT /;"	d
ADC_TRIPLEMODE_REGSIMULT_AlterTrig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_TRIPLEMODE_REGSIMULT_AlterTrig /;"	d
ADC_TRIPLEMODE_REGSIMULT_INJECSIMULT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define ADC_TRIPLEMODE_REGSIMULT_INJECSIMULT /;"	d
AutoInjectedConv	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^  uint32_t AutoInjectedConv;               \/*!< Enables or disables the selected ADC automatic injected group $/;"	m	struct:__anon145
DMAAccessMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^  uint32_t DMAAccessMode;     \/*!< Configures the Direct memory access mode for multi ADC mode.$/;"	m	struct:__anon146
ExternalTrigInjecConv	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^  uint32_t ExternalTrigInjecConv;          \/*!< Select the external event used to trigger the start of conversion of a injected channels.$/;"	m	struct:__anon145
ExternalTrigInjecConvEdge	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^  uint32_t ExternalTrigInjecConvEdge;      \/*!< Select the external trigger edge and enable the trigger of an injected channels. $/;"	m	struct:__anon145
IS_ADC_CHANNEL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define IS_ADC_CHANNEL(/;"	d
IS_ADC_DMA_ACCESS_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define IS_ADC_DMA_ACCESS_MODE(/;"	d
IS_ADC_EXT_INJEC_TRIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define IS_ADC_EXT_INJEC_TRIG(/;"	d
IS_ADC_EXT_INJEC_TRIG_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define IS_ADC_EXT_INJEC_TRIG_EDGE(/;"	d
IS_ADC_INJECTED_LENGTH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define IS_ADC_INJECTED_LENGTH(/;"	d
IS_ADC_INJECTED_RANK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define IS_ADC_INJECTED_RANK(/;"	d
IS_ADC_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define IS_ADC_MODE(/;"	d
InjectedChannel	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^  uint32_t InjectedChannel;                \/*!< Configure the ADC injected channel.$/;"	m	struct:__anon145
InjectedDiscontinuousConvMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^  uint32_t InjectedDiscontinuousConvMode;  \/*!< Specifies whether the conversion is performed in Discontinuous mode or not for injected channels.$/;"	m	struct:__anon145
InjectedNbrOfConversion	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^  uint32_t InjectedNbrOfConversion;        \/*!< Specifies the number of ADC conversions that will be done using the sequencer for$/;"	m	struct:__anon145
InjectedOffset	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^  uint32_t InjectedOffset;                 \/*!< Defines the offset to be subtracted from the raw converted data when convert injected channels.$/;"	m	struct:__anon145
InjectedRank	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^  uint32_t InjectedRank;                   \/*!< The rank in the injected group sequencer$/;"	m	struct:__anon145
InjectedSamplingTime	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^  uint32_t InjectedSamplingTime;           \/*!< The sample time value to be set for the selected channel.$/;"	m	struct:__anon145
Mode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^  uint32_t Mode;              \/*!< Configures the ADC to operate in independent or multi mode. $/;"	m	struct:__anon146
TwoSamplingDelay	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^  uint32_t TwoSamplingDelay;  \/*!< Configures the Delay between 2 sampling phases.$/;"	m	struct:__anon146
__STM32F4xx_ADC_EX_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_adc_ex.h	/^#define __STM32F4xx_ADC_EX_H$/;"	d
CAN_Receive_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.c	/^static HAL_StatusTypeDef CAN_Receive_IT(CAN_HandleTypeDef* hcan, uint8_t FIFONumber)$/;"	f	file:
CAN_TIMEOUT_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.c	/^#define CAN_TIMEOUT_VALUE /;"	d	file:
CAN_Transmit_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.c	/^static HAL_StatusTypeDef CAN_Transmit_IT(CAN_HandleTypeDef* hcan)$/;"	f	file:
HAL_CAN_ConfigFilter	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.c	/^HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef* hcan, CAN_FilterConfTypeDef* sFilterConfig)$/;"	f
HAL_CAN_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.c	/^HAL_StatusTypeDef HAL_CAN_DeInit(CAN_HandleTypeDef* hcan)$/;"	f
HAL_CAN_ErrorCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.c	/^__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)$/;"	f
HAL_CAN_GetError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.c	/^uint32_t HAL_CAN_GetError(CAN_HandleTypeDef *hcan)$/;"	f
HAL_CAN_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.c	/^HAL_CAN_StateTypeDef HAL_CAN_GetState(CAN_HandleTypeDef* hcan)$/;"	f
HAL_CAN_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.c	/^void HAL_CAN_IRQHandler(CAN_HandleTypeDef* hcan)$/;"	f
HAL_CAN_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.c	/^HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef* hcan)$/;"	f
HAL_CAN_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.c	/^__weak void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)$/;"	f
HAL_CAN_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.c	/^__weak void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)$/;"	f
HAL_CAN_Receive	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.c	/^HAL_StatusTypeDef HAL_CAN_Receive(CAN_HandleTypeDef* hcan, uint8_t FIFONumber, uint32_t Timeout)$/;"	f
HAL_CAN_Receive_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.c	/^HAL_StatusTypeDef HAL_CAN_Receive_IT(CAN_HandleTypeDef* hcan, uint8_t FIFONumber)$/;"	f
HAL_CAN_RxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.c	/^__weak void HAL_CAN_RxCpltCallback(CAN_HandleTypeDef* hcan)$/;"	f
HAL_CAN_Sleep	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.c	/^HAL_StatusTypeDef HAL_CAN_Sleep(CAN_HandleTypeDef* hcan)$/;"	f
HAL_CAN_Transmit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.c	/^HAL_StatusTypeDef HAL_CAN_Transmit(CAN_HandleTypeDef* hcan, uint32_t Timeout)$/;"	f
HAL_CAN_Transmit_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.c	/^HAL_StatusTypeDef HAL_CAN_Transmit_IT(CAN_HandleTypeDef* hcan)$/;"	f
HAL_CAN_TxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.c	/^__weak void HAL_CAN_TxCpltCallback(CAN_HandleTypeDef* hcan)$/;"	f
HAL_CAN_WakeUp	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.c	/^HAL_StatusTypeDef HAL_CAN_WakeUp(CAN_HandleTypeDef* hcan)$/;"	f
ABOM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  uint32_t ABOM;       \/*!< Enable or disable the automatic bus-off management.$/;"	m	struct:__anon148
AWUM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  uint32_t AWUM;       \/*!< Enable or disable the automatic wake-up mode.$/;"	m	struct:__anon148
BS1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  uint32_t BS1;        \/*!< Specifies the number of time quanta in Bit Segment 1.$/;"	m	struct:__anon148
BS2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  uint32_t BS2;        \/*!< Specifies the number of time quanta in Bit Segment 2.$/;"	m	struct:__anon148
BankNumber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  uint32_t BankNumber;            \/*!< Select the start slave bank filter.$/;"	m	struct:__anon149
CAN_BS1_10TQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_BS1_10TQ /;"	d
CAN_BS1_11TQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_BS1_11TQ /;"	d
CAN_BS1_12TQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_BS1_12TQ /;"	d
CAN_BS1_13TQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_BS1_13TQ /;"	d
CAN_BS1_14TQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_BS1_14TQ /;"	d
CAN_BS1_15TQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_BS1_15TQ /;"	d
CAN_BS1_16TQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_BS1_16TQ /;"	d
CAN_BS1_1TQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_BS1_1TQ /;"	d
CAN_BS1_2TQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_BS1_2TQ /;"	d
CAN_BS1_3TQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_BS1_3TQ /;"	d
CAN_BS1_4TQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_BS1_4TQ /;"	d
CAN_BS1_5TQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_BS1_5TQ /;"	d
CAN_BS1_6TQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_BS1_6TQ /;"	d
CAN_BS1_7TQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_BS1_7TQ /;"	d
CAN_BS1_8TQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_BS1_8TQ /;"	d
CAN_BS1_9TQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_BS1_9TQ /;"	d
CAN_BS2_1TQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_BS2_1TQ /;"	d
CAN_BS2_2TQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_BS2_2TQ /;"	d
CAN_BS2_3TQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_BS2_3TQ /;"	d
CAN_BS2_4TQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_BS2_4TQ /;"	d
CAN_BS2_5TQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_BS2_5TQ /;"	d
CAN_BS2_6TQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_BS2_6TQ /;"	d
CAN_BS2_7TQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_BS2_7TQ /;"	d
CAN_BS2_8TQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_BS2_8TQ /;"	d
CAN_FIFO0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_FIFO0 /;"	d
CAN_FIFO1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_FIFO1 /;"	d
CAN_FILTERMODE_IDLIST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_FILTERMODE_IDLIST /;"	d
CAN_FILTERMODE_IDMASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_FILTERMODE_IDMASK /;"	d
CAN_FILTERSCALE_16BIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_FILTERSCALE_16BIT /;"	d
CAN_FILTERSCALE_32BIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_FILTERSCALE_32BIT /;"	d
CAN_FILTER_FIFO0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_FILTER_FIFO0 /;"	d
CAN_FILTER_FIFO1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_FILTER_FIFO1 /;"	d
CAN_FLAG_BOF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_FLAG_BOF /;"	d
CAN_FLAG_EPV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_FLAG_EPV /;"	d
CAN_FLAG_EWG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_FLAG_EWG /;"	d
CAN_FLAG_FF0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_FLAG_FF0 /;"	d
CAN_FLAG_FF1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_FLAG_FF1 /;"	d
CAN_FLAG_FOV0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_FLAG_FOV0 /;"	d
CAN_FLAG_FOV1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_FLAG_FOV1 /;"	d
CAN_FLAG_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_FLAG_MASK /;"	d
CAN_FLAG_RQCP0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_FLAG_RQCP0 /;"	d
CAN_FLAG_RQCP1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_FLAG_RQCP1 /;"	d
CAN_FLAG_RQCP2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_FLAG_RQCP2 /;"	d
CAN_FLAG_SLAK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_FLAG_SLAK /;"	d
CAN_FLAG_SLAKI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_FLAG_SLAKI /;"	d
CAN_FLAG_TME0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_FLAG_TME0 /;"	d
CAN_FLAG_TME1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_FLAG_TME1 /;"	d
CAN_FLAG_TME2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_FLAG_TME2 /;"	d
CAN_FLAG_TXOK0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_FLAG_TXOK0 /;"	d
CAN_FLAG_TXOK1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_FLAG_TXOK1 /;"	d
CAN_FLAG_TXOK2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_FLAG_TXOK2 /;"	d
CAN_FLAG_WKU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_FLAG_WKU /;"	d
CAN_FilterConfTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^}CAN_FilterConfTypeDef;$/;"	t	typeref:struct:__anon149
CAN_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^}CAN_HandleTypeDef;$/;"	t	typeref:struct:__anon152
CAN_ID_EXT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_ID_EXT /;"	d
CAN_ID_STD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_ID_STD /;"	d
CAN_INITSTATUS_FAILED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_INITSTATUS_FAILED /;"	d
CAN_INITSTATUS_SUCCESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_INITSTATUS_SUCCESS /;"	d
CAN_IT_BOF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_IT_BOF /;"	d
CAN_IT_EPV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_IT_EPV /;"	d
CAN_IT_ERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_IT_ERR /;"	d
CAN_IT_EWG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_IT_EWG /;"	d
CAN_IT_FF0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_IT_FF0 /;"	d
CAN_IT_FF1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_IT_FF1 /;"	d
CAN_IT_FMP0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_IT_FMP0 /;"	d
CAN_IT_FMP1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_IT_FMP1 /;"	d
CAN_IT_FOV0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_IT_FOV0 /;"	d
CAN_IT_FOV1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_IT_FOV1 /;"	d
CAN_IT_LEC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_IT_LEC /;"	d
CAN_IT_SLK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_IT_SLK /;"	d
CAN_IT_TME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_IT_TME /;"	d
CAN_IT_WKU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_IT_WKU /;"	d
CAN_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^}CAN_InitTypeDef;$/;"	t	typeref:struct:__anon148
CAN_MODE_LOOPBACK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_MODE_LOOPBACK /;"	d
CAN_MODE_NORMAL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_MODE_NORMAL /;"	d
CAN_MODE_SILENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_MODE_SILENT /;"	d
CAN_MODE_SILENT_LOOPBACK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_MODE_SILENT_LOOPBACK /;"	d
CAN_RTR_DATA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_RTR_DATA /;"	d
CAN_RTR_REMOTE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_RTR_REMOTE /;"	d
CAN_SJW_1TQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_SJW_1TQ /;"	d
CAN_SJW_2TQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_SJW_2TQ /;"	d
CAN_SJW_3TQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_SJW_3TQ /;"	d
CAN_SJW_4TQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_SJW_4TQ /;"	d
CAN_TXMAILBOX_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_TXMAILBOX_0 /;"	d
CAN_TXMAILBOX_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_TXMAILBOX_1 /;"	d
CAN_TXMAILBOX_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_TXMAILBOX_2 /;"	d
CAN_TXSTATUS_NOMAILBOX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define CAN_TXSTATUS_NOMAILBOX /;"	d
CanRxMsgTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^}CanRxMsgTypeDef;$/;"	t	typeref:struct:__anon151
CanTxMsgTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^}CanTxMsgTypeDef;$/;"	t	typeref:struct:__anon150
DLC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  uint32_t DLC;         \/*!< Specifies the length of the frame that will be received.$/;"	m	struct:__anon151
DLC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  uint32_t DLC;      \/*!< Specifies the length of the frame that will be transmitted.$/;"	m	struct:__anon150
Data	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  uint8_t Data[8];      \/*!< Contains the data to be received.$/;"	m	struct:__anon151
Data	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  uint8_t Data[8];   \/*!< Contains the data to be transmitted.$/;"	m	struct:__anon150
ErrorCode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  __IO uint32_t               ErrorCode;  \/*!< CAN Error code                 *\/$/;"	m	struct:__anon152
ExtId	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  uint32_t ExtId;       \/*!< Specifies the extended identifier.$/;"	m	struct:__anon151
ExtId	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  uint32_t ExtId;    \/*!< Specifies the extended identifier.$/;"	m	struct:__anon150
FIFONumber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  uint32_t FIFONumber;  \/*!< Specifies the receive FIFO number.$/;"	m	struct:__anon151
FMI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  uint32_t FMI;         \/*!< Specifies the index of the filter the message stored in the mailbox passes through.$/;"	m	struct:__anon151
FilterActivation	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  uint32_t FilterActivation;      \/*!< Enable or disable the filter.$/;"	m	struct:__anon149
FilterFIFOAssignment	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  uint32_t FilterFIFOAssignment;  \/*!< Specifies the FIFO (0 or 1) which will be assigned to the filter.$/;"	m	struct:__anon149
FilterIdHigh	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  uint32_t FilterIdHigh;          \/*!< Specifies the filter identification number (MSBs for a 32-bit$/;"	m	struct:__anon149
FilterIdLow	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  uint32_t FilterIdLow;           \/*!< Specifies the filter identification number (LSBs for a 32-bit$/;"	m	struct:__anon149
FilterMaskIdHigh	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  uint32_t FilterMaskIdHigh;      \/*!< Specifies the filter mask number or identification number,$/;"	m	struct:__anon149
FilterMaskIdLow	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  uint32_t FilterMaskIdLow;       \/*!< Specifies the filter mask number or identification number,$/;"	m	struct:__anon149
FilterMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  uint32_t FilterMode;            \/*!< Specifies the filter mode to be initialized.$/;"	m	struct:__anon149
FilterNumber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  uint32_t FilterNumber;          \/*!< Specifies the filter which will be initialized.$/;"	m	struct:__anon149
FilterScale	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  uint32_t FilterScale;           \/*!< Specifies the filter scale.$/;"	m	struct:__anon149
HAL_CAN_ERROR_ACK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define   HAL_CAN_ERROR_ACK /;"	d
HAL_CAN_ERROR_BD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define   HAL_CAN_ERROR_BD /;"	d
HAL_CAN_ERROR_BOF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define   HAL_CAN_ERROR_BOF /;"	d
HAL_CAN_ERROR_BR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define   HAL_CAN_ERROR_BR /;"	d
HAL_CAN_ERROR_CRC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define   HAL_CAN_ERROR_CRC /;"	d
HAL_CAN_ERROR_EPV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define   HAL_CAN_ERROR_EPV /;"	d
HAL_CAN_ERROR_EWG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define   HAL_CAN_ERROR_EWG /;"	d
HAL_CAN_ERROR_FOR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define   HAL_CAN_ERROR_FOR /;"	d
HAL_CAN_ERROR_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define   HAL_CAN_ERROR_NONE /;"	d
HAL_CAN_ERROR_STF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define   HAL_CAN_ERROR_STF /;"	d
HAL_CAN_STATE_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  HAL_CAN_STATE_BUSY              = 0x02,  \/*!< CAN process is ongoing              *\/$/;"	e	enum:__anon147
HAL_CAN_STATE_BUSY_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  HAL_CAN_STATE_BUSY_RX           = 0x22,  \/*!< CAN process is ongoing              *\/$/;"	e	enum:__anon147
HAL_CAN_STATE_BUSY_TX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  HAL_CAN_STATE_BUSY_TX           = 0x12,  \/*!< CAN process is ongoing              *\/$/;"	e	enum:__anon147
HAL_CAN_STATE_BUSY_TX_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  HAL_CAN_STATE_BUSY_TX_RX        = 0x32,  \/*!< CAN process is ongoing              *\/$/;"	e	enum:__anon147
HAL_CAN_STATE_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  HAL_CAN_STATE_ERROR             = 0x04   \/*!< CAN error state                     *\/$/;"	e	enum:__anon147
HAL_CAN_STATE_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  HAL_CAN_STATE_READY             = 0x01,  \/*!< CAN initialized and ready for use   *\/$/;"	e	enum:__anon147
HAL_CAN_STATE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  HAL_CAN_STATE_RESET             = 0x00,  \/*!< CAN not yet initialized or disabled *\/$/;"	e	enum:__anon147
HAL_CAN_STATE_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  HAL_CAN_STATE_TIMEOUT           = 0x03,  \/*!< Timeout state                       *\/$/;"	e	enum:__anon147
HAL_CAN_StateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^}HAL_CAN_StateTypeDef;$/;"	t	typeref:enum:__anon147
IDE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  uint32_t IDE;         \/*!< Specifies the type of identifier for the message that will be received.$/;"	m	struct:__anon151
IDE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  uint32_t IDE;      \/*!< Specifies the type of identifier for the message that will be transmitted.$/;"	m	struct:__anon150
IS_CAN_BANKNUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define IS_CAN_BANKNUMBER(/;"	d
IS_CAN_BS1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define IS_CAN_BS1(/;"	d
IS_CAN_BS2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define IS_CAN_BS2(/;"	d
IS_CAN_DLC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define IS_CAN_DLC(/;"	d
IS_CAN_EXTID	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define IS_CAN_EXTID(/;"	d
IS_CAN_FIFO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define IS_CAN_FIFO(/;"	d
IS_CAN_FILTER_FIFO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define IS_CAN_FILTER_FIFO(/;"	d
IS_CAN_FILTER_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define IS_CAN_FILTER_MODE(/;"	d
IS_CAN_FILTER_NUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define IS_CAN_FILTER_NUMBER(/;"	d
IS_CAN_FILTER_SCALE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define IS_CAN_FILTER_SCALE(/;"	d
IS_CAN_IDTYPE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define IS_CAN_IDTYPE(/;"	d
IS_CAN_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define IS_CAN_MODE(/;"	d
IS_CAN_PRESCALER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define IS_CAN_PRESCALER(/;"	d
IS_CAN_RTR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define IS_CAN_RTR(/;"	d
IS_CAN_SJW	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define IS_CAN_SJW(/;"	d
IS_CAN_STDID	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define IS_CAN_STDID(/;"	d
IS_CAN_TRANSMITMAILBOX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define IS_CAN_TRANSMITMAILBOX(/;"	d
Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  CAN_InitTypeDef             Init;       \/*!< CAN required parameters        *\/$/;"	m	struct:__anon152
Instance	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  CAN_TypeDef                 *Instance;  \/*!< Register base address          *\/$/;"	m	struct:__anon152
Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  HAL_LockTypeDef             Lock;       \/*!< CAN locking object             *\/$/;"	m	struct:__anon152
Mode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  uint32_t Mode;       \/*!< Specifies the CAN operating mode.$/;"	m	struct:__anon148
NART	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  uint32_t NART;       \/*!< Enable or disable the non-automatic retransmission mode.$/;"	m	struct:__anon148
Prescaler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  uint32_t Prescaler;  \/*!< Specifies the length of a time quantum.$/;"	m	struct:__anon148
RFLM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  uint32_t RFLM;       \/*!< Enable or disable the receive FIFO Locked mode.$/;"	m	struct:__anon148
RTR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  uint32_t RTR;         \/*!< Specifies the type of frame for the received message.$/;"	m	struct:__anon151
RTR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  uint32_t RTR;      \/*!< Specifies the type of frame for the message that will be transmitted.$/;"	m	struct:__anon150
SJW	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  uint32_t SJW;        \/*!< Specifies the maximum number of time quanta$/;"	m	struct:__anon148
State	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  __IO HAL_CAN_StateTypeDef   State;      \/*!< CAN communication state        *\/$/;"	m	struct:__anon152
StdId	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  uint32_t StdId;       \/*!< Specifies the standard identifier.$/;"	m	struct:__anon151
StdId	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  uint32_t StdId;    \/*!< Specifies the standard identifier.$/;"	m	struct:__anon150
TTCM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  uint32_t TTCM;       \/*!< Enable or disable the time triggered communication mode.$/;"	m	struct:__anon148
TXFP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  uint32_t TXFP;       \/*!< Enable or disable the transmit FIFO priority.$/;"	m	struct:__anon148
__HAL_CAN_CANCEL_TRANSMIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define __HAL_CAN_CANCEL_TRANSMIT(/;"	d
__HAL_CAN_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define __HAL_CAN_CLEAR_FLAG(/;"	d
__HAL_CAN_DBG_FREEZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define __HAL_CAN_DBG_FREEZE(/;"	d
__HAL_CAN_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define __HAL_CAN_DISABLE_IT(/;"	d
__HAL_CAN_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define __HAL_CAN_ENABLE_IT(/;"	d
__HAL_CAN_FIFO_RELEASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define __HAL_CAN_FIFO_RELEASE(/;"	d
__HAL_CAN_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define __HAL_CAN_GET_FLAG(/;"	d
__HAL_CAN_GET_IT_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define __HAL_CAN_GET_IT_SOURCE(/;"	d
__HAL_CAN_MSG_PENDING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define __HAL_CAN_MSG_PENDING(/;"	d
__HAL_CAN_RESET_HANDLE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define __HAL_CAN_RESET_HANDLE_STATE(/;"	d
__HAL_CAN_TRANSMIT_STATUS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define __HAL_CAN_TRANSMIT_STATUS(/;"	d
__STM32F4xx_HAL_CAN_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^#define __STM32F4xx_HAL_CAN_H$/;"	d
pRxMsg	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  CanRxMsgTypeDef*            pRxMsg;     \/*!< Pointer to reception structure *\/$/;"	m	struct:__anon152
pTxMsg	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_can.h	/^  CanTxMsgTypeDef*            pTxMsg;     \/*!< Pointer to transmit structure  *\/$/;"	m	struct:__anon152
CEC_CFGR_FIELDS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.c	/^#define CEC_CFGR_FIELDS /;"	d	file:
CEC_Receive_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.c	/^static HAL_StatusTypeDef CEC_Receive_IT(CEC_HandleTypeDef *hcec)$/;"	f	file:
CEC_Transmit_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.c	/^static HAL_StatusTypeDef CEC_Transmit_IT(CEC_HandleTypeDef *hcec)$/;"	f	file:
HAL_CEC_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.c	/^HAL_StatusTypeDef HAL_CEC_DeInit(CEC_HandleTypeDef *hcec)$/;"	f
HAL_CEC_ErrorCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.c	/^ __weak void HAL_CEC_ErrorCallback(CEC_HandleTypeDef *hcec)$/;"	f
HAL_CEC_GetError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.c	/^uint32_t HAL_CEC_GetError(CEC_HandleTypeDef *hcec)$/;"	f
HAL_CEC_GetReceivedFrameSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.c	/^uint32_t HAL_CEC_GetReceivedFrameSize(CEC_HandleTypeDef *hcec)$/;"	f
HAL_CEC_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.c	/^HAL_CEC_StateTypeDef HAL_CEC_GetState(CEC_HandleTypeDef *hcec)$/;"	f
HAL_CEC_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.c	/^void HAL_CEC_IRQHandler(CEC_HandleTypeDef *hcec)$/;"	f
HAL_CEC_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.c	/^HAL_StatusTypeDef HAL_CEC_Init(CEC_HandleTypeDef *hcec)$/;"	f
HAL_CEC_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.c	/^ __weak void HAL_CEC_MspDeInit(CEC_HandleTypeDef *hcec)$/;"	f
HAL_CEC_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.c	/^ __weak void HAL_CEC_MspInit(CEC_HandleTypeDef *hcec)$/;"	f
HAL_CEC_Receive	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.c	/^HAL_StatusTypeDef HAL_CEC_Receive(CEC_HandleTypeDef *hcec, uint8_t *pData, uint32_t Timeout)$/;"	f
HAL_CEC_Receive_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.c	/^HAL_StatusTypeDef HAL_CEC_Receive_IT(CEC_HandleTypeDef *hcec, uint8_t *pData)$/;"	f
HAL_CEC_RxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.c	/^__weak void HAL_CEC_RxCpltCallback(CEC_HandleTypeDef *hcec)$/;"	f
HAL_CEC_Transmit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.c	/^HAL_StatusTypeDef HAL_CEC_Transmit(CEC_HandleTypeDef *hcec, uint8_t DestinationAddress, uint8_t *pData, uint32_t Size, uint32_t Timeout)$/;"	f
HAL_CEC_Transmit_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.c	/^HAL_StatusTypeDef HAL_CEC_Transmit_IT(CEC_HandleTypeDef *hcec, uint8_t DestinationAddress, uint8_t *pData, uint32_t Size)$/;"	f
HAL_CEC_TxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.c	/^ __weak void HAL_CEC_TxCpltCallback(CEC_HandleTypeDef *hcec)$/;"	f
BREErrorBitGen	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^  uint32_t BREErrorBitGen;               \/*!< Set BREGEN bit @ref CEC_BREErrorBitGen : specifies whether or not an Error-Bit is generated on the$/;"	m	struct:__anon153
BRERxStop	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^  uint32_t BRERxStop;                    \/*!< Set BRESTP bit @ref CEC_BRERxStop : specifies whether or not a Bit Rising Error stops the reception. $/;"	m	struct:__anon153
BroadcastMsgNoErrorBitGen	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^  uint32_t BroadcastMsgNoErrorBitGen;    \/*!< Set BRDNOGEN bit @ref CEC_BroadCastMsgErrorBitGen : allows to avoid an Error-Bit generation on the CEC line$/;"	m	struct:__anon153
CEC_0_5_BITPERIOD_SFT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_0_5_BITPERIOD_SFT /;"	d
CEC_1_5_BITPERIOD_SFT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_1_5_BITPERIOD_SFT /;"	d
CEC_2_5_BITPERIOD_SFT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_2_5_BITPERIOD_SFT /;"	d
CEC_3_5_BITPERIOD_SFT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_3_5_BITPERIOD_SFT /;"	d
CEC_4_5_BITPERIOD_SFT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_4_5_BITPERIOD_SFT /;"	d
CEC_5_5_BITPERIOD_SFT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_5_5_BITPERIOD_SFT /;"	d
CEC_6_5_BITPERIOD_SFT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_6_5_BITPERIOD_SFT /;"	d
CEC_BRE_ERRORBIT_GENERATION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_BRE_ERRORBIT_GENERATION /;"	d
CEC_BRE_ERRORBIT_NO_GENERATION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_BRE_ERRORBIT_NO_GENERATION /;"	d
CEC_BROADCASTERROR_ERRORBIT_GENERATION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_BROADCASTERROR_ERRORBIT_GENERATION /;"	d
CEC_BROADCASTERROR_NO_ERRORBIT_GENERATION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_BROADCASTERROR_NO_ERRORBIT_GENERATION /;"	d
CEC_CFGR_OAR_LSB_POS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_CFGR_OAR_LSB_POS /;"	d
CEC_DEFAULT_SFT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_DEFAULT_SFT /;"	d
CEC_EXTENDED_TOLERANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_EXTENDED_TOLERANCE /;"	d
CEC_FLAG_ARBLST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_FLAG_ARBLST /;"	d
CEC_FLAG_BRE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_FLAG_BRE /;"	d
CEC_FLAG_LBPE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_FLAG_LBPE /;"	d
CEC_FLAG_RXACKE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_FLAG_RXACKE /;"	d
CEC_FLAG_RXBR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_FLAG_RXBR /;"	d
CEC_FLAG_RXEND	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_FLAG_RXEND /;"	d
CEC_FLAG_RXOVR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_FLAG_RXOVR /;"	d
CEC_FLAG_SBPE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_FLAG_SBPE /;"	d
CEC_FLAG_TXACKE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_FLAG_TXACKE /;"	d
CEC_FLAG_TXBR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_FLAG_TXBR /;"	d
CEC_FLAG_TXEND	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_FLAG_TXEND /;"	d
CEC_FLAG_TXERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_FLAG_TXERR /;"	d
CEC_FLAG_TXUDR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_FLAG_TXUDR /;"	d
CEC_FULL_LISTENING_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_FULL_LISTENING_MODE /;"	d
CEC_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^}CEC_HandleTypeDef;$/;"	t	typeref:struct:__anon155
CEC_IER_RX_ALL_ERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_IER_RX_ALL_ERR /;"	d
CEC_IER_TX_ALL_ERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_IER_TX_ALL_ERR /;"	d
CEC_INITIATOR_LSB_POS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_INITIATOR_LSB_POS /;"	d
CEC_ISR_ALL_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_ISR_ALL_ERROR /;"	d
CEC_IT_ARBLST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_IT_ARBLST /;"	d
CEC_IT_BRE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_IT_BRE /;"	d
CEC_IT_LBPE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_IT_LBPE /;"	d
CEC_IT_RXACKE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_IT_RXACKE /;"	d
CEC_IT_RXBR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_IT_RXBR /;"	d
CEC_IT_RXEND	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_IT_RXEND /;"	d
CEC_IT_RXOVR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_IT_RXOVR /;"	d
CEC_IT_SBPE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_IT_SBPE /;"	d
CEC_IT_TXACKE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_IT_TXACKE /;"	d
CEC_IT_TXBR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_IT_TXBR /;"	d
CEC_IT_TXEND	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_IT_TXEND /;"	d
CEC_IT_TXERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_IT_TXERR /;"	d
CEC_IT_TXUDR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_IT_TXUDR /;"	d
CEC_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^}CEC_InitTypeDef;$/;"	t	typeref:struct:__anon153
CEC_LBPE_ERRORBIT_GENERATION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_LBPE_ERRORBIT_GENERATION /;"	d
CEC_LBPE_ERRORBIT_NO_GENERATION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_LBPE_ERRORBIT_NO_GENERATION /;"	d
CEC_NO_RX_STOP_ON_BRE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_NO_RX_STOP_ON_BRE /;"	d
CEC_REDUCED_LISTENING_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_REDUCED_LISTENING_MODE /;"	d
CEC_RX_STOP_ON_BRE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_RX_STOP_ON_BRE /;"	d
CEC_SFT_START_ON_TXSOM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_SFT_START_ON_TXSOM /;"	d
CEC_SFT_START_ON_TX_RX_END	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_SFT_START_ON_TX_RX_END /;"	d
CEC_STANDARD_TOLERANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define CEC_STANDARD_TOLERANCE /;"	d
ErrorCode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^  uint32_t                ErrorCode;      \/* For errors handling purposes, copy of ISR register $/;"	m	struct:__anon155
HAL_CEC_ERROR_ARBLST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define HAL_CEC_ERROR_ARBLST /;"	d
HAL_CEC_ERROR_BRE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define HAL_CEC_ERROR_BRE /;"	d
HAL_CEC_ERROR_LBPE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define HAL_CEC_ERROR_LBPE /;"	d
HAL_CEC_ERROR_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define HAL_CEC_ERROR_NONE /;"	d
HAL_CEC_ERROR_RXACKE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define HAL_CEC_ERROR_RXACKE /;"	d
HAL_CEC_ERROR_RXOVR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define HAL_CEC_ERROR_RXOVR /;"	d
HAL_CEC_ERROR_SBPE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define HAL_CEC_ERROR_SBPE /;"	d
HAL_CEC_ERROR_TXACKE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define HAL_CEC_ERROR_TXACKE /;"	d
HAL_CEC_ERROR_TXERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define HAL_CEC_ERROR_TXERR /;"	d
HAL_CEC_ERROR_TXUDR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define HAL_CEC_ERROR_TXUDR /;"	d
HAL_CEC_STATE_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^  HAL_CEC_STATE_BUSY              = 0x02,    \/*!< an internal process is ongoing                      *\/$/;"	e	enum:__anon154
HAL_CEC_STATE_BUSY_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^  HAL_CEC_STATE_BUSY_RX           = 0x04,    \/*!< Data Reception process is ongoing                   *\/$/;"	e	enum:__anon154
HAL_CEC_STATE_BUSY_TX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^  HAL_CEC_STATE_BUSY_TX           = 0x03,    \/*!< Data Transmission process is ongoing                *\/$/;"	e	enum:__anon154
HAL_CEC_STATE_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^  HAL_CEC_STATE_ERROR             = 0x07     \/*!< State Error                                         *\/$/;"	e	enum:__anon154
HAL_CEC_STATE_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^  HAL_CEC_STATE_READY             = 0x01,    \/*!< Peripheral Initialized and ready for use            *\/$/;"	e	enum:__anon154
HAL_CEC_STATE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^  HAL_CEC_STATE_RESET             = 0x00,    \/*!< Peripheral Reset state                              *\/$/;"	e	enum:__anon154
HAL_CEC_STATE_STANDBY_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^  HAL_CEC_STATE_STANDBY_RX        = 0x05,    \/*!< IP ready to receive, doesn't prevent IP to transmit *\/$/;"	e	enum:__anon154
HAL_CEC_STATE_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^  HAL_CEC_STATE_TIMEOUT           = 0x06,    \/*!< Timeout state                                       *\/$/;"	e	enum:__anon154
HAL_CEC_StateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^}HAL_CEC_StateTypeDef;$/;"	t	typeref:enum:__anon154
IS_CEC_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define IS_CEC_ADDRESS(/;"	d
IS_CEC_BREERRORBITGEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define IS_CEC_BREERRORBITGEN(/;"	d
IS_CEC_BRERXSTOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define IS_CEC_BRERXSTOP(/;"	d
IS_CEC_BROADCASTERROR_NO_ERRORBIT_GENERATION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define IS_CEC_BROADCASTERROR_NO_ERRORBIT_GENERATION(/;"	d
IS_CEC_LBPEERRORBITGEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define IS_CEC_LBPEERRORBITGEN(/;"	d
IS_CEC_LISTENING_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define IS_CEC_LISTENING_MODE(/;"	d
IS_CEC_MSGSIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define IS_CEC_MSGSIZE(/;"	d
IS_CEC_OAR_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define IS_CEC_OAR_ADDRESS(/;"	d
IS_CEC_SFTOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define IS_CEC_SFTOP(/;"	d
IS_CEC_SIGNALFREETIME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define IS_CEC_SIGNALFREETIME(/;"	d
IS_CEC_TOLERANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define IS_CEC_TOLERANCE(/;"	d
Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^  CEC_InitTypeDef         Init;           \/* CEC communication parameters *\/$/;"	m	struct:__anon155
InitiatorAddress	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^  uint8_t  InitiatorAddress;             \/* Initiator address (source logical address, sent in each header) *\/$/;"	m	struct:__anon153
Instance	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^  CEC_TypeDef             *Instance;      \/* CEC registers base address *\/$/;"	m	struct:__anon155
LBPEErrorBitGen	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^  uint32_t LBPEErrorBitGen;              \/*!< Set LBPEGEN bit @ref CEC_LBPEErrorBitGen : specifies whether or not an Error-Bit is generated on the$/;"	m	struct:__anon153
ListenMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^  uint32_t ListenMode;                   \/*!< Set LSTN bit @ref CEC_Listening_Mode : specifies device listening mode. It can take two values:$/;"	m	struct:__anon153
Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^  HAL_LockTypeDef         Lock;           \/* Locking object *\/$/;"	m	struct:__anon155
OwnAddress	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^  uint32_t OwnAddress;                   \/*!< Set OAR field, specifies CEC device address within a 15-bit long field *\/$/;"	m	struct:__anon153
RxXferSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^  uint16_t                RxXferSize;     \/* CEC Rx Transfer size, 0: header received only *\/$/;"	m	struct:__anon155
SignalFreeTime	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^  uint32_t SignalFreeTime;               \/*!< Set SFT field, specifies the Signal Free Time.$/;"	m	struct:__anon153
SignalFreeTimeOption	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^  uint32_t SignalFreeTimeOption;         \/*!< Set SFTOP bit @ref CEC_SFT_Option : specifies when SFT timer starts.$/;"	m	struct:__anon153
State	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^  HAL_CEC_StateTypeDef    State;          \/* CEC communication state *\/$/;"	m	struct:__anon155
Tolerance	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^  uint32_t Tolerance;                    \/*!< Set RXTOL bit, specifies the tolerance accepted on the received waveforms,$/;"	m	struct:__anon153
TxXferCount	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^  uint16_t                TxXferCount;    \/* CEC Tx Transfer Counter *\/$/;"	m	struct:__anon155
__HAL_CEC_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define __HAL_CEC_CLEAR_FLAG(/;"	d
__HAL_CEC_CLEAR_OAR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define __HAL_CEC_CLEAR_OAR(/;"	d
__HAL_CEC_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define __HAL_CEC_DISABLE(/;"	d
__HAL_CEC_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define __HAL_CEC_DISABLE_IT(/;"	d
__HAL_CEC_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define __HAL_CEC_ENABLE(/;"	d
__HAL_CEC_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define __HAL_CEC_ENABLE_IT(/;"	d
__HAL_CEC_FIRST_BYTE_TX_SET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define __HAL_CEC_FIRST_BYTE_TX_SET(/;"	d
__HAL_CEC_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define __HAL_CEC_GET_FLAG(/;"	d
__HAL_CEC_GET_IT_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define __HAL_CEC_GET_IT_SOURCE(/;"	d
__HAL_CEC_GET_TRANSMISSION_END_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define __HAL_CEC_GET_TRANSMISSION_END_FLAG(/;"	d
__HAL_CEC_GET_TRANSMISSION_START_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define __HAL_CEC_GET_TRANSMISSION_START_FLAG(/;"	d
__HAL_CEC_LAST_BYTE_TX_SET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define __HAL_CEC_LAST_BYTE_TX_SET(/;"	d
__HAL_CEC_RESET_HANDLE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define __HAL_CEC_RESET_HANDLE_STATE(/;"	d
__HAL_CEC_SET_OAR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define __HAL_CEC_SET_OAR(/;"	d
__STM32F4xx_HAL_CEC_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^#define __STM32F4xx_HAL_CEC_H$/;"	d
pRxBuffPtr	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^  uint8_t                 *pRxBuffPtr;    \/* Pointer to CEC Rx transfer Buffer *\/$/;"	m	struct:__anon155
pTxBuffPtr	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cec.h	/^  uint8_t                 *pTxBuffPtr;    \/* Pointer to CEC Tx transfer Buffer *\/$/;"	m	struct:__anon155
HAL_NVIC_ClearPendingIRQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cortex.c	/^void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
HAL_NVIC_DisableIRQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cortex.c	/^void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
HAL_NVIC_EnableIRQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cortex.c	/^void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
HAL_NVIC_GetActive	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cortex.c	/^uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn)$/;"	f
HAL_NVIC_GetPendingIRQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cortex.c	/^uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
HAL_NVIC_GetPriority	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cortex.c	/^void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint32_t *pSubPriority)$/;"	f
HAL_NVIC_GetPriorityGrouping	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cortex.c	/^uint32_t HAL_NVIC_GetPriorityGrouping(void)$/;"	f
HAL_NVIC_SetPendingIRQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cortex.c	/^void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
HAL_NVIC_SetPriority	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cortex.c	/^void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)$/;"	f
HAL_NVIC_SetPriorityGrouping	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cortex.c	/^void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f
HAL_NVIC_SystemReset	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cortex.c	/^void HAL_NVIC_SystemReset(void)$/;"	f
HAL_SYSTICK_CLKSourceConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cortex.c	/^void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)$/;"	f
HAL_SYSTICK_Callback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cortex.c	/^__weak void HAL_SYSTICK_Callback(void)$/;"	f
HAL_SYSTICK_Config	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cortex.c	/^uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)$/;"	f
HAL_SYSTICK_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cortex.c	/^void HAL_SYSTICK_IRQHandler(void)$/;"	f
IS_NVIC_DEVICE_IRQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cortex.h	/^#define IS_NVIC_DEVICE_IRQ(/;"	d
IS_NVIC_PREEMPTION_PRIORITY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cortex.h	/^#define IS_NVIC_PREEMPTION_PRIORITY(/;"	d
IS_NVIC_PRIORITY_GROUP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cortex.h	/^#define IS_NVIC_PRIORITY_GROUP(/;"	d
IS_NVIC_SUB_PRIORITY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cortex.h	/^#define IS_NVIC_SUB_PRIORITY(/;"	d
IS_SYSTICK_CLK_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cortex.h	/^#define IS_SYSTICK_CLK_SOURCE(/;"	d
NVIC_PRIORITYGROUP_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cortex.h	/^#define NVIC_PRIORITYGROUP_0 /;"	d
NVIC_PRIORITYGROUP_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cortex.h	/^#define NVIC_PRIORITYGROUP_1 /;"	d
NVIC_PRIORITYGROUP_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cortex.h	/^#define NVIC_PRIORITYGROUP_2 /;"	d
NVIC_PRIORITYGROUP_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cortex.h	/^#define NVIC_PRIORITYGROUP_3 /;"	d
NVIC_PRIORITYGROUP_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cortex.h	/^#define NVIC_PRIORITYGROUP_4 /;"	d
SYSTICK_CLKSOURCE_HCLK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cortex.h	/^#define SYSTICK_CLKSOURCE_HCLK /;"	d
SYSTICK_CLKSOURCE_HCLK_DIV8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cortex.h	/^#define SYSTICK_CLKSOURCE_HCLK_DIV8 /;"	d
__HAL_CORTEX_SYSTICKCLK_CONFIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cortex.h	/^#define __HAL_CORTEX_SYSTICKCLK_CONFIG(/;"	d
__STM32F4xx_HAL_CORTEX_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cortex.h	/^#define __STM32F4xx_HAL_CORTEX_H$/;"	d
HAL_CRC_Accumulate	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_crc.c	/^uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)$/;"	f
HAL_CRC_Calculate	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_crc.c	/^uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)$/;"	f
HAL_CRC_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_crc.c	/^HAL_StatusTypeDef HAL_CRC_DeInit(CRC_HandleTypeDef *hcrc)$/;"	f
HAL_CRC_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_crc.c	/^HAL_CRC_StateTypeDef HAL_CRC_GetState(CRC_HandleTypeDef *hcrc)$/;"	f
HAL_CRC_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_crc.c	/^HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)$/;"	f
HAL_CRC_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_crc.c	/^__weak void HAL_CRC_MspDeInit(CRC_HandleTypeDef *hcrc)$/;"	f
HAL_CRC_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_crc.c	/^__weak void HAL_CRC_MspInit(CRC_HandleTypeDef *hcrc)$/;"	f
CRC_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_crc.h	/^}CRC_HandleTypeDef;$/;"	t	typeref:struct:__anon157
HAL_CRC_STATE_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_crc.h	/^  HAL_CRC_STATE_BUSY      = 0x02,  \/*!< CRC internal process is ongoing     *\/$/;"	e	enum:__anon156
HAL_CRC_STATE_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_crc.h	/^  HAL_CRC_STATE_ERROR     = 0x04   \/*!< CRC error state                     *\/$/;"	e	enum:__anon156
HAL_CRC_STATE_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_crc.h	/^  HAL_CRC_STATE_READY     = 0x01,  \/*!< CRC initialized and ready for use   *\/$/;"	e	enum:__anon156
HAL_CRC_STATE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_crc.h	/^  HAL_CRC_STATE_RESET     = 0x00,  \/*!< CRC not yet initialized or disabled *\/$/;"	e	enum:__anon156
HAL_CRC_STATE_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_crc.h	/^  HAL_CRC_STATE_TIMEOUT   = 0x03,  \/*!< CRC timeout state                   *\/$/;"	e	enum:__anon156
HAL_CRC_StateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_crc.h	/^}HAL_CRC_StateTypeDef;$/;"	t	typeref:enum:__anon156
Instance	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_crc.h	/^  CRC_TypeDef                 *Instance;  \/*!< Register base address   *\/$/;"	m	struct:__anon157
Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_crc.h	/^  HAL_LockTypeDef             Lock;       \/*!< CRC locking object      *\/$/;"	m	struct:__anon157
State	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_crc.h	/^  __IO HAL_CRC_StateTypeDef   State;      \/*!< CRC communication state *\/$/;"	m	struct:__anon157
__HAL_CRC_DR_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_crc.h	/^#define __HAL_CRC_DR_RESET(/;"	d
__HAL_CRC_GET_IDR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_crc.h	/^#define __HAL_CRC_GET_IDR(/;"	d
__HAL_CRC_RESET_HANDLE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_crc.h	/^#define __HAL_CRC_RESET_HANDLE_STATE(/;"	d
__HAL_CRC_SET_IDR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_crc.h	/^#define __HAL_CRC_SET_IDR(/;"	d
__STM32F4xx_HAL_CRC_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_crc.h	/^#define __STM32F4xx_HAL_CRC_H$/;"	d
CRYP_DMAError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^static void CRYP_DMAError(DMA_HandleTypeDef *hdma)$/;"	f	file:
CRYP_DMAInCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^static void CRYP_DMAInCplt(DMA_HandleTypeDef *hdma)  $/;"	f	file:
CRYP_DMAOutCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^static void CRYP_DMAOutCplt(DMA_HandleTypeDef *hdma)$/;"	f	file:
CRYP_ProcessData	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^static HAL_StatusTypeDef CRYP_ProcessData(CRYP_HandleTypeDef *hcryp, uint8_t* Input, uint16_t Ilength, uint8_t* Output, uint32_t Timeout)$/;"	f	file:
CRYP_ProcessData2Words	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^static HAL_StatusTypeDef CRYP_ProcessData2Words(CRYP_HandleTypeDef *hcryp, uint8_t* Input, uint16_t Ilength, uint8_t* Output, uint32_t Timeout)$/;"	f	file:
CRYP_SetDESCBCMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^static void CRYP_SetDESCBCMode(CRYP_HandleTypeDef *hcryp, uint32_t Direction)$/;"	f	file:
CRYP_SetDESECBMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^static void CRYP_SetDESECBMode(CRYP_HandleTypeDef *hcryp, uint32_t Direction)$/;"	f	file:
CRYP_SetDMAConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^static void CRYP_SetDMAConfig(CRYP_HandleTypeDef *hcryp, uint32_t inputaddr, uint16_t Size, uint32_t outputaddr)$/;"	f	file:
CRYP_SetInitVector	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^static void CRYP_SetInitVector(CRYP_HandleTypeDef *hcryp, uint8_t *InitVector, uint32_t IVSize)$/;"	f	file:
CRYP_SetKey	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^static void CRYP_SetKey(CRYP_HandleTypeDef *hcryp, uint8_t *Key, uint32_t KeySize)$/;"	f	file:
CRYP_SetTDESCBCMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^static void CRYP_SetTDESCBCMode(CRYP_HandleTypeDef *hcryp, uint32_t Direction)$/;"	f	file:
CRYP_SetTDESECBMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^static void CRYP_SetTDESECBMode(CRYP_HandleTypeDef *hcryp, uint32_t Direction)$/;"	f	file:
CRYP_TIMEOUT_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^#define CRYP_TIMEOUT_VALUE /;"	d	file:
HAL_CRYP_AESCBC_Decrypt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_AESCBC_Decrypt(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint16_t Size, uint8_t *pPlainData, uint32_t Timeout)$/;"	f
HAL_CRYP_AESCBC_Decrypt_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_AESCBC_Decrypt_DMA(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint16_t Size, uint8_t *pPlainData)$/;"	f
HAL_CRYP_AESCBC_Decrypt_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_AESCBC_Decrypt_IT(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint16_t Size, uint8_t *pPlainData)$/;"	f
HAL_CRYP_AESCBC_Encrypt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_AESCBC_Encrypt(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t Size, uint8_t *pCypherData, uint32_t Timeout)$/;"	f
HAL_CRYP_AESCBC_Encrypt_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_AESCBC_Encrypt_DMA(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t Size, uint8_t *pCypherData)$/;"	f
HAL_CRYP_AESCBC_Encrypt_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_AESCBC_Encrypt_IT(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t Size, uint8_t *pCypherData)$/;"	f
HAL_CRYP_AESCTR_Decrypt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_AESCTR_Decrypt(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint16_t Size, uint8_t *pPlainData, uint32_t Timeout)$/;"	f
HAL_CRYP_AESCTR_Decrypt_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_AESCTR_Decrypt_DMA(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint16_t Size, uint8_t *pPlainData)$/;"	f
HAL_CRYP_AESCTR_Decrypt_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_AESCTR_Decrypt_IT(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint16_t Size, uint8_t *pPlainData)$/;"	f
HAL_CRYP_AESCTR_Encrypt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_AESCTR_Encrypt(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t Size, uint8_t *pCypherData, uint32_t Timeout)$/;"	f
HAL_CRYP_AESCTR_Encrypt_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_AESCTR_Encrypt_DMA(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t Size, uint8_t *pCypherData)$/;"	f
HAL_CRYP_AESCTR_Encrypt_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_AESCTR_Encrypt_IT(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t Size, uint8_t *pCypherData)$/;"	f
HAL_CRYP_AESECB_Decrypt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_AESECB_Decrypt(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint16_t Size, uint8_t *pPlainData, uint32_t Timeout)$/;"	f
HAL_CRYP_AESECB_Decrypt_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_AESECB_Decrypt_DMA(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint16_t Size, uint8_t *pPlainData)$/;"	f
HAL_CRYP_AESECB_Decrypt_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_AESECB_Decrypt_IT(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint16_t Size, uint8_t *pPlainData)$/;"	f
HAL_CRYP_AESECB_Encrypt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_AESECB_Encrypt(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t Size, uint8_t *pCypherData, uint32_t Timeout)$/;"	f
HAL_CRYP_AESECB_Encrypt_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_AESECB_Encrypt_DMA(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t Size, uint8_t *pCypherData)$/;"	f
HAL_CRYP_AESECB_Encrypt_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_AESECB_Encrypt_IT(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t Size, uint8_t *pCypherData)$/;"	f
HAL_CRYP_DESCBC_Decrypt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_DESCBC_Decrypt(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t Size, uint8_t *pCypherData, uint32_t Timeout)$/;"	f
HAL_CRYP_DESCBC_Decrypt_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_DESCBC_Decrypt_DMA(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint16_t Size, uint8_t *pPlainData)$/;"	f
HAL_CRYP_DESCBC_Decrypt_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_DESCBC_Decrypt_IT(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint16_t Size, uint8_t *pPlainData)$/;"	f
HAL_CRYP_DESCBC_Encrypt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_DESCBC_Encrypt(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t Size, uint8_t *pCypherData, uint32_t Timeout)$/;"	f
HAL_CRYP_DESCBC_Encrypt_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_DESCBC_Encrypt_DMA(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t Size, uint8_t *pCypherData)$/;"	f
HAL_CRYP_DESCBC_Encrypt_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_DESCBC_Encrypt_IT(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t Size, uint8_t *pCypherData)$/;"	f
HAL_CRYP_DESECB_Decrypt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_DESECB_Decrypt(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t Size, uint8_t *pCypherData, uint32_t Timeout)$/;"	f
HAL_CRYP_DESECB_Decrypt_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_DESECB_Decrypt_DMA(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint16_t Size, uint8_t *pPlainData)$/;"	f
HAL_CRYP_DESECB_Decrypt_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_DESECB_Decrypt_IT(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint16_t Size, uint8_t *pPlainData)$/;"	f
HAL_CRYP_DESECB_Encrypt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_DESECB_Encrypt(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t Size, uint8_t *pCypherData, uint32_t Timeout)$/;"	f
HAL_CRYP_DESECB_Encrypt_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_DESECB_Encrypt_DMA(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t Size, uint8_t *pCypherData)$/;"	f
HAL_CRYP_DESECB_Encrypt_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_DESECB_Encrypt_IT(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t Size, uint8_t *pCypherData)$/;"	f
HAL_CRYP_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_DeInit(CRYP_HandleTypeDef *hcryp)$/;"	f
HAL_CRYP_ErrorCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^ __weak void HAL_CRYP_ErrorCallback(CRYP_HandleTypeDef *hcryp)$/;"	f
HAL_CRYP_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_CRYP_STATETypeDef HAL_CRYP_GetState(CRYP_HandleTypeDef *hcryp)$/;"	f
HAL_CRYP_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^void HAL_CRYP_IRQHandler(CRYP_HandleTypeDef *hcryp)$/;"	f
HAL_CRYP_InCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^__weak void HAL_CRYP_InCpltCallback(CRYP_HandleTypeDef *hcryp)$/;"	f
HAL_CRYP_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_Init(CRYP_HandleTypeDef *hcryp)$/;"	f
HAL_CRYP_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^__weak void HAL_CRYP_MspDeInit(CRYP_HandleTypeDef *hcryp)$/;"	f
HAL_CRYP_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^__weak void HAL_CRYP_MspInit(CRYP_HandleTypeDef *hcryp)$/;"	f
HAL_CRYP_OutCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^__weak void HAL_CRYP_OutCpltCallback(CRYP_HandleTypeDef *hcryp)$/;"	f
HAL_CRYP_TDESCBC_Decrypt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_TDESCBC_Decrypt(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint16_t Size, uint8_t *pPlainData, uint32_t Timeout)$/;"	f
HAL_CRYP_TDESCBC_Decrypt_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_TDESCBC_Decrypt_DMA(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint16_t Size, uint8_t *pPlainData)$/;"	f
HAL_CRYP_TDESCBC_Decrypt_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_TDESCBC_Decrypt_IT(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint16_t Size, uint8_t *pPlainData)$/;"	f
HAL_CRYP_TDESCBC_Encrypt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_TDESCBC_Encrypt(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t Size, uint8_t *pCypherData, uint32_t Timeout)$/;"	f
HAL_CRYP_TDESCBC_Encrypt_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_TDESCBC_Encrypt_DMA(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t Size, uint8_t *pCypherData)$/;"	f
HAL_CRYP_TDESCBC_Encrypt_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_TDESCBC_Encrypt_IT(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t Size, uint8_t *pCypherData)$/;"	f
HAL_CRYP_TDESECB_Decrypt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_TDESECB_Decrypt(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint16_t Size, uint8_t *pPlainData, uint32_t Timeout)$/;"	f
HAL_CRYP_TDESECB_Decrypt_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_TDESECB_Decrypt_DMA(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint16_t Size, uint8_t *pPlainData)$/;"	f
HAL_CRYP_TDESECB_Decrypt_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_TDESECB_Decrypt_IT(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint16_t Size, uint8_t *pPlainData)$/;"	f
HAL_CRYP_TDESECB_Encrypt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_TDESECB_Encrypt(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t Size, uint8_t *pCypherData, uint32_t Timeout)$/;"	f
HAL_CRYP_TDESECB_Encrypt_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_TDESECB_Encrypt_DMA(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t Size, uint8_t *pCypherData)$/;"	f
HAL_CRYP_TDESECB_Encrypt_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.c	/^HAL_StatusTypeDef HAL_CRYP_TDESECB_Encrypt_IT(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t Size, uint8_t *pCypherData)$/;"	f
CRYP_CR_ALGOMODE_AES_CBC_DECRYPT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define CRYP_CR_ALGOMODE_AES_CBC_DECRYPT /;"	d
CRYP_CR_ALGOMODE_AES_CBC_ENCRYPT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define CRYP_CR_ALGOMODE_AES_CBC_ENCRYPT /;"	d
CRYP_CR_ALGOMODE_AES_CTR_DECRYPT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define CRYP_CR_ALGOMODE_AES_CTR_DECRYPT /;"	d
CRYP_CR_ALGOMODE_AES_CTR_ENCRYPT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define CRYP_CR_ALGOMODE_AES_CTR_ENCRYPT /;"	d
CRYP_CR_ALGOMODE_AES_ECB_DECRYPT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define CRYP_CR_ALGOMODE_AES_ECB_DECRYPT /;"	d
CRYP_CR_ALGOMODE_AES_ECB_ENCRYPT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define CRYP_CR_ALGOMODE_AES_ECB_ENCRYPT /;"	d
CRYP_CR_ALGOMODE_DES_CBC_DECRYPT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define CRYP_CR_ALGOMODE_DES_CBC_DECRYPT /;"	d
CRYP_CR_ALGOMODE_DES_CBC_ENCRYPT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define CRYP_CR_ALGOMODE_DES_CBC_ENCRYPT /;"	d
CRYP_CR_ALGOMODE_DES_ECB_DECRYPT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define CRYP_CR_ALGOMODE_DES_ECB_DECRYPT /;"	d
CRYP_CR_ALGOMODE_DES_ECB_ENCRYPT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define CRYP_CR_ALGOMODE_DES_ECB_ENCRYPT /;"	d
CRYP_CR_ALGOMODE_DIRECTION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define CRYP_CR_ALGOMODE_DIRECTION /;"	d
CRYP_CR_ALGOMODE_TDES_CBC_DECRYPT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define CRYP_CR_ALGOMODE_TDES_CBC_DECRYPT /;"	d
CRYP_CR_ALGOMODE_TDES_CBC_ENCRYPT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define CRYP_CR_ALGOMODE_TDES_CBC_ENCRYPT /;"	d
CRYP_CR_ALGOMODE_TDES_ECB_DECRYPT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define CRYP_CR_ALGOMODE_TDES_ECB_DECRYPT /;"	d
CRYP_CR_ALGOMODE_TDES_ECB_ENCRYPT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define CRYP_CR_ALGOMODE_TDES_ECB_ENCRYPT /;"	d
CRYP_DATATYPE_16B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define CRYP_DATATYPE_16B /;"	d
CRYP_DATATYPE_1B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define CRYP_DATATYPE_1B /;"	d
CRYP_DATATYPE_32B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define CRYP_DATATYPE_32B /;"	d
CRYP_DATATYPE_8B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define CRYP_DATATYPE_8B /;"	d
CRYP_FLAG_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define CRYP_FLAG_BUSY /;"	d
CRYP_FLAG_IFEM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define CRYP_FLAG_IFEM /;"	d
CRYP_FLAG_IFNF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define CRYP_FLAG_IFNF /;"	d
CRYP_FLAG_INRIS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define CRYP_FLAG_INRIS /;"	d
CRYP_FLAG_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define CRYP_FLAG_MASK /;"	d
CRYP_FLAG_OFFU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define CRYP_FLAG_OFFU /;"	d
CRYP_FLAG_OFNE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define CRYP_FLAG_OFNE /;"	d
CRYP_FLAG_OUTRIS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define CRYP_FLAG_OUTRIS /;"	d
CRYP_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^}CRYP_HandleTypeDef;$/;"	t	typeref:struct:__anon161
CRYP_IT_INI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define CRYP_IT_INI /;"	d
CRYP_IT_OUTI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define CRYP_IT_OUTI /;"	d
CRYP_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^}CRYP_InitTypeDef;$/;"	t	typeref:struct:__anon158
CRYP_KEYSIZE_128B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define CRYP_KEYSIZE_128B /;"	d
CRYP_KEYSIZE_192B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define CRYP_KEYSIZE_192B /;"	d
CRYP_KEYSIZE_256B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define CRYP_KEYSIZE_256B /;"	d
CrypInCount	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^      __IO uint16_t            CrypInCount;      \/*!< Counter of inputed data *\/$/;"	m	struct:__anon161
CrypOutCount	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^      __IO uint16_t            CrypOutCount;     \/*!< Counter of outputted data *\/$/;"	m	struct:__anon161
DataType	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^  uint32_t DataType;    \/*!< 32-bit data, 16-bit data, 8-bit data or 1-bit string.$/;"	m	struct:__anon158
HAL_CRYP_PHASE_FINAL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^  HAL_CRYP_PHASE_FINAL             = 0x03     \/*!< CRYP peripheral is in final phase$/;"	e	enum:__anon160
HAL_CRYP_PHASE_PROCESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^  HAL_CRYP_PHASE_PROCESS           = 0x02,    \/*!< CRYP peripheral is in processing phase *\/$/;"	e	enum:__anon160
HAL_CRYP_PHASE_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^  HAL_CRYP_PHASE_READY             = 0x01,    \/*!< CRYP peripheral is ready for initialization. *\/$/;"	e	enum:__anon160
HAL_CRYP_STATETypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^}HAL_CRYP_STATETypeDef;$/;"	t	typeref:enum:__anon159
HAL_CRYP_STATE_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^  HAL_CRYP_STATE_BUSY              = 0x02,  \/*!< CRYP internal processing is ongoing   *\/$/;"	e	enum:__anon159
HAL_CRYP_STATE_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^  HAL_CRYP_STATE_ERROR             = 0x04   \/*!< CRYP error state                      *\/$/;"	e	enum:__anon159
HAL_CRYP_STATE_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^  HAL_CRYP_STATE_READY             = 0x01,  \/*!< CRYP initialized and ready for use    *\/$/;"	e	enum:__anon159
HAL_CRYP_STATE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^  HAL_CRYP_STATE_RESET             = 0x00,  \/*!< CRYP not yet initialized or disabled  *\/$/;"	e	enum:__anon159
HAL_CRYP_STATE_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^  HAL_CRYP_STATE_TIMEOUT           = 0x03,  \/*!< CRYP timeout state                    *\/$/;"	e	enum:__anon159
HAL_PhaseTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^}HAL_PhaseTypeDef;$/;"	t	typeref:enum:__anon160
Header	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^  uint8_t* Header;      \/*!< The header used in GCM and CCM modes *\/$/;"	m	struct:__anon158
HeaderSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^  uint32_t HeaderSize;  \/*!< The size of header buffer in bytes *\/$/;"	m	struct:__anon158
IS_CRYP_DATATYPE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define IS_CRYP_DATATYPE(/;"	d
IS_CRYP_KEYSIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define IS_CRYP_KEYSIZE(/;"	d
IVSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^  uint8_t IVSize;       \/*!< The size of initialization vector. $/;"	m	struct:__anon158
Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^      CRYP_InitTypeDef         Init;             \/*!< CRYP required parameters *\/$/;"	m	struct:__anon161
Instance	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^      CRYP_TypeDef             *Instance;        \/*!< CRYP registers base address *\/$/;"	m	struct:__anon161
KeySize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^  uint32_t KeySize;     \/*!< Used only in AES mode only : 128, 192 or 256 bit key length. $/;"	m	struct:__anon158
Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^      HAL_LockTypeDef          Lock;             \/*!< CRYP locking object *\/$/;"	m	struct:__anon161
Phase	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^      HAL_PhaseTypeDef         Phase;            \/*!< CRYP peripheral phase *\/$/;"	m	struct:__anon161
State	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^   __IO  HAL_CRYP_STATETypeDef State;            \/*!< CRYP peripheral state *\/$/;"	m	struct:__anon161
Status	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^      HAL_StatusTypeDef        Status;           \/*!< CRYP peripheral status *\/$/;"	m	struct:__anon161
TagSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^  uint8_t TagSize;      \/*!< The size of returned authentication TAG. $/;"	m	struct:__anon158
__HAL_CRYP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define __HAL_CRYP_DISABLE(/;"	d
__HAL_CRYP_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define __HAL_CRYP_DISABLE_IT(/;"	d
__HAL_CRYP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define __HAL_CRYP_ENABLE(/;"	d
__HAL_CRYP_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define __HAL_CRYP_ENABLE_IT(/;"	d
__HAL_CRYP_FIFO_FLUSH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define __HAL_CRYP_FIFO_FLUSH(/;"	d
__HAL_CRYP_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define __HAL_CRYP_GET_FLAG(/;"	d
__HAL_CRYP_GET_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define __HAL_CRYP_GET_IT(/;"	d
__HAL_CRYP_RESET_HANDLE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define __HAL_CRYP_RESET_HANDLE_STATE(/;"	d
__HAL_CRYP_SET_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define __HAL_CRYP_SET_MODE(/;"	d
__STM32F4xx_HAL_CRYP_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^#define __STM32F4xx_HAL_CRYP_H$/;"	d
hdmain	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^      DMA_HandleTypeDef        *hdmain;          \/*!< CRYP In DMA handle parameters *\/$/;"	m	struct:__anon161
hdmaout	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^      DMA_HandleTypeDef        *hdmaout;         \/*!< CRYP Out DMA handle parameters *\/$/;"	m	struct:__anon161
pCrypInBuffPtr	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^      uint8_t                  *pCrypInBuffPtr;  \/*!< Pointer to CRYP processing (encryption, decryption,...) buffer *\/$/;"	m	struct:__anon161
pCrypOutBuffPtr	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^      uint8_t                  *pCrypOutBuffPtr; \/*!< Pointer to CRYP processing (encryption, decryption,...) buffer *\/$/;"	m	struct:__anon161
pInitVect	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^  uint8_t* pInitVect;   \/*!< The initialization vector used also as initialization$/;"	m	struct:__anon158
pKey	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^  uint8_t* pKey;        \/*!< The key used for encryption\/decryption *\/$/;"	m	struct:__anon158
pScratch	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp.h	/^  uint8_t* pScratch;    \/*!< Scratch buffer used to append the header. It's size must be equal to header size + 21 bytes.$/;"	m	struct:__anon158
CRYPEx_GCMCCM_DMAError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp_ex.c	/^static void CRYPEx_GCMCCM_DMAError(DMA_HandleTypeDef *hdma)$/;"	f	file:
CRYPEx_GCMCCM_DMAInCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp_ex.c	/^static void CRYPEx_GCMCCM_DMAInCplt(DMA_HandleTypeDef *hdma)  $/;"	f	file:
CRYPEx_GCMCCM_DMAOutCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp_ex.c	/^static void CRYPEx_GCMCCM_DMAOutCplt(DMA_HandleTypeDef *hdma)$/;"	f	file:
CRYPEx_GCMCCM_ProcessData	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp_ex.c	/^static HAL_StatusTypeDef CRYPEx_GCMCCM_ProcessData(CRYP_HandleTypeDef *hcryp, uint8_t *Input, uint16_t Ilength, uint8_t *Output, uint32_t Timeout)$/;"	f	file:
CRYPEx_GCMCCM_SetDMAConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp_ex.c	/^static void CRYPEx_GCMCCM_SetDMAConfig(CRYP_HandleTypeDef *hcryp, uint32_t inputaddr, uint16_t Size, uint32_t outputaddr)$/;"	f	file:
CRYPEx_GCMCCM_SetHeaderPhase	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp_ex.c	/^static HAL_StatusTypeDef CRYPEx_GCMCCM_SetHeaderPhase(CRYP_HandleTypeDef *hcryp, uint8_t* Input, uint16_t Ilength, uint32_t Timeout)$/;"	f	file:
CRYPEx_GCMCCM_SetInitVector	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp_ex.c	/^static void CRYPEx_GCMCCM_SetInitVector(CRYP_HandleTypeDef *hcryp, uint8_t *InitVector)$/;"	f	file:
CRYPEx_GCMCCM_SetKey	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp_ex.c	/^static void CRYPEx_GCMCCM_SetKey(CRYP_HandleTypeDef *hcryp, uint8_t *Key, uint32_t KeySize)$/;"	f	file:
CRYPEx_TIMEOUT_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp_ex.c	/^#define CRYPEx_TIMEOUT_VALUE /;"	d	file:
HAL_CRYPEx_AESCCM_Decrypt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp_ex.c	/^HAL_StatusTypeDef HAL_CRYPEx_AESCCM_Decrypt(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint16_t Size, uint8_t *pPlainData, uint32_t Timeout)$/;"	f
HAL_CRYPEx_AESCCM_Decrypt_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp_ex.c	/^HAL_StatusTypeDef HAL_CRYPEx_AESCCM_Decrypt_DMA(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint16_t Size, uint8_t *pPlainData)$/;"	f
HAL_CRYPEx_AESCCM_Decrypt_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp_ex.c	/^HAL_StatusTypeDef HAL_CRYPEx_AESCCM_Decrypt_IT(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint16_t Size, uint8_t *pPlainData)$/;"	f
HAL_CRYPEx_AESCCM_Encrypt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp_ex.c	/^HAL_StatusTypeDef HAL_CRYPEx_AESCCM_Encrypt(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t Size, uint8_t *pCypherData, uint32_t Timeout)$/;"	f
HAL_CRYPEx_AESCCM_Encrypt_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp_ex.c	/^HAL_StatusTypeDef HAL_CRYPEx_AESCCM_Encrypt_DMA(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t Size, uint8_t *pCypherData)$/;"	f
HAL_CRYPEx_AESCCM_Encrypt_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp_ex.c	/^HAL_StatusTypeDef HAL_CRYPEx_AESCCM_Encrypt_IT(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t Size, uint8_t *pCypherData)$/;"	f
HAL_CRYPEx_AESCCM_Finish	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp_ex.c	/^HAL_StatusTypeDef HAL_CRYPEx_AESCCM_Finish(CRYP_HandleTypeDef *hcryp, uint8_t *AuthTag, uint32_t Timeout)$/;"	f
HAL_CRYPEx_AESGCM_Decrypt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp_ex.c	/^HAL_StatusTypeDef HAL_CRYPEx_AESGCM_Decrypt(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint16_t Size, uint8_t *pPlainData, uint32_t Timeout)$/;"	f
HAL_CRYPEx_AESGCM_Decrypt_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp_ex.c	/^HAL_StatusTypeDef HAL_CRYPEx_AESGCM_Decrypt_DMA(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint16_t Size, uint8_t *pPlainData)$/;"	f
HAL_CRYPEx_AESGCM_Decrypt_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp_ex.c	/^HAL_StatusTypeDef HAL_CRYPEx_AESGCM_Decrypt_IT(CRYP_HandleTypeDef *hcryp, uint8_t *pCypherData, uint16_t Size, uint8_t *pPlainData)$/;"	f
HAL_CRYPEx_AESGCM_Encrypt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp_ex.c	/^HAL_StatusTypeDef HAL_CRYPEx_AESGCM_Encrypt(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t Size, uint8_t *pCypherData, uint32_t Timeout)$/;"	f
HAL_CRYPEx_AESGCM_Encrypt_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp_ex.c	/^HAL_StatusTypeDef HAL_CRYPEx_AESGCM_Encrypt_DMA(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t Size, uint8_t *pCypherData)$/;"	f
HAL_CRYPEx_AESGCM_Encrypt_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp_ex.c	/^HAL_StatusTypeDef HAL_CRYPEx_AESGCM_Encrypt_IT(CRYP_HandleTypeDef *hcryp, uint8_t *pPlainData, uint16_t Size, uint8_t *pCypherData)$/;"	f
HAL_CRYPEx_AESGCM_Finish	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp_ex.c	/^HAL_StatusTypeDef HAL_CRYPEx_AESGCM_Finish(CRYP_HandleTypeDef *hcryp, uint32_t Size, uint8_t *AuthTag, uint32_t Timeout)$/;"	f
HAL_CRYPEx_GCMCCM_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp_ex.c	/^void HAL_CRYPEx_GCMCCM_IRQHandler(CRYP_HandleTypeDef *hcryp)$/;"	f
CRYP_CR_ALGOMODE_AES_CCM_DECRYPT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp_ex.h	/^#define CRYP_CR_ALGOMODE_AES_CCM_DECRYPT /;"	d
CRYP_CR_ALGOMODE_AES_CCM_ENCRYPT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp_ex.h	/^#define CRYP_CR_ALGOMODE_AES_CCM_ENCRYPT /;"	d
CRYP_CR_ALGOMODE_AES_GCM_DECRYPT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp_ex.h	/^#define CRYP_CR_ALGOMODE_AES_GCM_DECRYPT /;"	d
CRYP_CR_ALGOMODE_AES_GCM_ENCRYPT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp_ex.h	/^#define CRYP_CR_ALGOMODE_AES_GCM_ENCRYPT /;"	d
CRYP_PHASE_FINAL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp_ex.h	/^#define CRYP_PHASE_FINAL /;"	d
CRYP_PHASE_HEADER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp_ex.h	/^#define CRYP_PHASE_HEADER /;"	d
CRYP_PHASE_INIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp_ex.h	/^#define CRYP_PHASE_INIT /;"	d
CRYP_PHASE_PAYLOAD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp_ex.h	/^#define CRYP_PHASE_PAYLOAD /;"	d
__HAL_CRYP_SET_PHASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp_ex.h	/^#define __HAL_CRYP_SET_PHASE(/;"	d
__STM32F4xx_HAL_CRYP_EX_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_cryp_ex.h	/^#define __STM32F4xx_HAL_CRYP_EX_H$/;"	d
DAC_DMAConvCpltCh1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.c	/^static void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)   $/;"	f	file:
DAC_DMAErrorCh1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.c	/^static void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)   $/;"	f	file:
DAC_DMAHalfConvCpltCh1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.c	/^static void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)   $/;"	f	file:
HAL_DAC_ConfigChannel	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.c	/^HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)$/;"	f
HAL_DAC_ConvCpltCallbackCh1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.c	/^__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef* hdac)$/;"	f
HAL_DAC_ConvHalfCpltCallbackCh1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.c	/^__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef* hdac)$/;"	f
HAL_DAC_DMAUnderrunCallbackCh1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.c	/^__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)$/;"	f
HAL_DAC_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.c	/^HAL_StatusTypeDef HAL_DAC_DeInit(DAC_HandleTypeDef* hdac)$/;"	f
HAL_DAC_ErrorCallbackCh1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.c	/^__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)$/;"	f
HAL_DAC_GetError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.c	/^uint32_t HAL_DAC_GetError(DAC_HandleTypeDef *hdac)$/;"	f
HAL_DAC_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.c	/^HAL_DAC_StateTypeDef HAL_DAC_GetState(DAC_HandleTypeDef* hdac)$/;"	f
HAL_DAC_GetValue	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.c	/^uint32_t HAL_DAC_GetValue(DAC_HandleTypeDef* hdac, uint32_t Channel)$/;"	f
HAL_DAC_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.c	/^void HAL_DAC_IRQHandler(DAC_HandleTypeDef* hdac)$/;"	f
HAL_DAC_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.c	/^HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)$/;"	f
HAL_DAC_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.c	/^__weak void HAL_DAC_MspDeInit(DAC_HandleTypeDef* hdac)$/;"	f
HAL_DAC_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.c	/^__weak void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)$/;"	f
HAL_DAC_SetValue	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.c	/^HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)$/;"	f
HAL_DAC_Start	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.c	/^HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)$/;"	f
HAL_DAC_Start_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.c	/^HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t* pData, uint32_t Length, uint32_t Alignment)$/;"	f
HAL_DAC_Stop	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.c	/^HAL_StatusTypeDef HAL_DAC_Stop(DAC_HandleTypeDef* hdac, uint32_t Channel)$/;"	f
HAL_DAC_Stop_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.c	/^HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel)$/;"	f
DAC_ALIGN_12B_L	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define DAC_ALIGN_12B_L /;"	d
DAC_ALIGN_12B_R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define DAC_ALIGN_12B_R /;"	d
DAC_ALIGN_8B_R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define DAC_ALIGN_8B_R /;"	d
DAC_CHANNEL_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define DAC_CHANNEL_1 /;"	d
DAC_CHANNEL_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define DAC_CHANNEL_2 /;"	d
DAC_ChannelConfTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^}DAC_ChannelConfTypeDef;$/;"	t	typeref:struct:__anon164
DAC_DHR12R1_ALIGNMENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define DAC_DHR12R1_ALIGNMENT(/;"	d
DAC_DHR12R2_ALIGNMENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define DAC_DHR12R2_ALIGNMENT(/;"	d
DAC_DHR12RD_ALIGNMENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define DAC_DHR12RD_ALIGNMENT(/;"	d
DAC_FLAG_DMAUDR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define DAC_FLAG_DMAUDR1 /;"	d
DAC_FLAG_DMAUDR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define DAC_FLAG_DMAUDR2 /;"	d
DAC_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^}DAC_HandleTypeDef;$/;"	t	typeref:struct:__anon163
DAC_IT_DMAUDR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define DAC_IT_DMAUDR1 /;"	d
DAC_IT_DMAUDR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define DAC_IT_DMAUDR2 /;"	d
DAC_OUTPUTBUFFER_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define DAC_OUTPUTBUFFER_DISABLE /;"	d
DAC_OUTPUTBUFFER_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define DAC_OUTPUTBUFFER_ENABLE /;"	d
DAC_OutputBuffer	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^  uint32_t DAC_OutputBuffer;  \/*!< Specifies whether the DAC channel output buffer is enabled or disabled.$/;"	m	struct:__anon164
DAC_TRIGGER_EXT_IT9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define DAC_TRIGGER_EXT_IT9 /;"	d
DAC_TRIGGER_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define DAC_TRIGGER_NONE /;"	d
DAC_TRIGGER_SOFTWARE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define DAC_TRIGGER_SOFTWARE /;"	d
DAC_TRIGGER_T2_TRGO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define DAC_TRIGGER_T2_TRGO /;"	d
DAC_TRIGGER_T4_TRGO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define DAC_TRIGGER_T4_TRGO /;"	d
DAC_TRIGGER_T5_TRGO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define DAC_TRIGGER_T5_TRGO /;"	d
DAC_TRIGGER_T6_TRGO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define DAC_TRIGGER_T6_TRGO /;"	d
DAC_TRIGGER_T7_TRGO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define DAC_TRIGGER_T7_TRGO /;"	d
DAC_TRIGGER_T8_TRGO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define DAC_TRIGGER_T8_TRGO /;"	d
DAC_Trigger	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^  uint32_t DAC_Trigger;       \/*!< Specifies the external trigger for the selected DAC channel.$/;"	m	struct:__anon164
DMA_Handle1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^  DMA_HandleTypeDef           *DMA_Handle1;  \/*!< Pointer DMA handler for channel 1 *\/$/;"	m	struct:__anon163
DMA_Handle2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^  DMA_HandleTypeDef           *DMA_Handle2;  \/*!< Pointer DMA handler for channel 2 *\/$/;"	m	struct:__anon163
ErrorCode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^  __IO uint32_t               ErrorCode;     \/*!< DAC Error code                    *\/$/;"	m	struct:__anon163
HAL_DAC_ERROR_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define  HAL_DAC_ERROR_DMA /;"	d
HAL_DAC_ERROR_DMAUNDERRUNCH1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define  HAL_DAC_ERROR_DMAUNDERRUNCH1 /;"	d
HAL_DAC_ERROR_DMAUNDERRUNCH2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define  HAL_DAC_ERROR_DMAUNDERRUNCH2 /;"	d
HAL_DAC_ERROR_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define  HAL_DAC_ERROR_NONE /;"	d
HAL_DAC_STATE_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^  HAL_DAC_STATE_BUSY              = 0x02,  \/*!< DAC internal processing is ongoing   *\/$/;"	e	enum:__anon162
HAL_DAC_STATE_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^  HAL_DAC_STATE_ERROR             = 0x04   \/*!< DAC error state                      *\/$/;"	e	enum:__anon162
HAL_DAC_STATE_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^  HAL_DAC_STATE_READY             = 0x01,  \/*!< DAC initialized and ready for use    *\/$/;"	e	enum:__anon162
HAL_DAC_STATE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^  HAL_DAC_STATE_RESET             = 0x00,  \/*!< DAC not yet initialized or disabled  *\/$/;"	e	enum:__anon162
HAL_DAC_STATE_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^  HAL_DAC_STATE_TIMEOUT           = 0x03,  \/*!< DAC timeout state                    *\/$/;"	e	enum:__anon162
HAL_DAC_StateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^}HAL_DAC_StateTypeDef;$/;"	t	typeref:enum:__anon162
IS_DAC_ALIGN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define IS_DAC_ALIGN(/;"	d
IS_DAC_CHANNEL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define IS_DAC_CHANNEL(/;"	d
IS_DAC_DATA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define IS_DAC_DATA(/;"	d
IS_DAC_OUTPUT_BUFFER_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define IS_DAC_OUTPUT_BUFFER_STATE(/;"	d
IS_DAC_TRIGGER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define IS_DAC_TRIGGER(/;"	d
Instance	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^  DAC_TypeDef                 *Instance;     \/*!< Register base address             *\/$/;"	m	struct:__anon163
Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^  HAL_LockTypeDef             Lock;          \/*!< DAC locking object                *\/$/;"	m	struct:__anon163
State	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^  __IO HAL_DAC_StateTypeDef   State;         \/*!< DAC communication state           *\/$/;"	m	struct:__anon163
__HAL_DAC_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define __HAL_DAC_CLEAR_FLAG(/;"	d
__HAL_DAC_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define __HAL_DAC_DISABLE(/;"	d
__HAL_DAC_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define __HAL_DAC_DISABLE_IT(/;"	d
__HAL_DAC_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define __HAL_DAC_ENABLE(/;"	d
__HAL_DAC_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define __HAL_DAC_ENABLE_IT(/;"	d
__HAL_DAC_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define __HAL_DAC_GET_FLAG(/;"	d
__HAL_DAC_GET_IT_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define __HAL_DAC_GET_IT_SOURCE(/;"	d
__HAL_DAC_RESET_HANDLE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define __HAL_DAC_RESET_HANDLE_STATE(/;"	d
__STM32F4xx_HAL_DAC_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac.h	/^#define __STM32F4xx_HAL_DAC_H$/;"	d
DAC_DMAConvCpltCh2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac_ex.c	/^void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)   $/;"	f
DAC_DMAErrorCh2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac_ex.c	/^void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)   $/;"	f
DAC_DMAHalfConvCpltCh2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac_ex.c	/^void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)   $/;"	f
HAL_DACEx_ConvCpltCallbackCh2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac_ex.c	/^__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef* hdac)$/;"	f
HAL_DACEx_ConvHalfCpltCallbackCh2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac_ex.c	/^__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef* hdac)$/;"	f
HAL_DACEx_DMAUnderrunCallbackCh2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac_ex.c	/^__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)$/;"	f
HAL_DACEx_DualGetValue	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac_ex.c	/^uint32_t HAL_DACEx_DualGetValue(DAC_HandleTypeDef* hdac)$/;"	f
HAL_DACEx_DualSetValue	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac_ex.c	/^HAL_StatusTypeDef HAL_DACEx_DualSetValue(DAC_HandleTypeDef* hdac, uint32_t Alignment, uint32_t Data1, uint32_t Data2)$/;"	f
HAL_DACEx_ErrorCallbackCh2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac_ex.c	/^__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)$/;"	f
HAL_DACEx_NoiseWaveGenerate	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac_ex.c	/^HAL_StatusTypeDef HAL_DACEx_NoiseWaveGenerate(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Amplitude)$/;"	f
HAL_DACEx_TriangleWaveGenerate	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac_ex.c	/^HAL_StatusTypeDef HAL_DACEx_TriangleWaveGenerate(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Amplitude)$/;"	f
DAC_LFSRUNMASK_BIT0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac_ex.h	/^#define DAC_LFSRUNMASK_BIT0 /;"	d
DAC_LFSRUNMASK_BITS10_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac_ex.h	/^#define DAC_LFSRUNMASK_BITS10_0 /;"	d
DAC_LFSRUNMASK_BITS11_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac_ex.h	/^#define DAC_LFSRUNMASK_BITS11_0 /;"	d
DAC_LFSRUNMASK_BITS1_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac_ex.h	/^#define DAC_LFSRUNMASK_BITS1_0 /;"	d
DAC_LFSRUNMASK_BITS2_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac_ex.h	/^#define DAC_LFSRUNMASK_BITS2_0 /;"	d
DAC_LFSRUNMASK_BITS3_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac_ex.h	/^#define DAC_LFSRUNMASK_BITS3_0 /;"	d
DAC_LFSRUNMASK_BITS4_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac_ex.h	/^#define DAC_LFSRUNMASK_BITS4_0 /;"	d
DAC_LFSRUNMASK_BITS5_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac_ex.h	/^#define DAC_LFSRUNMASK_BITS5_0 /;"	d
DAC_LFSRUNMASK_BITS6_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac_ex.h	/^#define DAC_LFSRUNMASK_BITS6_0 /;"	d
DAC_LFSRUNMASK_BITS7_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac_ex.h	/^#define DAC_LFSRUNMASK_BITS7_0 /;"	d
DAC_LFSRUNMASK_BITS8_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac_ex.h	/^#define DAC_LFSRUNMASK_BITS8_0 /;"	d
DAC_LFSRUNMASK_BITS9_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac_ex.h	/^#define DAC_LFSRUNMASK_BITS9_0 /;"	d
DAC_TRIANGLEAMPLITUDE_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac_ex.h	/^#define DAC_TRIANGLEAMPLITUDE_1 /;"	d
DAC_TRIANGLEAMPLITUDE_1023	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac_ex.h	/^#define DAC_TRIANGLEAMPLITUDE_1023 /;"	d
DAC_TRIANGLEAMPLITUDE_127	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac_ex.h	/^#define DAC_TRIANGLEAMPLITUDE_127 /;"	d
DAC_TRIANGLEAMPLITUDE_15	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac_ex.h	/^#define DAC_TRIANGLEAMPLITUDE_15 /;"	d
DAC_TRIANGLEAMPLITUDE_2047	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac_ex.h	/^#define DAC_TRIANGLEAMPLITUDE_2047 /;"	d
DAC_TRIANGLEAMPLITUDE_255	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac_ex.h	/^#define DAC_TRIANGLEAMPLITUDE_255 /;"	d
DAC_TRIANGLEAMPLITUDE_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac_ex.h	/^#define DAC_TRIANGLEAMPLITUDE_3 /;"	d
DAC_TRIANGLEAMPLITUDE_31	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac_ex.h	/^#define DAC_TRIANGLEAMPLITUDE_31 /;"	d
DAC_TRIANGLEAMPLITUDE_4095	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac_ex.h	/^#define DAC_TRIANGLEAMPLITUDE_4095 /;"	d
DAC_TRIANGLEAMPLITUDE_511	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac_ex.h	/^#define DAC_TRIANGLEAMPLITUDE_511 /;"	d
DAC_TRIANGLEAMPLITUDE_63	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac_ex.h	/^#define DAC_TRIANGLEAMPLITUDE_63 /;"	d
DAC_TRIANGLEAMPLITUDE_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac_ex.h	/^#define DAC_TRIANGLEAMPLITUDE_7 /;"	d
IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac_ex.h	/^#define IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(/;"	d
__STM32F4xx_HAL_DAC_EX_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dac_ex.h	/^#define __STM32F4xx_HAL_DAC_EX_H$/;"	d
DCMI_DMAConvCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.c	/^static void DCMI_DMAConvCplt(DMA_HandleTypeDef *hdma)$/;"	f	file:
DCMI_DMAError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.c	/^static void DCMI_DMAError(DMA_HandleTypeDef *hdma)$/;"	f	file:
HAL_DCMI_ConfigCROP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.c	/^HAL_StatusTypeDef HAL_DCMI_ConfigCROP(DCMI_HandleTypeDef *hdcmi, uint32_t X0, uint32_t Y0, uint32_t XSize, uint32_t YSize)$/;"	f
HAL_DCMI_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.c	/^HAL_StatusTypeDef HAL_DCMI_DeInit(DCMI_HandleTypeDef *hdcmi)$/;"	f
HAL_DCMI_DisableCROP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.c	/^HAL_StatusTypeDef HAL_DCMI_DisableCROP(DCMI_HandleTypeDef *hdcmi)$/;"	f
HAL_DCMI_EnableCROP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.c	/^HAL_StatusTypeDef HAL_DCMI_EnableCROP(DCMI_HandleTypeDef *hdcmi)$/;"	f
HAL_DCMI_ErrorCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.c	/^__weak void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi)$/;"	f
HAL_DCMI_FrameEventCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.c	/^__weak void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi)$/;"	f
HAL_DCMI_GetError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.c	/^uint32_t HAL_DCMI_GetError(DCMI_HandleTypeDef *hdcmi)$/;"	f
HAL_DCMI_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.c	/^HAL_DCMI_StateTypeDef HAL_DCMI_GetState(DCMI_HandleTypeDef *hdcmi)  $/;"	f
HAL_DCMI_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.c	/^void HAL_DCMI_IRQHandler(DCMI_HandleTypeDef *hdcmi)$/;"	f
HAL_DCMI_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.c	/^__weak HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)$/;"	f
HAL_DCMI_LineEventCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.c	/^__weak void HAL_DCMI_LineEventCallback(DCMI_HandleTypeDef *hdcmi)$/;"	f
HAL_DCMI_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.c	/^__weak void HAL_DCMI_MspDeInit(DCMI_HandleTypeDef* hdcmi)$/;"	f
HAL_DCMI_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.c	/^__weak void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)$/;"	f
HAL_DCMI_Start_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.c	/^HAL_StatusTypeDef HAL_DCMI_Start_DMA(DCMI_HandleTypeDef* hdcmi, uint32_t DCMI_Mode, uint32_t pData, uint32_t Length)$/;"	f
HAL_DCMI_Stop	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.c	/^HAL_StatusTypeDef HAL_DCMI_Stop(DCMI_HandleTypeDef* hdcmi)$/;"	f
HAL_DCMI_VsyncEventCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.c	/^__weak void HAL_DCMI_VsyncEventCallback(DCMI_HandleTypeDef *hdcmi)$/;"	f
HAL_TIMEOUT_DCMI_STOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.c	/^#define HAL_TIMEOUT_DCMI_STOP /;"	d	file:
DCMI_CR_ALL_FRAME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_CR_ALL_FRAME /;"	d
DCMI_CR_ALTERNATE_2_FRAME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_CR_ALTERNATE_2_FRAME /;"	d
DCMI_CR_ALTERNATE_4_FRAME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_CR_ALTERNATE_4_FRAME /;"	d
DCMI_ERROR_SYNC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^  DCMI_ERROR_SYNC = 1,     \/*!< Synchronisation error *\/$/;"	e	enum:__anon165
DCMI_EXTEND_DATA_10B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_EXTEND_DATA_10B /;"	d
DCMI_EXTEND_DATA_12B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_EXTEND_DATA_12B /;"	d
DCMI_EXTEND_DATA_14B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_EXTEND_DATA_14B /;"	d
DCMI_EXTEND_DATA_8B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_EXTEND_DATA_8B /;"	d
DCMI_ErrorTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^}DCMI_ErrorTypeDef;$/;"	t	typeref:enum:__anon165
DCMI_FLAG_ERRMI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_FLAG_ERRMI /;"	d
DCMI_FLAG_ERRRI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_FLAG_ERRRI /;"	d
DCMI_FLAG_FNE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_FLAG_FNE /;"	d
DCMI_FLAG_FRAMEMI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_FLAG_FRAMEMI /;"	d
DCMI_FLAG_FRAMERI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_FLAG_FRAMERI /;"	d
DCMI_FLAG_HSYNC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_FLAG_HSYNC /;"	d
DCMI_FLAG_LINEMI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_FLAG_LINEMI /;"	d
DCMI_FLAG_LINERI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_FLAG_LINERI /;"	d
DCMI_FLAG_OVFMI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_FLAG_OVFMI /;"	d
DCMI_FLAG_OVFRI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_FLAG_OVFRI /;"	d
DCMI_FLAG_VSYNC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_FLAG_VSYNC /;"	d
DCMI_FLAG_VSYNCMI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_FLAG_VSYNCMI /;"	d
DCMI_FLAG_VSYNCRI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_FLAG_VSYNCRI /;"	d
DCMI_HSPOLARITY_HIGH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_HSPOLARITY_HIGH /;"	d
DCMI_HSPOLARITY_LOW	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_HSPOLARITY_LOW /;"	d
DCMI_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^}DCMI_HandleTypeDef;$/;"	t	typeref:struct:__anon167
DCMI_IT_ERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_IT_ERR /;"	d
DCMI_IT_FRAME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_IT_FRAME /;"	d
DCMI_IT_LINE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_IT_LINE /;"	d
DCMI_IT_OVF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_IT_OVF /;"	d
DCMI_IT_VSYNC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_IT_VSYNC /;"	d
DCMI_JPEG_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_JPEG_DISABLE /;"	d
DCMI_JPEG_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_JPEG_ENABLE /;"	d
DCMI_MODE_CONTINUOUS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_MODE_CONTINUOUS /;"	d
DCMI_MODE_SNAPSHOT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_MODE_SNAPSHOT /;"	d
DCMI_OVERRUN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^  DCMI_OVERRUN   = 2,      \/*!< DCMI Overrun *\/$/;"	e	enum:__anon165
DCMI_PCKPOLARITY_FALLING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_PCKPOLARITY_FALLING /;"	d
DCMI_PCKPOLARITY_RISING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_PCKPOLARITY_RISING /;"	d
DCMI_SYNCHRO_EMBEDDED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_SYNCHRO_EMBEDDED /;"	d
DCMI_SYNCHRO_HARDWARE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_SYNCHRO_HARDWARE /;"	d
DCMI_VSPOLARITY_HIGH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_VSPOLARITY_HIGH /;"	d
DCMI_VSPOLARITY_LOW	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_VSPOLARITY_LOW /;"	d
DCMI_WINDOW_COORDINATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_WINDOW_COORDINATE /;"	d
DCMI_WINDOW_HEIGHT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define DCMI_WINDOW_HEIGHT /;"	d
DMA_Handle	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^  DMA_HandleTypeDef             *DMA_Handle;         \/*!< Pointer to the DMA handler   *\/$/;"	m	struct:__anon167
ErrorCode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^  __IO uint32_t                 ErrorCode;           \/*!< DCMI Error code              *\/$/;"	m	struct:__anon167
HAL_DCMI_ERROR_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define HAL_DCMI_ERROR_NONE /;"	d
HAL_DCMI_ERROR_OVF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define HAL_DCMI_ERROR_OVF /;"	d
HAL_DCMI_ERROR_SYNC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define HAL_DCMI_ERROR_SYNC /;"	d
HAL_DCMI_ERROR_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define HAL_DCMI_ERROR_TIMEOUT /;"	d
HAL_DCMI_STATE_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^  HAL_DCMI_STATE_BUSY              = 0x02,  \/*!< DCMI internal processing is ongoing   *\/$/;"	e	enum:__anon166
HAL_DCMI_STATE_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^  HAL_DCMI_STATE_ERROR             = 0x04   \/*!< DCMI error state                      *\/$/;"	e	enum:__anon166
HAL_DCMI_STATE_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^  HAL_DCMI_STATE_READY             = 0x01,  \/*!< DCMI initialized and ready for use    *\/$/;"	e	enum:__anon166
HAL_DCMI_STATE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^  HAL_DCMI_STATE_RESET             = 0x00,  \/*!< DCMI not yet initialized or disabled  *\/$/;"	e	enum:__anon166
HAL_DCMI_STATE_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^  HAL_DCMI_STATE_TIMEOUT           = 0x03,  \/*!< DCMI timeout state                    *\/$/;"	e	enum:__anon166
HAL_DCMI_StateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^}HAL_DCMI_StateTypeDef;$/;"	t	typeref:enum:__anon166
IS_DCMI_CAPTURE_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define IS_DCMI_CAPTURE_MODE(/;"	d
IS_DCMI_CAPTURE_RATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define IS_DCMI_CAPTURE_RATE(/;"	d
IS_DCMI_EXTENDED_DATA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define IS_DCMI_EXTENDED_DATA(/;"	d
IS_DCMI_HSPOLARITY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define IS_DCMI_HSPOLARITY(/;"	d
IS_DCMI_MODE_JPEG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define IS_DCMI_MODE_JPEG(/;"	d
IS_DCMI_PCKPOLARITY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define IS_DCMI_PCKPOLARITY(/;"	d
IS_DCMI_SYNCHRO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define IS_DCMI_SYNCHRO(/;"	d
IS_DCMI_VSPOLARITY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define IS_DCMI_VSPOLARITY(/;"	d
IS_DCMI_WINDOW_COORDINATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define IS_DCMI_WINDOW_COORDINATE(/;"	d
IS_DCMI_WINDOW_HEIGHT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define IS_DCMI_WINDOW_HEIGHT(/;"	d
Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^  DCMI_InitTypeDef              Init;                \/*!< DCMI parameters              *\/$/;"	m	struct:__anon167
Instance	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^  DCMI_TypeDef                  *Instance;           \/*!< DCMI Register base address   *\/$/;"	m	struct:__anon167
Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^  HAL_LockTypeDef               Lock;                \/*!< DCMI locking object          *\/$/;"	m	struct:__anon167
State	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^  __IO HAL_DCMI_StateTypeDef    State;               \/*!< DCMI state                   *\/$/;"	m	struct:__anon167
XferCount	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^  __IO uint32_t                 XferCount;           \/*!< DMA transfer counter         *\/$/;"	m	struct:__anon167
XferSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^  __IO uint32_t                 XferSize;            \/*!< DMA transfer size            *\/$/;"	m	struct:__anon167
XferTransferNumber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^  uint32_t                      XferTransferNumber;  \/*!< DMA transfer number          *\/$/;"	m	struct:__anon167
__HAL_DCMI_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define __HAL_DCMI_CLEAR_FLAG(/;"	d
__HAL_DCMI_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define __HAL_DCMI_DISABLE(/;"	d
__HAL_DCMI_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define __HAL_DCMI_DISABLE_IT(/;"	d
__HAL_DCMI_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define __HAL_DCMI_ENABLE(/;"	d
__HAL_DCMI_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define __HAL_DCMI_ENABLE_IT(/;"	d
__HAL_DCMI_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define __HAL_DCMI_GET_FLAG(/;"	d
__HAL_DCMI_GET_IT_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define __HAL_DCMI_GET_IT_SOURCE(/;"	d
__HAL_DCMI_RESET_HANDLE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define __HAL_DCMI_RESET_HANDLE_STATE(/;"	d
__STM32F4xx_HAL_DCMI_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^#define __STM32F4xx_HAL_DCMI_H$/;"	d
pBuffPtr	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi.h	/^  uint32_t                      pBuffPtr;            \/*!< Pointer to DMA output buffer *\/$/;"	m	struct:__anon167
HAL_DCMI_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi_ex.c	/^HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)$/;"	f
ByteSelectMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi_ex.h	/^  uint32_t ByteSelectMode;              \/*!< Specifies the data to be captured by the interface $/;"	m	struct:__anon169
ByteSelectStart	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi_ex.h	/^  uint32_t ByteSelectStart;             \/*!< Specifies if the data to be captured by the interface is even or odd$/;"	m	struct:__anon169
CaptureRate	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi_ex.h	/^  uint32_t  CaptureRate;                \/*!< Specifies the frequency of frame capture: All, 1\/2 or 1\/4.$/;"	m	struct:__anon169
DCMI_BSM_ALL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi_ex.h	/^#define DCMI_BSM_ALL /;"	d
DCMI_BSM_ALTERNATE_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi_ex.h	/^#define DCMI_BSM_ALTERNATE_2 /;"	d
DCMI_BSM_ALTERNATE_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi_ex.h	/^#define DCMI_BSM_ALTERNATE_4 /;"	d
DCMI_BSM_OTHER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi_ex.h	/^#define DCMI_BSM_OTHER /;"	d
DCMI_CodesInitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi_ex.h	/^}DCMI_CodesInitTypeDef;$/;"	t	typeref:struct:__anon168
DCMI_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi_ex.h	/^}DCMI_InitTypeDef;$/;"	t	typeref:struct:__anon169
DCMI_LSM_ALL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi_ex.h	/^#define DCMI_LSM_ALL /;"	d
DCMI_LSM_ALTERNATE_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi_ex.h	/^#define DCMI_LSM_ALTERNATE_2 /;"	d
DCMI_OEBS_EVEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi_ex.h	/^#define DCMI_OEBS_EVEN /;"	d
DCMI_OEBS_ODD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi_ex.h	/^#define DCMI_OEBS_ODD /;"	d
DCMI_OELS_EVEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi_ex.h	/^#define DCMI_OELS_EVEN /;"	d
DCMI_OELS_ODD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi_ex.h	/^#define DCMI_OELS_ODD /;"	d
ExtendedDataMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi_ex.h	/^  uint32_t  ExtendedDataMode;           \/*!< Specifies the data width: 8-bit, 10-bit, 12-bit or 14-bit.$/;"	m	struct:__anon169
FrameEndCode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi_ex.h	/^  uint8_t FrameEndCode;   \/*!< Specifies the code of the frame end delimiter.   *\/$/;"	m	struct:__anon168
FrameStartCode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi_ex.h	/^  uint8_t FrameStartCode; \/*!< Specifies the code of the frame start delimiter. *\/$/;"	m	struct:__anon168
HSPolarity	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi_ex.h	/^  uint32_t  HSPolarity;                 \/*!< Specifies the Horizontal synchronization polarity: High or Low.$/;"	m	struct:__anon169
IS_DCMI_BYTE_SELECT_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi_ex.h	/^#define IS_DCMI_BYTE_SELECT_MODE(/;"	d
IS_DCMI_BYTE_SELECT_START	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi_ex.h	/^#define IS_DCMI_BYTE_SELECT_START(/;"	d
IS_DCMI_LINE_SELECT_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi_ex.h	/^#define IS_DCMI_LINE_SELECT_MODE(/;"	d
IS_DCMI_LINE_SELECT_START	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi_ex.h	/^#define IS_DCMI_LINE_SELECT_START(/;"	d
JPEGMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi_ex.h	/^  uint32_t JPEGMode;                    \/*!< Enable or Disable the JPEG mode.                                $/;"	m	struct:__anon169
LineEndCode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi_ex.h	/^  uint8_t LineEndCode;    \/*!< Specifies the code of the line end delimiter.    *\/$/;"	m	struct:__anon168
LineSelectMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi_ex.h	/^  uint32_t LineSelectMode;              \/*!< Specifies the line of data to be captured by the interface $/;"	m	struct:__anon169
LineSelectStart	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi_ex.h	/^  uint32_t LineSelectStart;             \/*!< Specifies if the line of data to be captured by the interface is even or odd$/;"	m	struct:__anon169
LineStartCode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi_ex.h	/^  uint8_t LineStartCode;  \/*!< Specifies the code of the line start delimiter.  *\/$/;"	m	struct:__anon168
PCKPolarity	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi_ex.h	/^  uint32_t  PCKPolarity;                \/*!< Specifies the Pixel clock polarity: Falling or Rising.$/;"	m	struct:__anon169
SynchroMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi_ex.h	/^  uint32_t  SynchroMode;                \/*!< Specifies the Synchronization Mode: Hardware or Embedded.$/;"	m	struct:__anon169
SyncroCode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi_ex.h	/^  DCMI_CodesInitTypeDef SyncroCode;     \/*!< Specifies the code of the frame start delimiter.                *\/$/;"	m	struct:__anon169
VSPolarity	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi_ex.h	/^  uint32_t  VSPolarity;                 \/*!< Specifies the Vertical synchronization polarity: High or Low.$/;"	m	struct:__anon169
__STM32F4xx_HAL_DCMI_EX_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dcmi_ex.h	/^#define __STM32F4xx_HAL_DCMI_EX_H$/;"	d
HAL_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_def.h	/^  HAL_BUSY     = 0x02,$/;"	e	enum:__anon170
HAL_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_def.h	/^  HAL_ERROR    = 0x01,$/;"	e	enum:__anon170
HAL_IS_BIT_CLR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_def.h	/^#define HAL_IS_BIT_CLR(/;"	d
HAL_IS_BIT_SET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_def.h	/^#define HAL_IS_BIT_SET(/;"	d
HAL_LOCKED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_def.h	/^  HAL_LOCKED   = 0x01  $/;"	e	enum:__anon171
HAL_LockTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_def.h	/^} HAL_LockTypeDef;$/;"	t	typeref:enum:__anon171
HAL_MAX_DELAY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_def.h	/^#define HAL_MAX_DELAY /;"	d
HAL_NULL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_def.h	/^  #define HAL_NULL /;"	d
HAL_OK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_def.h	/^  HAL_OK       = 0x00,$/;"	e	enum:__anon170
HAL_StatusTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_def.h	/^} HAL_StatusTypeDef;$/;"	t	typeref:enum:__anon170
HAL_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_def.h	/^  HAL_TIMEOUT  = 0x03$/;"	e	enum:__anon170
HAL_UNLOCKED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_def.h	/^  HAL_UNLOCKED = 0x00,$/;"	e	enum:__anon171
UNUSED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_def.h	/^#define UNUSED(/;"	d
__ALIGN_BEGIN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_def.h	/^      #define __ALIGN_BEGIN /;"	d
__ALIGN_BEGIN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_def.h	/^    #define __ALIGN_BEGIN$/;"	d
__ALIGN_END	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_def.h	/^    #define __ALIGN_END /;"	d
__ALIGN_END	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_def.h	/^    #define __ALIGN_END$/;"	d
__HAL_LINKDMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_def.h	/^#define __HAL_LINKDMA(/;"	d
__HAL_LOCK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_def.h	/^  #define __HAL_LOCK(/;"	d
__HAL_RESET_HANDLE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_def.h	/^#define __HAL_RESET_HANDLE_STATE(/;"	d
__HAL_UNLOCK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_def.h	/^  #define __HAL_UNLOCK(/;"	d
__NOINLINE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_def.h	/^#define __NOINLINE /;"	d
__RAM_FUNC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_def.h	/^#define __RAM_FUNC /;"	d
__STM32F4xx_HAL_DEF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_def.h	/^#define __STM32F4xx_HAL_DEF$/;"	d
__packed	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_def.h	/^    #define __packed /;"	d
__weak	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_def.h	/^    #define __weak /;"	d
DMA_SetConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.c	/^static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)$/;"	f	file:
HAL_DMA_Abort	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.c	/^HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)$/;"	f
HAL_DMA_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.c	/^HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)$/;"	f
HAL_DMA_GetError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.c	/^uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)$/;"	f
HAL_DMA_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.c	/^HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)$/;"	f
HAL_DMA_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.c	/^void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)$/;"	f
HAL_DMA_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.c	/^HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)$/;"	f
HAL_DMA_PollForTransfer	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.c	/^HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, uint32_t CompleteLevel, uint32_t Timeout)$/;"	f
HAL_DMA_Start	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.c	/^HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)$/;"	f
HAL_DMA_Start_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.c	/^HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)$/;"	f
HAL_TIMEOUT_DMA_ABORT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.c	/^ #define HAL_TIMEOUT_DMA_ABORT /;"	d	file:
Channel	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^  uint32_t Channel;              \/*!< Specifies the channel used for the specified stream. $/;"	m	struct:__anon172
DMA_CHANNEL_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_CHANNEL_0 /;"	d
DMA_CHANNEL_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_CHANNEL_1 /;"	d
DMA_CHANNEL_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_CHANNEL_2 /;"	d
DMA_CHANNEL_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_CHANNEL_3 /;"	d
DMA_CHANNEL_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_CHANNEL_4 /;"	d
DMA_CHANNEL_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_CHANNEL_5 /;"	d
DMA_CHANNEL_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_CHANNEL_6 /;"	d
DMA_CHANNEL_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_CHANNEL_7 /;"	d
DMA_CIRCULAR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_CIRCULAR /;"	d
DMA_FIFOMODE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_FIFOMODE_DISABLE /;"	d
DMA_FIFOMODE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_FIFOMODE_ENABLE /;"	d
DMA_FIFO_THRESHOLD_1QUARTERFULL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_FIFO_THRESHOLD_1QUARTERFULL /;"	d
DMA_FIFO_THRESHOLD_3QUARTERSFULL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_FIFO_THRESHOLD_3QUARTERSFULL /;"	d
DMA_FIFO_THRESHOLD_FULL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_FIFO_THRESHOLD_FULL /;"	d
DMA_FIFO_THRESHOLD_HALFFULL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_FIFO_THRESHOLD_HALFFULL /;"	d
DMA_FLAG_DMEIF0_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_FLAG_DMEIF0_4 /;"	d
DMA_FLAG_DMEIF1_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_FLAG_DMEIF1_5 /;"	d
DMA_FLAG_DMEIF2_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_FLAG_DMEIF2_6 /;"	d
DMA_FLAG_DMEIF3_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_FLAG_DMEIF3_7 /;"	d
DMA_FLAG_FEIF0_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_FLAG_FEIF0_4 /;"	d
DMA_FLAG_FEIF1_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_FLAG_FEIF1_5 /;"	d
DMA_FLAG_FEIF2_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_FLAG_FEIF2_6 /;"	d
DMA_FLAG_FEIF3_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_FLAG_FEIF3_7 /;"	d
DMA_FLAG_HTIF0_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_FLAG_HTIF0_4 /;"	d
DMA_FLAG_HTIF1_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_FLAG_HTIF1_5 /;"	d
DMA_FLAG_HTIF2_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_FLAG_HTIF2_6 /;"	d
DMA_FLAG_HTIF3_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_FLAG_HTIF3_7 /;"	d
DMA_FLAG_TCIF0_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_FLAG_TCIF0_4 /;"	d
DMA_FLAG_TCIF1_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_FLAG_TCIF1_5 /;"	d
DMA_FLAG_TCIF2_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_FLAG_TCIF2_6 /;"	d
DMA_FLAG_TCIF3_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_FLAG_TCIF3_7 /;"	d
DMA_FLAG_TEIF0_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_FLAG_TEIF0_4 /;"	d
DMA_FLAG_TEIF1_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_FLAG_TEIF1_5 /;"	d
DMA_FLAG_TEIF2_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_FLAG_TEIF2_6 /;"	d
DMA_FLAG_TEIF3_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_FLAG_TEIF3_7 /;"	d
DMA_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^}DMA_HandleTypeDef;$/;"	t	typeref:struct:__DMA_HandleTypeDef
DMA_IT_DME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_IT_DME /;"	d
DMA_IT_FE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_IT_FE /;"	d
DMA_IT_HT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_IT_HT /;"	d
DMA_IT_TC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_IT_TC /;"	d
DMA_IT_TE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_IT_TE /;"	d
DMA_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^}DMA_InitTypeDef;$/;"	t	typeref:struct:__anon172
DMA_MBURST_INC16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_MBURST_INC16 /;"	d
DMA_MBURST_INC4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_MBURST_INC4 /;"	d
DMA_MBURST_INC8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_MBURST_INC8 /;"	d
DMA_MBURST_SINGLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_MBURST_SINGLE /;"	d
DMA_MDATAALIGN_BYTE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_MDATAALIGN_BYTE /;"	d
DMA_MDATAALIGN_HALFWORD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_MDATAALIGN_HALFWORD /;"	d
DMA_MDATAALIGN_WORD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_MDATAALIGN_WORD /;"	d
DMA_MEMORY_TO_MEMORY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_MEMORY_TO_MEMORY /;"	d
DMA_MEMORY_TO_PERIPH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_MEMORY_TO_PERIPH /;"	d
DMA_MINC_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_MINC_DISABLE /;"	d
DMA_MINC_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_MINC_ENABLE /;"	d
DMA_NORMAL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_NORMAL /;"	d
DMA_PBURST_INC16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_PBURST_INC16 /;"	d
DMA_PBURST_INC4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_PBURST_INC4 /;"	d
DMA_PBURST_INC8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_PBURST_INC8 /;"	d
DMA_PBURST_SINGLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_PBURST_SINGLE /;"	d
DMA_PDATAALIGN_BYTE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_PDATAALIGN_BYTE /;"	d
DMA_PDATAALIGN_HALFWORD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_PDATAALIGN_HALFWORD /;"	d
DMA_PDATAALIGN_WORD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_PDATAALIGN_WORD /;"	d
DMA_PERIPH_TO_MEMORY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_PERIPH_TO_MEMORY /;"	d
DMA_PFCTRL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_PFCTRL /;"	d
DMA_PINC_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_PINC_DISABLE /;"	d
DMA_PINC_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_PINC_ENABLE /;"	d
DMA_PRIORITY_HIGH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_PRIORITY_HIGH /;"	d
DMA_PRIORITY_LOW	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_PRIORITY_LOW /;"	d
DMA_PRIORITY_MEDIUM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_PRIORITY_MEDIUM /;"	d
DMA_PRIORITY_VERY_HIGH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define DMA_PRIORITY_VERY_HIGH /;"	d
Direction	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^  uint32_t Direction;            \/*!< Specifies if the data will be transferred from memory to peripheral, $/;"	m	struct:__anon172
ErrorCode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^ __IO uint32_t              ErrorCode;                                                    \/*!< DMA Error code                          *\/$/;"	m	struct:__DMA_HandleTypeDef
FIFOMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^  uint32_t FIFOMode;             \/*!< Specifies if the FIFO mode or Direct mode will be used for the specified stream.$/;"	m	struct:__anon172
FIFOThreshold	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^  uint32_t FIFOThreshold;        \/*!< Specifies the FIFO threshold level.$/;"	m	struct:__anon172
HAL_DMA_ERROR_DME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define HAL_DMA_ERROR_DME /;"	d
HAL_DMA_ERROR_FE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define HAL_DMA_ERROR_FE /;"	d
HAL_DMA_ERROR_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define HAL_DMA_ERROR_NONE /;"	d
HAL_DMA_ERROR_TE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define HAL_DMA_ERROR_TE /;"	d
HAL_DMA_ERROR_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define HAL_DMA_ERROR_TIMEOUT /;"	d
HAL_DMA_FULL_TRANSFER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^  HAL_DMA_FULL_TRANSFER      = 0x00,    \/*!< Full transfer     *\/$/;"	e	enum:__anon174
HAL_DMA_HALF_TRANSFER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^  HAL_DMA_HALF_TRANSFER      = 0x01,    \/*!< Half Transfer     *\/$/;"	e	enum:__anon174
HAL_DMA_LevelCompleteTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^}HAL_DMA_LevelCompleteTypeDef;$/;"	t	typeref:enum:__anon174
HAL_DMA_STATE_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^  HAL_DMA_STATE_BUSY              = 0x02,  \/*!< DMA process is ongoing              *\/$/;"	e	enum:__anon173
HAL_DMA_STATE_BUSY_MEM0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^  HAL_DMA_STATE_BUSY_MEM0         = 0x12,  \/*!< DMA Mem0 process is ongoing         *\/$/;"	e	enum:__anon173
HAL_DMA_STATE_BUSY_MEM1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^  HAL_DMA_STATE_BUSY_MEM1         = 0x22,  \/*!< DMA Mem1 process is ongoing         *\/$/;"	e	enum:__anon173
HAL_DMA_STATE_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^  HAL_DMA_STATE_ERROR             = 0x04,  \/*!< DMA error state                     *\/$/;"	e	enum:__anon173
HAL_DMA_STATE_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^  HAL_DMA_STATE_READY             = 0x01,  \/*!< DMA initialized and ready for use   *\/$/;"	e	enum:__anon173
HAL_DMA_STATE_READY_HALF_MEM0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^  HAL_DMA_STATE_READY_HALF_MEM0   = 0x31,  \/*!< DMA Mem0 Half process success       *\/$/;"	e	enum:__anon173
HAL_DMA_STATE_READY_HALF_MEM1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^  HAL_DMA_STATE_READY_HALF_MEM1   = 0x41,  \/*!< DMA Mem1 Half process success       *\/$/;"	e	enum:__anon173
HAL_DMA_STATE_READY_MEM0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^  HAL_DMA_STATE_READY_MEM0        = 0x11,  \/*!< DMA Mem0 process success            *\/$/;"	e	enum:__anon173
HAL_DMA_STATE_READY_MEM1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^  HAL_DMA_STATE_READY_MEM1        = 0x21,  \/*!< DMA Mem1 process success            *\/$/;"	e	enum:__anon173
HAL_DMA_STATE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^  HAL_DMA_STATE_RESET             = 0x00,  \/*!< DMA not yet initialized or disabled *\/$/;"	e	enum:__anon173
HAL_DMA_STATE_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^  HAL_DMA_STATE_TIMEOUT           = 0x03,  \/*!< DMA timeout state                   *\/$/;"	e	enum:__anon173
HAL_DMA_StateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^}HAL_DMA_StateTypeDef;$/;"	t	typeref:enum:__anon173
IS_DMA_BUFFER_SIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define IS_DMA_BUFFER_SIZE(/;"	d
IS_DMA_CHANNEL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define IS_DMA_CHANNEL(/;"	d
IS_DMA_DIRECTION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define IS_DMA_DIRECTION(/;"	d
IS_DMA_FIFO_MODE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define IS_DMA_FIFO_MODE_STATE(/;"	d
IS_DMA_FIFO_THRESHOLD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define IS_DMA_FIFO_THRESHOLD(/;"	d
IS_DMA_MEMORY_BURST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define IS_DMA_MEMORY_BURST(/;"	d
IS_DMA_MEMORY_DATA_SIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define IS_DMA_MEMORY_DATA_SIZE(/;"	d
IS_DMA_MEMORY_INC_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define IS_DMA_MEMORY_INC_STATE(/;"	d
IS_DMA_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define IS_DMA_MODE(/;"	d
IS_DMA_PERIPHERAL_BURST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define IS_DMA_PERIPHERAL_BURST(/;"	d
IS_DMA_PERIPHERAL_DATA_SIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define IS_DMA_PERIPHERAL_DATA_SIZE(/;"	d
IS_DMA_PERIPHERAL_INC_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define IS_DMA_PERIPHERAL_INC_STATE(/;"	d
IS_DMA_PRIORITY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define IS_DMA_PRIORITY(/;"	d
Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^  DMA_InitTypeDef            Init;                                                         \/*!< DMA communication parameters           *\/ $/;"	m	struct:__DMA_HandleTypeDef
Instance	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^  DMA_Stream_TypeDef         *Instance;                                                    \/*!< Register base address                  *\/$/;"	m	struct:__DMA_HandleTypeDef
Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^  HAL_LockTypeDef            Lock;                                                         \/*!< DMA locking object                     *\/  $/;"	m	struct:__DMA_HandleTypeDef
MemBurst	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^  uint32_t MemBurst;             \/*!< Specifies the Burst transfer configuration for the memory transfers. $/;"	m	struct:__anon172
MemDataAlignment	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^  uint32_t MemDataAlignment;     \/*!< Specifies the Memory data width.$/;"	m	struct:__anon172
MemInc	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^  uint32_t MemInc;               \/*!< Specifies whether the memory address register should be incremented or not.$/;"	m	struct:__anon172
Mode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^  uint32_t Mode;                 \/*!< Specifies the operation mode of the DMAy Streamx.$/;"	m	struct:__anon172
Parent	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^  void                       *Parent;                                                      \/*!< Parent object state                    *\/  $/;"	m	struct:__DMA_HandleTypeDef
PeriphBurst	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^  uint32_t PeriphBurst;          \/*!< Specifies the Burst transfer configuration for the peripheral transfers. $/;"	m	struct:__anon172
PeriphDataAlignment	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^  uint32_t PeriphDataAlignment;  \/*!< Specifies the Peripheral data width.$/;"	m	struct:__anon172
PeriphInc	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^  uint32_t PeriphInc;            \/*!< Specifies whether the Peripheral address register should be incremented or not.$/;"	m	struct:__anon172
Priority	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^  uint32_t Priority;             \/*!< Specifies the software priority for the DMAy Streamx.$/;"	m	struct:__anon172
State	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^  __IO HAL_DMA_StateTypeDef  State;                                                        \/*!< DMA transfer state                     *\/$/;"	m	struct:__DMA_HandleTypeDef
XferCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^  void                       (* XferCpltCallback)( struct __DMA_HandleTypeDef * hdma);     \/*!< DMA transfer complete callback         *\/$/;"	m	struct:__DMA_HandleTypeDef
XferErrorCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^  void                       (* XferErrorCallback)( struct __DMA_HandleTypeDef * hdma);    \/*!< DMA transfer error callback            *\/$/;"	m	struct:__DMA_HandleTypeDef
XferHalfCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^  void                       (* XferHalfCpltCallback)( struct __DMA_HandleTypeDef * hdma); \/*!< DMA Half transfer complete callback    *\/$/;"	m	struct:__DMA_HandleTypeDef
XferM1CpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^  void                       (* XferM1CpltCallback)( struct __DMA_HandleTypeDef * hdma);   \/*!< DMA transfer complete Memory1 callback *\/$/;"	m	struct:__DMA_HandleTypeDef
__DMA_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^typedef struct __DMA_HandleTypeDef$/;"	s
__HAL_DMA_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define __HAL_DMA_CLEAR_FLAG(/;"	d
__HAL_DMA_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define __HAL_DMA_DISABLE(/;"	d
__HAL_DMA_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define __HAL_DMA_DISABLE_IT(/;"	d
__HAL_DMA_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define __HAL_DMA_ENABLE(/;"	d
__HAL_DMA_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define __HAL_DMA_ENABLE_IT(/;"	d
__HAL_DMA_GET_COUNTER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define __HAL_DMA_GET_COUNTER(/;"	d
__HAL_DMA_GET_DME_FLAG_INDEX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define __HAL_DMA_GET_DME_FLAG_INDEX(/;"	d
__HAL_DMA_GET_FE_FLAG_INDEX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define __HAL_DMA_GET_FE_FLAG_INDEX(/;"	d
__HAL_DMA_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define __HAL_DMA_GET_FLAG(/;"	d
__HAL_DMA_GET_FS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define __HAL_DMA_GET_FS(/;"	d
__HAL_DMA_GET_HT_FLAG_INDEX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define __HAL_DMA_GET_HT_FLAG_INDEX(/;"	d
__HAL_DMA_GET_IT_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define __HAL_DMA_GET_IT_SOURCE(/;"	d
__HAL_DMA_GET_TC_FLAG_INDEX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define __HAL_DMA_GET_TC_FLAG_INDEX(/;"	d
__HAL_DMA_GET_TE_FLAG_INDEX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define __HAL_DMA_GET_TE_FLAG_INDEX(/;"	d
__HAL_DMA_RESET_HANDLE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define __HAL_DMA_RESET_HANDLE_STATE(/;"	d
__HAL_DMA_SET_COUNTER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define __HAL_DMA_SET_COUNTER(/;"	d
__STM32F4xx_HAL_DMA_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma.h	/^#define __STM32F4xx_HAL_DMA_H$/;"	d
DMA2D_SetConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.c	/^static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)$/;"	f	file:
HAL_DMA2D_Abort	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.c	/^HAL_StatusTypeDef HAL_DMA2D_Abort(DMA2D_HandleTypeDef *hdma2d)$/;"	f
HAL_DMA2D_BlendingStart	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.c	/^HAL_StatusTypeDef HAL_DMA2D_BlendingStart(DMA2D_HandleTypeDef *hdma2d, uint32_t SrcAddress1, uint32_t  SrcAddress2, uint32_t DstAddress, uint32_t Width,  uint32_t Height)$/;"	f
HAL_DMA2D_BlendingStart_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.c	/^HAL_StatusTypeDef HAL_DMA2D_BlendingStart_IT(DMA2D_HandleTypeDef *hdma2d, uint32_t SrcAddress1, uint32_t  SrcAddress2, uint32_t DstAddress, uint32_t Width,  uint32_t Height)$/;"	f
HAL_DMA2D_ConfigCLUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.c	/^HAL_StatusTypeDef HAL_DMA2D_ConfigCLUT(DMA2D_HandleTypeDef *hdma2d, DMA2D_CLUTCfgTypeDef CLUTCfg, uint32_t LayerIdx)$/;"	f
HAL_DMA2D_ConfigLayer	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.c	/^HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)$/;"	f
HAL_DMA2D_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.c	/^HAL_StatusTypeDef HAL_DMA2D_DeInit(DMA2D_HandleTypeDef *hdma2d)$/;"	f
HAL_DMA2D_DisableCLUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.c	/^HAL_StatusTypeDef HAL_DMA2D_DisableCLUT(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)$/;"	f
HAL_DMA2D_EnableCLUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.c	/^HAL_StatusTypeDef HAL_DMA2D_EnableCLUT(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)$/;"	f
HAL_DMA2D_GetError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.c	/^uint32_t HAL_DMA2D_GetError(DMA2D_HandleTypeDef *hdma2d)$/;"	f
HAL_DMA2D_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.c	/^HAL_DMA2D_StateTypeDef HAL_DMA2D_GetState(DMA2D_HandleTypeDef *hdma2d)$/;"	f
HAL_DMA2D_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.c	/^void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)$/;"	f
HAL_DMA2D_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.c	/^HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)$/;"	f
HAL_DMA2D_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.c	/^__weak void HAL_DMA2D_MspDeInit(DMA2D_HandleTypeDef* hdma2d)$/;"	f
HAL_DMA2D_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.c	/^__weak void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)$/;"	f
HAL_DMA2D_PollForTransfer	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.c	/^HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)$/;"	f
HAL_DMA2D_ProgramLineEvent	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.c	/^HAL_StatusTypeDef HAL_DMA2D_ProgramLineEvent(DMA2D_HandleTypeDef *hdma2d, uint32_t Line)$/;"	f
HAL_DMA2D_Resume	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.c	/^HAL_StatusTypeDef HAL_DMA2D_Resume(DMA2D_HandleTypeDef *hdma2d)$/;"	f
HAL_DMA2D_Start	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.c	/^HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)$/;"	f
HAL_DMA2D_Start_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.c	/^HAL_StatusTypeDef HAL_DMA2D_Start_IT(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)$/;"	f
HAL_DMA2D_Suspend	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.c	/^HAL_StatusTypeDef HAL_DMA2D_Suspend(DMA2D_HandleTypeDef *hdma2d)$/;"	f
HAL_TIMEOUT_DMA2D_ABORT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.c	/^#define HAL_TIMEOUT_DMA2D_ABORT /;"	d	file:
HAL_TIMEOUT_DMA2D_SUSPEND	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.c	/^#define HAL_TIMEOUT_DMA2D_SUSPEND /;"	d	file:
AlphaMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^  uint32_t             AlphaMode;         \/*!< configures the DMA2D foreground alpha mode. $/;"	m	struct:__anon178
Blue	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^  uint32_t Blue;               \/*!< Configures the blue value.$/;"	m	struct:__anon175
CLUTColorMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^  uint32_t CLUTColorMode;           \/*!< configures the DMA2D CLUT color mode.$/;"	m	struct:__anon176
CM_A4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define CM_A4 /;"	d
CM_A8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define CM_A8 /;"	d
CM_AL44	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define CM_AL44 /;"	d
CM_AL88	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define CM_AL88 /;"	d
CM_ARGB1555	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define CM_ARGB1555 /;"	d
CM_ARGB4444	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define CM_ARGB4444 /;"	d
CM_ARGB8888	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define CM_ARGB8888 /;"	d
CM_L4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define CM_L4 /;"	d
CM_L8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define CM_L8 /;"	d
CM_RGB565	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define CM_RGB565 /;"	d
CM_RGB888	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define CM_RGB888 /;"	d
COLOR_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define COLOR_VALUE /;"	d
ColorMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^  uint32_t             ColorMode;          \/*!< configures the color format of the output image.$/;"	m	struct:__anon177
DMA2D_ARGB1555	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define DMA2D_ARGB1555 /;"	d
DMA2D_ARGB4444	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define DMA2D_ARGB4444 /;"	d
DMA2D_ARGB8888	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define DMA2D_ARGB8888 /;"	d
DMA2D_CCM_ARGB8888	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define DMA2D_CCM_ARGB8888 /;"	d
DMA2D_CCM_RGB888	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define DMA2D_CCM_RGB888 /;"	d
DMA2D_CLUTCfgTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^} DMA2D_CLUTCfgTypeDef;$/;"	t	typeref:struct:__anon176
DMA2D_CLUT_SIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define DMA2D_CLUT_SIZE /;"	d
DMA2D_COMBINE_ALPHA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define DMA2D_COMBINE_ALPHA /;"	d
DMA2D_ColorTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^} DMA2D_ColorTypeDef;$/;"	t	typeref:struct:__anon175
DMA2D_FLAG_CAE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define DMA2D_FLAG_CAE /;"	d
DMA2D_FLAG_CE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define DMA2D_FLAG_CE /;"	d
DMA2D_FLAG_CTC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define DMA2D_FLAG_CTC /;"	d
DMA2D_FLAG_TC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define DMA2D_FLAG_TC /;"	d
DMA2D_FLAG_TE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define DMA2D_FLAG_TE /;"	d
DMA2D_FLAG_TW	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define DMA2D_FLAG_TW /;"	d
DMA2D_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^} DMA2D_HandleTypeDef;$/;"	t	typeref:struct:__DMA2D_HandleTypeDef
DMA2D_IT_CAE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define DMA2D_IT_CAE /;"	d
DMA2D_IT_CE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define DMA2D_IT_CE /;"	d
DMA2D_IT_CTC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define DMA2D_IT_CTC /;"	d
DMA2D_IT_TC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define DMA2D_IT_TC /;"	d
DMA2D_IT_TE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define DMA2D_IT_TE /;"	d
DMA2D_IT_TW	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define DMA2D_IT_TW /;"	d
DMA2D_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^} DMA2D_InitTypeDef;$/;"	t	typeref:struct:__anon177
DMA2D_LINE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define DMA2D_LINE /;"	d
DMA2D_LayerCfgTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^} DMA2D_LayerCfgTypeDef;$/;"	t	typeref:struct:__anon178
DMA2D_M2M	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define DMA2D_M2M /;"	d
DMA2D_M2M_BLEND	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define DMA2D_M2M_BLEND /;"	d
DMA2D_M2M_PFC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define DMA2D_M2M_PFC /;"	d
DMA2D_NO_MODIF_ALPHA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define DMA2D_NO_MODIF_ALPHA /;"	d
DMA2D_OFFSET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define DMA2D_OFFSET /;"	d
DMA2D_PIXEL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define DMA2D_PIXEL /;"	d
DMA2D_R2M	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define DMA2D_R2M /;"	d
DMA2D_REPLACE_ALPHA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define DMA2D_REPLACE_ALPHA /;"	d
DMA2D_RGB565	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define DMA2D_RGB565 /;"	d
DMA2D_RGB888	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define DMA2D_RGB888 /;"	d
ErrorCode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^  __IO uint32_t               ErrorCode;                                                    \/*!< DMA2D Error code                  *\/  $/;"	m	struct:__DMA2D_HandleTypeDef
Green	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^  uint32_t Green;              \/*!< Configures the green value.$/;"	m	struct:__anon175
HAL_DMA2D_ERROR_CE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define HAL_DMA2D_ERROR_CE /;"	d
HAL_DMA2D_ERROR_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define HAL_DMA2D_ERROR_NONE /;"	d
HAL_DMA2D_ERROR_TE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define HAL_DMA2D_ERROR_TE /;"	d
HAL_DMA2D_ERROR_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define HAL_DMA2D_ERROR_TIMEOUT /;"	d
HAL_DMA2D_STATE_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^  HAL_DMA2D_STATE_BUSY              = 0x02,    \/*!< an internal process is ongoing              *\/$/;"	e	enum:__anon179
HAL_DMA2D_STATE_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^  HAL_DMA2D_STATE_ERROR             = 0x04,    \/*!< DMA2D state error                           *\/$/;"	e	enum:__anon179
HAL_DMA2D_STATE_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^  HAL_DMA2D_STATE_READY             = 0x01,    \/*!< Peripheral Initialized and ready for use    *\/$/;"	e	enum:__anon179
HAL_DMA2D_STATE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^  HAL_DMA2D_STATE_RESET             = 0x00,    \/*!< DMA2D not yet initialized or disabled       *\/$/;"	e	enum:__anon179
HAL_DMA2D_STATE_SUSPEND	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^  HAL_DMA2D_STATE_SUSPEND           = 0x05     \/*!< DMA2D process is suspended                  *\/$/;"	e	enum:__anon179
HAL_DMA2D_STATE_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^  HAL_DMA2D_STATE_TIMEOUT           = 0x03,    \/*!< Timeout state                               *\/$/;"	e	enum:__anon179
HAL_DMA2D_StateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^}HAL_DMA2D_StateTypeDef;$/;"	t	typeref:enum:__anon179
IS_DMA2D_ALPHA_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define IS_DMA2D_ALPHA_MODE(/;"	d
IS_DMA2D_CLUT_CM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define IS_DMA2D_CLUT_CM(/;"	d
IS_DMA2D_CLUT_SIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define IS_DMA2D_CLUT_SIZE(/;"	d
IS_DMA2D_CMODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define IS_DMA2D_CMODE(/;"	d
IS_DMA2D_COLOR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define IS_DMA2D_COLOR(/;"	d
IS_DMA2D_INPUT_COLOR_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define IS_DMA2D_INPUT_COLOR_MODE(/;"	d
IS_DMA2D_LAYER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define IS_DMA2D_LAYER(/;"	d
IS_DMA2D_LINE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define IS_DMA2D_LINE(/;"	d
IS_DMA2D_LineWatermark	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define IS_DMA2D_LineWatermark(/;"	d
IS_DMA2D_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define IS_DMA2D_MODE(/;"	d
IS_DMA2D_OFFSET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define IS_DMA2D_OFFSET(/;"	d
IS_DMA2D_PIXEL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define IS_DMA2D_PIXEL(/;"	d
Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^  DMA2D_InitTypeDef           Init;                                                         \/*!< DMA2D communication parameters    *\/ $/;"	m	struct:__DMA2D_HandleTypeDef
InputAlpha	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^  uint32_t             InputAlpha;        \/*!< Specifies the DMA2D foreground alpha value and color value in case of A8 or A4 color mode. $/;"	m	struct:__anon178
InputColorMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^  uint32_t             InputColorMode;    \/*!< configures the DMA2D foreground color mode . $/;"	m	struct:__anon178
InputOffset	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^  uint32_t             InputOffset;       \/*!< configures the DMA2D foreground offset.$/;"	m	struct:__anon178
Instance	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^  DMA2D_TypeDef               *Instance;                                                    \/*!< DMA2D Register base address       *\/$/;"	m	struct:__DMA2D_HandleTypeDef
LINE_WATERMARK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define LINE_WATERMARK /;"	d
LayerCfg	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^  DMA2D_LayerCfgTypeDef       LayerCfg[MAX_DMA2D_LAYER];                                    \/*!< DMA2D Layers parameters           *\/  $/;"	m	struct:__DMA2D_HandleTypeDef
Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^  HAL_LockTypeDef             Lock;                                                         \/*!< DMA2D Lock                        *\/  $/;"	m	struct:__DMA2D_HandleTypeDef
MAX_DMA2D_LAYER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define MAX_DMA2D_LAYER /;"	d
Mode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^  uint32_t             Mode;               \/*!< configures the DMA2D transfer mode.$/;"	m	struct:__anon177
OutputOffset	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^  uint32_t             OutputOffset;       \/*!< Specifies the Offset value. $/;"	m	struct:__anon177
Red	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^  uint32_t Red;                \/*!< Configures the red value.$/;"	m	struct:__anon175
Size	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^  uint32_t Size;                    \/*!< configures the DMA2D CLUT size. $/;"	m	struct:__anon176
State	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^  __IO HAL_DMA2D_StateTypeDef State;                                                        \/*!< DMA2D transfer state              *\/$/;"	m	struct:__DMA2D_HandleTypeDef
XferCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^  void                        (* XferCpltCallback)(struct __DMA2D_HandleTypeDef * hdma2d);  \/*!< DMA2D transfer complete callback  *\/$/;"	m	struct:__DMA2D_HandleTypeDef
XferErrorCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^  void                        (* XferErrorCallback)(struct __DMA2D_HandleTypeDef * hdma2d); \/*!< DMA2D transfer error callback     *\/$/;"	m	struct:__DMA2D_HandleTypeDef
__DMA2D_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^typedef struct __DMA2D_HandleTypeDef$/;"	s
__HAL_DMA2D_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define __HAL_DMA2D_CLEAR_FLAG(/;"	d
__HAL_DMA2D_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define __HAL_DMA2D_DISABLE(/;"	d
__HAL_DMA2D_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define __HAL_DMA2D_DISABLE_IT(/;"	d
__HAL_DMA2D_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define __HAL_DMA2D_ENABLE(/;"	d
__HAL_DMA2D_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define __HAL_DMA2D_ENABLE_IT(/;"	d
__HAL_DMA2D_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define __HAL_DMA2D_GET_FLAG(/;"	d
__HAL_DMA2D_GET_IT_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define __HAL_DMA2D_GET_IT_SOURCE(/;"	d
__HAL_DMA2D_RESET_HANDLE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define __HAL_DMA2D_RESET_HANDLE_STATE(/;"	d
__STM32F4xx_HAL_DMA2D_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^#define __STM32F4xx_HAL_DMA2D_H$/;"	d
pCLUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma2d.h	/^  uint32_t *pCLUT;                  \/*!< Configures the DMA2D CLUT memory address.*\/$/;"	m	struct:__anon176
DMA_MultiBufferSetConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma_ex.c	/^static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)$/;"	f	file:
HAL_DMAEx_ChangeMemory	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma_ex.c	/^HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma, uint32_t Address, HAL_DMA_MemoryTypeDef memory)$/;"	f
HAL_DMAEx_MultiBufferStart	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma_ex.c	/^HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)$/;"	f
HAL_DMAEx_MultiBufferStart_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma_ex.c	/^HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)$/;"	f
HAL_DMA_MemoryTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma_ex.h	/^}HAL_DMA_MemoryTypeDef;$/;"	t	typeref:enum:__anon180
MEMORY0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma_ex.h	/^  MEMORY0      = 0x00,    \/*!< Memory 0     *\/$/;"	e	enum:__anon180
MEMORY1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma_ex.h	/^  MEMORY1      = 0x01,    \/*!< Memory 1     *\/$/;"	e	enum:__anon180
__STM32F4xx_HAL_DMA_EX_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_dma_ex.h	/^#define __STM32F4xx_HAL_DMA_EX_H$/;"	d
AUTONEGO_COMPLETED_TIMEOUT_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.c	/^#define AUTONEGO_COMPLETED_TIMEOUT_VALUE /;"	d	file:
ETH_DMAReceptionDisable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.c	/^static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)$/;"	f	file:
ETH_DMAReceptionEnable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.c	/^static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)$/;"	f	file:
ETH_DMATransmissionDisable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.c	/^static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)$/;"	f	file:
ETH_DMATransmissionEnable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.c	/^static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)$/;"	f	file:
ETH_FlushTransmitFIFO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.c	/^static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)$/;"	f	file:
ETH_MACAddressConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.c	/^static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)$/;"	f	file:
ETH_MACDMAConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.c	/^static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)$/;"	f	file:
ETH_MACReceptionDisable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.c	/^static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)$/;"	f	file:
ETH_MACReceptionEnable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.c	/^static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)$/;"	f	file:
ETH_MACTransmissionDisable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.c	/^static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)$/;"	f	file:
ETH_MACTransmissionEnable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.c	/^static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)$/;"	f	file:
HAL_ETH_ConfigDMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.c	/^HAL_StatusTypeDef HAL_ETH_ConfigDMA(ETH_HandleTypeDef *heth, ETH_DMAInitTypeDef *dmaconf)$/;"	f
HAL_ETH_ConfigMAC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.c	/^HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)$/;"	f
HAL_ETH_DMARxDescListInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.c	/^HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)$/;"	f
HAL_ETH_DMATxDescListInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.c	/^HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)$/;"	f
HAL_ETH_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.c	/^HAL_StatusTypeDef HAL_ETH_DeInit(ETH_HandleTypeDef *heth)$/;"	f
HAL_ETH_ErrorCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.c	/^__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)$/;"	f
HAL_ETH_GetReceivedFrame	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.c	/^HAL_StatusTypeDef HAL_ETH_GetReceivedFrame(ETH_HandleTypeDef *heth)$/;"	f
HAL_ETH_GetReceivedFrame_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.c	/^HAL_StatusTypeDef HAL_ETH_GetReceivedFrame_IT(ETH_HandleTypeDef *heth)$/;"	f
HAL_ETH_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.c	/^HAL_ETH_StateTypeDef HAL_ETH_GetState(ETH_HandleTypeDef *heth)$/;"	f
HAL_ETH_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.c	/^void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)$/;"	f
HAL_ETH_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.c	/^HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)$/;"	f
HAL_ETH_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.c	/^__weak void HAL_ETH_MspDeInit(ETH_HandleTypeDef *heth)$/;"	f
HAL_ETH_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.c	/^__weak void HAL_ETH_MspInit(ETH_HandleTypeDef *heth)$/;"	f
HAL_ETH_ReadPHYRegister	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.c	/^HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)$/;"	f
HAL_ETH_RxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.c	/^__weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)$/;"	f
HAL_ETH_Start	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.c	/^HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)$/;"	f
HAL_ETH_Stop	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.c	/^HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)$/;"	f
HAL_ETH_TransmitFrame	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.c	/^HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)$/;"	f
HAL_ETH_TxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.c	/^__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)$/;"	f
HAL_ETH_WritePHYRegister	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.c	/^HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)$/;"	f
LINKED_STATE_TIMEOUT_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.c	/^#define LINKED_STATE_TIMEOUT_VALUE /;"	d	file:
AddressAlignedBeats	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             AddressAlignedBeats;         \/*!< Enables or disables the Address Aligned Beats.$/;"	m	struct:__anon184
AutoNegotiation	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             AutoNegotiation;           \/*!< Selects or not the AutoNegotiation mode for the external PHY$/;"	m	struct:__anon182
AutomaticPadCRCStrip	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             AutomaticPadCRCStrip;      \/*!< Selects or not the Automatic MAC Pad\/CRC Stripping.$/;"	m	struct:__anon183
BackOffLimit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             BackOffLimit;              \/*!< Selects the BackOff limit value.$/;"	m	struct:__anon183
BroadcastFramesReception	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             BroadcastFramesReception;  \/*!< Selects or not the reception of Broadcast Frames.$/;"	m	struct:__anon183
Buffer1Addr	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t   Buffer1Addr;           \/*!< Buffer1 address pointer *\/$/;"	m	struct:__anon185
Buffer2NextDescAddr	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t   Buffer2NextDescAddr;   \/*!< Buffer2 or next descriptor address pointer *\/$/;"	m	struct:__anon185
CarrierSense	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             CarrierSense;              \/*!< Selects or not the Carrier Sense.$/;"	m	struct:__anon183
ChecksumMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             ChecksumMode;              \/*!< Selects if the checksum is check by hardware or by software. $/;"	m	struct:__anon182
ChecksumOffload	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             ChecksumOffload;           \/*!< Selects or not the IPv4 checksum checking for received frame payloads' TCP\/UDP\/ICMP headers.$/;"	m	struct:__anon183
ControlBufferSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t   ControlBufferSize;     \/*!< Control and Buffer1, Buffer2 lengths *\/$/;"	m	struct:__anon185
DMAArbitration	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             DMAArbitration;              \/*!< Selects the DMA Tx\/Rx arbitration.$/;"	m	struct:__anon184
DeferralCheck	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             DeferralCheck;             \/*!< Selects or not the deferral check function (Half-Duplex mode).$/;"	m	struct:__anon183
DescriptorSkipLength	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             DescriptorSkipLength;        \/*!< Specifies the number of word to skip between two unchained descriptors (Ring mode)$/;"	m	struct:__anon184
DestinationAddrFilter	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             DestinationAddrFilter;     \/*!< Sets the destination filter mode for both unicast and multicast frames.$/;"	m	struct:__anon183
DropTCPIPChecksumErrorFrame	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^ uint32_t              DropTCPIPChecksumErrorFrame; \/*!< Selects or not the Dropping of TCP\/IP Checksum Error Frames.$/;"	m	struct:__anon184
DuplexMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             DuplexMode;                \/*!< Selects the MAC duplex mode: Half-Duplex or Full-Duplex mode$/;"	m	struct:__anon182
ETH_ADDRESSALIGNEDBEATS_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_ADDRESSALIGNEDBEATS_DISABLE /;"	d
ETH_ADDRESSALIGNEDBEATS_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_ADDRESSALIGNEDBEATS_ENABLE /;"	d
ETH_AUTOMATICPADCRCSTRIP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_AUTOMATICPADCRCSTRIP_DISABLE /;"	d
ETH_AUTOMATICPADCRCSTRIP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_AUTOMATICPADCRCSTRIP_ENABLE /;"	d
ETH_AUTONEGOTIATION_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_AUTONEGOTIATION_DISABLE /;"	d
ETH_AUTONEGOTIATION_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_AUTONEGOTIATION_ENABLE /;"	d
ETH_BACKOFFLIMIT_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_BACKOFFLIMIT_1 /;"	d
ETH_BACKOFFLIMIT_10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_BACKOFFLIMIT_10 /;"	d
ETH_BACKOFFLIMIT_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_BACKOFFLIMIT_4 /;"	d
ETH_BACKOFFLIMIT_8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_BACKOFFLIMIT_8 /;"	d
ETH_BROADCASTFRAMESRECEPTION_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_BROADCASTFRAMESRECEPTION_DISABLE /;"	d
ETH_BROADCASTFRAMESRECEPTION_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_BROADCASTFRAMESRECEPTION_ENABLE /;"	d
ETH_CARRIERSENCE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_CARRIERSENCE_DISABLE /;"	d
ETH_CARRIERSENCE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_CARRIERSENCE_ENABLE /;"	d
ETH_CHECKSUMOFFLAOD_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_CHECKSUMOFFLAOD_DISABLE /;"	d
ETH_CHECKSUMOFFLAOD_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_CHECKSUMOFFLAOD_ENABLE /;"	d
ETH_CHECKSUM_BY_HARDWARE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_CHECKSUM_BY_HARDWARE /;"	d
ETH_CHECKSUM_BY_SOFTWARE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_CHECKSUM_BY_SOFTWARE /;"	d
ETH_CRC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_CRC /;"	d
ETH_DEFFERRALCHECK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DEFFERRALCHECK_DISABLE /;"	d
ETH_DEFFERRALCHECK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DEFFERRALCHECK_ENABLE /;"	d
ETH_DESTINATIONADDRFILTER_INVERSE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DESTINATIONADDRFILTER_INVERSE /;"	d
ETH_DESTINATIONADDRFILTER_NORMAL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DESTINATIONADDRFILTER_NORMAL /;"	d
ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1 /;"	d
ETH_DMAARBITRATION_ROUNDROBIN_RXTX_2_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMAARBITRATION_ROUNDROBIN_RXTX_2_1 /;"	d
ETH_DMAARBITRATION_ROUNDROBIN_RXTX_3_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMAARBITRATION_ROUNDROBIN_RXTX_3_1 /;"	d
ETH_DMAARBITRATION_ROUNDROBIN_RXTX_4_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMAARBITRATION_ROUNDROBIN_RXTX_4_1 /;"	d
ETH_DMAARBITRATION_RXPRIORTX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMAARBITRATION_RXPRIORTX /;"	d
ETH_DMADescTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^} ETH_DMADescTypeDef;$/;"	t	typeref:struct:__anon185
ETH_DMAENHANCEDDESCRIPTOR_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMAENHANCEDDESCRIPTOR_DISABLE /;"	d
ETH_DMAENHANCEDDESCRIPTOR_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMAENHANCEDDESCRIPTOR_ENABLE /;"	d
ETH_DMAInitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^} ETH_DMAInitTypeDef;$/;"	t	typeref:struct:__anon184
ETH_DMAOMR_CLEAR_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMAOMR_CLEAR_MASK /;"	d
ETH_DMAPTPRXDESC_IPCB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMAPTPRXDESC_IPCB /;"	d
ETH_DMAPTPRXDESC_IPHE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMAPTPRXDESC_IPHE /;"	d
ETH_DMAPTPRXDESC_IPPE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMAPTPRXDESC_IPPE /;"	d
ETH_DMAPTPRXDESC_IPPT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMAPTPRXDESC_IPPT /;"	d
ETH_DMAPTPRXDESC_IPPT_ICMP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  #define ETH_DMAPTPRXDESC_IPPT_ICMP /;"	d
ETH_DMAPTPRXDESC_IPPT_TCP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  #define ETH_DMAPTPRXDESC_IPPT_TCP /;"	d
ETH_DMAPTPRXDESC_IPPT_UDP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  #define ETH_DMAPTPRXDESC_IPPT_UDP /;"	d
ETH_DMAPTPRXDESC_IPV4PR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMAPTPRXDESC_IPV4PR /;"	d
ETH_DMAPTPRXDESC_IPV6PR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMAPTPRXDESC_IPV6PR /;"	d
ETH_DMAPTPRXDESC_PTPFT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMAPTPRXDESC_PTPFT /;"	d
ETH_DMAPTPRXDESC_PTPMT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMAPTPRXDESC_PTPMT /;"	d
ETH_DMAPTPRXDESC_PTPMT_DELAYREQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  #define ETH_DMAPTPRXDESC_PTPMT_DELAYREQ /;"	d
ETH_DMAPTPRXDESC_PTPMT_DELAYRESP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  #define ETH_DMAPTPRXDESC_PTPMT_DELAYRESP /;"	d
ETH_DMAPTPRXDESC_PTPMT_FOLLOWUP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  #define ETH_DMAPTPRXDESC_PTPMT_FOLLOWUP /;"	d
ETH_DMAPTPRXDESC_PTPMT_PDELAYREQ_ANNOUNCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  #define ETH_DMAPTPRXDESC_PTPMT_PDELAYREQ_ANNOUNCE /;"	d
ETH_DMAPTPRXDESC_PTPMT_PDELAYRESPFOLLOWUP_SIGNAL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  #define ETH_DMAPTPRXDESC_PTPMT_PDELAYRESPFOLLOWUP_SIGNAL /;"	d
ETH_DMAPTPRXDESC_PTPMT_PDELAYRESP_MANAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  #define ETH_DMAPTPRXDESC_PTPMT_PDELAYRESP_MANAG /;"	d
ETH_DMAPTPRXDESC_PTPMT_SYNC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  #define ETH_DMAPTPRXDESC_PTPMT_SYNC /;"	d
ETH_DMAPTPRXDESC_PTPV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMAPTPRXDESC_PTPV /;"	d
ETH_DMAPTPRXDESC_RTSH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMAPTPRXDESC_RTSH /;"	d
ETH_DMAPTPRXDESC_RTSL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMAPTPRXDESC_RTSL /;"	d
ETH_DMAPTPTXDESC_TTSH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^ #define ETH_DMAPTPTXDESC_TTSH /;"	d
ETH_DMAPTPTXDESC_TTSL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^ #define ETH_DMAPTPTXDESC_TTSL /;"	d
ETH_DMARXDESC_AFM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMARXDESC_AFM /;"	d
ETH_DMARXDESC_B1AP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMARXDESC_B1AP /;"	d
ETH_DMARXDESC_B2AP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMARXDESC_B2AP /;"	d
ETH_DMARXDESC_BUFFER1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMARXDESC_BUFFER1 /;"	d
ETH_DMARXDESC_BUFFER2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMARXDESC_BUFFER2 /;"	d
ETH_DMARXDESC_BUFFER2_SIZESHIFT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define  ETH_DMARXDESC_BUFFER2_SIZESHIFT /;"	d
ETH_DMARXDESC_CE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMARXDESC_CE /;"	d
ETH_DMARXDESC_DBE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMARXDESC_DBE /;"	d
ETH_DMARXDESC_DE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMARXDESC_DE /;"	d
ETH_DMARXDESC_DIC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMARXDESC_DIC /;"	d
ETH_DMARXDESC_ES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMARXDESC_ES /;"	d
ETH_DMARXDESC_FL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMARXDESC_FL /;"	d
ETH_DMARXDESC_FRAMELENGTHSHIFT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define  ETH_DMARXDESC_FRAMELENGTHSHIFT /;"	d
ETH_DMARXDESC_FRAME_LENGTHSHIFT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define  ETH_DMARXDESC_FRAME_LENGTHSHIFT /;"	d
ETH_DMARXDESC_FS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMARXDESC_FS /;"	d
ETH_DMARXDESC_FT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMARXDESC_FT /;"	d
ETH_DMARXDESC_IPV4HCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMARXDESC_IPV4HCE /;"	d
ETH_DMARXDESC_LC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMARXDESC_LC /;"	d
ETH_DMARXDESC_LE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMARXDESC_LE /;"	d
ETH_DMARXDESC_LS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMARXDESC_LS /;"	d
ETH_DMARXDESC_MAMPCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMARXDESC_MAMPCE /;"	d
ETH_DMARXDESC_OE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMARXDESC_OE /;"	d
ETH_DMARXDESC_OWN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMARXDESC_OWN /;"	d
ETH_DMARXDESC_RBS1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMARXDESC_RBS1 /;"	d
ETH_DMARXDESC_RBS2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMARXDESC_RBS2 /;"	d
ETH_DMARXDESC_RCH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMARXDESC_RCH /;"	d
ETH_DMARXDESC_RE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMARXDESC_RE /;"	d
ETH_DMARXDESC_RER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMARXDESC_RER /;"	d
ETH_DMARXDESC_RWT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMARXDESC_RWT /;"	d
ETH_DMARXDESC_SAF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMARXDESC_SAF /;"	d
ETH_DMARXDESC_VLAN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMARXDESC_VLAN /;"	d
ETH_DMARxFrameInfos	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^} ETH_DMARxFrameInfos;$/;"	t	typeref:struct:__anon186
ETH_DMATXDESC_B1AP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_B1AP /;"	d
ETH_DMATXDESC_B2AP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_B2AP /;"	d
ETH_DMATXDESC_BUFFER2_SIZESHIFT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define  ETH_DMATXDESC_BUFFER2_SIZESHIFT /;"	d
ETH_DMATXDESC_CC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_CC /;"	d
ETH_DMATXDESC_CHECKSUMBYPASS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_CHECKSUMBYPASS /;"	d
ETH_DMATXDESC_CHECKSUMIPV4HEADER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_CHECKSUMIPV4HEADER /;"	d
ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL /;"	d
ETH_DMATXDESC_CHECKSUMTCPUDPICMPSEGMENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_CHECKSUMTCPUDPICMPSEGMENT /;"	d
ETH_DMATXDESC_CIC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_CIC /;"	d
ETH_DMATXDESC_CIC_BYPASS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_CIC_BYPASS /;"	d
ETH_DMATXDESC_CIC_IPV4HEADER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_CIC_IPV4HEADER /;"	d
ETH_DMATXDESC_CIC_TCPUDPICMP_FULL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_CIC_TCPUDPICMP_FULL /;"	d
ETH_DMATXDESC_CIC_TCPUDPICMP_SEGMENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_CIC_TCPUDPICMP_SEGMENT /;"	d
ETH_DMATXDESC_COLLISION_COUNTSHIFT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define  ETH_DMATXDESC_COLLISION_COUNTSHIFT /;"	d
ETH_DMATXDESC_DB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_DB /;"	d
ETH_DMATXDESC_DC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_DC /;"	d
ETH_DMATXDESC_DP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_DP /;"	d
ETH_DMATXDESC_EC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_EC /;"	d
ETH_DMATXDESC_ED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_ED /;"	d
ETH_DMATXDESC_ES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_ES /;"	d
ETH_DMATXDESC_FF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_FF /;"	d
ETH_DMATXDESC_FIRSTSEGMENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_FIRSTSEGMENT /;"	d
ETH_DMATXDESC_FS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_FS /;"	d
ETH_DMATXDESC_IC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_IC /;"	d
ETH_DMATXDESC_IHE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_IHE /;"	d
ETH_DMATXDESC_JT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_JT /;"	d
ETH_DMATXDESC_LASTSEGMENTS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_LASTSEGMENTS /;"	d
ETH_DMATXDESC_LCA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_LCA /;"	d
ETH_DMATXDESC_LCO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_LCO /;"	d
ETH_DMATXDESC_LS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_LS /;"	d
ETH_DMATXDESC_NC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_NC /;"	d
ETH_DMATXDESC_OWN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_OWN /;"	d
ETH_DMATXDESC_PCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_PCE /;"	d
ETH_DMATXDESC_TBS1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_TBS1 /;"	d
ETH_DMATXDESC_TBS2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_TBS2 /;"	d
ETH_DMATXDESC_TCH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_TCH /;"	d
ETH_DMATXDESC_TER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_TER /;"	d
ETH_DMATXDESC_TTSE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_TTSE /;"	d
ETH_DMATXDESC_TTSS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_TTSS /;"	d
ETH_DMATXDESC_UF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_UF /;"	d
ETH_DMATXDESC_VF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMATXDESC_VF /;"	d
ETH_DMA_FLAG_ACCESSERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_FLAG_ACCESSERROR /;"	d
ETH_DMA_FLAG_AIS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_FLAG_AIS /;"	d
ETH_DMA_FLAG_DATATRANSFERERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_FLAG_DATATRANSFERERROR /;"	d
ETH_DMA_FLAG_ER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_FLAG_ER /;"	d
ETH_DMA_FLAG_ET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_FLAG_ET /;"	d
ETH_DMA_FLAG_FBE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_FLAG_FBE /;"	d
ETH_DMA_FLAG_MMC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_FLAG_MMC /;"	d
ETH_DMA_FLAG_NIS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_FLAG_NIS /;"	d
ETH_DMA_FLAG_PMT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_FLAG_PMT /;"	d
ETH_DMA_FLAG_R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_FLAG_R /;"	d
ETH_DMA_FLAG_RBU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_FLAG_RBU /;"	d
ETH_DMA_FLAG_READWRITEERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_FLAG_READWRITEERROR /;"	d
ETH_DMA_FLAG_RO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_FLAG_RO /;"	d
ETH_DMA_FLAG_RPS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_FLAG_RPS /;"	d
ETH_DMA_FLAG_RWT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_FLAG_RWT /;"	d
ETH_DMA_FLAG_T	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_FLAG_T /;"	d
ETH_DMA_FLAG_TBU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_FLAG_TBU /;"	d
ETH_DMA_FLAG_TJT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_FLAG_TJT /;"	d
ETH_DMA_FLAG_TPS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_FLAG_TPS /;"	d
ETH_DMA_FLAG_TST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_FLAG_TST /;"	d
ETH_DMA_FLAG_TU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_FLAG_TU /;"	d
ETH_DMA_IT_AIS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_IT_AIS /;"	d
ETH_DMA_IT_ER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_IT_ER /;"	d
ETH_DMA_IT_ET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_IT_ET /;"	d
ETH_DMA_IT_FBE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_IT_FBE /;"	d
ETH_DMA_IT_MMC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_IT_MMC /;"	d
ETH_DMA_IT_NIS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_IT_NIS /;"	d
ETH_DMA_IT_PMT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_IT_PMT /;"	d
ETH_DMA_IT_R	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_IT_R /;"	d
ETH_DMA_IT_RBU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_IT_RBU /;"	d
ETH_DMA_IT_RO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_IT_RO /;"	d
ETH_DMA_IT_RPS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_IT_RPS /;"	d
ETH_DMA_IT_RWT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_IT_RWT /;"	d
ETH_DMA_IT_T	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_IT_T /;"	d
ETH_DMA_IT_TBU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_IT_TBU /;"	d
ETH_DMA_IT_TJT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_IT_TJT /;"	d
ETH_DMA_IT_TPS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_IT_TPS /;"	d
ETH_DMA_IT_TST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_IT_TST /;"	d
ETH_DMA_IT_TU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_IT_TU /;"	d
ETH_DMA_OVERFLOW_MISSEDFRAMECOUNTER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_OVERFLOW_MISSEDFRAMECOUNTER /;"	d
ETH_DMA_OVERFLOW_RXFIFOCOUNTER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_OVERFLOW_RXFIFOCOUNTER /;"	d
ETH_DMA_RECEIVEPROCESS_CLOSING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_RECEIVEPROCESS_CLOSING /;"	d
ETH_DMA_RECEIVEPROCESS_FETCHING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_RECEIVEPROCESS_FETCHING /;"	d
ETH_DMA_RECEIVEPROCESS_QUEUING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_RECEIVEPROCESS_QUEUING /;"	d
ETH_DMA_RECEIVEPROCESS_STOPPED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_RECEIVEPROCESS_STOPPED /;"	d
ETH_DMA_RECEIVEPROCESS_SUSPENDED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_RECEIVEPROCESS_SUSPENDED /;"	d
ETH_DMA_RECEIVEPROCESS_WAITING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_RECEIVEPROCESS_WAITING /;"	d
ETH_DMA_RX_OVERFLOW_MISSEDFRAMES_COUNTERSHIFT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define  ETH_DMA_RX_OVERFLOW_MISSEDFRAMES_COUNTERSHIFT /;"	d
ETH_DMA_TRANSMITPROCESS_CLOSING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_TRANSMITPROCESS_CLOSING /;"	d
ETH_DMA_TRANSMITPROCESS_FETCHING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_TRANSMITPROCESS_FETCHING /;"	d
ETH_DMA_TRANSMITPROCESS_READING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_TRANSMITPROCESS_READING /;"	d
ETH_DMA_TRANSMITPROCESS_STOPPED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_TRANSMITPROCESS_STOPPED /;"	d
ETH_DMA_TRANSMITPROCESS_SUSPENDED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_TRANSMITPROCESS_SUSPENDED /;"	d
ETH_DMA_TRANSMITPROCESS_WAITING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DMA_TRANSMITPROCESS_WAITING /;"	d
ETH_DROPTCPIPCHECKSUMERRORFRAME_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DROPTCPIPCHECKSUMERRORFRAME_DISABLE /;"	d
ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE /;"	d
ETH_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define  ETH_ERROR /;"	d
ETH_EXTI_LINE_WAKEUP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_EXTI_LINE_WAKEUP /;"	d
ETH_EXTRA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_EXTRA /;"	d
ETH_FIXEDBURST_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_FIXEDBURST_DISABLE /;"	d
ETH_FIXEDBURST_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_FIXEDBURST_ENABLE /;"	d
ETH_FLUSHRECEIVEDFRAME_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_FLUSHRECEIVEDFRAME_DISABLE /;"	d
ETH_FLUSHRECEIVEDFRAME_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_FLUSHRECEIVEDFRAME_ENABLE /;"	d
ETH_FORWARDERRORFRAMES_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_FORWARDERRORFRAMES_DISABLE /;"	d
ETH_FORWARDERRORFRAMES_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_FORWARDERRORFRAMES_ENABLE /;"	d
ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE /;"	d
ETH_FORWARDUNDERSIZEDGOODFRAMES_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_FORWARDUNDERSIZEDGOODFRAMES_ENABLE /;"	d
ETH_HEADER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_HEADER /;"	d
ETH_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^} ETH_HandleTypeDef;$/;"	t	typeref:struct:__anon187
ETH_INTERFRAMEGAP_40BIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_INTERFRAMEGAP_40BIT /;"	d
ETH_INTERFRAMEGAP_48BIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_INTERFRAMEGAP_48BIT /;"	d
ETH_INTERFRAMEGAP_56BIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_INTERFRAMEGAP_56BIT /;"	d
ETH_INTERFRAMEGAP_64BIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_INTERFRAMEGAP_64BIT /;"	d
ETH_INTERFRAMEGAP_72BIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_INTERFRAMEGAP_72BIT /;"	d
ETH_INTERFRAMEGAP_80BIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_INTERFRAMEGAP_80BIT /;"	d
ETH_INTERFRAMEGAP_88BIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_INTERFRAMEGAP_88BIT /;"	d
ETH_INTERFRAMEGAP_96BIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_INTERFRAMEGAP_96BIT /;"	d
ETH_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^} ETH_InitTypeDef;$/;"	t	typeref:struct:__anon182
ETH_JABBER_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_JABBER_DISABLE /;"	d
ETH_JABBER_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_JABBER_ENABLE /;"	d
ETH_JUMBO_FRAME_PAYLOAD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_JUMBO_FRAME_PAYLOAD /;"	d
ETH_LOOPBACKMODE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_LOOPBACKMODE_DISABLE /;"	d
ETH_LOOPBACKMODE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_LOOPBACKMODE_ENABLE /;"	d
ETH_MACCR_CLEAR_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MACCR_CLEAR_MASK /;"	d
ETH_MACFCR_CLEAR_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MACFCR_CLEAR_MASK /;"	d
ETH_MACInitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^} ETH_MACInitTypeDef;$/;"	t	typeref:struct:__anon183
ETH_MACMIIAR_CR_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MACMIIAR_CR_MASK /;"	d
ETH_MAC_ADDRESS0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_ADDRESS0 /;"	d
ETH_MAC_ADDRESS1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_ADDRESS1 /;"	d
ETH_MAC_ADDRESS2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_ADDRESS2 /;"	d
ETH_MAC_ADDRESS3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_ADDRESS3 /;"	d
ETH_MAC_ADDRESSFILTER_DA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_ADDRESSFILTER_DA /;"	d
ETH_MAC_ADDRESSFILTER_SA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_ADDRESSFILTER_SA /;"	d
ETH_MAC_ADDRESSMASK_BYTE1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_ADDRESSMASK_BYTE1 /;"	d
ETH_MAC_ADDRESSMASK_BYTE2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_ADDRESSMASK_BYTE2 /;"	d
ETH_MAC_ADDRESSMASK_BYTE3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_ADDRESSMASK_BYTE3 /;"	d
ETH_MAC_ADDRESSMASK_BYTE4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_ADDRESSMASK_BYTE4 /;"	d
ETH_MAC_ADDRESSMASK_BYTE5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_ADDRESSMASK_BYTE5 /;"	d
ETH_MAC_ADDRESSMASK_BYTE6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_ADDRESSMASK_BYTE6 /;"	d
ETH_MAC_ADDR_HBASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_ADDR_HBASE /;"	d
ETH_MAC_ADDR_LBASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_ADDR_LBASE /;"	d
ETH_MAC_FLAG_MMC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_FLAG_MMC /;"	d
ETH_MAC_FLAG_MMCR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_FLAG_MMCR /;"	d
ETH_MAC_FLAG_MMCT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_FLAG_MMCT /;"	d
ETH_MAC_FLAG_PMT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_FLAG_PMT /;"	d
ETH_MAC_FLAG_TST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_FLAG_TST /;"	d
ETH_MAC_IT_MMC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_IT_MMC /;"	d
ETH_MAC_IT_MMCR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_IT_MMCR /;"	d
ETH_MAC_IT_MMCT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_IT_MMCT /;"	d
ETH_MAC_IT_PMT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_IT_PMT /;"	d
ETH_MAC_IT_TST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_IT_TST /;"	d
ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE /;"	d
ETH_MAC_MII_TRANSMIT_ACTIVE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_MII_TRANSMIT_ACTIVE /;"	d
ETH_MAC_READCONTROLLER_	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_READCONTROLLER_ /;"	d
ETH_MAC_READCONTROLLER_IDLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_READCONTROLLER_IDLE /;"	d
ETH_MAC_READCONTROLLER_READING_DATA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_READCONTROLLER_READING_DATA /;"	d
ETH_MAC_READCONTROLLER_READING_STATUS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_READCONTROLLER_READING_STATUS /;"	d
ETH_MAC_RXFIFO_ABOVE_THRESHOLD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_RXFIFO_ABOVE_THRESHOLD /;"	d
ETH_MAC_RXFIFO_BELOW_THRESHOLD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_RXFIFO_BELOW_THRESHOLD /;"	d
ETH_MAC_RXFIFO_EMPTY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_RXFIFO_EMPTY /;"	d
ETH_MAC_RXFIFO_FULL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_RXFIFO_FULL /;"	d
ETH_MAC_RXFIFO_WRITE_ACTIVE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_RXFIFO_WRITE_ACTIVE /;"	d
ETH_MAC_SMALL_FIFO_NOTACTIVE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_SMALL_FIFO_NOTACTIVE /;"	d
ETH_MAC_SMALL_FIFO_READ_ACTIVE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_SMALL_FIFO_READ_ACTIVE /;"	d
ETH_MAC_SMALL_FIFO_RW_ACTIVE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_SMALL_FIFO_RW_ACTIVE /;"	d
ETH_MAC_SMALL_FIFO_WRITE_ACTIVE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_SMALL_FIFO_WRITE_ACTIVE /;"	d
ETH_MAC_TRANSMISSION_PAUSE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_TRANSMISSION_PAUSE /;"	d
ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF /;"	d
ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE /;"	d
ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING /;"	d
ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING /;"	d
ETH_MAC_TXFIFONOT_EMPTY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_TXFIFONOT_EMPTY /;"	d
ETH_MAC_TXFIFO_FULL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_TXFIFO_FULL /;"	d
ETH_MAC_TXFIFO_IDLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_TXFIFO_IDLE /;"	d
ETH_MAC_TXFIFO_READ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_TXFIFO_READ /;"	d
ETH_MAC_TXFIFO_WAITING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_TXFIFO_WAITING /;"	d
ETH_MAC_TXFIFO_WRITE_ACTIVE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_TXFIFO_WRITE_ACTIVE /;"	d
ETH_MAC_TXFIFO_WRITING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAC_TXFIFO_WRITING /;"	d
ETH_MAX_ETH_PAYLOAD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAX_ETH_PAYLOAD /;"	d
ETH_MAX_PACKET_SIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MAX_PACKET_SIZE /;"	d
ETH_MEDIA_INTERFACE_MII	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MEDIA_INTERFACE_MII /;"	d
ETH_MEDIA_INTERFACE_RMII	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MEDIA_INTERFACE_RMII /;"	d
ETH_MIN_ETH_PAYLOAD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MIN_ETH_PAYLOAD /;"	d
ETH_MMC_IT_RFAE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MMC_IT_RFAE /;"	d
ETH_MMC_IT_RFCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MMC_IT_RFCE /;"	d
ETH_MMC_IT_RGUF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MMC_IT_RGUF /;"	d
ETH_MMC_IT_TGF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MMC_IT_TGF /;"	d
ETH_MMC_IT_TGFMSC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MMC_IT_TGFMSC /;"	d
ETH_MMC_IT_TGFSC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MMC_IT_TGFSC /;"	d
ETH_MODE_FULLDUPLEX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MODE_FULLDUPLEX /;"	d
ETH_MODE_HALFDUPLEX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MODE_HALFDUPLEX /;"	d
ETH_MULTICASTFRAMESFILTER_HASHTABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MULTICASTFRAMESFILTER_HASHTABLE /;"	d
ETH_MULTICASTFRAMESFILTER_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MULTICASTFRAMESFILTER_NONE /;"	d
ETH_MULTICASTFRAMESFILTER_PERFECT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MULTICASTFRAMESFILTER_PERFECT /;"	d
ETH_MULTICASTFRAMESFILTER_PERFECTHASHTABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_MULTICASTFRAMESFILTER_PERFECTHASHTABLE /;"	d
ETH_PASSCONTROLFRAMES_BLOCKALL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_PASSCONTROLFRAMES_BLOCKALL /;"	d
ETH_PASSCONTROLFRAMES_FORWARDALL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_PASSCONTROLFRAMES_FORWARDALL /;"	d
ETH_PASSCONTROLFRAMES_FORWARDPASSEDADDRFILTER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_PASSCONTROLFRAMES_FORWARDPASSEDADDRFILTER /;"	d
ETH_PAUSELOWTHRESHOLD_MINUS144	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_PAUSELOWTHRESHOLD_MINUS144 /;"	d
ETH_PAUSELOWTHRESHOLD_MINUS256	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_PAUSELOWTHRESHOLD_MINUS256 /;"	d
ETH_PAUSELOWTHRESHOLD_MINUS28	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_PAUSELOWTHRESHOLD_MINUS28 /;"	d
ETH_PAUSELOWTHRESHOLD_MINUS4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_PAUSELOWTHRESHOLD_MINUS4 /;"	d
ETH_PMT_FLAG_MPR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_PMT_FLAG_MPR /;"	d
ETH_PMT_FLAG_WUFFRPR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_PMT_FLAG_WUFFRPR /;"	d
ETH_PMT_FLAG_WUFR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_PMT_FLAG_WUFR /;"	d
ETH_PROMISCUOUS_MODE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_PROMISCUOUS_MODE_DISABLE /;"	d
ETH_PROMISCUOUS_MODE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_PROMISCUOUS_MODE_ENABLE /;"	d
ETH_RECEIVEALL_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_RECEIVEALL_ENABLE /;"	d
ETH_RECEIVEAll_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_RECEIVEAll_DISABLE /;"	d
ETH_RECEIVEDTHRESHOLDCONTROL_128BYTES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_RECEIVEDTHRESHOLDCONTROL_128BYTES /;"	d
ETH_RECEIVEDTHRESHOLDCONTROL_32BYTES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_RECEIVEDTHRESHOLDCONTROL_32BYTES /;"	d
ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES /;"	d
ETH_RECEIVEDTHRESHOLDCONTROL_96BYTES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_RECEIVEDTHRESHOLDCONTROL_96BYTES /;"	d
ETH_RECEIVEFLOWCONTROL_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_RECEIVEFLOWCONTROL_DISABLE /;"	d
ETH_RECEIVEFLOWCONTROL_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_RECEIVEFLOWCONTROL_ENABLE /;"	d
ETH_RECEIVEOWN_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_RECEIVEOWN_DISABLE /;"	d
ETH_RECEIVEOWN_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_RECEIVEOWN_ENABLE /;"	d
ETH_RECEIVESTOREFORWARD_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_RECEIVESTOREFORWARD_DISABLE /;"	d
ETH_RECEIVESTOREFORWARD_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_RECEIVESTOREFORWARD_ENABLE /;"	d
ETH_REG_WRITE_DELAY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_REG_WRITE_DELAY /;"	d
ETH_RETRYTRANSMISSION_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_RETRYTRANSMISSION_DISABLE /;"	d
ETH_RETRYTRANSMISSION_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_RETRYTRANSMISSION_ENABLE /;"	d
ETH_RXBUFNB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^ #define ETH_RXBUFNB /;"	d
ETH_RXDMABURSTLENGTH_16BEAT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_RXDMABURSTLENGTH_16BEAT /;"	d
ETH_RXDMABURSTLENGTH_1BEAT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_RXDMABURSTLENGTH_1BEAT /;"	d
ETH_RXDMABURSTLENGTH_2BEAT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_RXDMABURSTLENGTH_2BEAT /;"	d
ETH_RXDMABURSTLENGTH_32BEAT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_RXDMABURSTLENGTH_32BEAT /;"	d
ETH_RXDMABURSTLENGTH_4BEAT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_RXDMABURSTLENGTH_4BEAT /;"	d
ETH_RXDMABURSTLENGTH_4XPBL_128BEAT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_RXDMABURSTLENGTH_4XPBL_128BEAT /;"	d
ETH_RXDMABURSTLENGTH_4XPBL_16BEAT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_RXDMABURSTLENGTH_4XPBL_16BEAT /;"	d
ETH_RXDMABURSTLENGTH_4XPBL_32BEAT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_RXDMABURSTLENGTH_4XPBL_32BEAT /;"	d
ETH_RXDMABURSTLENGTH_4XPBL_4BEAT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_RXDMABURSTLENGTH_4XPBL_4BEAT /;"	d
ETH_RXDMABURSTLENGTH_4XPBL_64BEAT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_RXDMABURSTLENGTH_4XPBL_64BEAT /;"	d
ETH_RXDMABURSTLENGTH_4XPBL_8BEAT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_RXDMABURSTLENGTH_4XPBL_8BEAT /;"	d
ETH_RXDMABURSTLENGTH_8BEAT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_RXDMABURSTLENGTH_8BEAT /;"	d
ETH_RXINTERRUPT_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_RXINTERRUPT_MODE /;"	d
ETH_RXPOLLING_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_RXPOLLING_MODE /;"	d
ETH_RX_BUF_SIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^ #define ETH_RX_BUF_SIZE /;"	d
ETH_SECONDFRAMEOPERARTE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_SECONDFRAMEOPERARTE_DISABLE /;"	d
ETH_SECONDFRAMEOPERARTE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_SECONDFRAMEOPERARTE_ENABLE /;"	d
ETH_SOURCEADDRFILTER_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_SOURCEADDRFILTER_DISABLE /;"	d
ETH_SOURCEADDRFILTER_INVERSE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_SOURCEADDRFILTER_INVERSE_ENABLE /;"	d
ETH_SOURCEADDRFILTER_NORMAL_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_SOURCEADDRFILTER_NORMAL_ENABLE /;"	d
ETH_SPEED_100M	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_SPEED_100M /;"	d
ETH_SPEED_10M	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_SPEED_10M /;"	d
ETH_SUCCESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define  ETH_SUCCESS /;"	d
ETH_TRANSMITFLOWCONTROL_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_TRANSMITFLOWCONTROL_DISABLE /;"	d
ETH_TRANSMITFLOWCONTROL_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_TRANSMITFLOWCONTROL_ENABLE /;"	d
ETH_TRANSMITSTOREFORWARD_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_TRANSMITSTOREFORWARD_DISABLE /;"	d
ETH_TRANSMITSTOREFORWARD_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_TRANSMITSTOREFORWARD_ENABLE /;"	d
ETH_TRANSMITTHRESHOLDCONTROL_128BYTES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_TRANSMITTHRESHOLDCONTROL_128BYTES /;"	d
ETH_TRANSMITTHRESHOLDCONTROL_16BYTES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_TRANSMITTHRESHOLDCONTROL_16BYTES /;"	d
ETH_TRANSMITTHRESHOLDCONTROL_192BYTES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_TRANSMITTHRESHOLDCONTROL_192BYTES /;"	d
ETH_TRANSMITTHRESHOLDCONTROL_24BYTES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_TRANSMITTHRESHOLDCONTROL_24BYTES /;"	d
ETH_TRANSMITTHRESHOLDCONTROL_256BYTES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_TRANSMITTHRESHOLDCONTROL_256BYTES /;"	d
ETH_TRANSMITTHRESHOLDCONTROL_32BYTES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_TRANSMITTHRESHOLDCONTROL_32BYTES /;"	d
ETH_TRANSMITTHRESHOLDCONTROL_40BYTES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_TRANSMITTHRESHOLDCONTROL_40BYTES /;"	d
ETH_TRANSMITTHRESHOLDCONTROL_64BYTES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_TRANSMITTHRESHOLDCONTROL_64BYTES /;"	d
ETH_TXBUFNB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^ #define ETH_TXBUFNB /;"	d
ETH_TXDMABURSTLENGTH_16BEAT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_TXDMABURSTLENGTH_16BEAT /;"	d
ETH_TXDMABURSTLENGTH_1BEAT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_TXDMABURSTLENGTH_1BEAT /;"	d
ETH_TXDMABURSTLENGTH_2BEAT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_TXDMABURSTLENGTH_2BEAT /;"	d
ETH_TXDMABURSTLENGTH_32BEAT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_TXDMABURSTLENGTH_32BEAT /;"	d
ETH_TXDMABURSTLENGTH_4BEAT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_TXDMABURSTLENGTH_4BEAT /;"	d
ETH_TXDMABURSTLENGTH_4XPBL_128BEAT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_TXDMABURSTLENGTH_4XPBL_128BEAT /;"	d
ETH_TXDMABURSTLENGTH_4XPBL_16BEAT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_TXDMABURSTLENGTH_4XPBL_16BEAT /;"	d
ETH_TXDMABURSTLENGTH_4XPBL_32BEAT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_TXDMABURSTLENGTH_4XPBL_32BEAT /;"	d
ETH_TXDMABURSTLENGTH_4XPBL_4BEAT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_TXDMABURSTLENGTH_4XPBL_4BEAT /;"	d
ETH_TXDMABURSTLENGTH_4XPBL_64BEAT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_TXDMABURSTLENGTH_4XPBL_64BEAT /;"	d
ETH_TXDMABURSTLENGTH_4XPBL_8BEAT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_TXDMABURSTLENGTH_4XPBL_8BEAT /;"	d
ETH_TXDMABURSTLENGTH_8BEAT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_TXDMABURSTLENGTH_8BEAT /;"	d
ETH_TX_BUF_SIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^ #define ETH_TX_BUF_SIZE /;"	d
ETH_UNICASTFRAMESFILTER_HASHTABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_UNICASTFRAMESFILTER_HASHTABLE /;"	d
ETH_UNICASTFRAMESFILTER_PERFECT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_UNICASTFRAMESFILTER_PERFECT /;"	d
ETH_UNICASTFRAMESFILTER_PERFECTHASHTABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_UNICASTFRAMESFILTER_PERFECTHASHTABLE /;"	d
ETH_UNICASTPAUSEFRAMEDETECT_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_UNICASTPAUSEFRAMEDETECT_DISABLE /;"	d
ETH_UNICASTPAUSEFRAMEDETECT_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_UNICASTPAUSEFRAMEDETECT_ENABLE /;"	d
ETH_VLANTAGCOMPARISON_12BIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_VLANTAGCOMPARISON_12BIT /;"	d
ETH_VLANTAGCOMPARISON_16BIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_VLANTAGCOMPARISON_16BIT /;"	d
ETH_VLAN_TAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_VLAN_TAG /;"	d
ETH_WAKEUP_REGISTER_LENGTH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_WAKEUP_REGISTER_LENGTH /;"	d
ETH_WATCHDOG_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_WATCHDOG_DISABLE /;"	d
ETH_WATCHDOG_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_WATCHDOG_ENABLE /;"	d
ETH_ZEROQUANTAPAUSE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_ZEROQUANTAPAUSE_DISABLE /;"	d
ETH_ZEROQUANTAPAUSE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define ETH_ZEROQUANTAPAUSE_ENABLE /;"	d
EnhancedDescriptorFormat	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             EnhancedDescriptorFormat;    \/*!< Enables the enhanced descriptor format.$/;"	m	struct:__anon184
ExtendedStatus	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t   ExtendedStatus;        \/*!< Extended status for PTP receive descriptor *\/$/;"	m	struct:__anon185
FSRxDesc	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  ETH_DMADescTypeDef *FSRxDesc;          \/*!< First Segment Rx Desc *\/$/;"	m	struct:__anon186
FixedBurst	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             FixedBurst;                  \/*!< Enables or disables the AHB Master interface fixed burst transfers.$/;"	m	struct:__anon184
FlushReceivedFrame	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             FlushReceivedFrame;          \/*!< Enables or disables the flushing of received frames.$/;"	m	struct:__anon184
ForwardErrorFrames	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             ForwardErrorFrames;          \/*!< Selects or not the forward to the DMA of erroneous frames.$/;"	m	struct:__anon184
ForwardUndersizedGoodFrames	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             ForwardUndersizedGoodFrames; \/*!< Enables or disables the Rx FIFO to forward Undersized frames (frames with no Error$/;"	m	struct:__anon184
HAL_ETH_STATE_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  HAL_ETH_STATE_BUSY              = 0x02,    \/*!< an internal process is ongoing                     *\/$/;"	e	enum:__anon181
HAL_ETH_STATE_BUSY_RD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  HAL_ETH_STATE_BUSY_RD           = 0x82,    \/*!< Read process is ongoing                            *\/$/;"	e	enum:__anon181
HAL_ETH_STATE_BUSY_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  HAL_ETH_STATE_BUSY_RX           = 0x22,    \/*!< Data Reception process is ongoing                  *\/$/;"	e	enum:__anon181
HAL_ETH_STATE_BUSY_TX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  HAL_ETH_STATE_BUSY_TX           = 0x12,    \/*!< Data Transmission process is ongoing               *\/$/;"	e	enum:__anon181
HAL_ETH_STATE_BUSY_TX_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  HAL_ETH_STATE_BUSY_TX_RX        = 0x32,    \/*!< Data Transmission and Reception process is ongoing *\/$/;"	e	enum:__anon181
HAL_ETH_STATE_BUSY_WR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  HAL_ETH_STATE_BUSY_WR           = 0x42,    \/*!< Write process is ongoing                           *\/$/;"	e	enum:__anon181
HAL_ETH_STATE_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  HAL_ETH_STATE_ERROR             = 0x04     \/*!< Reception process is ongoing                       *\/$/;"	e	enum:__anon181
HAL_ETH_STATE_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  HAL_ETH_STATE_READY             = 0x01,    \/*!< Peripheral Initialized and ready for use           *\/$/;"	e	enum:__anon181
HAL_ETH_STATE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  HAL_ETH_STATE_RESET             = 0x00,    \/*!< Peripheral not yet Initialized or disabled         *\/$/;"	e	enum:__anon181
HAL_ETH_STATE_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  HAL_ETH_STATE_TIMEOUT           = 0x03,    \/*!< Timeout state                                      *\/$/;"	e	enum:__anon181
HAL_ETH_StateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^}HAL_ETH_StateTypeDef;$/;"	t	typeref:enum:__anon181
HashTableHigh	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             HashTableHigh;             \/*!< This field holds the higher 32 bits of Hash table.$/;"	m	struct:__anon183
HashTableLow	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             HashTableLow;              \/*!< This field holds the lower 32 bits of Hash table.$/;"	m	struct:__anon183
IS_ETH_ADDRESS_ALIGNED_BEATS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_ADDRESS_ALIGNED_BEATS(/;"	d
IS_ETH_AUTOMATIC_PADCRC_STRIP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_AUTOMATIC_PADCRC_STRIP(/;"	d
IS_ETH_AUTONEGOTIATION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_AUTONEGOTIATION(/;"	d
IS_ETH_BACKOFF_LIMIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_BACKOFF_LIMIT(/;"	d
IS_ETH_BROADCAST_FRAMES_RECEPTION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_BROADCAST_FRAMES_RECEPTION(/;"	d
IS_ETH_CARRIER_SENSE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_CARRIER_SENSE(/;"	d
IS_ETH_CHECKSUM_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_CHECKSUM_MODE(/;"	d
IS_ETH_CHECKSUM_OFFLOAD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_CHECKSUM_OFFLOAD(/;"	d
IS_ETH_CONTROL_FRAMES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_CONTROL_FRAMES(/;"	d
IS_ETH_DEFERRAL_CHECK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_DEFERRAL_CHECK(/;"	d
IS_ETH_DESTINATION_ADDR_FILTER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_DESTINATION_ADDR_FILTER(/;"	d
IS_ETH_DMARXDESC_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_DMARXDESC_GET_FLAG(/;"	d
IS_ETH_DMATXDESC_BUFFER_SIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_DMATXDESC_BUFFER_SIZE(/;"	d
IS_ETH_DMATXDESC_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_DMATXDESC_GET_FLAG(/;"	d
IS_ETH_DMA_ARBITRATION_ROUNDROBIN_RXTX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_DMA_ARBITRATION_ROUNDROBIN_RXTX(/;"	d
IS_ETH_DMA_DESC_SKIP_LENGTH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_DMA_DESC_SKIP_LENGTH(/;"	d
IS_ETH_DMA_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_DMA_FLAG(/;"	d
IS_ETH_DMA_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_DMA_GET_FLAG(/;"	d
IS_ETH_DMA_GET_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_DMA_GET_IT(/;"	d
IS_ETH_DMA_GET_OVERFLOW	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_DMA_GET_OVERFLOW(/;"	d
IS_ETH_DMA_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_DMA_IT(/;"	d
IS_ETH_DMA_RXDESC_BUFFER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_DMA_RXDESC_BUFFER(/;"	d
IS_ETH_DMA_TXDESC_CHECKSUM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_DMA_TXDESC_CHECKSUM(/;"	d
IS_ETH_DMA_TXDESC_SEGMENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_DMA_TXDESC_SEGMENT(/;"	d
IS_ETH_DROP_TCPIP_CHECKSUM_FRAME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_DROP_TCPIP_CHECKSUM_FRAME(/;"	d
IS_ETH_DUPLEX_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_DUPLEX_MODE(/;"	d
IS_ETH_ENHANCED_DESCRIPTOR_FORMAT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_ENHANCED_DESCRIPTOR_FORMAT(/;"	d
IS_ETH_FIXED_BURST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_FIXED_BURST(/;"	d
IS_ETH_FLUSH_RECEIVE_FRAME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_FLUSH_RECEIVE_FRAME(/;"	d
IS_ETH_FORWARD_ERROR_FRAMES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_FORWARD_ERROR_FRAMES(/;"	d
IS_ETH_FORWARD_UNDERSIZED_GOOD_FRAMES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_FORWARD_UNDERSIZED_GOOD_FRAMES(/;"	d
IS_ETH_INTER_FRAME_GAP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_INTER_FRAME_GAP(/;"	d
IS_ETH_JABBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_JABBER(/;"	d
IS_ETH_LOOPBACK_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_LOOPBACK_MODE(/;"	d
IS_ETH_MAC_ADDRESS0123	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_MAC_ADDRESS0123(/;"	d
IS_ETH_MAC_ADDRESS123	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_MAC_ADDRESS123(/;"	d
IS_ETH_MAC_ADDRESS_FILTER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_MAC_ADDRESS_FILTER(/;"	d
IS_ETH_MAC_ADDRESS_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_MAC_ADDRESS_MASK(/;"	d
IS_ETH_MAC_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_MAC_GET_FLAG(/;"	d
IS_ETH_MAC_GET_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_MAC_GET_IT(/;"	d
IS_ETH_MAC_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_MAC_IT(/;"	d
IS_ETH_MEDIA_INTERFACE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_MEDIA_INTERFACE(/;"	d
IS_ETH_MMC_GET_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_MMC_GET_IT(/;"	d
IS_ETH_MMC_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_MMC_IT(/;"	d
IS_ETH_MULTICAST_FRAMES_FILTER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_MULTICAST_FRAMES_FILTER(/;"	d
IS_ETH_PAUSE_LOW_THRESHOLD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_PAUSE_LOW_THRESHOLD(/;"	d
IS_ETH_PAUSE_TIME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_PAUSE_TIME(/;"	d
IS_ETH_PHY_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_PHY_ADDRESS(/;"	d
IS_ETH_PMT_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_PMT_GET_FLAG(/;"	d
IS_ETH_PROMISCUOUS_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_PROMISCUOUS_MODE(/;"	d
IS_ETH_RECEIVE_ALL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_RECEIVE_ALL(/;"	d
IS_ETH_RECEIVE_FLOWCONTROL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_RECEIVE_FLOWCONTROL(/;"	d
IS_ETH_RECEIVE_OWN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_RECEIVE_OWN(/;"	d
IS_ETH_RECEIVE_STORE_FORWARD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_RECEIVE_STORE_FORWARD(/;"	d
IS_ETH_RECEIVE_THRESHOLD_CONTROL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_RECEIVE_THRESHOLD_CONTROL(/;"	d
IS_ETH_RETRY_TRANSMISSION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_RETRY_TRANSMISSION(/;"	d
IS_ETH_RXDMA_BURST_LENGTH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_RXDMA_BURST_LENGTH(/;"	d
IS_ETH_RX_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_RX_MODE(/;"	d
IS_ETH_SECOND_FRAME_OPERATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_SECOND_FRAME_OPERATE(/;"	d
IS_ETH_SOURCE_ADDR_FILTER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_SOURCE_ADDR_FILTER(/;"	d
IS_ETH_SPEED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_SPEED(/;"	d
IS_ETH_TRANSMIT_FLOWCONTROL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_TRANSMIT_FLOWCONTROL(/;"	d
IS_ETH_TRANSMIT_STORE_FORWARD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_TRANSMIT_STORE_FORWARD(/;"	d
IS_ETH_TRANSMIT_THRESHOLD_CONTROL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_TRANSMIT_THRESHOLD_CONTROL(/;"	d
IS_ETH_TXDMA_BURST_LENGTH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_TXDMA_BURST_LENGTH(/;"	d
IS_ETH_UNICAST_FRAMES_FILTER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_UNICAST_FRAMES_FILTER(/;"	d
IS_ETH_UNICAST_PAUSE_FRAME_DETECT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_UNICAST_PAUSE_FRAME_DETECT(/;"	d
IS_ETH_VLAN_TAG_COMPARISON	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_VLAN_TAG_COMPARISON(/;"	d
IS_ETH_VLAN_TAG_IDENTIFIER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_VLAN_TAG_IDENTIFIER(/;"	d
IS_ETH_WATCHDOG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_WATCHDOG(/;"	d
IS_ETH_ZEROQUANTA_PAUSE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define IS_ETH_ZEROQUANTA_PAUSE(/;"	d
Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  ETH_InitTypeDef            Init;          \/*!< Ethernet Init Configuration *\/$/;"	m	struct:__anon187
Instance	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  ETH_TypeDef                *Instance;     \/*!< Register base address       *\/$/;"	m	struct:__anon187
InterFrameGap	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             InterFrameGap;             \/*!< Selects the minimum IFG between frames during transmission.$/;"	m	struct:__anon183
Jabber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             Jabber;                    \/*!< Selects or not Jabber timer$/;"	m	struct:__anon183
LSRxDesc	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  ETH_DMADescTypeDef *LSRxDesc;          \/*!< Last Segment Rx Desc *\/$/;"	m	struct:__anon186
LinkStatus	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t                   LinkStatus;    \/*!< Ethernet link status        *\/$/;"	m	struct:__anon187
Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  HAL_LockTypeDef            Lock;          \/*!< ETH Lock                    *\/$/;"	m	struct:__anon187
LoopbackMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             LoopbackMode;              \/*!< Selects or not the internal MAC MII Loopback mode.$/;"	m	struct:__anon183
MACAddr	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint8_t             *MACAddr;                   \/*!< MAC Address of used Hardware: must be pointer on an array of 6 bytes *\/$/;"	m	struct:__anon182
MediaInterface	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             MediaInterface    ;               \/*!< Selects the media-independent interface or the reduced media-independent interface. $/;"	m	struct:__anon182
MulticastFramesFilter	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             MulticastFramesFilter;     \/*!< Selects the Multicast Frames filter mode: None\/HashTableFilter\/PerfectFilter\/PerfectHashTableFilter.$/;"	m	struct:__anon183
PassControlFrames	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             PassControlFrames;         \/*!< Sets the forwarding mode of the control frames (including unicast and multicast PAUSE frames)                                                          $/;"	m	struct:__anon183
PauseLowThreshold	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             PauseLowThreshold;         \/*!< This field configures the threshold of the PAUSE to be checked for$/;"	m	struct:__anon183
PauseTime	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             PauseTime;                 \/*!< This field holds the value to be used in the Pause Time field in the transmit control frame. $/;"	m	struct:__anon183
PhyAddress	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint16_t             PhyAddress;                \/*!< Ethernet PHY address.$/;"	m	struct:__anon182
PromiscuousMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             PromiscuousMode;           \/*!< Selects or not the Promiscuous Mode$/;"	m	struct:__anon183
ReceiveAll	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             ReceiveAll;                \/*!< Selects or not all frames reception by the MAC (No filtering).$/;"	m	struct:__anon183
ReceiveFlowControl	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             ReceiveFlowControl;        \/*!< Enables or disables the MAC to decode the received Pause frame and$/;"	m	struct:__anon183
ReceiveOwn	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             ReceiveOwn;                \/*!< Selects or not the ReceiveOwn,$/;"	m	struct:__anon183
ReceiveStoreForward	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             ReceiveStoreForward;         \/*!< Enables or disables the Receive store and forward mode.$/;"	m	struct:__anon184
ReceiveThresholdControl	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             ReceiveThresholdControl;     \/*!< Selects the threshold level of the Receive FIFO.$/;"	m	struct:__anon184
Reserved1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t   Reserved1;             \/*!< Reserved *\/$/;"	m	struct:__anon185
RetryTransmission	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             RetryTransmission;         \/*!< Selects or not the MAC attempt retries transmission, based on the settings of BL,$/;"	m	struct:__anon183
RxDMABurstLength	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             RxDMABurstLength;            \/*!< Indicates the maximum number of beats to be transferred in one Rx DMA transaction.$/;"	m	struct:__anon184
RxDesc	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  ETH_DMADescTypeDef         *RxDesc;       \/*!< Rx descriptor to Get        *\/$/;"	m	struct:__anon187
RxFrameInfos	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  ETH_DMARxFrameInfos        RxFrameInfos;  \/*!< last Rx frame infos         *\/$/;"	m	struct:__anon187
RxMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             RxMode;                    \/*!< Selects the Ethernet Rx mode: Polling mode, Interrupt mode.$/;"	m	struct:__anon182
SecondFrameOperate	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             SecondFrameOperate;          \/*!< Selects or not the Operate on second frame mode, which allows the DMA to process a second$/;"	m	struct:__anon184
SegCount	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t  SegCount;                    \/*!< Segment count *\/$/;"	m	struct:__anon186
SourceAddrFilter	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             SourceAddrFilter;          \/*!< Selects the Source Address Filter mode.                                                           $/;"	m	struct:__anon183
Speed	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             Speed;                     \/*!< Sets the Ethernet speed: 10\/100 Mbps.$/;"	m	struct:__anon182
State	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  __IO HAL_ETH_StateTypeDef  State;         \/*!< ETH communication state     *\/$/;"	m	struct:__anon187
Status	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  __IO uint32_t   Status;           \/*!< Status *\/$/;"	m	struct:__anon185
TimeStampHigh	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t   TimeStampHigh;         \/*!< Time Stamp High value for transmit and receive *\/$/;"	m	struct:__anon185
TimeStampLow	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t   TimeStampLow;          \/*!< Time Stamp Low value for transmit and receive *\/$/;"	m	struct:__anon185
TransmitFlowControl	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             TransmitFlowControl;       \/*!< Enables or disables the MAC to transmit Pause frames (Full-Duplex mode)$/;"	m	struct:__anon183
TransmitStoreForward	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             TransmitStoreForward;        \/*!< Enables or disables Transmit store and forward mode.$/;"	m	struct:__anon184
TransmitThresholdControl	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             TransmitThresholdControl;    \/*!< Selects or not the Transmit Threshold Control.$/;"	m	struct:__anon184
TxDMABurstLength	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             TxDMABurstLength;            \/*!< Indicates the maximum number of beats to be transferred in one Tx DMA transaction.$/;"	m	struct:__anon184
TxDesc	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  ETH_DMADescTypeDef         *TxDesc;       \/*!< Tx descriptor to Set        *\/$/;"	m	struct:__anon187
UnicastFramesFilter	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             UnicastFramesFilter;       \/*!< Selects the Unicast Frames filter mode: HashTableFilter\/PerfectFilter\/PerfectHashTableFilter.$/;"	m	struct:__anon183
UnicastPauseFrameDetect	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             UnicastPauseFrameDetect;   \/*!< Selects or not the MAC detection of the Pause frames (with MAC Address0$/;"	m	struct:__anon183
VLANTagComparison	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             VLANTagComparison;         \/*!< Selects the 12-bit VLAN identifier or the complete 16-bit VLAN tag for$/;"	m	struct:__anon183
VLANTagIdentifier	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             VLANTagIdentifier;         \/*!< Holds the VLAN tag identifier for receive frames *\/$/;"	m	struct:__anon183
Watchdog	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             Watchdog;                  \/*!< Selects or not the Watchdog timer$/;"	m	struct:__anon183
ZeroQuantaPause	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t             ZeroQuantaPause;           \/*!< Selects or not the automatic generation of Zero-Quanta Pause Control frames.$/;"	m	struct:__anon183
__HAL_ETH_BACK_PRESSURE_ACTIVATION_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_BACK_PRESSURE_ACTIVATION_DISABLE(/;"	d
__HAL_ETH_BACK_PRESSURE_ACTIVATION_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_BACK_PRESSURE_ACTIVATION_ENABLE(/;"	d
__HAL_ETH_DMARXDESC_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_DMARXDESC_DISABLE_IT(/;"	d
__HAL_ETH_DMARXDESC_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_DMARXDESC_ENABLE_IT(/;"	d
__HAL_ETH_DMARXDESC_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_DMARXDESC_GET_FLAG(/;"	d
__HAL_ETH_DMARXDESC_SET_OWN_BIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_DMARXDESC_SET_OWN_BIT(/;"	d
__HAL_ETH_DMATXDESC_CHECKSUM_INSERTION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_DMATXDESC_CHECKSUM_INSERTION(/;"	d
__HAL_ETH_DMATXDESC_CRC_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_DMATXDESC_CRC_DISABLE(/;"	d
__HAL_ETH_DMATXDESC_CRC_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_DMATXDESC_CRC_ENABLE(/;"	d
__HAL_ETH_DMATXDESC_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_DMATXDESC_DISABLE_IT(/;"	d
__HAL_ETH_DMATXDESC_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_DMATXDESC_ENABLE_IT(/;"	d
__HAL_ETH_DMATXDESC_GET_COLLISION_COUNT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_DMATXDESC_GET_COLLISION_COUNT(/;"	d
__HAL_ETH_DMATXDESC_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_DMATXDESC_GET_FLAG(/;"	d
__HAL_ETH_DMATXDESC_SET_OWN_BIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_DMATXDESC_SET_OWN_BIT(/;"	d
__HAL_ETH_DMATXDESC_SHORT_FRAME_PADDING_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_DMATXDESC_SHORT_FRAME_PADDING_DISABLE(/;"	d
__HAL_ETH_DMATXDESC_SHORT_FRAME_PADDING_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_DMATXDESC_SHORT_FRAME_PADDING_ENABLE(/;"	d
__HAL_ETH_DMA_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_DMA_CLEAR_FLAG(/;"	d
__HAL_ETH_DMA_CLEAR_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_DMA_CLEAR_IT(/;"	d
__HAL_ETH_DMA_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_DMA_DISABLE_IT(/;"	d
__HAL_ETH_DMA_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_DMA_ENABLE_IT(/;"	d
__HAL_ETH_DMA_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_DMA_GET_FLAG(/;"	d
__HAL_ETH_ETH_MMC_COUNTER_ROLLOVER_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_ETH_MMC_COUNTER_ROLLOVER_DISABLE(/;"	d
__HAL_ETH_ETH_MMC_COUNTER_ROLLOVER_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_ETH_MMC_COUNTER_ROLLOVER_ENABLE(/;"	d
__HAL_ETH_ETH_MMC_RESET_ONREAD_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_ETH_MMC_RESET_ONREAD_DISABLE(/;"	d
__HAL_ETH_ETH_MMC_RESET_ONREAD_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_ETH_MMC_RESET_ONREAD_ENABLE(/;"	d
__HAL_ETH_GET_DMA_OVERFLOW_STATUS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_GET_DMA_OVERFLOW_STATUS(/;"	d
__HAL_ETH_GET_FLOW_CONTROL_BUSY_STATUS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_GET_FLOW_CONTROL_BUSY_STATUS(/;"	d
__HAL_ETH_GET_PMT_FLAG_STATUS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_GET_PMT_FLAG_STATUS(/;"	d
__HAL_ETH_GLOBAL_UNICAST_WAKEUP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_GLOBAL_UNICAST_WAKEUP_DISABLE(/;"	d
__HAL_ETH_GLOBAL_UNICAST_WAKEUP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_GLOBAL_UNICAST_WAKEUP_ENABLE(/;"	d
__HAL_ETH_INITIATE_PAUSE_CONTROL_FRAME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_INITIATE_PAUSE_CONTROL_FRAME(/;"	d
__HAL_ETH_MAC_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_MAC_DISABLE_IT(/;"	d
__HAL_ETH_MAC_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_MAC_ENABLE_IT(/;"	d
__HAL_ETH_MAC_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_MAC_GET_FLAG(/;"	d
__HAL_ETH_MAGIC_PACKET_DETECTION_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_MAGIC_PACKET_DETECTION_DISABLE(/;"	d
__HAL_ETH_MAGIC_PACKET_DETECTION_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_MAGIC_PACKET_DETECTION_ENABLE(/;"	d
__HAL_ETH_MMC_COUNTERS_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_MMC_COUNTERS_RESET(/;"	d
__HAL_ETH_MMC_COUNTER_FREEZE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_MMC_COUNTER_FREEZE_DISABLE(/;"	d
__HAL_ETH_MMC_COUNTER_FREEZE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_MMC_COUNTER_FREEZE_ENABLE(/;"	d
__HAL_ETH_MMC_COUNTER_FULL_PRESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_MMC_COUNTER_FULL_PRESET(/;"	d
__HAL_ETH_MMC_COUNTER_HALF_PRESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_MMC_COUNTER_HALF_PRESET(/;"	d
__HAL_ETH_MMC_RX_IT_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_MMC_RX_IT_DISABLE(/;"	d
__HAL_ETH_MMC_RX_IT_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_MMC_RX_IT_ENABLE(/;"	d
__HAL_ETH_MMC_TX_IT_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_MMC_TX_IT_DISABLE(/;"	d
__HAL_ETH_MMC_TX_IT_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_MMC_TX_IT_ENABLE(/;"	d
__HAL_ETH_POWER_DOWN_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_POWER_DOWN_DISABLE(/;"	d
__HAL_ETH_POWER_DOWN_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_POWER_DOWN_ENABLE(/;"	d
__HAL_ETH_RESET_HANDLE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_RESET_HANDLE_STATE(/;"	d
__HAL_ETH_SET_RECEIVE_WATCHDOG_TIMER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_SET_RECEIVE_WATCHDOG_TIMER(/;"	d
__HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(/;"	d
__HAL_ETH_WAKEUP_EXTI_DISABLE_EVENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_WAKEUP_EXTI_DISABLE_EVENT(/;"	d
__HAL_ETH_WAKEUP_EXTI_DISABLE_FALLINGRISING_TRIGGER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_WAKEUP_EXTI_DISABLE_FALLINGRISING_TRIGGER(/;"	d
__HAL_ETH_WAKEUP_EXTI_DISABLE_FALLING_EDGE_TRIGGER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_WAKEUP_EXTI_DISABLE_FALLING_EDGE_TRIGGER(/;"	d
__HAL_ETH_WAKEUP_EXTI_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_WAKEUP_EXTI_DISABLE_IT(/;"	d
__HAL_ETH_WAKEUP_EXTI_DISABLE_RISING_EDGE_TRIGGER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_WAKEUP_EXTI_DISABLE_RISING_EDGE_TRIGGER(/;"	d
__HAL_ETH_WAKEUP_EXTI_ENABLE_EVENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_WAKEUP_EXTI_ENABLE_EVENT(/;"	d
__HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER(/;"	d
__HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER(/;"	d
__HAL_ETH_WAKEUP_EXTI_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_WAKEUP_EXTI_ENABLE_IT(/;"	d
__HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER(/;"	d
__HAL_ETH_WAKEUP_EXTI_GENERATE_SWIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_WAKEUP_EXTI_GENERATE_SWIT(/;"	d
__HAL_ETH_WAKEUP_EXTI_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_WAKEUP_EXTI_GET_FLAG(/;"	d
__HAL_ETH_WAKEUP_FRAME_DETECTION_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_WAKEUP_FRAME_DETECTION_DISABLE(/;"	d
__HAL_ETH_WAKEUP_FRAME_DETECTION_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __HAL_ETH_WAKEUP_FRAME_DETECTION_ENABLE(/;"	d
__STM32F4xx_HAL_ETH_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^#define __STM32F4xx_HAL_ETH_H$/;"	d
buffer	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t buffer;                       \/*!< Frame buffer *\/$/;"	m	struct:__anon186
length	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_eth.h	/^  uint32_t length;                       \/*!< Frame length *\/$/;"	m	struct:__anon186
FLASH_Program_Byte	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.c	/^static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)$/;"	f	file:
FLASH_Program_DoubleWord	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.c	/^static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)$/;"	f	file:
FLASH_Program_HalfWord	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.c	/^static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)$/;"	f	file:
FLASH_Program_Word	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.c	/^static void FLASH_Program_Word(uint32_t Address, uint32_t Data)$/;"	f	file:
FLASH_SetErrorCode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.c	/^static void FLASH_SetErrorCode(void)$/;"	f	file:
FLASH_TIMEOUT_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.c	/^#define FLASH_TIMEOUT_VALUE /;"	d	file:
FLASH_WaitForLastOperation	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.c	/^HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)$/;"	f
HAL_FLASH_EndOfOperationCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.c	/^__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)$/;"	f
HAL_FLASH_GetError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.c	/^uint32_t HAL_FLASH_GetError(void)$/;"	f
HAL_FLASH_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.c	/^void HAL_FLASH_IRQHandler(void)$/;"	f
HAL_FLASH_Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.c	/^HAL_StatusTypeDef HAL_FLASH_Lock(void)$/;"	f
HAL_FLASH_OB_Launch	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.c	/^HAL_StatusTypeDef HAL_FLASH_OB_Launch(void)$/;"	f
HAL_FLASH_OB_Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.c	/^HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)$/;"	f
HAL_FLASH_OB_Unlock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.c	/^HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)$/;"	f
HAL_FLASH_OperationErrorCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.c	/^__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)$/;"	f
HAL_FLASH_Program	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.c	/^HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)$/;"	f
HAL_FLASH_Program_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.c	/^HAL_StatusTypeDef HAL_FLASH_Program_IT(uint32_t TypeProgram, uint32_t Address, uint64_t Data)$/;"	f
HAL_FLASH_Unlock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.c	/^HAL_StatusTypeDef HAL_FLASH_Unlock(void)$/;"	f
SECTOR_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.c	/^#define SECTOR_MASK /;"	d	file:
pFlash	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.c	/^FLASH_ProcessTypeDef pFlash;$/;"	v
ACR_BYTE0_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define ACR_BYTE0_ADDRESS /;"	d
Address	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^  __IO uint32_t               Address;            \/*Internal variable to save address selected for program*\/$/;"	m	struct:__anon189
Bank	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^  __IO uint32_t               Bank;               \/*Internal variable to save current bank selected during mass erase*\/$/;"	m	struct:__anon189
CR_PSIZE_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define CR_PSIZE_MASK /;"	d
ErrorCode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^  __IO uint32_t               ErrorCode;          \/* FLASH error code                    *\/$/;"	m	struct:__anon189
FLASH_FLAG_BSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define FLASH_FLAG_BSY /;"	d
FLASH_FLAG_EOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define FLASH_FLAG_EOP /;"	d
FLASH_FLAG_OPERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define FLASH_FLAG_OPERR /;"	d
FLASH_FLAG_PGAERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define FLASH_FLAG_PGAERR /;"	d
FLASH_FLAG_PGPERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define FLASH_FLAG_PGPERR /;"	d
FLASH_FLAG_PGSERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define FLASH_FLAG_PGSERR /;"	d
FLASH_FLAG_RDERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define FLASH_FLAG_RDERR /;"	d
FLASH_FLAG_WRPERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define FLASH_FLAG_WRPERR /;"	d
FLASH_IT_EOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define FLASH_IT_EOP /;"	d
FLASH_IT_ERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define FLASH_IT_ERR /;"	d
FLASH_KEY1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define FLASH_KEY1 /;"	d
FLASH_KEY2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define FLASH_KEY2 /;"	d
FLASH_OPT_KEY1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define FLASH_OPT_KEY1 /;"	d
FLASH_OPT_KEY2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define FLASH_OPT_KEY2 /;"	d
FLASH_PROC_MASSERASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^  FLASH_PROC_MASSERASE,$/;"	e	enum:__anon188
FLASH_PROC_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^  FLASH_PROC_NONE = 0, $/;"	e	enum:__anon188
FLASH_PROC_PROGRAM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^  FLASH_PROC_PROGRAM$/;"	e	enum:__anon188
FLASH_PROC_SECTERASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^  FLASH_PROC_SECTERASE,$/;"	e	enum:__anon188
FLASH_PSIZE_BYTE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define FLASH_PSIZE_BYTE /;"	d
FLASH_PSIZE_DOUBLE_WORD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define FLASH_PSIZE_DOUBLE_WORD /;"	d
FLASH_PSIZE_HALF_WORD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define FLASH_PSIZE_HALF_WORD /;"	d
FLASH_PSIZE_WORD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define FLASH_PSIZE_WORD /;"	d
FLASH_ProcedureTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^} FLASH_ProcedureTypeDef;$/;"	t	typeref:enum:__anon188
FLASH_ProcessTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^}FLASH_ProcessTypeDef;$/;"	t	typeref:struct:__anon189
FLASH_TYPEPROGRAM_BYTE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define FLASH_TYPEPROGRAM_BYTE /;"	d
FLASH_TYPEPROGRAM_DOUBLEWORD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define FLASH_TYPEPROGRAM_DOUBLEWORD /;"	d
FLASH_TYPEPROGRAM_HALFWORD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define FLASH_TYPEPROGRAM_HALFWORD /;"	d
FLASH_TYPEPROGRAM_WORD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define FLASH_TYPEPROGRAM_WORD /;"	d
HAL_FLASH_ERROR_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define HAL_FLASH_ERROR_NONE /;"	d
HAL_FLASH_ERROR_OPERATION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define HAL_FLASH_ERROR_OPERATION /;"	d
HAL_FLASH_ERROR_PGA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define HAL_FLASH_ERROR_PGA /;"	d
HAL_FLASH_ERROR_PGP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define HAL_FLASH_ERROR_PGP /;"	d
HAL_FLASH_ERROR_PGS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define HAL_FLASH_ERROR_PGS /;"	d
HAL_FLASH_ERROR_RD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define HAL_FLASH_ERROR_RD /;"	d
HAL_FLASH_ERROR_WRP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define HAL_FLASH_ERROR_WRP /;"	d
IS_FLASH_TYPEPROGRAM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define IS_FLASH_TYPEPROGRAM(/;"	d
Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^  HAL_LockTypeDef             Lock;               \/* FLASH locking object                *\/$/;"	m	struct:__anon189
NbSectorsToErase	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^  __IO uint32_t               NbSectorsToErase;   \/*Internal variable to save the remaining sectors to erase in IT context*\/$/;"	m	struct:__anon189
OPTCR_BYTE0_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define OPTCR_BYTE0_ADDRESS /;"	d
OPTCR_BYTE1_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define OPTCR_BYTE1_ADDRESS /;"	d
OPTCR_BYTE2_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define OPTCR_BYTE2_ADDRESS /;"	d
OPTCR_BYTE3_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define OPTCR_BYTE3_ADDRESS /;"	d
ProcedureOnGoing	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^  __IO FLASH_ProcedureTypeDef ProcedureOnGoing;   \/*Internal variable to indicate which procedure is ongoing or not in IT context*\/$/;"	m	struct:__anon189
RDP_KEY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define RDP_KEY /;"	d
Sector	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^  __IO uint32_t               Sector;             \/*Internal variable to define the current sector which is erasing*\/$/;"	m	struct:__anon189
VoltageForErase	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^  __IO uint8_t                VoltageForErase;    \/*Internal variable to provide voltage range selected by user in IT context*\/$/;"	m	struct:__anon189
__HAL_FLASH_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define __HAL_FLASH_CLEAR_FLAG(/;"	d
__HAL_FLASH_DATA_CACHE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define __HAL_FLASH_DATA_CACHE_DISABLE(/;"	d
__HAL_FLASH_DATA_CACHE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define __HAL_FLASH_DATA_CACHE_ENABLE(/;"	d
__HAL_FLASH_DATA_CACHE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define __HAL_FLASH_DATA_CACHE_RESET(/;"	d
__HAL_FLASH_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define __HAL_FLASH_DISABLE_IT(/;"	d
__HAL_FLASH_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define __HAL_FLASH_ENABLE_IT(/;"	d
__HAL_FLASH_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define __HAL_FLASH_GET_FLAG(/;"	d
__HAL_FLASH_INSTRUCTION_CACHE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define __HAL_FLASH_INSTRUCTION_CACHE_DISABLE(/;"	d
__HAL_FLASH_INSTRUCTION_CACHE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define __HAL_FLASH_INSTRUCTION_CACHE_ENABLE(/;"	d
__HAL_FLASH_INSTRUCTION_CACHE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define __HAL_FLASH_INSTRUCTION_CACHE_RESET(/;"	d
__HAL_FLASH_PREFETCH_BUFFER_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define __HAL_FLASH_PREFETCH_BUFFER_DISABLE(/;"	d
__HAL_FLASH_PREFETCH_BUFFER_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define __HAL_FLASH_PREFETCH_BUFFER_ENABLE(/;"	d
__HAL_FLASH_SET_LATENCY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define __HAL_FLASH_SET_LATENCY(/;"	d
__STM32F4xx_HAL_FLASH_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash.h	/^#define __STM32F4xx_HAL_FLASH_H$/;"	d
FLASH_Erase_Sector	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.c	/^void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)$/;"	f
FLASH_MassErase	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.c	/^static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)$/;"	f	file:
FLASH_OB_BOR_LevelConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.c	/^static HAL_StatusTypeDef FLASH_OB_BOR_LevelConfig(uint8_t Level)$/;"	f	file:
FLASH_OB_BootConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.c	/^static HAL_StatusTypeDef FLASH_OB_BootConfig(uint8_t BootConfig)$/;"	f	file:
FLASH_OB_DisablePCROP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.c	/^static HAL_StatusTypeDef FLASH_OB_DisablePCROP(uint32_t Sector)$/;"	f	file:
FLASH_OB_DisablePCROP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.c	/^static HAL_StatusTypeDef FLASH_OB_DisablePCROP(uint32_t SectorBank1, uint32_t SectorBank2, uint32_t Banks)$/;"	f	file:
FLASH_OB_DisableWRP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.c	/^static HAL_StatusTypeDef FLASH_OB_DisableWRP(uint32_t WRPSector, uint32_t Banks)$/;"	f	file:
FLASH_OB_EnablePCROP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.c	/^static HAL_StatusTypeDef FLASH_OB_EnablePCROP(uint32_t Sector)$/;"	f	file:
FLASH_OB_EnablePCROP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.c	/^static HAL_StatusTypeDef FLASH_OB_EnablePCROP(uint32_t SectorBank1, uint32_t SectorBank2, uint32_t Banks)$/;"	f	file:
FLASH_OB_EnableWRP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.c	/^static HAL_StatusTypeDef FLASH_OB_EnableWRP(uint32_t WRPSector, uint32_t Banks)$/;"	f	file:
FLASH_OB_GetBOR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.c	/^static uint8_t FLASH_OB_GetBOR(void)$/;"	f	file:
FLASH_OB_GetRDP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.c	/^static FlagStatus FLASH_OB_GetRDP(void)$/;"	f	file:
FLASH_OB_GetUser	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.c	/^static uint8_t FLASH_OB_GetUser(void)$/;"	f	file:
FLASH_OB_GetWRP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.c	/^static uint16_t FLASH_OB_GetWRP(void)$/;"	f	file:
FLASH_OB_RDP_LevelConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.c	/^static HAL_StatusTypeDef FLASH_OB_RDP_LevelConfig(uint8_t Level)$/;"	f	file:
FLASH_OB_UserConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.c	/^static HAL_StatusTypeDef FLASH_OB_UserConfig(uint8_t Iwdg, uint8_t Stop, uint8_t Stdby)$/;"	f	file:
FLASH_TIMEOUT_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.c	/^#define FLASH_TIMEOUT_VALUE /;"	d	file:
HAL_FLASHEx_AdvOBGetConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.c	/^void HAL_FLASHEx_AdvOBGetConfig(FLASH_AdvOBProgramInitTypeDef *pAdvOBInit)$/;"	f
HAL_FLASHEx_AdvOBProgram	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.c	/^HAL_StatusTypeDef HAL_FLASHEx_AdvOBProgram (FLASH_AdvOBProgramInitTypeDef *pAdvOBInit)$/;"	f
HAL_FLASHEx_Erase	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.c	/^HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)$/;"	f
HAL_FLASHEx_Erase_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.c	/^HAL_StatusTypeDef HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *pEraseInit)$/;"	f
HAL_FLASHEx_OBGetConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.c	/^void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)$/;"	f
HAL_FLASHEx_OBProgram	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.c	/^HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit)$/;"	f
HAL_FLASHEx_OB_DeSelectPCROP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.c	/^HAL_StatusTypeDef HAL_FLASHEx_OB_DeSelectPCROP(void)$/;"	f
HAL_FLASHEx_OB_GetBank2WRP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.c	/^uint16_t HAL_FLASHEx_OB_GetBank2WRP(void)$/;"	f
HAL_FLASHEx_OB_SelectPCROP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.c	/^HAL_StatusTypeDef HAL_FLASHEx_OB_SelectPCROP(void)$/;"	f
SECTOR_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.c	/^#define SECTOR_MASK /;"	d	file:
BORLevel	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^  uint32_t BORLevel;     \/*!< Set the BOR Level.$/;"	m	struct:__anon191
Banks	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^  uint32_t Banks;          \/*!< Select banks for PCROP activation\/deactivation of all sectors.$/;"	m	struct:__anon192
Banks	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^  uint32_t Banks;        \/*!< Select banks for WRP activation\/deactivation of all sectors.$/;"	m	struct:__anon191
Banks	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^  uint32_t Banks;       \/*!< Select banks to erase when Mass erase is enabled.$/;"	m	struct:__anon190
BootConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^  uint8_t BootConfig;      \/*!< Specifies Option bytes for boot config.$/;"	m	struct:__anon192
FLASH_AdvOBProgramInitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^} FLASH_AdvOBProgramInitTypeDef;$/;"	t	typeref:struct:__anon192
FLASH_BANK_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_BANK_1 /;"	d
FLASH_BANK_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_BANK_2 /;"	d
FLASH_BANK_BOTH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_BANK_BOTH /;"	d
FLASH_EraseInitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^} FLASH_EraseInitTypeDef;$/;"	t	typeref:struct:__anon190
FLASH_LATENCY_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_LATENCY_0 /;"	d
FLASH_LATENCY_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_LATENCY_1 /;"	d
FLASH_LATENCY_10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_LATENCY_10 /;"	d
FLASH_LATENCY_11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_LATENCY_11 /;"	d
FLASH_LATENCY_12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_LATENCY_12 /;"	d
FLASH_LATENCY_13	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_LATENCY_13 /;"	d
FLASH_LATENCY_14	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_LATENCY_14 /;"	d
FLASH_LATENCY_15	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_LATENCY_15 /;"	d
FLASH_LATENCY_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_LATENCY_2 /;"	d
FLASH_LATENCY_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_LATENCY_3 /;"	d
FLASH_LATENCY_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_LATENCY_4 /;"	d
FLASH_LATENCY_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_LATENCY_5 /;"	d
FLASH_LATENCY_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_LATENCY_6 /;"	d
FLASH_LATENCY_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_LATENCY_7 /;"	d
FLASH_LATENCY_8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_LATENCY_8 /;"	d
FLASH_LATENCY_9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_LATENCY_9 /;"	d
FLASH_MER_BIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_MER_BIT /;"	d
FLASH_OBProgramInitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^} FLASH_OBProgramInitTypeDef;$/;"	t	typeref:struct:__anon191
FLASH_SECTOR_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_SECTOR_0 /;"	d
FLASH_SECTOR_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_SECTOR_1 /;"	d
FLASH_SECTOR_10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_SECTOR_10 /;"	d
FLASH_SECTOR_11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_SECTOR_11 /;"	d
FLASH_SECTOR_12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_SECTOR_12 /;"	d
FLASH_SECTOR_13	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_SECTOR_13 /;"	d
FLASH_SECTOR_14	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_SECTOR_14 /;"	d
FLASH_SECTOR_15	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_SECTOR_15 /;"	d
FLASH_SECTOR_16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_SECTOR_16 /;"	d
FLASH_SECTOR_17	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_SECTOR_17 /;"	d
FLASH_SECTOR_18	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_SECTOR_18 /;"	d
FLASH_SECTOR_19	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_SECTOR_19 /;"	d
FLASH_SECTOR_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_SECTOR_2 /;"	d
FLASH_SECTOR_20	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_SECTOR_20 /;"	d
FLASH_SECTOR_21	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_SECTOR_21 /;"	d
FLASH_SECTOR_22	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_SECTOR_22 /;"	d
FLASH_SECTOR_23	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_SECTOR_23 /;"	d
FLASH_SECTOR_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_SECTOR_3 /;"	d
FLASH_SECTOR_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_SECTOR_4 /;"	d
FLASH_SECTOR_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_SECTOR_5 /;"	d
FLASH_SECTOR_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_SECTOR_6 /;"	d
FLASH_SECTOR_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_SECTOR_7 /;"	d
FLASH_SECTOR_8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_SECTOR_8 /;"	d
FLASH_SECTOR_9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_SECTOR_9 /;"	d
FLASH_SECTOR_TOTAL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_SECTOR_TOTAL /;"	d
FLASH_TYPEERASE_MASSERASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_TYPEERASE_MASSERASE /;"	d
FLASH_TYPEERASE_SECTORS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_TYPEERASE_SECTORS /;"	d
FLASH_VOLTAGE_RANGE_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_VOLTAGE_RANGE_1 /;"	d
FLASH_VOLTAGE_RANGE_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_VOLTAGE_RANGE_2 /;"	d
FLASH_VOLTAGE_RANGE_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_VOLTAGE_RANGE_3 /;"	d
FLASH_VOLTAGE_RANGE_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define FLASH_VOLTAGE_RANGE_4 /;"	d
IS_FLASH_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define IS_FLASH_ADDRESS(/;"	d
IS_FLASH_BANK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define IS_FLASH_BANK(/;"	d
IS_FLASH_LATENCY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define IS_FLASH_LATENCY(/;"	d
IS_FLASH_NBSECTORS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define IS_FLASH_NBSECTORS(/;"	d
IS_FLASH_SECTOR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define IS_FLASH_SECTOR(/;"	d
IS_FLASH_TYPEERASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define IS_FLASH_TYPEERASE(/;"	d
IS_OBEX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define IS_OBEX(/;"	d
IS_OB_BOOT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define IS_OB_BOOT(/;"	d
IS_OB_BOR_LEVEL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define IS_OB_BOR_LEVEL(/;"	d
IS_OB_IWDG_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define IS_OB_IWDG_SOURCE(/;"	d
IS_OB_PCROP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define IS_OB_PCROP(/;"	d
IS_OB_PCROP_SELECT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define IS_OB_PCROP_SELECT(/;"	d
IS_OB_RDP_LEVEL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define IS_OB_RDP_LEVEL(/;"	d
IS_OB_STDBY_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define IS_OB_STDBY_SOURCE(/;"	d
IS_OB_STOP_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define IS_OB_STOP_SOURCE(/;"	d
IS_OB_WRP_SECTOR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define IS_OB_WRP_SECTOR(/;"	d
IS_OPTIONBYTE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define IS_OPTIONBYTE(/;"	d
IS_PCROPSTATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define IS_PCROPSTATE(/;"	d
IS_VOLTAGERANGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define IS_VOLTAGERANGE(/;"	d
IS_WRPSTATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define IS_WRPSTATE(/;"	d
NbSectors	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^  uint32_t NbSectors;   \/*!< Number of sectors to be erased.$/;"	m	struct:__anon190
OB_BOR_LEVEL1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_BOR_LEVEL1 /;"	d
OB_BOR_LEVEL2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_BOR_LEVEL2 /;"	d
OB_BOR_LEVEL3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_BOR_LEVEL3 /;"	d
OB_BOR_OFF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_BOR_OFF /;"	d
OB_DUAL_BOOT_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_DUAL_BOOT_DISABLE /;"	d
OB_DUAL_BOOT_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_DUAL_BOOT_ENABLE /;"	d
OB_IWDG_HW	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_IWDG_HW /;"	d
OB_IWDG_SW	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_IWDG_SW /;"	d
OB_PCROP_DESELECTED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_PCROP_DESELECTED /;"	d
OB_PCROP_SECTOR_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_PCROP_SECTOR_0 /;"	d
OB_PCROP_SECTOR_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_PCROP_SECTOR_1 /;"	d
OB_PCROP_SECTOR_10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_PCROP_SECTOR_10 /;"	d
OB_PCROP_SECTOR_11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_PCROP_SECTOR_11 /;"	d
OB_PCROP_SECTOR_12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_PCROP_SECTOR_12 /;"	d
OB_PCROP_SECTOR_13	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_PCROP_SECTOR_13 /;"	d
OB_PCROP_SECTOR_14	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_PCROP_SECTOR_14 /;"	d
OB_PCROP_SECTOR_15	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_PCROP_SECTOR_15 /;"	d
OB_PCROP_SECTOR_16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_PCROP_SECTOR_16 /;"	d
OB_PCROP_SECTOR_17	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_PCROP_SECTOR_17 /;"	d
OB_PCROP_SECTOR_18	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_PCROP_SECTOR_18 /;"	d
OB_PCROP_SECTOR_19	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_PCROP_SECTOR_19 /;"	d
OB_PCROP_SECTOR_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_PCROP_SECTOR_2 /;"	d
OB_PCROP_SECTOR_20	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_PCROP_SECTOR_20 /;"	d
OB_PCROP_SECTOR_21	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_PCROP_SECTOR_21 /;"	d
OB_PCROP_SECTOR_22	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_PCROP_SECTOR_22 /;"	d
OB_PCROP_SECTOR_23	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_PCROP_SECTOR_23 /;"	d
OB_PCROP_SECTOR_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_PCROP_SECTOR_3 /;"	d
OB_PCROP_SECTOR_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_PCROP_SECTOR_4 /;"	d
OB_PCROP_SECTOR_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_PCROP_SECTOR_5 /;"	d
OB_PCROP_SECTOR_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_PCROP_SECTOR_6 /;"	d
OB_PCROP_SECTOR_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_PCROP_SECTOR_7 /;"	d
OB_PCROP_SECTOR_8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_PCROP_SECTOR_8 /;"	d
OB_PCROP_SECTOR_9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_PCROP_SECTOR_9 /;"	d
OB_PCROP_SECTOR_All	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_PCROP_SECTOR_All /;"	d
OB_PCROP_SELECTED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_PCROP_SELECTED /;"	d
OB_PCROP_STATE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_PCROP_STATE_DISABLE /;"	d
OB_PCROP_STATE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_PCROP_STATE_ENABLE /;"	d
OB_RDP_LEVEL_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_RDP_LEVEL_0 /;"	d
OB_RDP_LEVEL_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_RDP_LEVEL_1 /;"	d
OB_STDBY_NO_RST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_STDBY_NO_RST /;"	d
OB_STDBY_RST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_STDBY_RST /;"	d
OB_STOP_NO_RST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_STOP_NO_RST /;"	d
OB_STOP_RST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_STOP_RST /;"	d
OB_WRPSTATE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_WRPSTATE_DISABLE /;"	d
OB_WRPSTATE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_WRPSTATE_ENABLE /;"	d
OB_WRP_SECTOR_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_WRP_SECTOR_0 /;"	d
OB_WRP_SECTOR_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_WRP_SECTOR_1 /;"	d
OB_WRP_SECTOR_10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_WRP_SECTOR_10 /;"	d
OB_WRP_SECTOR_11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_WRP_SECTOR_11 /;"	d
OB_WRP_SECTOR_12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_WRP_SECTOR_12 /;"	d
OB_WRP_SECTOR_13	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_WRP_SECTOR_13 /;"	d
OB_WRP_SECTOR_14	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_WRP_SECTOR_14 /;"	d
OB_WRP_SECTOR_15	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_WRP_SECTOR_15 /;"	d
OB_WRP_SECTOR_16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_WRP_SECTOR_16 /;"	d
OB_WRP_SECTOR_17	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_WRP_SECTOR_17 /;"	d
OB_WRP_SECTOR_18	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_WRP_SECTOR_18 /;"	d
OB_WRP_SECTOR_19	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_WRP_SECTOR_19 /;"	d
OB_WRP_SECTOR_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_WRP_SECTOR_2 /;"	d
OB_WRP_SECTOR_20	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_WRP_SECTOR_20 /;"	d
OB_WRP_SECTOR_21	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_WRP_SECTOR_21 /;"	d
OB_WRP_SECTOR_22	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_WRP_SECTOR_22 /;"	d
OB_WRP_SECTOR_23	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_WRP_SECTOR_23 /;"	d
OB_WRP_SECTOR_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_WRP_SECTOR_3 /;"	d
OB_WRP_SECTOR_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_WRP_SECTOR_4 /;"	d
OB_WRP_SECTOR_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_WRP_SECTOR_5 /;"	d
OB_WRP_SECTOR_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_WRP_SECTOR_6 /;"	d
OB_WRP_SECTOR_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_WRP_SECTOR_7 /;"	d
OB_WRP_SECTOR_8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_WRP_SECTOR_8 /;"	d
OB_WRP_SECTOR_9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_WRP_SECTOR_9 /;"	d
OB_WRP_SECTOR_All	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OB_WRP_SECTOR_All /;"	d
OPTCR1_BYTE2_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OPTCR1_BYTE2_ADDRESS /;"	d
OPTIONBYTE_BOOTCONFIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OPTIONBYTE_BOOTCONFIG /;"	d
OPTIONBYTE_BOR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OPTIONBYTE_BOR /;"	d
OPTIONBYTE_PCROP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OPTIONBYTE_PCROP /;"	d
OPTIONBYTE_RDP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OPTIONBYTE_RDP /;"	d
OPTIONBYTE_USER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OPTIONBYTE_USER /;"	d
OPTIONBYTE_WRP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define OPTIONBYTE_WRP /;"	d
OptionType	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^  uint32_t OptionType;     \/*!< Option byte to be configured for extension.$/;"	m	struct:__anon192
OptionType	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^  uint32_t OptionType;   \/*!< Option byte to be configured.$/;"	m	struct:__anon191
PCROPState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^  uint32_t PCROPState;     \/*!< PCROP activation or deactivation.$/;"	m	struct:__anon192
RDPLevel	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^  uint32_t RDPLevel;     \/*!< Set the read protection level.$/;"	m	struct:__anon191
Sector	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^  uint32_t Sector;      \/*!< Initial FLASH sector to erase when Mass erase is disabled$/;"	m	struct:__anon190
Sectors	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^  uint16_t Sectors;        \/*!< specifies the sector(s) set for PCROP.$/;"	m	struct:__anon192
SectorsBank1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^  uint16_t SectorsBank1;   \/*!< Specifies the sector(s) set for PCROP for Bank1.$/;"	m	struct:__anon192
SectorsBank2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^  uint16_t SectorsBank2;   \/*!< Specifies the sector(s) set for PCROP for Bank2.$/;"	m	struct:__anon192
TypeErase	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^  uint32_t TypeErase;   \/*!< Mass erase or sector Erase.$/;"	m	struct:__anon190
USERConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^  uint8_t  USERConfig;   \/*!< Program the FLASH User Option Byte: IWDG_SW \/ RST_STOP \/ RST_STDBY. *\/$/;"	m	struct:__anon191
VoltageRange	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^  uint32_t VoltageRange;\/*!< The device voltage range which defines the erase parallelism$/;"	m	struct:__anon190
WRPSector	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^  uint32_t WRPSector;         \/*!< Specifies the sector(s) to be write protected.$/;"	m	struct:__anon191
WRPState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^  uint32_t WRPState;     \/*!< Write protection activation or deactivation.$/;"	m	struct:__anon191
__STM32F4xx_HAL_FLASH_EX_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ex.h	/^#define __STM32F4xx_HAL_FLASH_EX_H$/;"	d
HAL_FLASHEx_DisableFlashSleepMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ramfunc.c	/^__RAM_FUNC HAL_FLASHEx_DisableFlashSleepMode(void)$/;"	f
HAL_FLASHEx_EnableFlashSleepMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ramfunc.c	/^__RAM_FUNC HAL_FLASHEx_EnableFlashSleepMode(void)$/;"	f
HAL_FLASHEx_StartFlashInterfaceClk	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ramfunc.c	/^__RAM_FUNC HAL_FLASHEx_StartFlashInterfaceClk(void)$/;"	f
HAL_FLASHEx_StopFlashInterfaceClk	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ramfunc.c	/^__RAM_FUNC HAL_FLASHEx_StopFlashInterfaceClk(void)$/;"	f
__STM32F4xx_FLASH_RAMFUNC_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_flash_ramfunc.h	/^#define __STM32F4xx_FLASH_RAMFUNC_H$/;"	d
FMPI2C_DMAError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^static void FMPI2C_DMAError(DMA_HandleTypeDef *hdma)   $/;"	f	file:
FMPI2C_DMAMasterReceiveCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^static void FMPI2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma) $/;"	f	file:
FMPI2C_DMAMasterTransmitCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^static void FMPI2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma) $/;"	f	file:
FMPI2C_DMAMemReceiveCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^static void FMPI2C_DMAMemReceiveCplt(DMA_HandleTypeDef *hdma)   $/;"	f	file:
FMPI2C_DMAMemTransmitCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^static void FMPI2C_DMAMemTransmitCplt(DMA_HandleTypeDef *hdma)   $/;"	f	file:
FMPI2C_DMASlaveReceiveCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^static void FMPI2C_DMASlaveReceiveCplt(DMA_HandleTypeDef *hdma) $/;"	f	file:
FMPI2C_DMASlaveTransmitCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^static void FMPI2C_DMASlaveTransmitCplt(DMA_HandleTypeDef *hdma) $/;"	f	file:
FMPI2C_IsAcknowledgeFailed	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^static HAL_StatusTypeDef FMPI2C_IsAcknowledgeFailed(FMPI2C_HandleTypeDef *hfmpi2c, uint32_t Timeout)$/;"	f	file:
FMPI2C_MasterReceive_ISR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^static HAL_StatusTypeDef FMPI2C_MasterReceive_ISR(FMPI2C_HandleTypeDef *hfmpi2c) $/;"	f	file:
FMPI2C_MasterTransmit_ISR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^static HAL_StatusTypeDef FMPI2C_MasterTransmit_ISR(FMPI2C_HandleTypeDef *hfmpi2c) $/;"	f	file:
FMPI2C_RequestMemoryRead	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^static HAL_StatusTypeDef FMPI2C_RequestMemoryRead(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)$/;"	f	file:
FMPI2C_RequestMemoryWrite	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^static HAL_StatusTypeDef FMPI2C_RequestMemoryWrite(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)   $/;"	f	file:
FMPI2C_SlaveReceive_ISR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^static HAL_StatusTypeDef FMPI2C_SlaveReceive_ISR(FMPI2C_HandleTypeDef *hfmpi2c) $/;"	f	file:
FMPI2C_SlaveTransmit_ISR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^static HAL_StatusTypeDef FMPI2C_SlaveTransmit_ISR(FMPI2C_HandleTypeDef *hfmpi2c) $/;"	f	file:
FMPI2C_TIMEOUT_ADDR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^#define FMPI2C_TIMEOUT_ADDR /;"	d	file:
FMPI2C_TIMEOUT_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^#define FMPI2C_TIMEOUT_BUSY /;"	d	file:
FMPI2C_TIMEOUT_DIR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^#define FMPI2C_TIMEOUT_DIR /;"	d	file:
FMPI2C_TIMEOUT_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^#define FMPI2C_TIMEOUT_FLAG /;"	d	file:
FMPI2C_TIMEOUT_RXNE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^#define FMPI2C_TIMEOUT_RXNE /;"	d	file:
FMPI2C_TIMEOUT_STOPF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^#define FMPI2C_TIMEOUT_STOPF /;"	d	file:
FMPI2C_TIMEOUT_TC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^#define FMPI2C_TIMEOUT_TC /;"	d	file:
FMPI2C_TIMEOUT_TCR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^#define FMPI2C_TIMEOUT_TCR /;"	d	file:
FMPI2C_TIMEOUT_TXIS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^#define FMPI2C_TIMEOUT_TXIS /;"	d	file:
FMPI2C_TransferConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^static void FMPI2C_TransferConfig(FMPI2C_HandleTypeDef *hfmpi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)$/;"	f	file:
FMPI2C_WaitOnFlagUntilTimeout	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^static HAL_StatusTypeDef FMPI2C_WaitOnFlagUntilTimeout(FMPI2C_HandleTypeDef *hfmpi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout)  $/;"	f	file:
FMPI2C_WaitOnRXNEFlagUntilTimeout	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^static HAL_StatusTypeDef FMPI2C_WaitOnRXNEFlagUntilTimeout(FMPI2C_HandleTypeDef *hfmpi2c, uint32_t Timeout)$/;"	f	file:
FMPI2C_WaitOnSTOPFlagUntilTimeout	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^static HAL_StatusTypeDef FMPI2C_WaitOnSTOPFlagUntilTimeout(FMPI2C_HandleTypeDef *hfmpi2c, uint32_t Timeout)$/;"	f	file:
FMPI2C_WaitOnTXISFlagUntilTimeout	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^static HAL_StatusTypeDef FMPI2C_WaitOnTXISFlagUntilTimeout(FMPI2C_HandleTypeDef *hfmpi2c, uint32_t Timeout)  $/;"	f	file:
HAL_FMPI2C_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^HAL_StatusTypeDef HAL_FMPI2C_DeInit(FMPI2C_HandleTypeDef *hfmpi2c)$/;"	f
HAL_FMPI2C_ER_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^void HAL_FMPI2C_ER_IRQHandler(FMPI2C_HandleTypeDef *hfmpi2c)$/;"	f
HAL_FMPI2C_EV_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^void HAL_FMPI2C_EV_IRQHandler(FMPI2C_HandleTypeDef *hfmpi2c)$/;"	f
HAL_FMPI2C_ErrorCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^ __weak void HAL_FMPI2C_ErrorCallback(FMPI2C_HandleTypeDef *hfmpi2c)$/;"	f
HAL_FMPI2C_GetError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^uint32_t HAL_FMPI2C_GetError(FMPI2C_HandleTypeDef *hfmpi2c)$/;"	f
HAL_FMPI2C_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^HAL_FMPI2C_StateTypeDef HAL_FMPI2C_GetState(FMPI2C_HandleTypeDef *hfmpi2c)$/;"	f
HAL_FMPI2C_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^HAL_StatusTypeDef HAL_FMPI2C_Init(FMPI2C_HandleTypeDef *hfmpi2c)$/;"	f
HAL_FMPI2C_IsDeviceReady	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^HAL_StatusTypeDef HAL_FMPI2C_IsDeviceReady(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)$/;"	f
HAL_FMPI2C_MasterRxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^__weak void HAL_FMPI2C_MasterRxCpltCallback(FMPI2C_HandleTypeDef *hfmpi2c)$/;"	f
HAL_FMPI2C_MasterTxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^ __weak void HAL_FMPI2C_MasterTxCpltCallback(FMPI2C_HandleTypeDef *hfmpi2c)$/;"	f
HAL_FMPI2C_Master_Receive	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^HAL_StatusTypeDef HAL_FMPI2C_Master_Receive(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)$/;"	f
HAL_FMPI2C_Master_Receive_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^HAL_StatusTypeDef HAL_FMPI2C_Master_Receive_DMA(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)$/;"	f
HAL_FMPI2C_Master_Receive_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^HAL_StatusTypeDef HAL_FMPI2C_Master_Receive_IT(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)$/;"	f
HAL_FMPI2C_Master_Transmit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^HAL_StatusTypeDef HAL_FMPI2C_Master_Transmit(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)$/;"	f
HAL_FMPI2C_Master_Transmit_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^HAL_StatusTypeDef HAL_FMPI2C_Master_Transmit_DMA(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)$/;"	f
HAL_FMPI2C_Master_Transmit_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^HAL_StatusTypeDef HAL_FMPI2C_Master_Transmit_IT(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)$/;"	f
HAL_FMPI2C_MemRxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^__weak void HAL_FMPI2C_MemRxCpltCallback(FMPI2C_HandleTypeDef *hfmpi2c)$/;"	f
HAL_FMPI2C_MemTxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^ __weak void HAL_FMPI2C_MemTxCpltCallback(FMPI2C_HandleTypeDef *hfmpi2c)$/;"	f
HAL_FMPI2C_Mem_Read	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^HAL_StatusTypeDef HAL_FMPI2C_Mem_Read(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)$/;"	f
HAL_FMPI2C_Mem_Read_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^HAL_StatusTypeDef HAL_FMPI2C_Mem_Read_DMA(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)$/;"	f
HAL_FMPI2C_Mem_Read_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^HAL_StatusTypeDef HAL_FMPI2C_Mem_Read_IT(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)$/;"	f
HAL_FMPI2C_Mem_Write	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^HAL_StatusTypeDef HAL_FMPI2C_Mem_Write(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)$/;"	f
HAL_FMPI2C_Mem_Write_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^HAL_StatusTypeDef HAL_FMPI2C_Mem_Write_DMA(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)$/;"	f
HAL_FMPI2C_Mem_Write_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^HAL_StatusTypeDef HAL_FMPI2C_Mem_Write_IT(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)$/;"	f
HAL_FMPI2C_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^ __weak void HAL_FMPI2C_MspDeInit(FMPI2C_HandleTypeDef *hfmpi2c)$/;"	f
HAL_FMPI2C_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^ __weak void HAL_FMPI2C_MspInit(FMPI2C_HandleTypeDef *hfmpi2c)$/;"	f
HAL_FMPI2C_SlaveRxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^__weak void HAL_FMPI2C_SlaveRxCpltCallback(FMPI2C_HandleTypeDef *hfmpi2c)$/;"	f
HAL_FMPI2C_SlaveTxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^ __weak void HAL_FMPI2C_SlaveTxCpltCallback(FMPI2C_HandleTypeDef *hfmpi2c)$/;"	f
HAL_FMPI2C_Slave_Receive	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^HAL_StatusTypeDef HAL_FMPI2C_Slave_Receive(FMPI2C_HandleTypeDef *hfmpi2c, uint8_t *pData, uint16_t Size, uint32_t Timeout)$/;"	f
HAL_FMPI2C_Slave_Receive_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^HAL_StatusTypeDef HAL_FMPI2C_Slave_Receive_DMA(FMPI2C_HandleTypeDef *hfmpi2c, uint8_t *pData, uint16_t Size)$/;"	f
HAL_FMPI2C_Slave_Receive_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^HAL_StatusTypeDef HAL_FMPI2C_Slave_Receive_IT(FMPI2C_HandleTypeDef *hfmpi2c, uint8_t *pData, uint16_t Size)$/;"	f
HAL_FMPI2C_Slave_Transmit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^HAL_StatusTypeDef HAL_FMPI2C_Slave_Transmit(FMPI2C_HandleTypeDef *hfmpi2c, uint8_t *pData, uint16_t Size, uint32_t Timeout)$/;"	f
HAL_FMPI2C_Slave_Transmit_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^HAL_StatusTypeDef HAL_FMPI2C_Slave_Transmit_DMA(FMPI2C_HandleTypeDef *hfmpi2c, uint8_t *pData, uint16_t Size)$/;"	f
HAL_FMPI2C_Slave_Transmit_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^HAL_StatusTypeDef HAL_FMPI2C_Slave_Transmit_IT(FMPI2C_HandleTypeDef *hfmpi2c, uint8_t *pData, uint16_t Size)$/;"	f
TIMING_CLEAR_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.c	/^#define TIMING_CLEAR_MASK /;"	d	file:
AddressingMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^  uint32_t AddressingMode;      \/*!< Specifies if 7-bit or 10-bit addressing mode is selected.$/;"	m	struct:__anon193
DualAddressMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^  uint32_t DualAddressMode;     \/*!< Specifies if dual addressing mode is selected.$/;"	m	struct:__anon193
ErrorCode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^  __IO HAL_FMPI2C_ErrorTypeDef  ErrorCode;  \/* FMPI2C Error code                   *\/$/;"	m	struct:__anon196
FMPI2C_ADDRESSINGMODE_10BIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_ADDRESSINGMODE_10BIT /;"	d
FMPI2C_ADDRESSINGMODE_7BIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_ADDRESSINGMODE_7BIT /;"	d
FMPI2C_AUTOEND_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define  FMPI2C_AUTOEND_MODE /;"	d
FMPI2C_DUALADDRESS_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_DUALADDRESS_DISABLE /;"	d
FMPI2C_DUALADDRESS_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_DUALADDRESS_ENABLE /;"	d
FMPI2C_FLAG_ADDR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_FLAG_ADDR /;"	d
FMPI2C_FLAG_AF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_FLAG_AF /;"	d
FMPI2C_FLAG_ALERT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_FLAG_ALERT /;"	d
FMPI2C_FLAG_ARLO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_FLAG_ARLO /;"	d
FMPI2C_FLAG_BERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_FLAG_BERR /;"	d
FMPI2C_FLAG_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_FLAG_BUSY /;"	d
FMPI2C_FLAG_DIR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_FLAG_DIR /;"	d
FMPI2C_FLAG_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_FLAG_MASK /;"	d
FMPI2C_FLAG_OVR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_FLAG_OVR /;"	d
FMPI2C_FLAG_PECERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_FLAG_PECERR /;"	d
FMPI2C_FLAG_RXNE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_FLAG_RXNE /;"	d
FMPI2C_FLAG_STOPF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_FLAG_STOPF /;"	d
FMPI2C_FLAG_TC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_FLAG_TC /;"	d
FMPI2C_FLAG_TCR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_FLAG_TCR /;"	d
FMPI2C_FLAG_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_FLAG_TIMEOUT /;"	d
FMPI2C_FLAG_TXE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_FLAG_TXE /;"	d
FMPI2C_FLAG_TXIS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_FLAG_TXIS /;"	d
FMPI2C_GENERALCALL_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_GENERALCALL_DISABLE /;"	d
FMPI2C_GENERALCALL_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_GENERALCALL_ENABLE /;"	d
FMPI2C_GENERATE_START_READ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define  FMPI2C_GENERATE_START_READ /;"	d
FMPI2C_GENERATE_START_WRITE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define  FMPI2C_GENERATE_START_WRITE /;"	d
FMPI2C_GENERATE_STOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define  FMPI2C_GENERATE_STOP /;"	d
FMPI2C_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^}FMPI2C_HandleTypeDef;$/;"	t	typeref:struct:__anon196
FMPI2C_IT_ADDRI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_IT_ADDRI /;"	d
FMPI2C_IT_ERRI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_IT_ERRI /;"	d
FMPI2C_IT_NACKI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_IT_NACKI /;"	d
FMPI2C_IT_RXI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_IT_RXI /;"	d
FMPI2C_IT_STOPI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_IT_STOPI /;"	d
FMPI2C_IT_TCI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_IT_TCI /;"	d
FMPI2C_IT_TXI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_IT_TXI /;"	d
FMPI2C_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^}FMPI2C_InitTypeDef;$/;"	t	typeref:struct:__anon193
FMPI2C_MEMADD_SIZE_16BIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_MEMADD_SIZE_16BIT /;"	d
FMPI2C_MEMADD_SIZE_8BIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_MEMADD_SIZE_8BIT /;"	d
FMPI2C_NOSTRETCH_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_NOSTRETCH_DISABLE /;"	d
FMPI2C_NOSTRETCH_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_NOSTRETCH_ENABLE /;"	d
FMPI2C_NO_STARTSTOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define  FMPI2C_NO_STARTSTOP /;"	d
FMPI2C_OA2_MASK01	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_OA2_MASK01 /;"	d
FMPI2C_OA2_MASK02	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_OA2_MASK02 /;"	d
FMPI2C_OA2_MASK03	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_OA2_MASK03 /;"	d
FMPI2C_OA2_MASK04	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_OA2_MASK04 /;"	d
FMPI2C_OA2_MASK05	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_OA2_MASK05 /;"	d
FMPI2C_OA2_MASK06	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_OA2_MASK06 /;"	d
FMPI2C_OA2_MASK07	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_OA2_MASK07 /;"	d
FMPI2C_OA2_NOMASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define FMPI2C_OA2_NOMASK /;"	d
FMPI2C_RELOAD_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define  FMPI2C_RELOAD_MODE /;"	d
FMPI2C_SOFTEND_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define  FMPI2C_SOFTEND_MODE /;"	d
GeneralCallMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^  uint32_t GeneralCallMode;     \/*!< Specifies if general call mode is selected.$/;"	m	struct:__anon193
HAL_FMPI2C_ERROR_AF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^  HAL_FMPI2C_ERROR_AF        = 0x04,    \/*!< ACKF error            *\/$/;"	e	enum:__anon195
HAL_FMPI2C_ERROR_ARLO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^  HAL_FMPI2C_ERROR_ARLO      = 0x02,    \/*!< ARLO error            *\/$/;"	e	enum:__anon195
HAL_FMPI2C_ERROR_BERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^  HAL_FMPI2C_ERROR_BERR      = 0x01,    \/*!< BERR error            *\/$/;"	e	enum:__anon195
HAL_FMPI2C_ERROR_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^  HAL_FMPI2C_ERROR_DMA       = 0x10,    \/*!< DMA transfer error    *\/$/;"	e	enum:__anon195
HAL_FMPI2C_ERROR_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^  HAL_FMPI2C_ERROR_NONE      = 0x00,    \/*!< No error              *\/$/;"	e	enum:__anon195
HAL_FMPI2C_ERROR_OVR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^  HAL_FMPI2C_ERROR_OVR       = 0x08,    \/*!< OVR error             *\/$/;"	e	enum:__anon195
HAL_FMPI2C_ERROR_SIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^  HAL_FMPI2C_ERROR_SIZE      = 0x40     \/*!< Size Management error *\/$/;"	e	enum:__anon195
HAL_FMPI2C_ERROR_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^  HAL_FMPI2C_ERROR_TIMEOUT   = 0x20,    \/*!< Timeout error         *\/$/;"	e	enum:__anon195
HAL_FMPI2C_ErrorTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^}HAL_FMPI2C_ErrorTypeDef;$/;"	t	typeref:enum:__anon195
HAL_FMPI2C_STATE_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^  HAL_FMPI2C_STATE_BUSY            = 0x02,  \/*!< FMPI2C internal process is ongoing             *\/$/;"	e	enum:__anon194
HAL_FMPI2C_STATE_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^  HAL_FMPI2C_STATE_ERROR           = 0x04   \/*!< Reception process is ongoing                *\/$/;"	e	enum:__anon194
HAL_FMPI2C_STATE_MASTER_BUSY_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^  HAL_FMPI2C_STATE_MASTER_BUSY_RX  = 0x22,  \/*!< Master Data Reception process is ongoing    *\/$/;"	e	enum:__anon194
HAL_FMPI2C_STATE_MASTER_BUSY_TX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^  HAL_FMPI2C_STATE_MASTER_BUSY_TX  = 0x12,  \/*!< Master Data Transmission process is ongoing *\/$/;"	e	enum:__anon194
HAL_FMPI2C_STATE_MEM_BUSY_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^  HAL_FMPI2C_STATE_MEM_BUSY_RX     = 0x62,  \/*!< Memory Data Reception process is ongoing    *\/$/;"	e	enum:__anon194
HAL_FMPI2C_STATE_MEM_BUSY_TX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^  HAL_FMPI2C_STATE_MEM_BUSY_TX     = 0x52,  \/*!< Memory Data Transmission process is ongoing *\/$/;"	e	enum:__anon194
HAL_FMPI2C_STATE_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^  HAL_FMPI2C_STATE_READY           = 0x01,  \/*!< FMPI2C initialized and ready for use           *\/$/;"	e	enum:__anon194
HAL_FMPI2C_STATE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^  HAL_FMPI2C_STATE_RESET           = 0x00,  \/*!< FMPI2C not yet initialized or disabled         *\/$/;"	e	enum:__anon194
HAL_FMPI2C_STATE_SLAVE_BUSY_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^  HAL_FMPI2C_STATE_SLAVE_BUSY_RX   = 0x42,  \/*!< Slave Data Reception process is ongoing     *\/$/;"	e	enum:__anon194
HAL_FMPI2C_STATE_SLAVE_BUSY_TX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^  HAL_FMPI2C_STATE_SLAVE_BUSY_TX   = 0x32,  \/*!< Slave Data Transmission process is ongoing  *\/$/;"	e	enum:__anon194
HAL_FMPI2C_STATE_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^  HAL_FMPI2C_STATE_TIMEOUT         = 0x03,  \/*!< Timeout state                               *\/$/;"	e	enum:__anon194
HAL_FMPI2C_StateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^}HAL_FMPI2C_StateTypeDef;$/;"	t	typeref:enum:__anon194
IS_FMPI2C_ADDRESSING_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define IS_FMPI2C_ADDRESSING_MODE(/;"	d
IS_FMPI2C_DUAL_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define IS_FMPI2C_DUAL_ADDRESS(/;"	d
IS_FMPI2C_GENERAL_CALL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define IS_FMPI2C_GENERAL_CALL(/;"	d
IS_FMPI2C_MEMADD_SIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define IS_FMPI2C_MEMADD_SIZE(/;"	d
IS_FMPI2C_NO_STRETCH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define IS_FMPI2C_NO_STRETCH(/;"	d
IS_FMPI2C_OWN_ADDRESS1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define IS_FMPI2C_OWN_ADDRESS1(/;"	d
IS_FMPI2C_OWN_ADDRESS2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define IS_FMPI2C_OWN_ADDRESS2(/;"	d
IS_FMPI2C_OWN_ADDRESS2_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define IS_FMPI2C_OWN_ADDRESS2_MASK(/;"	d
IS_TRANSFER_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define IS_TRANSFER_MODE(/;"	d
IS_TRANSFER_REQUEST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define IS_TRANSFER_REQUEST(/;"	d
Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^  FMPI2C_InitTypeDef            Init;       \/*!< FMPI2C communication parameters   *\/$/;"	m	struct:__anon196
Instance	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^  FMPI2C_TypeDef                *Instance;  \/*!< FMPI2C registers base address     *\/$/;"	m	struct:__anon196
Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^  HAL_LockTypeDef            Lock;       \/*!< FMPI2C locking object             *\/$/;"	m	struct:__anon196
NoStretchMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^  uint32_t NoStretchMode;       \/*!< Specifies if nostretch mode is selected.$/;"	m	struct:__anon193
OwnAddress1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^  uint32_t OwnAddress1;         \/*!< Specifies the first device own address.$/;"	m	struct:__anon193
OwnAddress2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^  uint32_t OwnAddress2;         \/*!< Specifies the second device own address if dual addressing mode is selected$/;"	m	struct:__anon193
OwnAddress2Masks	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^  uint32_t OwnAddress2Masks;    \/*!< Specifies the acknoledge mask address second device own address if dual addressing mode is selected$/;"	m	struct:__anon193
State	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^  __IO HAL_FMPI2C_StateTypeDef  State;      \/*!< FMPI2C communication state        *\/$/;"	m	struct:__anon196
Timing	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^  uint32_t Timing;              \/*!< Specifies the FMPI2C_TIMINGR_register value.$/;"	m	struct:__anon193
XferCount	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^  __IO uint16_t              XferCount;  \/*!< FMPI2C transfer counter           *\/$/;"	m	struct:__anon196
XferSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^  uint16_t                   XferSize;   \/*!< FMPI2C transfer size              *\/$/;"	m	struct:__anon196
__HAL_FMPI2C_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define __HAL_FMPI2C_CLEAR_FLAG(/;"	d
__HAL_FMPI2C_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define __HAL_FMPI2C_DISABLE(/;"	d
__HAL_FMPI2C_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define __HAL_FMPI2C_DISABLE_IT(/;"	d
__HAL_FMPI2C_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define __HAL_FMPI2C_ENABLE(/;"	d
__HAL_FMPI2C_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define __HAL_FMPI2C_ENABLE_IT(/;"	d
__HAL_FMPI2C_GENERATE_START	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define __HAL_FMPI2C_GENERATE_START(/;"	d
__HAL_FMPI2C_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define __HAL_FMPI2C_GET_FLAG(/;"	d
__HAL_FMPI2C_GET_IT_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define __HAL_FMPI2C_GET_IT_SOURCE(/;"	d
__HAL_FMPI2C_MEM_ADD_LSB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define __HAL_FMPI2C_MEM_ADD_LSB(/;"	d
__HAL_FMPI2C_MEM_ADD_MSB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define __HAL_FMPI2C_MEM_ADD_MSB(/;"	d
__HAL_FMPI2C_RESET_CR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define __HAL_FMPI2C_RESET_CR2(/;"	d
__HAL_FMPI2C_RESET_HANDLE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define __HAL_FMPI2C_RESET_HANDLE_STATE(/;"	d
__STM32F4xx_HAL_FMPI2C_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^#define __STM32F4xx_HAL_FMPI2C_H$/;"	d
hdmarx	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^  DMA_HandleTypeDef          *hdmarx;    \/*!< FMPI2C Rx DMA handle parameters   *\/$/;"	m	struct:__anon196
hdmatx	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^  DMA_HandleTypeDef          *hdmatx;    \/*!< FMPI2C Tx DMA handle parameters   *\/$/;"	m	struct:__anon196
pBuffPtr	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c.h	/^  uint8_t                    *pBuffPtr;  \/*!< Pointer to FMPI2C transfer buffer *\/$/;"	m	struct:__anon196
HAL_FMPI2CEx_AnalogFilter_Config	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c_ex.c	/^HAL_StatusTypeDef HAL_FMPI2CEx_AnalogFilter_Config(FMPI2C_HandleTypeDef *hfmpi2c, uint32_t AnalogFilter)$/;"	f
HAL_FMPI2CEx_DigitalFilter_Config	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c_ex.c	/^HAL_StatusTypeDef HAL_FMPI2CEx_DigitalFilter_Config(FMPI2C_HandleTypeDef *hfmpi2c, uint32_t DigitalFilter)$/;"	f
HAL_FMPI2CEx_DisableFastModePlus	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c_ex.c	/^void HAL_FMPI2CEx_DisableFastModePlus(uint32_t ConfigFastModePlus)$/;"	f
HAL_FMPI2CEx_DisableWakeUp	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c_ex.c	/^HAL_StatusTypeDef HAL_FMPI2CEx_DisableWakeUp (FMPI2C_HandleTypeDef *hfmpi2c)$/;"	f
HAL_FMPI2CEx_EnableFastModePlus	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c_ex.c	/^void HAL_FMPI2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)$/;"	f
HAL_FMPI2CEx_EnableWakeUp	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c_ex.c	/^HAL_StatusTypeDef HAL_FMPI2CEx_EnableWakeUp (FMPI2C_HandleTypeDef *hfmpi2c)$/;"	f
FMPI2C_ANALOGFILTER_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c_ex.h	/^#define FMPI2C_ANALOGFILTER_DISABLE /;"	d
FMPI2C_ANALOGFILTER_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c_ex.h	/^#define FMPI2C_ANALOGFILTER_ENABLE /;"	d
FMPI2C_FASTMODEPLUS_SCL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c_ex.h	/^#define FMPI2C_FASTMODEPLUS_SCL /;"	d
FMPI2C_FASTMODEPLUS_SDA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c_ex.h	/^#define FMPI2C_FASTMODEPLUS_SDA /;"	d
IS_FMPI2C_ANALOG_FILTER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c_ex.h	/^#define IS_FMPI2C_ANALOG_FILTER(/;"	d
IS_FMPI2C_DIGITAL_FILTER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c_ex.h	/^#define IS_FMPI2C_DIGITAL_FILTER(/;"	d
IS_FMPI2C_FASTMODEPLUS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c_ex.h	/^#define IS_FMPI2C_FASTMODEPLUS(/;"	d
__STM32F4xx_HAL_FMPI2C_EX_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_fmpi2c_ex.h	/^#define __STM32F4xx_HAL_FMPI2C_EX_H$/;"	d
EXTI_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.c	/^#define EXTI_MODE /;"	d	file:
FALLING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.c	/^#define FALLING_EDGE /;"	d	file:
GPIO_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.c	/^#define GPIO_MODE /;"	d	file:
GPIO_MODE_EVT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.c	/^#define GPIO_MODE_EVT /;"	d	file:
GPIO_MODE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.c	/^#define GPIO_MODE_IT /;"	d	file:
GPIO_NUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.c	/^#define GPIO_NUMBER /;"	d	file:
GPIO_OUTPUT_TYPE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.c	/^#define GPIO_OUTPUT_TYPE /;"	d	file:
HAL_GPIO_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.c	/^void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)$/;"	f
HAL_GPIO_EXTI_Callback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.c	/^__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)$/;"	f
HAL_GPIO_EXTI_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.c	/^void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)$/;"	f
HAL_GPIO_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.c	/^void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)$/;"	f
HAL_GPIO_LockPin	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.c	/^HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)$/;"	f
HAL_GPIO_ReadPin	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.c	/^GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)$/;"	f
HAL_GPIO_TogglePin	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.c	/^void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)$/;"	f
HAL_GPIO_WritePin	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.c	/^void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)$/;"	f
RISING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.c	/^#define RISING_EDGE /;"	d	file:
Alternate	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^  uint32_t Alternate;  \/*!< Peripheral to be connected to the selected pins. $/;"	m	struct:__anon197
GPIO_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^}GPIO_InitTypeDef;$/;"	t	typeref:struct:__anon197
GPIO_MODE_AF_OD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define  GPIO_MODE_AF_OD /;"	d
GPIO_MODE_AF_PP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define  GPIO_MODE_AF_PP /;"	d
GPIO_MODE_ANALOG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define  GPIO_MODE_ANALOG /;"	d
GPIO_MODE_EVT_FALLING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define  GPIO_MODE_EVT_FALLING /;"	d
GPIO_MODE_EVT_RISING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define  GPIO_MODE_EVT_RISING /;"	d
GPIO_MODE_EVT_RISING_FALLING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define  GPIO_MODE_EVT_RISING_FALLING /;"	d
GPIO_MODE_INPUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define  GPIO_MODE_INPUT /;"	d
GPIO_MODE_IT_FALLING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define  GPIO_MODE_IT_FALLING /;"	d
GPIO_MODE_IT_RISING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define  GPIO_MODE_IT_RISING /;"	d
GPIO_MODE_IT_RISING_FALLING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define  GPIO_MODE_IT_RISING_FALLING /;"	d
GPIO_MODE_OUTPUT_OD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define  GPIO_MODE_OUTPUT_OD /;"	d
GPIO_MODE_OUTPUT_PP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define  GPIO_MODE_OUTPUT_PP /;"	d
GPIO_NOPULL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define  GPIO_NOPULL /;"	d
GPIO_PIN_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define GPIO_PIN_0 /;"	d
GPIO_PIN_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define GPIO_PIN_1 /;"	d
GPIO_PIN_10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define GPIO_PIN_10 /;"	d
GPIO_PIN_11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define GPIO_PIN_11 /;"	d
GPIO_PIN_12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define GPIO_PIN_12 /;"	d
GPIO_PIN_13	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define GPIO_PIN_13 /;"	d
GPIO_PIN_14	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define GPIO_PIN_14 /;"	d
GPIO_PIN_15	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define GPIO_PIN_15 /;"	d
GPIO_PIN_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define GPIO_PIN_2 /;"	d
GPIO_PIN_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define GPIO_PIN_3 /;"	d
GPIO_PIN_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define GPIO_PIN_4 /;"	d
GPIO_PIN_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define GPIO_PIN_5 /;"	d
GPIO_PIN_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define GPIO_PIN_6 /;"	d
GPIO_PIN_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define GPIO_PIN_7 /;"	d
GPIO_PIN_8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define GPIO_PIN_8 /;"	d
GPIO_PIN_9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define GPIO_PIN_9 /;"	d
GPIO_PIN_All	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define GPIO_PIN_All /;"	d
GPIO_PIN_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define GPIO_PIN_MASK /;"	d
GPIO_PIN_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^  GPIO_PIN_RESET = 0,$/;"	e	enum:__anon198
GPIO_PIN_SET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^  GPIO_PIN_SET$/;"	e	enum:__anon198
GPIO_PULLDOWN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define  GPIO_PULLDOWN /;"	d
GPIO_PULLUP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define  GPIO_PULLUP /;"	d
GPIO_PinState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^}GPIO_PinState;$/;"	t	typeref:enum:__anon198
GPIO_SPEED_FAST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define  GPIO_SPEED_FAST /;"	d
GPIO_SPEED_HIGH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define  GPIO_SPEED_HIGH /;"	d
GPIO_SPEED_LOW	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define  GPIO_SPEED_LOW /;"	d
GPIO_SPEED_MEDIUM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define  GPIO_SPEED_MEDIUM /;"	d
IS_GPIO_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define IS_GPIO_MODE(/;"	d
IS_GPIO_PIN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define IS_GPIO_PIN(/;"	d
IS_GPIO_PIN_ACTION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define IS_GPIO_PIN_ACTION(/;"	d
IS_GPIO_PULL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define IS_GPIO_PULL(/;"	d
IS_GPIO_SPEED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define IS_GPIO_SPEED(/;"	d
Mode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^  uint32_t Mode;      \/*!< Specifies the operating mode for the selected pins.$/;"	m	struct:__anon197
Pin	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^  uint32_t Pin;       \/*!< Specifies the GPIO pins to be configured.$/;"	m	struct:__anon197
Pull	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^  uint32_t Pull;      \/*!< Specifies the Pull-up or Pull-Down activation for the selected pins.$/;"	m	struct:__anon197
Speed	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^  uint32_t Speed;     \/*!< Specifies the speed for the selected pins.$/;"	m	struct:__anon197
__HAL_GPIO_EXTI_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define __HAL_GPIO_EXTI_CLEAR_FLAG(/;"	d
__HAL_GPIO_EXTI_CLEAR_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define __HAL_GPIO_EXTI_CLEAR_IT(/;"	d
__HAL_GPIO_EXTI_GENERATE_SWIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define __HAL_GPIO_EXTI_GENERATE_SWIT(/;"	d
__HAL_GPIO_EXTI_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define __HAL_GPIO_EXTI_GET_FLAG(/;"	d
__HAL_GPIO_EXTI_GET_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define __HAL_GPIO_EXTI_GET_IT(/;"	d
__STM32F4xx_HAL_GPIO_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio.h	/^#define __STM32F4xx_HAL_GPIO_H$/;"	d
GPIO_AF0_MCO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF0_MCO /;"	d
GPIO_AF0_RTC_50Hz	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF0_RTC_50Hz /;"	d
GPIO_AF0_SWJ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF0_SWJ /;"	d
GPIO_AF0_TAMPER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF0_TAMPER /;"	d
GPIO_AF0_TRACE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF0_TRACE /;"	d
GPIO_AF10_OTG_FS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF10_OTG_FS /;"	d
GPIO_AF10_OTG_HS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF10_OTG_HS /;"	d
GPIO_AF10_QSPI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF10_QSPI /;"	d
GPIO_AF10_SAI2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF10_SAI2 /;"	d
GPIO_AF11_ETH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF11_ETH /;"	d
GPIO_AF12_FMC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF12_FMC /;"	d
GPIO_AF12_FSMC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF12_FSMC /;"	d
GPIO_AF12_OTG_HS_FS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF12_OTG_HS_FS /;"	d
GPIO_AF12_SDIO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF12_SDIO /;"	d
GPIO_AF13_DCMI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF13_DCMI /;"	d
GPIO_AF14_LTDC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF14_LTDC /;"	d
GPIO_AF15_EVENTOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF15_EVENTOUT /;"	d
GPIO_AF1_TIM1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF1_TIM1 /;"	d
GPIO_AF1_TIM2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF1_TIM2 /;"	d
GPIO_AF2_TIM3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF2_TIM3 /;"	d
GPIO_AF2_TIM4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF2_TIM4 /;"	d
GPIO_AF2_TIM5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF2_TIM5 /;"	d
GPIO_AF3_CEC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF3_CEC /;"	d
GPIO_AF3_TIM10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF3_TIM10 /;"	d
GPIO_AF3_TIM11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF3_TIM11 /;"	d
GPIO_AF3_TIM8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF3_TIM8 /;"	d
GPIO_AF3_TIM9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF3_TIM9 /;"	d
GPIO_AF4_CEC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF4_CEC /;"	d
GPIO_AF4_FMPI2C1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF4_FMPI2C1 /;"	d
GPIO_AF4_I2C1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF4_I2C1 /;"	d
GPIO_AF4_I2C2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF4_I2C2 /;"	d
GPIO_AF4_I2C3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF4_I2C3 /;"	d
GPIO_AF5_I2S3ext	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF5_I2S3ext /;"	d
GPIO_AF5_SPI1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF5_SPI1 /;"	d
GPIO_AF5_SPI2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF5_SPI2 /;"	d
GPIO_AF5_SPI3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF5_SPI3 /;"	d
GPIO_AF5_SPI4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF5_SPI4 /;"	d
GPIO_AF5_SPI5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF5_SPI5 /;"	d
GPIO_AF5_SPI6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF5_SPI6 /;"	d
GPIO_AF6_I2S2ext	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF6_I2S2ext /;"	d
GPIO_AF6_SAI1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF6_SAI1 /;"	d
GPIO_AF6_SPI2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF6_SPI2 /;"	d
GPIO_AF6_SPI3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF6_SPI3 /;"	d
GPIO_AF6_SPI4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF6_SPI4 /;"	d
GPIO_AF6_SPI5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF6_SPI5 /;"	d
GPIO_AF7_I2S3ext	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF7_I2S3ext /;"	d
GPIO_AF7_SPDIFRX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF7_SPDIFRX /;"	d
GPIO_AF7_SPI2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF7_SPI2 /;"	d
GPIO_AF7_SPI3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF7_SPI3 /;"	d
GPIO_AF7_UART5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF7_UART5 /;"	d
GPIO_AF7_USART1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF7_USART1 /;"	d
GPIO_AF7_USART2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF7_USART2 /;"	d
GPIO_AF7_USART3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF7_USART3 /;"	d
GPIO_AF8_SAI2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF8_SAI2 /;"	d
GPIO_AF8_SPDIFRX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF8_SPDIFRX /;"	d
GPIO_AF8_UART4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF8_UART4 /;"	d
GPIO_AF8_UART5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF8_UART5 /;"	d
GPIO_AF8_UART7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF8_UART7 /;"	d
GPIO_AF8_UART8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF8_UART8 /;"	d
GPIO_AF8_USART6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF8_USART6 /;"	d
GPIO_AF9_CAN1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF9_CAN1 /;"	d
GPIO_AF9_CAN2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF9_CAN2 /;"	d
GPIO_AF9_I2C2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF9_I2C2 /;"	d
GPIO_AF9_I2C3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF9_I2C3 /;"	d
GPIO_AF9_LTDC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF9_LTDC /;"	d
GPIO_AF9_QSPI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF9_QSPI /;"	d
GPIO_AF9_TIM12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF9_TIM12 /;"	d
GPIO_AF9_TIM13	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF9_TIM13 /;"	d
GPIO_AF9_TIM14	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_AF9_TIM14 /;"	d
GPIO_GET_INDEX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define GPIO_GET_INDEX(/;"	d
IS_GPIO_AF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define IS_GPIO_AF(/;"	d
__STM32F4xx_HAL_GPIO_EX_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_gpio_ex.h	/^#define __STM32F4xx_HAL_GPIO_EX_H$/;"	d
HAL_HASH_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.c	/^HAL_StatusTypeDef HAL_HASH_DeInit(HASH_HandleTypeDef *hhash)$/;"	f
HAL_HASH_DgstCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.c	/^ __weak void HAL_HASH_DgstCpltCallback(HASH_HandleTypeDef *hhash)$/;"	f
HAL_HASH_ErrorCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.c	/^ __weak void HAL_HASH_ErrorCallback(HASH_HandleTypeDef *hhash)$/;"	f
HAL_HASH_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.c	/^HAL_HASH_STATETypeDef HAL_HASH_GetState(HASH_HandleTypeDef *hhash)$/;"	f
HAL_HASH_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.c	/^void HAL_HASH_IRQHandler(HASH_HandleTypeDef *hhash)$/;"	f
HAL_HASH_InCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.c	/^ __weak void HAL_HASH_InCpltCallback(HASH_HandleTypeDef *hhash)$/;"	f
HAL_HASH_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.c	/^HAL_StatusTypeDef HAL_HASH_Init(HASH_HandleTypeDef *hhash)$/;"	f
HAL_HASH_MD5_Accumulate	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.c	/^HAL_StatusTypeDef HAL_HASH_MD5_Accumulate(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size)$/;"	f
HAL_HASH_MD5_Finish	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.c	/^HAL_StatusTypeDef HAL_HASH_MD5_Finish(HASH_HandleTypeDef *hhash, uint8_t* pOutBuffer, uint32_t Timeout)$/;"	f
HAL_HASH_MD5_Start	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.c	/^HAL_StatusTypeDef HAL_HASH_MD5_Start(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size, uint8_t* pOutBuffer, uint32_t Timeout)$/;"	f
HAL_HASH_MD5_Start_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.c	/^HAL_StatusTypeDef HAL_HASH_MD5_Start_DMA(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size)$/;"	f
HAL_HASH_MD5_Start_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.c	/^HAL_StatusTypeDef HAL_HASH_MD5_Start_IT(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size, uint8_t* pOutBuffer)$/;"	f
HAL_HASH_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.c	/^__weak void HAL_HASH_MspDeInit(HASH_HandleTypeDef *hhash)$/;"	f
HAL_HASH_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.c	/^__weak void HAL_HASH_MspInit(HASH_HandleTypeDef *hhash)$/;"	f
HAL_HASH_SHA1_Accumulate	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.c	/^HAL_StatusTypeDef HAL_HASH_SHA1_Accumulate(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size)$/;"	f
HAL_HASH_SHA1_Finish	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.c	/^HAL_StatusTypeDef HAL_HASH_SHA1_Finish(HASH_HandleTypeDef *hhash, uint8_t* pOutBuffer, uint32_t Timeout)$/;"	f
HAL_HASH_SHA1_Start	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.c	/^HAL_StatusTypeDef HAL_HASH_SHA1_Start(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size, uint8_t* pOutBuffer, uint32_t Timeout)$/;"	f
HAL_HASH_SHA1_Start_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.c	/^HAL_StatusTypeDef HAL_HASH_SHA1_Start_DMA(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size)$/;"	f
HAL_HASH_SHA1_Start_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.c	/^HAL_StatusTypeDef HAL_HASH_SHA1_Start_IT(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size, uint8_t* pOutBuffer)$/;"	f
HAL_HMAC_MD5_Start	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.c	/^HAL_StatusTypeDef HAL_HMAC_MD5_Start(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size, uint8_t* pOutBuffer, uint32_t Timeout)$/;"	f
HAL_HMAC_MD5_Start_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.c	/^HAL_StatusTypeDef HAL_HMAC_MD5_Start_DMA(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size)$/;"	f
HAL_HMAC_SHA1_Start	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.c	/^HAL_StatusTypeDef HAL_HMAC_SHA1_Start(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size, uint8_t* pOutBuffer, uint32_t Timeout)$/;"	f
HAL_HMAC_SHA1_Start_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.c	/^HAL_StatusTypeDef HAL_HMAC_SHA1_Start_DMA(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size)$/;"	f
HASH_DMAError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.c	/^static void HASH_DMAError(DMA_HandleTypeDef *hdma)$/;"	f	file:
HASH_DMAXferCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.c	/^static void HASH_DMAXferCplt(DMA_HandleTypeDef *hdma)$/;"	f	file:
HASH_GetDigest	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.c	/^static void HASH_GetDigest(uint8_t *pMsgDigest, uint8_t Size)$/;"	f	file:
HASH_WriteData	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.c	/^static void HASH_WriteData(uint8_t *pInBuffer, uint32_t Size)$/;"	f	file:
DataType	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^  uint32_t DataType;  \/*!< 32-bit data, 16-bit data, 8-bit data or 1-bit string.$/;"	m	struct:__anon199
HAL_HASHPhaseTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^}HAL_HASHPhaseTypeDef;$/;"	t	typeref:enum:__anon201
HAL_HASH_PHASE_PROCESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^  HAL_HASH_PHASE_PROCESS   = 0x02,  \/*!< HASH peripheral is in processing phase      *\/$/;"	e	enum:__anon201
HAL_HASH_PHASE_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^  HAL_HASH_PHASE_READY     = 0x01,  \/*!< HASH peripheral is ready for initialization *\/$/;"	e	enum:__anon201
HAL_HASH_STATETypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^}HAL_HASH_STATETypeDef;$/;"	t	typeref:enum:__anon200
HAL_HASH_STATE_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^  HAL_HASH_STATE_BUSY      = 0x02,  \/*!< HASH internal process is ongoing     *\/$/;"	e	enum:__anon200
HAL_HASH_STATE_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^  HAL_HASH_STATE_ERROR     = 0x04   \/*!< HASH error state                     *\/$/;"	e	enum:__anon200
HAL_HASH_STATE_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^  HAL_HASH_STATE_READY     = 0x01,  \/*!< HASH initialized and ready for use   *\/$/;"	e	enum:__anon200
HAL_HASH_STATE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^  HAL_HASH_STATE_RESET     = 0x00,  \/*!< HASH not yet initialized or disabled *\/$/;"	e	enum:__anon200
HAL_HASH_STATE_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^  HAL_HASH_STATE_TIMEOUT   = 0x03,  \/*!< HASH timeout state                   *\/$/;"	e	enum:__anon200
HASH_ALGOMODE_HASH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^#define HASH_ALGOMODE_HASH /;"	d
HASH_ALGOMODE_HMAC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^#define HASH_ALGOMODE_HMAC /;"	d
HASH_ALGOSELECTION_MD5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^#define HASH_ALGOSELECTION_MD5 /;"	d
HASH_ALGOSELECTION_SHA1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^#define HASH_ALGOSELECTION_SHA1 /;"	d
HASH_ALGOSELECTION_SHA224	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^#define HASH_ALGOSELECTION_SHA224 /;"	d
HASH_ALGOSELECTION_SHA256	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^#define HASH_ALGOSELECTION_SHA256 /;"	d
HASH_DATATYPE_16B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^#define HASH_DATATYPE_16B /;"	d
HASH_DATATYPE_1B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^#define HASH_DATATYPE_1B /;"	d
HASH_DATATYPE_32B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^#define HASH_DATATYPE_32B /;"	d
HASH_DATATYPE_8B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^#define HASH_DATATYPE_8B /;"	d
HASH_FLAG_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^#define HASH_FLAG_BUSY /;"	d
HASH_FLAG_DCIS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^#define HASH_FLAG_DCIS /;"	d
HASH_FLAG_DINIS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^#define HASH_FLAG_DINIS /;"	d
HASH_FLAG_DINNE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^#define HASH_FLAG_DINNE /;"	d
HASH_FLAG_DMAS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^#define HASH_FLAG_DMAS /;"	d
HASH_HMAC_KEYTYPE_LONGKEY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^#define HASH_HMAC_KEYTYPE_LONGKEY /;"	d
HASH_HMAC_KEYTYPE_SHORTKEY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^#define HASH_HMAC_KEYTYPE_SHORTKEY /;"	d
HASH_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^} HASH_HandleTypeDef;$/;"	t	typeref:struct:__anon202
HASH_IT_DCI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^#define HASH_IT_DCI /;"	d
HASH_IT_DINI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^#define HASH_IT_DINI /;"	d
HASH_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^}HASH_InitTypeDef;$/;"	t	typeref:struct:__anon199
HashBuffSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^     __IO uint32_t               HashBuffSize;      \/*!< Size of buffer to be processed *\/$/;"	m	struct:__anon202
HashITCounter	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^     __IO uint32_t               HashITCounter;     \/*!< Counter of issued interrupts   *\/$/;"	m	struct:__anon202
HashInCount	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^     __IO uint32_t               HashInCount;       \/*!< Counter of inputed data        *\/$/;"	m	struct:__anon202
IS_HASH_ALGOMODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^#define IS_HASH_ALGOMODE(/;"	d
IS_HASH_ALGOSELECTION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^#define IS_HASH_ALGOSELECTION(/;"	d
IS_HASH_DATATYPE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^#define IS_HASH_DATATYPE(/;"	d
IS_HASH_HMAC_KEYTYPE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^#define IS_HASH_HMAC_KEYTYPE(/;"	d
Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^      HASH_InitTypeDef           Init;              \/*!< HASH required parameters       *\/$/;"	m	struct:__anon202
KeySize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^  uint32_t KeySize;   \/*!< The key size is used only in HMAC operation          *\/$/;"	m	struct:__anon199
Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^      HAL_LockTypeDef            Lock;              \/*!< HASH locking object            *\/$/;"	m	struct:__anon202
Phase	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^      HAL_HASHPhaseTypeDef       Phase;             \/*!< HASH peripheral phase          *\/$/;"	m	struct:__anon202
State	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^     __IO HAL_HASH_STATETypeDef  State;             \/*!< HASH peripheral state          *\/$/;"	m	struct:__anon202
Status	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^      HAL_StatusTypeDef          Status;            \/*!< HASH peripheral status         *\/$/;"	m	struct:__anon202
__HAL_HASH_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^#define __HAL_HASH_GET_FLAG(/;"	d
__HAL_HASH_RESET_HANDLE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^#define __HAL_HASH_RESET_HANDLE_STATE(/;"	d
__HAL_HASH_RESET_MDMAT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^#define __HAL_HASH_RESET_MDMAT(/;"	d
__HAL_HASH_SET_MDMAT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^#define __HAL_HASH_SET_MDMAT(/;"	d
__HAL_HASH_SET_NBVALIDBITS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^#define __HAL_HASH_SET_NBVALIDBITS(/;"	d
__HAL_HASH_START_DIGEST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^#define __HAL_HASH_START_DIGEST(/;"	d
__STM32F4xx_HAL_HASH_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^#define __STM32F4xx_HAL_HASH_H$/;"	d
hdmain	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^      DMA_HandleTypeDef          *hdmain;           \/*!< HASH In DMA handle parameters  *\/$/;"	m	struct:__anon202
pHashInBuffPtr	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^      uint8_t                    *pHashInBuffPtr;   \/*!< Pointer to input buffer        *\/$/;"	m	struct:__anon202
pHashOutBuffPtr	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^      uint8_t                    *pHashOutBuffPtr;  \/*!< Pointer to input buffer        *\/$/;"	m	struct:__anon202
pKey	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash.h	/^  uint8_t* pKey;      \/*!< The key is used only in HMAC operation               *\/$/;"	m	struct:__anon199
HAL_HASHEx_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash_ex.c	/^void HAL_HASHEx_IRQHandler(HASH_HandleTypeDef *hhash)$/;"	f
HAL_HASHEx_SHA224_Accumulate	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash_ex.c	/^HAL_StatusTypeDef HAL_HASHEx_SHA224_Accumulate(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size)$/;"	f
HAL_HASHEx_SHA224_Finish	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash_ex.c	/^HAL_StatusTypeDef HAL_HASHEx_SHA224_Finish(HASH_HandleTypeDef *hhash, uint8_t* pOutBuffer, uint32_t Timeout)$/;"	f
HAL_HASHEx_SHA224_Start	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash_ex.c	/^HAL_StatusTypeDef HAL_HASHEx_SHA224_Start(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size, uint8_t* pOutBuffer, uint32_t Timeout)$/;"	f
HAL_HASHEx_SHA224_Start_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash_ex.c	/^HAL_StatusTypeDef HAL_HASHEx_SHA224_Start_DMA(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size)$/;"	f
HAL_HASHEx_SHA224_Start_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash_ex.c	/^HAL_StatusTypeDef HAL_HASHEx_SHA224_Start_IT(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size, uint8_t* pOutBuffer)$/;"	f
HAL_HASHEx_SHA256_Accumulate	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash_ex.c	/^HAL_StatusTypeDef HAL_HASHEx_SHA256_Accumulate(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size)$/;"	f
HAL_HASHEx_SHA256_Finish	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash_ex.c	/^HAL_StatusTypeDef HAL_HASHEx_SHA256_Finish(HASH_HandleTypeDef *hhash, uint8_t* pOutBuffer, uint32_t Timeout)$/;"	f
HAL_HASHEx_SHA256_Start	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash_ex.c	/^HAL_StatusTypeDef HAL_HASHEx_SHA256_Start(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size, uint8_t* pOutBuffer, uint32_t Timeout)$/;"	f
HAL_HASHEx_SHA256_Start_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash_ex.c	/^HAL_StatusTypeDef HAL_HASHEx_SHA256_Start_DMA(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size)$/;"	f
HAL_HASHEx_SHA256_Start_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash_ex.c	/^HAL_StatusTypeDef HAL_HASHEx_SHA256_Start_IT(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size, uint8_t* pOutBuffer)$/;"	f
HAL_HMACEx_SHA224_Start	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash_ex.c	/^HAL_StatusTypeDef HAL_HMACEx_SHA224_Start(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size, uint8_t* pOutBuffer, uint32_t Timeout)$/;"	f
HAL_HMACEx_SHA224_Start_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash_ex.c	/^HAL_StatusTypeDef HAL_HMACEx_SHA224_Start_DMA(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size)$/;"	f
HAL_HMACEx_SHA256_Start	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash_ex.c	/^HAL_StatusTypeDef HAL_HMACEx_SHA256_Start(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size, uint8_t* pOutBuffer, uint32_t Timeout)$/;"	f
HAL_HMACEx_SHA256_Start_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash_ex.c	/^HAL_StatusTypeDef HAL_HMACEx_SHA256_Start_DMA(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size)$/;"	f
HASHEx_DMAError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash_ex.c	/^static void HASHEx_DMAError(DMA_HandleTypeDef *hdma)$/;"	f	file:
HASHEx_DMAXferCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash_ex.c	/^static void HASHEx_DMAXferCplt(DMA_HandleTypeDef *hdma)$/;"	f	file:
HASHEx_GetDigest	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash_ex.c	/^static void HASHEx_GetDigest(uint8_t *pMsgDigest, uint8_t Size)$/;"	f	file:
HASHEx_WriteData	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash_ex.c	/^static void HASHEx_WriteData(uint8_t *pInBuffer, uint32_t Size)$/;"	f	file:
__STM32F4xx_HAL_HASH_EX_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hash_ex.h	/^#define __STM32F4xx_HAL_HASH_EX_H$/;"	d
HAL_HCD_Connect_Callback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.c	/^__weak void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)$/;"	f
HAL_HCD_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.c	/^HAL_StatusTypeDef HAL_HCD_DeInit(HCD_HandleTypeDef *hhcd)$/;"	f
HAL_HCD_Disconnect_Callback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.c	/^__weak void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)$/;"	f
HAL_HCD_GetCurrentFrame	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.c	/^uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)$/;"	f
HAL_HCD_GetCurrentSpeed	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.c	/^uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)$/;"	f
HAL_HCD_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.c	/^HCD_StateTypeDef HAL_HCD_GetState(HCD_HandleTypeDef *hhcd)$/;"	f
HAL_HCD_HC_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.c	/^HCD_HCStateTypeDef  HAL_HCD_HC_GetState(HCD_HandleTypeDef *hhcd, uint8_t chnum)$/;"	f
HAL_HCD_HC_GetURBState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.c	/^HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)$/;"	f
HAL_HCD_HC_GetXferCount	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.c	/^uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)$/;"	f
HAL_HCD_HC_Halt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.c	/^HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)$/;"	f
HAL_HCD_HC_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.c	/^HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd,  $/;"	f
HAL_HCD_HC_NotifyURBChange_Callback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.c	/^__weak void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)$/;"	f
HAL_HCD_HC_SubmitRequest	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.c	/^HAL_StatusTypeDef HAL_HCD_HC_SubmitRequest(HCD_HandleTypeDef *hhcd,$/;"	f
HAL_HCD_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.c	/^void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)$/;"	f
HAL_HCD_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.c	/^HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)$/;"	f
HAL_HCD_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.c	/^__weak void  HAL_HCD_MspDeInit(HCD_HandleTypeDef *hhcd)$/;"	f
HAL_HCD_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.c	/^__weak void  HAL_HCD_MspInit(HCD_HandleTypeDef *hhcd)$/;"	f
HAL_HCD_ResetPort	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.c	/^HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)$/;"	f
HAL_HCD_SOF_Callback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.c	/^__weak void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)$/;"	f
HAL_HCD_Start	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.c	/^HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)$/;"	f
HAL_HCD_Stop	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.c	/^HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)$/;"	f
HCD_HC_IN_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.c	/^static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)$/;"	f	file:
HCD_HC_OUT_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.c	/^static void HCD_HC_OUT_IRQHandler  (HCD_HandleTypeDef *hhcd, uint8_t chnum)$/;"	f	file:
HCD_Port_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.c	/^static void HCD_Port_IRQHandler  (HCD_HandleTypeDef *hhcd)$/;"	f	file:
HCD_RXQLVL_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.c	/^static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)$/;"	f	file:
HAL_HCD_STATE_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.h	/^  HAL_HCD_STATE_BUSY     = 0x03,$/;"	e	enum:__anon203
HAL_HCD_STATE_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.h	/^  HAL_HCD_STATE_ERROR    = 0x02,$/;"	e	enum:__anon203
HAL_HCD_STATE_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.h	/^  HAL_HCD_STATE_READY    = 0x01,$/;"	e	enum:__anon203
HAL_HCD_STATE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.h	/^  HAL_HCD_STATE_RESET    = 0x00,$/;"	e	enum:__anon203
HAL_HCD_STATE_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.h	/^  HAL_HCD_STATE_TIMEOUT  = 0x04$/;"	e	enum:__anon203
HCD_HCStateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.h	/^typedef USB_OTG_HCStateTypeDef  HCD_HCStateTypeDef ;$/;"	t
HCD_HCTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.h	/^typedef USB_OTG_HCTypeDef       HCD_HCTypeDef ;   $/;"	t
HCD_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.h	/^} HCD_HandleTypeDef;$/;"	t	typeref:struct:__anon204
HCD_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.h	/^typedef USB_OTG_CfgTypeDef      HCD_InitTypeDef;$/;"	t
HCD_PHY_EMBEDDED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.h	/^#define HCD_PHY_EMBEDDED /;"	d
HCD_PHY_ULPI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.h	/^#define HCD_PHY_ULPI /;"	d
HCD_SPEED_FULL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.h	/^#define HCD_SPEED_FULL /;"	d
HCD_SPEED_HIGH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.h	/^#define HCD_SPEED_HIGH /;"	d
HCD_SPEED_LOW	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.h	/^#define HCD_SPEED_LOW /;"	d
HCD_StateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.h	/^} HCD_StateTypeDef;$/;"	t	typeref:enum:__anon203
HCD_TypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.h	/^typedef USB_OTG_GlobalTypeDef   HCD_TypeDef;$/;"	t
HCD_URBStateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.h	/^typedef USB_OTG_URBStateTypeDef HCD_URBStateTypeDef ;$/;"	t
IS_HCD_ALL_INSTANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.h	/^ #define IS_HCD_ALL_INSTANCE(/;"	d
Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.h	/^  HCD_InitTypeDef           Init;       \/*!< HCD required parameters  *\/$/;"	m	struct:__anon204
Instance	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.h	/^  HCD_TypeDef               *Instance;  \/*!< Register base address    *\/ $/;"	m	struct:__anon204
Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.h	/^  HAL_LockTypeDef           Lock;       \/*!< HCD peripheral status    *\/$/;"	m	struct:__anon204
State	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.h	/^  __IO HCD_StateTypeDef     State;      \/*!< HCD communication state  *\/$/;"	m	struct:__anon204
__HAL_HCD_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.h	/^#define __HAL_HCD_CLEAR_FLAG(/;"	d
__HAL_HCD_CLEAR_HC_INT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.h	/^#define __HAL_HCD_CLEAR_HC_INT(/;"	d
__HAL_HCD_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.h	/^#define __HAL_HCD_DISABLE(/;"	d
__HAL_HCD_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.h	/^#define __HAL_HCD_ENABLE(/;"	d
__HAL_HCD_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.h	/^#define __HAL_HCD_GET_FLAG(/;"	d
__HAL_HCD_IS_INVALID_INTERRUPT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.h	/^#define __HAL_HCD_IS_INVALID_INTERRUPT(/;"	d
__HAL_HCD_MASK_ACK_HC_INT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.h	/^#define __HAL_HCD_MASK_ACK_HC_INT(/;"	d
__HAL_HCD_MASK_HALT_HC_INT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.h	/^#define __HAL_HCD_MASK_HALT_HC_INT(/;"	d
__HAL_HCD_UNMASK_ACK_HC_INT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.h	/^#define __HAL_HCD_UNMASK_ACK_HC_INT(/;"	d
__HAL_HCD_UNMASK_HALT_HC_INT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.h	/^#define __HAL_HCD_UNMASK_HALT_HC_INT(/;"	d
__STM32F4xx_HAL_HCD_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.h	/^#define __STM32F4xx_HAL_HCD_H$/;"	d
hc	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.h	/^  HCD_HCTypeDef             hc[15];     \/*!< Host channels parameters *\/$/;"	m	struct:__anon204
pData	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_hcd.h	/^  void                      *pData;     \/*!< Pointer Stack Handler    *\/     $/;"	m	struct:__anon204
HAL_I2C_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)$/;"	f
HAL_I2C_ER_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)$/;"	f
HAL_I2C_EV_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)$/;"	f
HAL_I2C_ErrorCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^ __weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)$/;"	f
HAL_I2C_GetError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)$/;"	f
HAL_I2C_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)$/;"	f
HAL_I2C_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)$/;"	f
HAL_I2C_IsDeviceReady	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)$/;"	f
HAL_I2C_MasterRxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)$/;"	f
HAL_I2C_MasterTxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^ __weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)$/;"	f
HAL_I2C_Master_Receive	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)$/;"	f
HAL_I2C_Master_Receive_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)$/;"	f
HAL_I2C_Master_Receive_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)$/;"	f
HAL_I2C_Master_Transmit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)$/;"	f
HAL_I2C_Master_Transmit_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)$/;"	f
HAL_I2C_Master_Transmit_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)$/;"	f
HAL_I2C_MemRxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)$/;"	f
HAL_I2C_MemTxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^ __weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)$/;"	f
HAL_I2C_Mem_Read	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)$/;"	f
HAL_I2C_Mem_Read_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)$/;"	f
HAL_I2C_Mem_Read_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)$/;"	f
HAL_I2C_Mem_Write	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)$/;"	f
HAL_I2C_Mem_Write_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)$/;"	f
HAL_I2C_Mem_Write_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)$/;"	f
HAL_I2C_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^ __weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)$/;"	f
HAL_I2C_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^ __weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)$/;"	f
HAL_I2C_SlaveRxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)$/;"	f
HAL_I2C_SlaveTxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^ __weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)$/;"	f
HAL_I2C_Slave_Receive	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Slave_Receive(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t Timeout)$/;"	f
HAL_I2C_Slave_Receive_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Slave_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)$/;"	f
HAL_I2C_Slave_Receive_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Slave_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)$/;"	f
HAL_I2C_Slave_Transmit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Slave_Transmit(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t Timeout)$/;"	f
HAL_I2C_Slave_Transmit_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Slave_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)$/;"	f
HAL_I2C_Slave_Transmit_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Slave_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)$/;"	f
I2C_DMAError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^static void I2C_DMAError(DMA_HandleTypeDef *hdma)$/;"	f	file:
I2C_DMAMasterReceiveCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)$/;"	f	file:
I2C_DMAMasterTransmitCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)$/;"	f	file:
I2C_DMAMemReceiveCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^static void I2C_DMAMemReceiveCplt(DMA_HandleTypeDef *hdma)$/;"	f	file:
I2C_DMAMemTransmitCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^static void I2C_DMAMemTransmitCplt(DMA_HandleTypeDef *hdma)$/;"	f	file:
I2C_DMASlaveReceiveCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^static void I2C_DMASlaveReceiveCplt(DMA_HandleTypeDef *hdma)$/;"	f	file:
I2C_DMASlaveTransmitCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^static void I2C_DMASlaveTransmitCplt(DMA_HandleTypeDef *hdma)$/;"	f	file:
I2C_MasterReceive_BTF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^static HAL_StatusTypeDef I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)$/;"	f	file:
I2C_MasterReceive_RXNE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^static HAL_StatusTypeDef I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)$/;"	f	file:
I2C_MasterRequestRead	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout)$/;"	f	file:
I2C_MasterRequestWrite	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout)$/;"	f	file:
I2C_MasterTransmit_BTF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^static HAL_StatusTypeDef I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)$/;"	f	file:
I2C_MasterTransmit_TXE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^static HAL_StatusTypeDef I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)$/;"	f	file:
I2C_RequestMemoryRead	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)$/;"	f	file:
I2C_RequestMemoryWrite	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)$/;"	f	file:
I2C_SlaveReceive_BTF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^static HAL_StatusTypeDef I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)$/;"	f	file:
I2C_SlaveReceive_RXNE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^static HAL_StatusTypeDef I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)$/;"	f	file:
I2C_SlaveTransmit_BTF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^static HAL_StatusTypeDef I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)$/;"	f	file:
I2C_SlaveTransmit_TXE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^static HAL_StatusTypeDef I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)$/;"	f	file:
I2C_Slave_ADDR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^static HAL_StatusTypeDef I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c)$/;"	f	file:
I2C_Slave_AF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^static HAL_StatusTypeDef I2C_Slave_AF(I2C_HandleTypeDef *hi2c)$/;"	f	file:
I2C_Slave_STOPF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^static HAL_StatusTypeDef I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)$/;"	f	file:
I2C_TIMEOUT_ADDR_SLAVE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^#define I2C_TIMEOUT_ADDR_SLAVE /;"	d	file:
I2C_TIMEOUT_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^#define I2C_TIMEOUT_FLAG /;"	d	file:
I2C_WaitOnFlagUntilTimeout	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout)$/;"	f	file:
I2C_WaitOnMasterAddressFlagUntilTimeout	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.c	/^static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout)$/;"	f	file:
AddressingMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^  uint32_t AddressingMode;   \/*!< Specifies if 7-bit or 10-bit addressing mode is selected.$/;"	m	struct:__anon205
ClockSpeed	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^  uint32_t ClockSpeed;       \/*!< Specifies the clock frequency.$/;"	m	struct:__anon205
DualAddressMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^  uint32_t DualAddressMode;  \/*!< Specifies if dual addressing mode is selected.$/;"	m	struct:__anon205
DutyCycle	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^  uint32_t DutyCycle;        \/*!< Specifies the I2C fast mode duty cycle.$/;"	m	struct:__anon205
ErrorCode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^  __IO uint32_t              ErrorCode;  \/*!<  I2C Error code                *\/$/;"	m	struct:__anon207
GeneralCallMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^  uint32_t GeneralCallMode;  \/*!< Specifies if general call mode is selected.$/;"	m	struct:__anon205
HAL_I2C_ERROR_AF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define HAL_I2C_ERROR_AF /;"	d
HAL_I2C_ERROR_ARLO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define HAL_I2C_ERROR_ARLO /;"	d
HAL_I2C_ERROR_BERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define HAL_I2C_ERROR_BERR /;"	d
HAL_I2C_ERROR_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define HAL_I2C_ERROR_DMA /;"	d
HAL_I2C_ERROR_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define HAL_I2C_ERROR_NONE /;"	d
HAL_I2C_ERROR_OVR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define HAL_I2C_ERROR_OVR /;"	d
HAL_I2C_ERROR_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define HAL_I2C_ERROR_TIMEOUT /;"	d
HAL_I2C_STATE_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^  HAL_I2C_STATE_BUSY              = 0x02,  \/*!< I2C internal process is ongoing             *\/$/;"	e	enum:__anon206
HAL_I2C_STATE_BUSY_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^  HAL_I2C_STATE_BUSY_RX           = 0x22,  \/*!< Data Reception process is ongoing           *\/$/;"	e	enum:__anon206
HAL_I2C_STATE_BUSY_TX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^  HAL_I2C_STATE_BUSY_TX           = 0x12,  \/*!< Data Transmission process is ongoing        *\/$/;"	e	enum:__anon206
HAL_I2C_STATE_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^  HAL_I2C_STATE_ERROR             = 0x04   \/*!< I2C error state                             *\/$/;"	e	enum:__anon206
HAL_I2C_STATE_MEM_BUSY_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^  HAL_I2C_STATE_MEM_BUSY_RX       = 0x42,  \/*!< Memory Data Reception process is ongoing    *\/$/;"	e	enum:__anon206
HAL_I2C_STATE_MEM_BUSY_TX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^  HAL_I2C_STATE_MEM_BUSY_TX       = 0x32,  \/*!< Memory Data Transmission process is ongoing *\/$/;"	e	enum:__anon206
HAL_I2C_STATE_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^  HAL_I2C_STATE_READY             = 0x01,  \/*!< I2C initialized and ready for use           *\/$/;"	e	enum:__anon206
HAL_I2C_STATE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^  HAL_I2C_STATE_RESET             = 0x00,  \/*!< I2C not yet initialized or disabled         *\/$/;"	e	enum:__anon206
HAL_I2C_STATE_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^  HAL_I2C_STATE_TIMEOUT           = 0x03,  \/*!< I2C timeout state                           *\/$/;"	e	enum:__anon206
HAL_I2C_StateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^}HAL_I2C_StateTypeDef;$/;"	t	typeref:enum:__anon206
I2C_10BIT_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_10BIT_ADDRESS(/;"	d
I2C_10BIT_HEADER_READ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_10BIT_HEADER_READ(/;"	d
I2C_10BIT_HEADER_WRITE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_10BIT_HEADER_WRITE(/;"	d
I2C_7BIT_ADD_READ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_7BIT_ADD_READ(/;"	d
I2C_7BIT_ADD_WRITE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_7BIT_ADD_WRITE(/;"	d
I2C_ADDRESSINGMODE_10BIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_ADDRESSINGMODE_10BIT /;"	d
I2C_ADDRESSINGMODE_7BIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_ADDRESSINGMODE_7BIT /;"	d
I2C_DUALADDRESS_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_DUALADDRESS_DISABLE /;"	d
I2C_DUALADDRESS_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_DUALADDRESS_ENABLE /;"	d
I2C_DUTYCYCLE_16_9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_DUTYCYCLE_16_9 /;"	d
I2C_DUTYCYCLE_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_DUTYCYCLE_2 /;"	d
I2C_FLAG_ADD10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_FLAG_ADD10 /;"	d
I2C_FLAG_ADDR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_FLAG_ADDR /;"	d
I2C_FLAG_AF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_FLAG_AF /;"	d
I2C_FLAG_ARLO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_FLAG_ARLO /;"	d
I2C_FLAG_BERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_FLAG_BERR /;"	d
I2C_FLAG_BTF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_FLAG_BTF /;"	d
I2C_FLAG_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_FLAG_BUSY /;"	d
I2C_FLAG_DUALF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_FLAG_DUALF /;"	d
I2C_FLAG_GENCALL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_FLAG_GENCALL /;"	d
I2C_FLAG_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_FLAG_MASK /;"	d
I2C_FLAG_MSL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_FLAG_MSL /;"	d
I2C_FLAG_OVR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_FLAG_OVR /;"	d
I2C_FLAG_PECERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_FLAG_PECERR /;"	d
I2C_FLAG_RXNE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_FLAG_RXNE /;"	d
I2C_FLAG_SB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_FLAG_SB /;"	d
I2C_FLAG_SMBALERT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_FLAG_SMBALERT /;"	d
I2C_FLAG_SMBDEFAULT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_FLAG_SMBDEFAULT /;"	d
I2C_FLAG_SMBHOST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_FLAG_SMBHOST /;"	d
I2C_FLAG_STOPF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_FLAG_STOPF /;"	d
I2C_FLAG_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_FLAG_TIMEOUT /;"	d
I2C_FLAG_TRA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_FLAG_TRA /;"	d
I2C_FLAG_TXE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_FLAG_TXE /;"	d
I2C_FREQRANGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_FREQRANGE(/;"	d
I2C_GENERALCALL_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_GENERALCALL_DISABLE /;"	d
I2C_GENERALCALL_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_GENERALCALL_ENABLE /;"	d
I2C_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^}I2C_HandleTypeDef;$/;"	t	typeref:struct:__anon207
I2C_IT_BUF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_IT_BUF /;"	d
I2C_IT_ERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_IT_ERR /;"	d
I2C_IT_EVT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_IT_EVT /;"	d
I2C_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^}I2C_InitTypeDef;$/;"	t	typeref:struct:__anon205
I2C_MEMADD_SIZE_16BIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_MEMADD_SIZE_16BIT /;"	d
I2C_MEMADD_SIZE_8BIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_MEMADD_SIZE_8BIT /;"	d
I2C_MEM_ADD_LSB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_MEM_ADD_LSB(/;"	d
I2C_MEM_ADD_MSB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_MEM_ADD_MSB(/;"	d
I2C_NOSTRETCH_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_NOSTRETCH_DISABLE /;"	d
I2C_NOSTRETCH_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_NOSTRETCH_ENABLE /;"	d
I2C_RISE_TIME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_RISE_TIME(/;"	d
I2C_SPEED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_SPEED(/;"	d
I2C_SPEED_FAST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_SPEED_FAST(/;"	d
I2C_SPEED_STANDARD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define I2C_SPEED_STANDARD(/;"	d
IS_I2C_ADDRESSING_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define IS_I2C_ADDRESSING_MODE(/;"	d
IS_I2C_CLOCK_SPEED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define IS_I2C_CLOCK_SPEED(/;"	d
IS_I2C_DUAL_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define IS_I2C_DUAL_ADDRESS(/;"	d
IS_I2C_DUTY_CYCLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define IS_I2C_DUTY_CYCLE(/;"	d
IS_I2C_GENERAL_CALL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define IS_I2C_GENERAL_CALL(/;"	d
IS_I2C_MEMADD_SIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define IS_I2C_MEMADD_SIZE(/;"	d
IS_I2C_NO_STRETCH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define IS_I2C_NO_STRETCH(/;"	d
IS_I2C_OWN_ADDRESS1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define IS_I2C_OWN_ADDRESS1(/;"	d
IS_I2C_OWN_ADDRESS2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define IS_I2C_OWN_ADDRESS2(/;"	d
Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^  I2C_InitTypeDef            Init;       \/*!< I2C communication parameters   *\/$/;"	m	struct:__anon207
Instance	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^  I2C_TypeDef                *Instance;  \/*!< I2C registers base address     *\/$/;"	m	struct:__anon207
Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^  HAL_LockTypeDef            Lock;       \/*!< I2C locking object             *\/$/;"	m	struct:__anon207
NoStretchMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^  uint32_t NoStretchMode;    \/*!< Specifies if nostretch mode is selected.$/;"	m	struct:__anon205
OwnAddress1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^  uint32_t OwnAddress1;      \/*!< Specifies the first device own address.$/;"	m	struct:__anon205
OwnAddress2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^  uint32_t OwnAddress2;      \/*!< Specifies the second device own address if dual addressing mode is selected$/;"	m	struct:__anon205
State	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^  __IO HAL_I2C_StateTypeDef  State;      \/*!< I2C communication state        *\/$/;"	m	struct:__anon207
XferCount	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^  __IO uint16_t              XferCount;  \/*!< I2C transfer counter           *\/$/;"	m	struct:__anon207
XferSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^  uint16_t                   XferSize;   \/*!< I2C transfer size              *\/$/;"	m	struct:__anon207
__HAL_I2C_CLEAR_ADDRFLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define __HAL_I2C_CLEAR_ADDRFLAG(/;"	d
__HAL_I2C_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define __HAL_I2C_CLEAR_FLAG(/;"	d
__HAL_I2C_CLEAR_STOPFLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define __HAL_I2C_CLEAR_STOPFLAG(/;"	d
__HAL_I2C_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define __HAL_I2C_DISABLE(/;"	d
__HAL_I2C_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define __HAL_I2C_DISABLE_IT(/;"	d
__HAL_I2C_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define __HAL_I2C_ENABLE(/;"	d
__HAL_I2C_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define __HAL_I2C_ENABLE_IT(/;"	d
__HAL_I2C_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define __HAL_I2C_GET_FLAG(/;"	d
__HAL_I2C_GET_IT_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define __HAL_I2C_GET_IT_SOURCE(/;"	d
__HAL_I2C_RESET_HANDLE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define __HAL_I2C_RESET_HANDLE_STATE(/;"	d
__STM32F4xx_HAL_I2C_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^#define __STM32F4xx_HAL_I2C_H$/;"	d
hdmarx	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^  DMA_HandleTypeDef          *hdmarx;    \/*!< I2C Rx DMA handle parameters   *\/$/;"	m	struct:__anon207
hdmatx	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^  DMA_HandleTypeDef          *hdmatx;    \/*!< I2C Tx DMA handle parameters   *\/$/;"	m	struct:__anon207
pBuffPtr	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c.h	/^  uint8_t                    *pBuffPtr;  \/*!< Pointer to I2C transfer buffer *\/$/;"	m	struct:__anon207
HAL_I2CEx_ConfigAnalogFilter	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c_ex.c	/^HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)$/;"	f
HAL_I2CEx_ConfigDigitalFilter	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c_ex.c	/^HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)$/;"	f
I2C_ANALOGFILTER_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c_ex.h	/^#define I2C_ANALOGFILTER_DISABLE /;"	d
I2C_ANALOGFILTER_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c_ex.h	/^#define I2C_ANALOGFILTER_ENABLE /;"	d
IS_I2C_ANALOG_FILTER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c_ex.h	/^#define IS_I2C_ANALOG_FILTER(/;"	d
IS_I2C_DIGITAL_FILTER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c_ex.h	/^#define IS_I2C_DIGITAL_FILTER(/;"	d
__STM32F4xx_HAL_I2C_EX_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2c_ex.h	/^#define __STM32F4xx_HAL_I2C_EX_H$/;"	d
HAL_I2S_DMAPause	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.c	/^__weak HAL_StatusTypeDef HAL_I2S_DMAPause(I2S_HandleTypeDef *hi2s)$/;"	f
HAL_I2S_DMAResume	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.c	/^__weak HAL_StatusTypeDef HAL_I2S_DMAResume(I2S_HandleTypeDef *hi2s)$/;"	f
HAL_I2S_DMAStop	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.c	/^__weak HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)$/;"	f
HAL_I2S_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.c	/^HAL_StatusTypeDef HAL_I2S_DeInit(I2S_HandleTypeDef *hi2s)$/;"	f
HAL_I2S_ErrorCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.c	/^ __weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)$/;"	f
HAL_I2S_GetError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.c	/^uint32_t HAL_I2S_GetError(I2S_HandleTypeDef *hi2s)$/;"	f
HAL_I2S_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.c	/^HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s)$/;"	f
HAL_I2S_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.c	/^__weak void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)$/;"	f
HAL_I2S_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.c	/^__weak HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)$/;"	f
HAL_I2S_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.c	/^ __weak void HAL_I2S_MspDeInit(I2S_HandleTypeDef *hi2s)$/;"	f
HAL_I2S_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.c	/^ __weak void HAL_I2S_MspInit(I2S_HandleTypeDef *hi2s)$/;"	f
HAL_I2S_Receive	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.c	/^HAL_StatusTypeDef HAL_I2S_Receive(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout)$/;"	f
HAL_I2S_Receive_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.c	/^HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)$/;"	f
HAL_I2S_Receive_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.c	/^HAL_StatusTypeDef HAL_I2S_Receive_IT(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)$/;"	f
HAL_I2S_RxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.c	/^__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)$/;"	f
HAL_I2S_RxHalfCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.c	/^__weak void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)$/;"	f
HAL_I2S_Transmit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.c	/^HAL_StatusTypeDef HAL_I2S_Transmit(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout)$/;"	f
HAL_I2S_Transmit_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.c	/^HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)$/;"	f
HAL_I2S_Transmit_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.c	/^HAL_StatusTypeDef HAL_I2S_Transmit_IT(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)$/;"	f
HAL_I2S_TxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.c	/^ __weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)$/;"	f
HAL_I2S_TxHalfCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.c	/^ __weak void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)$/;"	f
I2S_DMAError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.c	/^void I2S_DMAError(DMA_HandleTypeDef *hdma)$/;"	f
I2S_DMARxHalfCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.c	/^void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)$/;"	f
I2S_DMATxHalfCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.c	/^ void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)$/;"	f
I2S_Receive_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.c	/^HAL_StatusTypeDef I2S_Receive_IT(I2S_HandleTypeDef *hi2s)$/;"	f
I2S_Transmit_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.c	/^HAL_StatusTypeDef I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)$/;"	f
I2S_WaitFlagStateUntilTimeout	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.c	/^HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, uint32_t Status, uint32_t Timeout)$/;"	f
AudioFreq	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^  uint32_t AudioFreq;    \/*!< Specifies the frequency selected for the I2S communication.$/;"	m	struct:__anon208
CPOL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^  uint32_t CPOL;         \/*!< Specifies the idle state of the I2S clock.$/;"	m	struct:__anon208
ClockSource	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^  uint32_t ClockSource;  \/*!< Specifies the I2S Clock Source.$/;"	m	struct:__anon208
DataFormat	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^  uint32_t DataFormat;   \/*!< Specifies the data format for the I2S communication.$/;"	m	struct:__anon208
ErrorCode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^  __IO uint32_t              ErrorCode;    \/* I2S Error code                    *\/$/;"	m	struct:__anon210
FullDuplexMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^  uint32_t FullDuplexMode;  \/*!< Specifies the I2S FullDuplex mode.$/;"	m	struct:__anon208
HAL_I2SEX_ERROR_OVR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define HAL_I2SEX_ERROR_OVR /;"	d
HAL_I2SEX_ERROR_UDR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define HAL_I2SEX_ERROR_UDR /;"	d
HAL_I2S_ERROR_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define HAL_I2S_ERROR_DMA /;"	d
HAL_I2S_ERROR_FRE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define HAL_I2S_ERROR_FRE /;"	d
HAL_I2S_ERROR_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define HAL_I2S_ERROR_NONE /;"	d
HAL_I2S_ERROR_OVR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define HAL_I2S_ERROR_OVR /;"	d
HAL_I2S_ERROR_UDR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define HAL_I2S_ERROR_UDR /;"	d
HAL_I2S_STATE_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^  HAL_I2S_STATE_BUSY       = 0x02,  \/*!< I2S internal process is ongoing                    *\/$/;"	e	enum:__anon209
HAL_I2S_STATE_BUSY_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^  HAL_I2S_STATE_BUSY_RX    = 0x22,  \/*!< Data Reception process is ongoing                  *\/$/;"	e	enum:__anon209
HAL_I2S_STATE_BUSY_TX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^  HAL_I2S_STATE_BUSY_TX    = 0x12,  \/*!< Data Transmission process is ongoing               *\/$/;"	e	enum:__anon209
HAL_I2S_STATE_BUSY_TX_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^  HAL_I2S_STATE_BUSY_TX_RX = 0x32,  \/*!< Data Transmission and Reception process is ongoing *\/$/;"	e	enum:__anon209
HAL_I2S_STATE_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^  HAL_I2S_STATE_ERROR      = 0x04   \/*!< I2S error state                                    *\/$/;"	e	enum:__anon209
HAL_I2S_STATE_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^  HAL_I2S_STATE_READY      = 0x01,  \/*!< I2S initialized and ready for use                  *\/$/;"	e	enum:__anon209
HAL_I2S_STATE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^  HAL_I2S_STATE_RESET      = 0x00,  \/*!< I2S not yet initialized or disabled                *\/$/;"	e	enum:__anon209
HAL_I2S_STATE_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^  HAL_I2S_STATE_TIMEOUT    = 0x03,  \/*!< I2S timeout state                                  *\/$/;"	e	enum:__anon209
HAL_I2S_StateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^}HAL_I2S_StateTypeDef;$/;"	t	typeref:enum:__anon209
I2S_AUDIOFREQ_11K	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_AUDIOFREQ_11K /;"	d
I2S_AUDIOFREQ_16K	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_AUDIOFREQ_16K /;"	d
I2S_AUDIOFREQ_192K	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_AUDIOFREQ_192K /;"	d
I2S_AUDIOFREQ_22K	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_AUDIOFREQ_22K /;"	d
I2S_AUDIOFREQ_32K	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_AUDIOFREQ_32K /;"	d
I2S_AUDIOFREQ_44K	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_AUDIOFREQ_44K /;"	d
I2S_AUDIOFREQ_48K	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_AUDIOFREQ_48K /;"	d
I2S_AUDIOFREQ_8K	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_AUDIOFREQ_8K /;"	d
I2S_AUDIOFREQ_96K	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_AUDIOFREQ_96K /;"	d
I2S_AUDIOFREQ_DEFAULT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_AUDIOFREQ_DEFAULT /;"	d
I2S_CLOCK_EXTERNAL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_CLOCK_EXTERNAL /;"	d
I2S_CLOCK_PLL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_CLOCK_PLL /;"	d
I2S_CLOCK_PLLR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_CLOCK_PLLR /;"	d
I2S_CLOCK_PLLSRC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_CLOCK_PLLSRC /;"	d
I2S_CPOL_HIGH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_CPOL_HIGH /;"	d
I2S_CPOL_LOW	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_CPOL_LOW /;"	d
I2S_DATAFORMAT_16B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_DATAFORMAT_16B /;"	d
I2S_DATAFORMAT_16B_EXTENDED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_DATAFORMAT_16B_EXTENDED /;"	d
I2S_DATAFORMAT_24B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_DATAFORMAT_24B /;"	d
I2S_DATAFORMAT_32B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_DATAFORMAT_32B /;"	d
I2S_FLAG_BSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_FLAG_BSY /;"	d
I2S_FLAG_CHSIDE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_FLAG_CHSIDE /;"	d
I2S_FLAG_FRE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_FLAG_FRE /;"	d
I2S_FLAG_OVR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_FLAG_OVR /;"	d
I2S_FLAG_RXNE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_FLAG_RXNE /;"	d
I2S_FLAG_TXE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_FLAG_TXE /;"	d
I2S_FLAG_UDR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_FLAG_UDR /;"	d
I2S_FULLDUPLEXMODE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_FULLDUPLEXMODE_DISABLE /;"	d
I2S_FULLDUPLEXMODE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_FULLDUPLEXMODE_ENABLE /;"	d
I2S_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^}I2S_HandleTypeDef;$/;"	t	typeref:struct:__anon210
I2S_IT_ERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_IT_ERR /;"	d
I2S_IT_RXNE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_IT_RXNE /;"	d
I2S_IT_TXE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_IT_TXE /;"	d
I2S_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^}I2S_InitTypeDef;$/;"	t	typeref:struct:__anon208
I2S_MCLKOUTPUT_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_MCLKOUTPUT_DISABLE /;"	d
I2S_MCLKOUTPUT_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_MCLKOUTPUT_ENABLE /;"	d
I2S_MODE_MASTER_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_MODE_MASTER_RX /;"	d
I2S_MODE_MASTER_TX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_MODE_MASTER_TX /;"	d
I2S_MODE_SLAVE_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_MODE_SLAVE_RX /;"	d
I2S_MODE_SLAVE_TX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_MODE_SLAVE_TX /;"	d
I2S_STANDARD_LSB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_STANDARD_LSB /;"	d
I2S_STANDARD_MSB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_STANDARD_MSB /;"	d
I2S_STANDARD_PCM_LONG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_STANDARD_PCM_LONG /;"	d
I2S_STANDARD_PCM_SHORT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_STANDARD_PCM_SHORT /;"	d
I2S_STANDARD_PHILIPS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2S_STANDARD_PHILIPS /;"	d
I2SxEXT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define I2SxEXT(/;"	d
IS_I2S_AUDIO_FREQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define IS_I2S_AUDIO_FREQ(/;"	d
IS_I2S_CLOCKSOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define IS_I2S_CLOCKSOURCE(/;"	d
IS_I2S_CPOL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define IS_I2S_CPOL(/;"	d
IS_I2S_DATA_FORMAT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define IS_I2S_DATA_FORMAT(/;"	d
IS_I2S_FULLDUPLEX_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define IS_I2S_FULLDUPLEX_MODE(/;"	d
IS_I2S_MCLK_OUTPUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define IS_I2S_MCLK_OUTPUT(/;"	d
IS_I2S_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define IS_I2S_MODE(/;"	d
IS_I2S_STANDARD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define IS_I2S_STANDARD(/;"	d
Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^  I2S_InitTypeDef            Init;         \/* I2S communication parameters      *\/$/;"	m	struct:__anon210
Instance	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^  SPI_TypeDef                *Instance;    \/* I2S registers base address        *\/$/;"	m	struct:__anon210
Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^  __IO HAL_LockTypeDef       Lock;         \/* I2S locking object                *\/$/;"	m	struct:__anon210
MCLKOutput	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^  uint32_t MCLKOutput;   \/*!< Specifies whether the I2S MCLK output is enabled or not.$/;"	m	struct:__anon208
Mode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^  uint32_t Mode;         \/*!< Specifies the I2S operating mode.$/;"	m	struct:__anon208
RxXferCount	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^  __IO uint16_t              RxXferCount;  \/* I2S Rx transfer counter           *\/$/;"	m	struct:__anon210
RxXferSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^  __IO uint16_t              RxXferSize;   \/* I2S Rx transfer size              *\/$/;"	m	struct:__anon210
Standard	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^  uint32_t Standard;     \/*!< Specifies the standard used for the I2S communication.$/;"	m	struct:__anon208
State	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^  __IO HAL_I2S_StateTypeDef  State;        \/* I2S communication state           *\/$/;"	m	struct:__anon210
TxXferCount	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^  __IO uint16_t              TxXferCount;  \/* I2S Tx transfer Counter           *\/$/;"	m	struct:__anon210
TxXferSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^  __IO uint16_t              TxXferSize;   \/* I2S Tx transfer size              *\/$/;"	m	struct:__anon210
__HAL_I2S_CLEAR_OVRFLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define __HAL_I2S_CLEAR_OVRFLAG(/;"	d
__HAL_I2S_CLEAR_UDRFLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define __HAL_I2S_CLEAR_UDRFLAG(/;"	d
__HAL_I2S_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define __HAL_I2S_DISABLE(/;"	d
__HAL_I2S_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define __HAL_I2S_DISABLE_IT(/;"	d
__HAL_I2S_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define __HAL_I2S_ENABLE(/;"	d
__HAL_I2S_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define __HAL_I2S_ENABLE_IT(/;"	d
__HAL_I2S_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define __HAL_I2S_GET_FLAG(/;"	d
__HAL_I2S_GET_IT_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define __HAL_I2S_GET_IT_SOURCE(/;"	d
__HAL_I2S_RESET_HANDLE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define __HAL_I2S_RESET_HANDLE_STATE(/;"	d
__STM32F4xx_HAL_I2S_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^#define __STM32F4xx_HAL_I2S_H$/;"	d
hdmarx	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^  DMA_HandleTypeDef          *hdmarx;      \/* I2S Rx DMA handle parameters      *\/$/;"	m	struct:__anon210
hdmatx	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^  DMA_HandleTypeDef          *hdmatx;      \/* I2S Tx DMA handle parameters      *\/$/;"	m	struct:__anon210
pRxBuffPtr	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^  uint16_t                   *pRxBuffPtr;  \/* Pointer to I2S Rx transfer buffer *\/$/;"	m	struct:__anon210
pTxBuffPtr	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s.h	/^  uint16_t                   *pTxBuffPtr;  \/* Pointer to I2S Tx transfer buffer *\/$/;"	m	struct:__anon210
HAL_I2SEx_TransmitReceive	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s_ex.c	/^HAL_StatusTypeDef HAL_I2SEx_TransmitReceive(I2S_HandleTypeDef *hi2s, uint16_t *pTxData, uint16_t *pRxData, uint16_t Size, uint32_t Timeout)$/;"	f
HAL_I2SEx_TransmitReceive_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s_ex.c	/^HAL_StatusTypeDef HAL_I2SEx_TransmitReceive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pTxData, uint16_t *pRxData, uint16_t Size)$/;"	f
HAL_I2SEx_TransmitReceive_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s_ex.c	/^HAL_StatusTypeDef HAL_I2SEx_TransmitReceive_IT(I2S_HandleTypeDef *hi2s, uint16_t *pTxData, uint16_t *pRxData, uint16_t Size)$/;"	f
HAL_I2S_DMAPause	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s_ex.c	/^HAL_StatusTypeDef HAL_I2S_DMAPause(I2S_HandleTypeDef *hi2s)$/;"	f
HAL_I2S_DMAResume	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s_ex.c	/^HAL_StatusTypeDef HAL_I2S_DMAResume(I2S_HandleTypeDef *hi2s)$/;"	f
HAL_I2S_DMAStop	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s_ex.c	/^HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)$/;"	f
HAL_I2S_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s_ex.c	/^void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)$/;"	f
HAL_I2S_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s_ex.c	/^HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)$/;"	f
I2SEx_TransmitReceive_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s_ex.c	/^HAL_StatusTypeDef I2SEx_TransmitReceive_IT(I2S_HandleTypeDef *hi2s)$/;"	f
I2S_DMARxCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s_ex.c	/^void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)$/;"	f
I2S_DMATxCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s_ex.c	/^void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)$/;"	f
I2S_GetInputClock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s_ex.c	/^uint32_t I2S_GetInputClock(I2S_HandleTypeDef *hi2s)$/;"	f
__STM32F4xx_HAL_I2S_EX_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_i2s_ex.h	/^#define __STM32F4xx_HAL_I2S_EX_H$/;"	d
HAL_IRDA_DMAPause	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.c	/^HAL_StatusTypeDef HAL_IRDA_DMAPause(IRDA_HandleTypeDef *hirda)$/;"	f
HAL_IRDA_DMAResume	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.c	/^HAL_StatusTypeDef HAL_IRDA_DMAResume(IRDA_HandleTypeDef *hirda)$/;"	f
HAL_IRDA_DMAStop	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.c	/^HAL_StatusTypeDef HAL_IRDA_DMAStop(IRDA_HandleTypeDef *hirda)$/;"	f
HAL_IRDA_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.c	/^HAL_StatusTypeDef HAL_IRDA_DeInit(IRDA_HandleTypeDef *hirda)$/;"	f
HAL_IRDA_ErrorCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.c	/^ __weak void HAL_IRDA_ErrorCallback(IRDA_HandleTypeDef *hirda)$/;"	f
HAL_IRDA_GetError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.c	/^uint32_t HAL_IRDA_GetError(IRDA_HandleTypeDef *hirda)$/;"	f
HAL_IRDA_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.c	/^HAL_IRDA_StateTypeDef HAL_IRDA_GetState(IRDA_HandleTypeDef *hirda)$/;"	f
HAL_IRDA_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.c	/^void HAL_IRDA_IRQHandler(IRDA_HandleTypeDef *hirda)$/;"	f
HAL_IRDA_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.c	/^HAL_StatusTypeDef HAL_IRDA_Init(IRDA_HandleTypeDef *hirda)$/;"	f
HAL_IRDA_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.c	/^ __weak void HAL_IRDA_MspDeInit(IRDA_HandleTypeDef *hirda)$/;"	f
HAL_IRDA_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.c	/^ __weak void HAL_IRDA_MspInit(IRDA_HandleTypeDef *hirda)$/;"	f
HAL_IRDA_Receive	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.c	/^HAL_StatusTypeDef HAL_IRDA_Receive(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size, uint32_t Timeout)$/;"	f
HAL_IRDA_Receive_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.c	/^HAL_StatusTypeDef HAL_IRDA_Receive_DMA(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size)$/;"	f
HAL_IRDA_Receive_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.c	/^HAL_StatusTypeDef HAL_IRDA_Receive_IT(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size)$/;"	f
HAL_IRDA_RxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.c	/^__weak void HAL_IRDA_RxCpltCallback(IRDA_HandleTypeDef *hirda)$/;"	f
HAL_IRDA_RxHalfCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.c	/^__weak void HAL_IRDA_RxHalfCpltCallback(IRDA_HandleTypeDef *hirda)$/;"	f
HAL_IRDA_Transmit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.c	/^HAL_StatusTypeDef HAL_IRDA_Transmit(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size, uint32_t Timeout)$/;"	f
HAL_IRDA_Transmit_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.c	/^HAL_StatusTypeDef HAL_IRDA_Transmit_DMA(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size)$/;"	f
HAL_IRDA_Transmit_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.c	/^HAL_StatusTypeDef HAL_IRDA_Transmit_IT(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size)$/;"	f
HAL_IRDA_TxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.c	/^ __weak void HAL_IRDA_TxCpltCallback(IRDA_HandleTypeDef *hirda)$/;"	f
HAL_IRDA_TxHalfCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.c	/^ __weak void HAL_IRDA_TxHalfCpltCallback(IRDA_HandleTypeDef *hirda)$/;"	f
IRDA_DMAError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.c	/^static void IRDA_DMAError(DMA_HandleTypeDef *hdma)   $/;"	f	file:
IRDA_DMAReceiveCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.c	/^static void IRDA_DMAReceiveCplt(DMA_HandleTypeDef *hdma)   $/;"	f	file:
IRDA_DMAReceiveHalfCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.c	/^static void IRDA_DMAReceiveHalfCplt(DMA_HandleTypeDef *hdma)$/;"	f	file:
IRDA_DMATransmitCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.c	/^static void IRDA_DMATransmitCplt(DMA_HandleTypeDef *hdma)$/;"	f	file:
IRDA_DMATransmitHalfCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.c	/^static void IRDA_DMATransmitHalfCplt(DMA_HandleTypeDef *hdma)$/;"	f	file:
IRDA_EndTransmit_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.c	/^static HAL_StatusTypeDef IRDA_EndTransmit_IT(IRDA_HandleTypeDef *hirda)$/;"	f	file:
IRDA_Receive_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.c	/^static HAL_StatusTypeDef IRDA_Receive_IT(IRDA_HandleTypeDef *hirda)$/;"	f	file:
IRDA_SetConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.c	/^static void IRDA_SetConfig(IRDA_HandleTypeDef *hirda)$/;"	f	file:
IRDA_TIMEOUT_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.c	/^#define IRDA_TIMEOUT_VALUE /;"	d	file:
IRDA_Transmit_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.c	/^static HAL_StatusTypeDef IRDA_Transmit_IT(IRDA_HandleTypeDef *hirda)$/;"	f	file:
IRDA_WaitOnFlagUntilTimeout	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.c	/^static HAL_StatusTypeDef IRDA_WaitOnFlagUntilTimeout(IRDA_HandleTypeDef *hirda, uint32_t Flag, FlagStatus Status, uint32_t Timeout)  $/;"	f	file:
BaudRate	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^  uint32_t BaudRate;                  \/*!< This member configures the IRDA communication baud rate.$/;"	m	struct:__anon211
ErrorCode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^  __IO uint32_t               ErrorCode;        \/* IRDA Error code                    *\/$/;"	m	struct:__anon213
HAL_IRDA_ERROR_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define HAL_IRDA_ERROR_DMA /;"	d
HAL_IRDA_ERROR_FE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define HAL_IRDA_ERROR_FE /;"	d
HAL_IRDA_ERROR_NE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define HAL_IRDA_ERROR_NE /;"	d
HAL_IRDA_ERROR_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define HAL_IRDA_ERROR_NONE /;"	d
HAL_IRDA_ERROR_ORE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define HAL_IRDA_ERROR_ORE /;"	d
HAL_IRDA_ERROR_PE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define HAL_IRDA_ERROR_PE /;"	d
HAL_IRDA_STATE_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^  HAL_IRDA_STATE_BUSY              = 0x02,    \/*!< An internal process is ongoing *\/$/;"	e	enum:__anon212
HAL_IRDA_STATE_BUSY_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^  HAL_IRDA_STATE_BUSY_RX           = 0x22,    \/*!< Data Reception process is ongoing *\/$/;"	e	enum:__anon212
HAL_IRDA_STATE_BUSY_TX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^  HAL_IRDA_STATE_BUSY_TX           = 0x12,    \/*!< Data Transmission process is ongoing *\/$/;"	e	enum:__anon212
HAL_IRDA_STATE_BUSY_TX_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^  HAL_IRDA_STATE_BUSY_TX_RX        = 0x32,    \/*!< Data Transmission and Reception process is ongoing *\/$/;"	e	enum:__anon212
HAL_IRDA_STATE_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^  HAL_IRDA_STATE_ERROR             = 0x04     \/*!< Error *\/$/;"	e	enum:__anon212
HAL_IRDA_STATE_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^  HAL_IRDA_STATE_READY             = 0x01,    \/*!< Peripheral Initialized and ready for use *\/$/;"	e	enum:__anon212
HAL_IRDA_STATE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^  HAL_IRDA_STATE_RESET             = 0x00,    \/*!< Peripheral is not yet Initialized *\/$/;"	e	enum:__anon212
HAL_IRDA_STATE_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^  HAL_IRDA_STATE_TIMEOUT           = 0x03,    \/*!< Timeout state *\/$/;"	e	enum:__anon212
HAL_IRDA_StateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^}HAL_IRDA_StateTypeDef;$/;"	t	typeref:enum:__anon212
IRDA_BRR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IRDA_BRR(/;"	d
IRDA_CR1_REG_INDEX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IRDA_CR1_REG_INDEX /;"	d
IRDA_CR2_REG_INDEX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IRDA_CR2_REG_INDEX /;"	d
IRDA_CR3_REG_INDEX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IRDA_CR3_REG_INDEX /;"	d
IRDA_DIV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IRDA_DIV(/;"	d
IRDA_DIVFRAQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IRDA_DIVFRAQ(/;"	d
IRDA_DIVMANT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IRDA_DIVMANT(/;"	d
IRDA_FLAG_FE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IRDA_FLAG_FE /;"	d
IRDA_FLAG_IDLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IRDA_FLAG_IDLE /;"	d
IRDA_FLAG_NE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IRDA_FLAG_NE /;"	d
IRDA_FLAG_ORE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IRDA_FLAG_ORE /;"	d
IRDA_FLAG_PE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IRDA_FLAG_PE /;"	d
IRDA_FLAG_RXNE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IRDA_FLAG_RXNE /;"	d
IRDA_FLAG_TC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IRDA_FLAG_TC /;"	d
IRDA_FLAG_TXE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IRDA_FLAG_TXE /;"	d
IRDA_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^}IRDA_HandleTypeDef;$/;"	t	typeref:struct:__anon213
IRDA_IT_CTS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IRDA_IT_CTS /;"	d
IRDA_IT_ERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IRDA_IT_ERR /;"	d
IRDA_IT_IDLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IRDA_IT_IDLE /;"	d
IRDA_IT_LBD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IRDA_IT_LBD /;"	d
IRDA_IT_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IRDA_IT_MASK /;"	d
IRDA_IT_PE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IRDA_IT_PE /;"	d
IRDA_IT_RXNE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IRDA_IT_RXNE /;"	d
IRDA_IT_TC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IRDA_IT_TC /;"	d
IRDA_IT_TXE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IRDA_IT_TXE /;"	d
IRDA_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^}IRDA_InitTypeDef;$/;"	t	typeref:struct:__anon211
IRDA_MODE_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IRDA_MODE_RX /;"	d
IRDA_MODE_TX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IRDA_MODE_TX /;"	d
IRDA_MODE_TX_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IRDA_MODE_TX_RX /;"	d
IRDA_PARITY_EVEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IRDA_PARITY_EVEN /;"	d
IRDA_PARITY_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IRDA_PARITY_NONE /;"	d
IRDA_PARITY_ODD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IRDA_PARITY_ODD /;"	d
IRDA_POWERMODE_LOWPOWER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IRDA_POWERMODE_LOWPOWER /;"	d
IRDA_POWERMODE_NORMAL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IRDA_POWERMODE_NORMAL /;"	d
IRDA_WORDLENGTH_8B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IRDA_WORDLENGTH_8B /;"	d
IRDA_WORDLENGTH_9B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IRDA_WORDLENGTH_9B /;"	d
IS_IRDA_BAUDRATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IS_IRDA_BAUDRATE(/;"	d
IS_IRDA_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IS_IRDA_MODE(/;"	d
IS_IRDA_PARITY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IS_IRDA_PARITY(/;"	d
IS_IRDA_POWERMODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IS_IRDA_POWERMODE(/;"	d
IS_IRDA_WORD_LENGTH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define IS_IRDA_WORD_LENGTH(/;"	d
Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^  IRDA_InitTypeDef            Init;             \/* IRDA communication parameters      *\/$/;"	m	struct:__anon213
Instance	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^  USART_TypeDef               *Instance;        \/* USART registers base address       *\/$/;"	m	struct:__anon213
IrDAMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^  uint32_t IrDAMode;                  \/*!< Specifies the IrDA mode$/;"	m	struct:__anon211
Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^  HAL_LockTypeDef             Lock;             \/* Locking object                     *\/$/;"	m	struct:__anon213
Mode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^  uint32_t Mode;                      \/*!< Specifies wether the Receive or Transmit mode is enabled or disabled.$/;"	m	struct:__anon211
Parity	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^  uint32_t Parity;                   \/*!< Specifies the parity mode.$/;"	m	struct:__anon211
Prescaler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^  uint8_t  Prescaler;                 \/*!< Specifies the Prescaler *\/$/;"	m	struct:__anon211
RxXferCount	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^  uint16_t                    RxXferCount;      \/* IRDA Rx Transfer Counter           *\/  $/;"	m	struct:__anon213
RxXferSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^  uint16_t                    RxXferSize;       \/* IRDA Rx Transfer size              *\/$/;"	m	struct:__anon213
State	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^  __IO HAL_IRDA_StateTypeDef  State;            \/* IRDA communication state           *\/$/;"	m	struct:__anon213
TxXferCount	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^  uint16_t                    TxXferCount;      \/* IRDA Tx Transfer Counter           *\/$/;"	m	struct:__anon213
TxXferSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^  uint16_t                    TxXferSize;       \/* IRDA Tx Transfer size              *\/$/;"	m	struct:__anon213
WordLength	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^  uint32_t WordLength;                \/*!< Specifies the number of data bits transmitted or received in a frame.$/;"	m	struct:__anon211
__HAL_IRDA_CLEAR_FEFLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define __HAL_IRDA_CLEAR_FEFLAG(/;"	d
__HAL_IRDA_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define __HAL_IRDA_CLEAR_FLAG(/;"	d
__HAL_IRDA_CLEAR_IDLEFLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define __HAL_IRDA_CLEAR_IDLEFLAG(/;"	d
__HAL_IRDA_CLEAR_NEFLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define __HAL_IRDA_CLEAR_NEFLAG(/;"	d
__HAL_IRDA_CLEAR_OREFLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define __HAL_IRDA_CLEAR_OREFLAG(/;"	d
__HAL_IRDA_CLEAR_PEFLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define __HAL_IRDA_CLEAR_PEFLAG(/;"	d
__HAL_IRDA_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define __HAL_IRDA_DISABLE(/;"	d
__HAL_IRDA_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define __HAL_IRDA_DISABLE_IT(/;"	d
__HAL_IRDA_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define __HAL_IRDA_ENABLE(/;"	d
__HAL_IRDA_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define __HAL_IRDA_ENABLE_IT(/;"	d
__HAL_IRDA_FLUSH_DRREGISTER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define __HAL_IRDA_FLUSH_DRREGISTER(/;"	d
__HAL_IRDA_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define __HAL_IRDA_GET_FLAG(/;"	d
__HAL_IRDA_GET_IT_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define __HAL_IRDA_GET_IT_SOURCE(/;"	d
__HAL_IRDA_ONE_BIT_SAMPLE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define __HAL_IRDA_ONE_BIT_SAMPLE_DISABLE(/;"	d
__HAL_IRDA_ONE_BIT_SAMPLE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define __HAL_IRDA_ONE_BIT_SAMPLE_ENABLE(/;"	d
__HAL_IRDA_RESET_HANDLE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define __HAL_IRDA_RESET_HANDLE_STATE(/;"	d
__STM32F4xx_HAL_IRDA_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^#define __STM32F4xx_HAL_IRDA_H$/;"	d
hdmarx	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^  DMA_HandleTypeDef           *hdmarx;          \/* IRDA Rx DMA Handle parameters      *\/$/;"	m	struct:__anon213
hdmatx	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^  DMA_HandleTypeDef           *hdmatx;          \/* IRDA Tx DMA Handle parameters      *\/$/;"	m	struct:__anon213
pRxBuffPtr	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^  uint8_t                     *pRxBuffPtr;      \/* Pointer to IRDA Rx transfer Buffer *\/$/;"	m	struct:__anon213
pTxBuffPtr	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_irda.h	/^  uint8_t                     *pTxBuffPtr;      \/* Pointer to IRDA Tx transfer Buffer *\/$/;"	m	struct:__anon213
HAL_IWDG_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.c	/^HAL_IWDG_StateTypeDef HAL_IWDG_GetState(IWDG_HandleTypeDef *hiwdg)$/;"	f
HAL_IWDG_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.c	/^HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)$/;"	f
HAL_IWDG_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.c	/^__weak void HAL_IWDG_MspInit(IWDG_HandleTypeDef *hiwdg)$/;"	f
HAL_IWDG_Refresh	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.c	/^HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)$/;"	f
HAL_IWDG_Start	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.c	/^HAL_StatusTypeDef HAL_IWDG_Start(IWDG_HandleTypeDef *hiwdg)$/;"	f
IWDG_TIMEOUT_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.c	/^#define IWDG_TIMEOUT_FLAG /;"	d	file:
HAL_IWDG_STATE_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.h	/^  HAL_IWDG_STATE_BUSY      = 0x02,  \/*!< IWDG internal process is ongoing     *\/$/;"	e	enum:__anon214
HAL_IWDG_STATE_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.h	/^  HAL_IWDG_STATE_ERROR     = 0x04   \/*!< IWDG error state                     *\/$/;"	e	enum:__anon214
HAL_IWDG_STATE_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.h	/^  HAL_IWDG_STATE_READY     = 0x01,  \/*!< IWDG initialized and ready for use   *\/$/;"	e	enum:__anon214
HAL_IWDG_STATE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.h	/^  HAL_IWDG_STATE_RESET     = 0x00,  \/*!< IWDG not yet initialized or disabled *\/$/;"	e	enum:__anon214
HAL_IWDG_STATE_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.h	/^  HAL_IWDG_STATE_TIMEOUT   = 0x03,  \/*!< IWDG timeout state                   *\/$/;"	e	enum:__anon214
HAL_IWDG_StateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.h	/^}HAL_IWDG_StateTypeDef;$/;"	t	typeref:enum:__anon214
IS_IWDG_PRESCALER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.h	/^#define IS_IWDG_PRESCALER(/;"	d
IS_IWDG_RELOAD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.h	/^#define IS_IWDG_RELOAD(/;"	d
IWDG_DISABLE_WRITE_ACCESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.h	/^#define IWDG_DISABLE_WRITE_ACCESS(/;"	d
IWDG_ENABLE_WRITE_ACCESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.h	/^#define IWDG_ENABLE_WRITE_ACCESS(/;"	d
IWDG_FLAG_PVU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.h	/^#define IWDG_FLAG_PVU /;"	d
IWDG_FLAG_RVU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.h	/^#define IWDG_FLAG_RVU /;"	d
IWDG_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.h	/^}IWDG_HandleTypeDef;$/;"	t	typeref:struct:__anon216
IWDG_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.h	/^}IWDG_InitTypeDef;$/;"	t	typeref:struct:__anon215
IWDG_KEY_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.h	/^#define IWDG_KEY_ENABLE /;"	d
IWDG_KEY_RELOAD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.h	/^#define IWDG_KEY_RELOAD /;"	d
IWDG_KEY_WRITE_ACCESS_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.h	/^#define IWDG_KEY_WRITE_ACCESS_DISABLE /;"	d
IWDG_KEY_WRITE_ACCESS_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.h	/^#define IWDG_KEY_WRITE_ACCESS_ENABLE /;"	d
IWDG_PRESCALER_128	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.h	/^#define IWDG_PRESCALER_128 /;"	d
IWDG_PRESCALER_16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.h	/^#define IWDG_PRESCALER_16 /;"	d
IWDG_PRESCALER_256	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.h	/^#define IWDG_PRESCALER_256 /;"	d
IWDG_PRESCALER_32	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.h	/^#define IWDG_PRESCALER_32 /;"	d
IWDG_PRESCALER_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.h	/^#define IWDG_PRESCALER_4 /;"	d
IWDG_PRESCALER_64	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.h	/^#define IWDG_PRESCALER_64 /;"	d
IWDG_PRESCALER_8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.h	/^#define IWDG_PRESCALER_8 /;"	d
Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.h	/^  IWDG_InitTypeDef             Init;       \/*!< IWDG required parameters *\/$/;"	m	struct:__anon216
Instance	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.h	/^  IWDG_TypeDef                 *Instance;  \/*!< Register base address    *\/ $/;"	m	struct:__anon216
Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.h	/^  HAL_LockTypeDef              Lock;       \/*!< IWDG Locking object      *\/$/;"	m	struct:__anon216
Prescaler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.h	/^  uint32_t Prescaler;  \/*!< Select the prescaler of the IWDG.  $/;"	m	struct:__anon215
Reload	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.h	/^  uint32_t Reload;     \/*!< Specifies the IWDG down-counter reload value. $/;"	m	struct:__anon215
State	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.h	/^  __IO HAL_IWDG_StateTypeDef   State;      \/*!< IWDG communication state *\/$/;"	m	struct:__anon216
__HAL_IWDG_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.h	/^#define __HAL_IWDG_GET_FLAG(/;"	d
__HAL_IWDG_RELOAD_COUNTER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.h	/^#define __HAL_IWDG_RELOAD_COUNTER(/;"	d
__HAL_IWDG_RESET_HANDLE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.h	/^#define __HAL_IWDG_RESET_HANDLE_STATE(/;"	d
__HAL_IWDG_START	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.h	/^#define __HAL_IWDG_START(/;"	d
__STM32F4xx_HAL_IWDG_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_iwdg.h	/^#define __STM32F4xx_HAL_IWDG_H$/;"	d
HAL_LTDC_ConfigCLUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.c	/^HAL_StatusTypeDef HAL_LTDC_ConfigCLUT(LTDC_HandleTypeDef *hltdc, uint32_t *pCLUT, uint32_t CLUTSize, uint32_t LayerIdx)$/;"	f
HAL_LTDC_ConfigColorKeying	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.c	/^HAL_StatusTypeDef HAL_LTDC_ConfigColorKeying(LTDC_HandleTypeDef *hltdc, uint32_t RGBValue, uint32_t LayerIdx)$/;"	f
HAL_LTDC_ConfigLayer	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.c	/^HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)$/;"	f
HAL_LTDC_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.c	/^HAL_StatusTypeDef HAL_LTDC_DeInit(LTDC_HandleTypeDef *hltdc)$/;"	f
HAL_LTDC_DisableCLUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.c	/^HAL_StatusTypeDef HAL_LTDC_DisableCLUT(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)$/;"	f
HAL_LTDC_DisableColorKeying	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.c	/^HAL_StatusTypeDef HAL_LTDC_DisableColorKeying(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)$/;"	f
HAL_LTDC_DisableDither	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.c	/^HAL_StatusTypeDef HAL_LTDC_DisableDither(LTDC_HandleTypeDef *hltdc)$/;"	f
HAL_LTDC_EnableCLUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.c	/^HAL_StatusTypeDef HAL_LTDC_EnableCLUT(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)$/;"	f
HAL_LTDC_EnableColorKeying	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.c	/^HAL_StatusTypeDef HAL_LTDC_EnableColorKeying(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)$/;"	f
HAL_LTDC_EnableDither	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.c	/^HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)$/;"	f
HAL_LTDC_ErrorCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.c	/^__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)$/;"	f
HAL_LTDC_GetError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.c	/^uint32_t HAL_LTDC_GetError(LTDC_HandleTypeDef *hltdc)$/;"	f
HAL_LTDC_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.c	/^HAL_LTDC_StateTypeDef HAL_LTDC_GetState(LTDC_HandleTypeDef *hltdc)$/;"	f
HAL_LTDC_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.c	/^void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)$/;"	f
HAL_LTDC_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.c	/^HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)$/;"	f
HAL_LTDC_LineEvenCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.c	/^__weak void HAL_LTDC_LineEvenCallback(LTDC_HandleTypeDef *hltdc)$/;"	f
HAL_LTDC_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.c	/^__weak void HAL_LTDC_MspDeInit(LTDC_HandleTypeDef* hltdc)$/;"	f
HAL_LTDC_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.c	/^__weak void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)$/;"	f
HAL_LTDC_ProgramLineEvent	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.c	/^HAL_StatusTypeDef HAL_LTDC_ProgramLineEvent(LTDC_HandleTypeDef *hltdc, uint32_t Line)$/;"	f
HAL_LTDC_SetAddress	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.c	/^HAL_StatusTypeDef HAL_LTDC_SetAddress(LTDC_HandleTypeDef *hltdc, uint32_t Address, uint32_t LayerIdx)$/;"	f
HAL_LTDC_SetAlpha	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.c	/^HAL_StatusTypeDef HAL_LTDC_SetAlpha(LTDC_HandleTypeDef *hltdc, uint32_t Alpha, uint32_t LayerIdx)$/;"	f
HAL_LTDC_SetPixelFormat	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.c	/^HAL_StatusTypeDef HAL_LTDC_SetPixelFormat(LTDC_HandleTypeDef *hltdc, uint32_t Pixelformat, uint32_t LayerIdx)$/;"	f
HAL_LTDC_SetWindowPosition	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.c	/^HAL_StatusTypeDef HAL_LTDC_SetWindowPosition(LTDC_HandleTypeDef *hltdc, uint32_t X0, uint32_t Y0, uint32_t LayerIdx)$/;"	f
HAL_LTDC_SetWindowSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.c	/^HAL_StatusTypeDef HAL_LTDC_SetWindowSize(LTDC_HandleTypeDef *hltdc, uint32_t XSize, uint32_t YSize, uint32_t LayerIdx) $/;"	f
LTDC_SetConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.c	/^static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)$/;"	f	file:
AccumulatedActiveH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  uint32_t            AccumulatedActiveH;        \/*!< configures the accumulated active height.$/;"	m	struct:__anon218
AccumulatedActiveW	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  uint32_t            AccumulatedActiveW;        \/*!< configures the accumulated active width. $/;"	m	struct:__anon218
AccumulatedHBP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  uint32_t            AccumulatedHBP;            \/*!< configures the accumulated horizontal back porch width.$/;"	m	struct:__anon218
AccumulatedVBP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  uint32_t            AccumulatedVBP;            \/*!< configures the accumulated vertical back porch height.$/;"	m	struct:__anon218
Alpha	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  uint32_t Alpha;                      \/*!< Specifies the constant alpha used for blending.$/;"	m	struct:__anon219
Alpha0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  uint32_t Alpha0;                     \/*!< Configures the default alpha value.$/;"	m	struct:__anon219
Backcolor	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  LTDC_ColorTypeDef   Backcolor;                 \/*!< Configures the background color. *\/$/;"	m	struct:__anon218
Backcolor	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  LTDC_ColorTypeDef   Backcolor;       \/*!< Configures the layer background color. *\/$/;"	m	struct:__anon219
BlendingFactor1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  uint32_t BlendingFactor1;            \/*!< Select the blending factor 1. $/;"	m	struct:__anon219
BlendingFactor2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  uint32_t BlendingFactor2;            \/*!< Select the blending factor 2. $/;"	m	struct:__anon219
Blue	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  uint8_t Blue;                    \/*!< Configures the blue value.$/;"	m	struct:__anon217
DEPolarity	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  uint32_t            DEPolarity;                \/*!< configures the data enable polarity. $/;"	m	struct:__anon218
ErrorCode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  __IO uint32_t               ErrorCode;                \/*!< LTDC Error code                           *\/$/;"	m	struct:__anon221
FBStartAdress	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  uint32_t FBStartAdress;              \/*!< Configures the color frame buffer address *\/$/;"	m	struct:__anon219
Green	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  uint8_t Green;                   \/*!< Configures the green value.$/;"	m	struct:__anon217
HAL_LTDC_ERROR_FU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define HAL_LTDC_ERROR_FU /;"	d
HAL_LTDC_ERROR_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define HAL_LTDC_ERROR_NONE /;"	d
HAL_LTDC_ERROR_TE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define HAL_LTDC_ERROR_TE /;"	d
HAL_LTDC_ERROR_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define HAL_LTDC_ERROR_TIMEOUT /;"	d
HAL_LTDC_STATE_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  HAL_LTDC_STATE_BUSY              = 0x02,    \/*!< LTDC internal process is ongoing     *\/$/;"	e	enum:__anon220
HAL_LTDC_STATE_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  HAL_LTDC_STATE_ERROR             = 0x04     \/*!< LTDC state error                     *\/$/;"	e	enum:__anon220
HAL_LTDC_STATE_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  HAL_LTDC_STATE_READY             = 0x01,    \/*!< LTDC initialized and ready for use   *\/$/;"	e	enum:__anon220
HAL_LTDC_STATE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  HAL_LTDC_STATE_RESET             = 0x00,    \/*!< LTDC not yet initialized or disabled *\/$/;"	e	enum:__anon220
HAL_LTDC_STATE_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  HAL_LTDC_STATE_TIMEOUT           = 0x03,    \/*!< LTDC Timeout state                   *\/$/;"	e	enum:__anon220
HAL_LTDC_StateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^}HAL_LTDC_StateTypeDef;$/;"	t	typeref:enum:__anon220
HSPolarity	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  uint32_t            HSPolarity;                \/*!< configures the horizontal synchronization polarity.$/;"	m	struct:__anon218
HorizontalSync	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  uint32_t            HorizontalSync;            \/*!< configures the number of Horizontal synchronization width.$/;"	m	struct:__anon218
IS_LTDC_AAH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define IS_LTDC_AAH(/;"	d
IS_LTDC_AAW	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define IS_LTDC_AAW(/;"	d
IS_LTDC_AHBP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define IS_LTDC_AHBP(/;"	d
IS_LTDC_ALPHA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define IS_LTDC_ALPHA(/;"	d
IS_LTDC_AVBP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define IS_LTDC_AVBP(/;"	d
IS_LTDC_BLENDING_FACTOR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define IS_LTDC_BLENDING_FACTOR1(/;"	d
IS_LTDC_BLENDING_FACTOR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define IS_LTDC_BLENDING_FACTOR2(/;"	d
IS_LTDC_BLUEVALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define IS_LTDC_BLUEVALUE(/;"	d
IS_LTDC_CFBLL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define IS_LTDC_CFBLL(/;"	d
IS_LTDC_CFBLNBR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define IS_LTDC_CFBLNBR(/;"	d
IS_LTDC_CFBP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define IS_LTDC_CFBP(/;"	d
IS_LTDC_DEPOL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define IS_LTDC_DEPOL(/;"	d
IS_LTDC_GREENVALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define IS_LTDC_GREENVALUE(/;"	d
IS_LTDC_HCONFIGSP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define IS_LTDC_HCONFIGSP(/;"	d
IS_LTDC_HCONFIGST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define IS_LTDC_HCONFIGST(/;"	d
IS_LTDC_HSPOL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define IS_LTDC_HSPOL(/;"	d
IS_LTDC_HSYNC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define IS_LTDC_HSYNC(/;"	d
IS_LTDC_LAYER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define IS_LTDC_LAYER(/;"	d
IS_LTDC_LIPOS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define IS_LTDC_LIPOS(/;"	d
IS_LTDC_PCPOL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define IS_LTDC_PCPOL(/;"	d
IS_LTDC_PIXEL_FORMAT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define IS_LTDC_PIXEL_FORMAT(/;"	d
IS_LTDC_REDVALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define IS_LTDC_REDVALUE(/;"	d
IS_LTDC_TOTALH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define IS_LTDC_TOTALH(/;"	d
IS_LTDC_TOTALW	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define IS_LTDC_TOTALW(/;"	d
IS_LTDC_VCONFIGSP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define IS_LTDC_VCONFIGSP(/;"	d
IS_LTDC_VCONFIGST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define IS_LTDC_VCONFIGST(/;"	d
IS_LTDC_VSPOL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define IS_LTDC_VSPOL(/;"	d
IS_LTDC_VSYNC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define IS_LTDC_VSYNC(/;"	d
ImageHeight	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  uint32_t ImageHeight;                \/*!< Specifies the number of line in frame buffer. $/;"	m	struct:__anon219
ImageWidth	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  uint32_t ImageWidth;                 \/*!< Configures the color frame buffer line length. $/;"	m	struct:__anon219
Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  LTDC_InitTypeDef            Init;                     \/*!< LTDC parameters                           *\/$/;"	m	struct:__anon221
Instance	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  LTDC_TypeDef                *Instance;                \/*!< LTDC Register base address                *\/$/;"	m	struct:__anon221
LTDC_ALPHA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define LTDC_ALPHA /;"	d
LTDC_BLENDING_FACTOR1_CA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define LTDC_BLENDING_FACTOR1_CA /;"	d
LTDC_BLENDING_FACTOR1_PAxCA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define LTDC_BLENDING_FACTOR1_PAxCA /;"	d
LTDC_BLENDING_FACTOR2_CA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define LTDC_BLENDING_FACTOR2_CA /;"	d
LTDC_BLENDING_FACTOR2_PAxCA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define LTDC_BLENDING_FACTOR2_PAxCA /;"	d
LTDC_COLOR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define LTDC_COLOR /;"	d
LTDC_COLOR_FRAME_BUFFER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define LTDC_COLOR_FRAME_BUFFER /;"	d
LTDC_ColorTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^} LTDC_ColorTypeDef;$/;"	t	typeref:struct:__anon217
LTDC_DEPOLARITY_AH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define LTDC_DEPOLARITY_AH /;"	d
LTDC_DEPOLARITY_AL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define LTDC_DEPOLARITY_AL /;"	d
LTDC_FLAG_FU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define LTDC_FLAG_FU /;"	d
LTDC_FLAG_LI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define LTDC_FLAG_LI /;"	d
LTDC_FLAG_RR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define LTDC_FLAG_RR /;"	d
LTDC_FLAG_TE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define LTDC_FLAG_TE /;"	d
LTDC_HORIZONTALSYNC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define LTDC_HORIZONTALSYNC /;"	d
LTDC_HSPOLARITY_AH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define LTDC_HSPOLARITY_AH /;"	d
LTDC_HSPOLARITY_AL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define LTDC_HSPOLARITY_AL /;"	d
LTDC_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^} LTDC_HandleTypeDef;$/;"	t	typeref:struct:__anon221
LTDC_IT_FU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define LTDC_IT_FU /;"	d
LTDC_IT_LI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define LTDC_IT_LI /;"	d
LTDC_IT_RR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define LTDC_IT_RR /;"	d
LTDC_IT_TE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define LTDC_IT_TE /;"	d
LTDC_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^} LTDC_InitTypeDef;$/;"	t	typeref:struct:__anon218
LTDC_LAYER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define LTDC_LAYER(/;"	d
LTDC_LINE_NUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define LTDC_LINE_NUMBER /;"	d
LTDC_LayerCfgTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^} LTDC_LayerCfgTypeDef;$/;"	t	typeref:struct:__anon219
LTDC_PCPOLARITY_IIPC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define LTDC_PCPOLARITY_IIPC /;"	d
LTDC_PCPOLARITY_IPC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define LTDC_PCPOLARITY_IPC /;"	d
LTDC_PIXEL_FORMAT_AL44	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define LTDC_PIXEL_FORMAT_AL44 /;"	d
LTDC_PIXEL_FORMAT_AL88	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define LTDC_PIXEL_FORMAT_AL88 /;"	d
LTDC_PIXEL_FORMAT_ARGB1555	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define LTDC_PIXEL_FORMAT_ARGB1555 /;"	d
LTDC_PIXEL_FORMAT_ARGB4444	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define LTDC_PIXEL_FORMAT_ARGB4444 /;"	d
LTDC_PIXEL_FORMAT_ARGB8888	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define LTDC_PIXEL_FORMAT_ARGB8888 /;"	d
LTDC_PIXEL_FORMAT_L8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define LTDC_PIXEL_FORMAT_L8 /;"	d
LTDC_PIXEL_FORMAT_RGB565	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define LTDC_PIXEL_FORMAT_RGB565 /;"	d
LTDC_PIXEL_FORMAT_RGB888	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define LTDC_PIXEL_FORMAT_RGB888 /;"	d
LTDC_STARTPOSITION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define LTDC_STARTPOSITION /;"	d
LTDC_STOPPOSITION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define LTDC_STOPPOSITION /;"	d
LTDC_VERTICALSYNC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define LTDC_VERTICALSYNC /;"	d
LTDC_VSPOLARITY_AH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define LTDC_VSPOLARITY_AH /;"	d
LTDC_VSPOLARITY_AL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define LTDC_VSPOLARITY_AL /;"	d
LayerCfg	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  LTDC_LayerCfgTypeDef        LayerCfg[MAX_LAYER];      \/*!< LTDC Layers parameters                    *\/$/;"	m	struct:__anon221
Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  HAL_LockTypeDef             Lock;                     \/*!< LTDC Lock                                 *\/$/;"	m	struct:__anon221
MAX_LAYER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define MAX_LAYER /;"	d
PCPolarity	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  uint32_t            PCPolarity;                \/*!< configures the pixel clock polarity. $/;"	m	struct:__anon218
PixelFormat	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  uint32_t PixelFormat;                \/*!< Specifies the pixel format. $/;"	m	struct:__anon219
Red	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  uint8_t Red;                     \/*!< Configures the red value. $/;"	m	struct:__anon217
Reserved	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  uint8_t Reserved;                \/*!< Reserved 0xFF *\/$/;"	m	struct:__anon217
State	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  __IO HAL_LTDC_StateTypeDef  State;                    \/*!< LTDC state                                *\/$/;"	m	struct:__anon221
TotalHeigh	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  uint32_t            TotalHeigh;                \/*!< configures the total height.$/;"	m	struct:__anon218
TotalWidth	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  uint32_t            TotalWidth;                \/*!< configures the total width.$/;"	m	struct:__anon218
VSPolarity	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  uint32_t            VSPolarity;                \/*!< configures the vertical synchronization polarity.$/;"	m	struct:__anon218
VerticalSync	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  uint32_t            VerticalSync;              \/*!< configures the number of Vertical synchronization height. $/;"	m	struct:__anon218
WindowX0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  uint32_t WindowX0;                   \/*!< Configures the Window Horizontal Start Position.$/;"	m	struct:__anon219
WindowX1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  uint32_t WindowX1;                   \/*!< Configures the Window Horizontal Stop Position.$/;"	m	struct:__anon219
WindowY0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  uint32_t WindowY0;                   \/*!< Configures the Window vertical Start Position.$/;"	m	struct:__anon219
WindowY1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^  uint32_t WindowY1;                   \/*!< Configures the Window vertical Stop Position.$/;"	m	struct:__anon219
__HAL_LTDC_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define __HAL_LTDC_CLEAR_FLAG(/;"	d
__HAL_LTDC_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define __HAL_LTDC_DISABLE(/;"	d
__HAL_LTDC_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define __HAL_LTDC_DISABLE_IT(/;"	d
__HAL_LTDC_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define __HAL_LTDC_ENABLE(/;"	d
__HAL_LTDC_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define __HAL_LTDC_ENABLE_IT(/;"	d
__HAL_LTDC_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define __HAL_LTDC_GET_FLAG(/;"	d
__HAL_LTDC_GET_IT_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define __HAL_LTDC_GET_IT_SOURCE(/;"	d
__HAL_LTDC_LAYER_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define __HAL_LTDC_LAYER_DISABLE(/;"	d
__HAL_LTDC_LAYER_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define __HAL_LTDC_LAYER_ENABLE(/;"	d
__HAL_LTDC_RELOAD_CONFIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define __HAL_LTDC_RELOAD_CONFIG(/;"	d
__HAL_LTDC_RESET_HANDLE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define __HAL_LTDC_RESET_HANDLE_STATE(/;"	d
__STM32F4xx_HAL_LTDC_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_ltdc.h	/^#define __STM32F4xx_HAL_LTDC_H$/;"	d
HAL_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_msp_template.c	/^void HAL_MspDeInit(void)$/;"	f
HAL_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_msp_template.c	/^void HAL_MspInit(void)$/;"	f
HAL_PPP_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_msp_template.c	/^void HAL_PPP_MspDeInit(void)$/;"	f
HAL_PPP_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_msp_template.c	/^void HAL_PPP_MspInit(void)$/;"	f
HAL_NAND_Address_Inc	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.c	/^uint32_t HAL_NAND_Address_Inc(NAND_HandleTypeDef *hnand, NAND_AddressTypeDef *pAddress)$/;"	f
HAL_NAND_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.c	/^HAL_StatusTypeDef HAL_NAND_DeInit(NAND_HandleTypeDef *hnand)  $/;"	f
HAL_NAND_ECC_Disable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.c	/^HAL_StatusTypeDef  HAL_NAND_ECC_Disable(NAND_HandleTypeDef *hnand)$/;"	f
HAL_NAND_ECC_Enable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.c	/^HAL_StatusTypeDef  HAL_NAND_ECC_Enable(NAND_HandleTypeDef *hnand)$/;"	f
HAL_NAND_Erase_Block	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.c	/^HAL_StatusTypeDef HAL_NAND_Erase_Block(NAND_HandleTypeDef *hnand, NAND_AddressTypeDef *pAddress)$/;"	f
HAL_NAND_GetECC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.c	/^HAL_StatusTypeDef  HAL_NAND_GetECC(NAND_HandleTypeDef *hnand, uint32_t *ECCval, uint32_t Timeout)$/;"	f
HAL_NAND_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.c	/^HAL_NAND_StateTypeDef HAL_NAND_GetState(NAND_HandleTypeDef *hnand)$/;"	f
HAL_NAND_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.c	/^void HAL_NAND_IRQHandler(NAND_HandleTypeDef *hnand)$/;"	f
HAL_NAND_ITCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.c	/^__weak void HAL_NAND_ITCallback(NAND_HandleTypeDef *hnand)$/;"	f
HAL_NAND_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.c	/^HAL_StatusTypeDef  HAL_NAND_Init(NAND_HandleTypeDef *hnand, FMC_NAND_PCC_TimingTypeDef *ComSpace_Timing, FMC_NAND_PCC_TimingTypeDef *AttSpace_Timing)$/;"	f
HAL_NAND_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.c	/^__weak void HAL_NAND_MspDeInit(NAND_HandleTypeDef *hnand)$/;"	f
HAL_NAND_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.c	/^__weak void HAL_NAND_MspInit(NAND_HandleTypeDef *hnand)$/;"	f
HAL_NAND_Read_ID	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.c	/^HAL_StatusTypeDef HAL_NAND_Read_ID(NAND_HandleTypeDef *hnand, NAND_IDTypeDef *pNAND_ID)$/;"	f
HAL_NAND_Read_Page	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.c	/^HAL_StatusTypeDef HAL_NAND_Read_Page(NAND_HandleTypeDef *hnand, NAND_AddressTypeDef *pAddress, uint8_t *pBuffer, uint32_t NumPageToRead)$/;"	f
HAL_NAND_Read_SpareArea	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.c	/^HAL_StatusTypeDef HAL_NAND_Read_SpareArea(NAND_HandleTypeDef *hnand, NAND_AddressTypeDef *pAddress, uint8_t *pBuffer, uint32_t NumSpareAreaToRead)$/;"	f
HAL_NAND_Read_Status	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.c	/^uint32_t HAL_NAND_Read_Status(NAND_HandleTypeDef *hnand)$/;"	f
HAL_NAND_Reset	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.c	/^HAL_StatusTypeDef HAL_NAND_Reset(NAND_HandleTypeDef *hnand)$/;"	f
HAL_NAND_Write_Page	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.c	/^HAL_StatusTypeDef HAL_NAND_Write_Page(NAND_HandleTypeDef *hnand, NAND_AddressTypeDef *pAddress, uint8_t *pBuffer, uint32_t NumPageToWrite)$/;"	f
HAL_NAND_Write_SpareArea	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.c	/^HAL_StatusTypeDef HAL_NAND_Write_SpareArea(NAND_HandleTypeDef *hnand, NAND_AddressTypeDef *pAddress, uint8_t *pBuffer, uint32_t NumSpareAreaTowrite)$/;"	f
ADDR_1ST_CYCLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^#define ADDR_1ST_CYCLE(/;"	d
ADDR_2ND_CYCLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^#define ADDR_2ND_CYCLE(/;"	d
ADDR_3RD_CYCLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^#define ADDR_3RD_CYCLE(/;"	d
ADDR_4TH_CYCLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^#define ADDR_4TH_CYCLE(/;"	d
ADDR_AREA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^#define ADDR_AREA /;"	d
ARRAY_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^#define ARRAY_ADDRESS(/;"	d
Block	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^  uint16_t Block;  \/*!< NAND memory Block address *\/$/;"	m	struct:__anon224
BlockNbr	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^  uint32_t BlockNbr;       \/*!< NAND memory number of blocks                                    *\/$/;"	m	struct:__anon225
BlockSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^  uint32_t BlockSize;      \/*!< NAND memory block size number of pages                          *\/$/;"	m	struct:__anon225
CMD_AREA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^#define CMD_AREA /;"	d
Device_Id	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^  uint8_t Device_Id;$/;"	m	struct:__anon223
Fourth_Id	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^  uint8_t Fourth_Id;$/;"	m	struct:__anon223
HAL_NAND_STATE_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^  HAL_NAND_STATE_BUSY      = 0x02,  \/*!< NAND internal process is ongoing     *\/$/;"	e	enum:__anon222
HAL_NAND_STATE_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^  HAL_NAND_STATE_ERROR     = 0x03   \/*!< NAND error state                     *\/$/;"	e	enum:__anon222
HAL_NAND_STATE_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^  HAL_NAND_STATE_READY     = 0x01,  \/*!< NAND initialized and ready for use   *\/$/;"	e	enum:__anon222
HAL_NAND_STATE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^  HAL_NAND_STATE_RESET     = 0x00,  \/*!< NAND not yet initialized or disabled *\/$/;"	e	enum:__anon222
HAL_NAND_StateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^}HAL_NAND_StateTypeDef;$/;"	t	typeref:enum:__anon222
Info	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^  NAND_InfoTypeDef             Info;       \/*!< NAND characteristic information structure    *\/$/;"	m	struct:__anon226
Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^  FMC_NAND_InitTypeDef         Init;       \/*!< NAND device control configuration parameters *\/$/;"	m	struct:__anon226
Instance	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^  FMC_NAND_TypeDef             *Instance;  \/*!< Register base address                        *\/$/;"	m	struct:__anon226
Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^  HAL_LockTypeDef              Lock;       \/*!< NAND locking object                          *\/$/;"	m	struct:__anon226
Maker_Id	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^  uint8_t Maker_Id; $/;"	m	struct:__anon223
NAND_AddressTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^}NAND_AddressTypeDef;$/;"	t	typeref:struct:__anon224
NAND_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^#define NAND_BUSY /;"	d
NAND_CMD_AREA_A	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^#define NAND_CMD_AREA_A /;"	d
NAND_CMD_AREA_B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^#define NAND_CMD_AREA_B /;"	d
NAND_CMD_AREA_C	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^#define NAND_CMD_AREA_C /;"	d
NAND_CMD_AREA_TRUE1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^#define NAND_CMD_AREA_TRUE1 /;"	d
NAND_CMD_ERASE0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^#define NAND_CMD_ERASE0 /;"	d
NAND_CMD_ERASE1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^#define NAND_CMD_ERASE1 /;"	d
NAND_CMD_LOCK_STATUS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^#define NAND_CMD_LOCK_STATUS /;"	d
NAND_CMD_READID	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^#define NAND_CMD_READID /;"	d
NAND_CMD_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^#define NAND_CMD_RESET /;"	d
NAND_CMD_STATUS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^#define NAND_CMD_STATUS /;"	d
NAND_CMD_WRITE0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^#define NAND_CMD_WRITE0 /;"	d
NAND_CMD_WRITE_TRUE1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^#define NAND_CMD_WRITE_TRUE1 /;"	d
NAND_DEVICE1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^#define NAND_DEVICE1 /;"	d
NAND_DEVICE2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^#define NAND_DEVICE2 /;"	d
NAND_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^#define NAND_ERROR /;"	d
NAND_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^}NAND_HandleTypeDef;$/;"	t	typeref:struct:__anon226
NAND_IDTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^}NAND_IDTypeDef;$/;"	t	typeref:struct:__anon223
NAND_INVALID_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^#define NAND_INVALID_ADDRESS /;"	d
NAND_InfoTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^}NAND_InfoTypeDef;$/;"	t	typeref:struct:__anon225
NAND_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^#define NAND_READY /;"	d
NAND_TIMEOUT_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^#define NAND_TIMEOUT_ERROR /;"	d
NAND_VALID_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^#define NAND_VALID_ADDRESS /;"	d
NAND_WRITE_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^#define NAND_WRITE_TIMEOUT /;"	d
Page	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^  uint16_t Page;   \/*!< NAND memory Page address  *\/$/;"	m	struct:__anon224
PageSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^  uint32_t PageSize;       \/*!< NAND memory page (without spare area) size measured in K. bytes *\/$/;"	m	struct:__anon225
SpareAreaSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^  uint32_t SpareAreaSize;  \/*!< NAND memory spare area size measured in K. bytes                *\/$/;"	m	struct:__anon225
State	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^  __IO HAL_NAND_StateTypeDef   State;      \/*!< NAND device access state                     *\/$/;"	m	struct:__anon226
Third_Id	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^  uint8_t Third_Id;$/;"	m	struct:__anon223
Zone	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^  uint16_t Zone;   \/*!< NAND memory Zone address  *\/$/;"	m	struct:__anon224
ZoneSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^  uint32_t ZoneSize;       \/*!< NAND memory zone size measured in number of blocks              *\/$/;"	m	struct:__anon225
__HAL_NAND_RESET_HANDLE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^#define __HAL_NAND_RESET_HANDLE_STATE(/;"	d
__STM32F4xx_HAL_NAND_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nand.h	/^#define __STM32F4xx_HAL_NAND_H$/;"	d
HAL_NOR_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^HAL_StatusTypeDef HAL_NOR_DeInit(NOR_HandleTypeDef *hnor)  $/;"	f
HAL_NOR_Erase_Block	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^HAL_StatusTypeDef HAL_NOR_Erase_Block(NOR_HandleTypeDef *hnor, uint32_t BlockAddress, uint32_t Address)$/;"	f
HAL_NOR_Erase_Chip	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^HAL_StatusTypeDef HAL_NOR_Erase_Chip(NOR_HandleTypeDef *hnor, uint32_t Address)$/;"	f
HAL_NOR_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^HAL_NOR_StateTypeDef HAL_NOR_GetState(NOR_HandleTypeDef *hnor)$/;"	f
HAL_NOR_GetStatus	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^HAL_NOR_StatusTypeDef HAL_NOR_GetStatus(NOR_HandleTypeDef *hnor, uint32_t Address, uint32_t Timeout)$/;"	f
HAL_NOR_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^HAL_StatusTypeDef HAL_NOR_Init(NOR_HandleTypeDef *hnor, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)$/;"	f
HAL_NOR_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^__weak void HAL_NOR_MspDeInit(NOR_HandleTypeDef *hnor)$/;"	f
HAL_NOR_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^__weak void HAL_NOR_MspInit(NOR_HandleTypeDef *hnor)$/;"	f
HAL_NOR_MspWait	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^__weak void HAL_NOR_MspWait(NOR_HandleTypeDef *hnor, uint32_t Timeout)$/;"	f
HAL_NOR_Program	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^HAL_StatusTypeDef HAL_NOR_Program(NOR_HandleTypeDef *hnor, uint32_t *pAddress, uint16_t *pData)$/;"	f
HAL_NOR_ProgramBuffer	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^HAL_StatusTypeDef HAL_NOR_ProgramBuffer(NOR_HandleTypeDef *hnor, uint32_t uwAddress, uint16_t *pData, uint32_t uwBufferSize)$/;"	f
HAL_NOR_Read	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^HAL_StatusTypeDef HAL_NOR_Read(NOR_HandleTypeDef *hnor, uint32_t *pAddress, uint16_t *pData)$/;"	f
HAL_NOR_ReadBuffer	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^HAL_StatusTypeDef HAL_NOR_ReadBuffer(NOR_HandleTypeDef *hnor, uint32_t uwAddress, uint16_t *pData, uint32_t uwBufferSize)$/;"	f
HAL_NOR_Read_CFI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^HAL_StatusTypeDef HAL_NOR_Read_CFI(NOR_HandleTypeDef *hnor, NOR_CFITypeDef *pNOR_CFI)$/;"	f
HAL_NOR_Read_ID	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^HAL_StatusTypeDef HAL_NOR_Read_ID(NOR_HandleTypeDef *hnor, NOR_IDTypeDef *pNOR_ID)$/;"	f
HAL_NOR_ReturnToReadMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^HAL_StatusTypeDef HAL_NOR_ReturnToReadMode(NOR_HandleTypeDef *hnor)$/;"	f
HAL_NOR_WriteOperation_Disable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^HAL_StatusTypeDef HAL_NOR_WriteOperation_Disable(NOR_HandleTypeDef *hnor)$/;"	f
HAL_NOR_WriteOperation_Enable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^HAL_StatusTypeDef HAL_NOR_WriteOperation_Enable(NOR_HandleTypeDef *hnor)$/;"	f
NOR_CMD_ADDRESS_FIFTH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^#define NOR_CMD_ADDRESS_FIFTH /;"	d	file:
NOR_CMD_ADDRESS_FIRST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^#define NOR_CMD_ADDRESS_FIRST /;"	d	file:
NOR_CMD_ADDRESS_FIRST_CFI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^#define NOR_CMD_ADDRESS_FIRST_CFI /;"	d	file:
NOR_CMD_ADDRESS_FOURTH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^#define NOR_CMD_ADDRESS_FOURTH /;"	d	file:
NOR_CMD_ADDRESS_SECOND	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^#define NOR_CMD_ADDRESS_SECOND /;"	d	file:
NOR_CMD_ADDRESS_SIXTH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^#define NOR_CMD_ADDRESS_SIXTH /;"	d	file:
NOR_CMD_ADDRESS_THIRD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^#define NOR_CMD_ADDRESS_THIRD /;"	d	file:
NOR_CMD_DATA_AUTO_SELECT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^#define NOR_CMD_DATA_AUTO_SELECT /;"	d	file:
NOR_CMD_DATA_BLOCK_ERASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^#define NOR_CMD_DATA_BLOCK_ERASE /;"	d	file:
NOR_CMD_DATA_BUFFER_AND_PROG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^#define NOR_CMD_DATA_BUFFER_AND_PROG /;"	d	file:
NOR_CMD_DATA_BUFFER_AND_PROG_CONFIRM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^#define NOR_CMD_DATA_BUFFER_AND_PROG_CONFIRM /;"	d	file:
NOR_CMD_DATA_CFI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^#define NOR_CMD_DATA_CFI /;"	d	file:
NOR_CMD_DATA_CHIP_BLOCK_ERASE_FIFTH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^#define NOR_CMD_DATA_CHIP_BLOCK_ERASE_FIFTH /;"	d	file:
NOR_CMD_DATA_CHIP_BLOCK_ERASE_FOURTH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^#define NOR_CMD_DATA_CHIP_BLOCK_ERASE_FOURTH /;"	d	file:
NOR_CMD_DATA_CHIP_BLOCK_ERASE_THIRD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^#define NOR_CMD_DATA_CHIP_BLOCK_ERASE_THIRD /;"	d	file:
NOR_CMD_DATA_CHIP_ERASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^#define NOR_CMD_DATA_CHIP_ERASE /;"	d	file:
NOR_CMD_DATA_FIRST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^#define NOR_CMD_DATA_FIRST /;"	d	file:
NOR_CMD_DATA_PROGRAM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^#define NOR_CMD_DATA_PROGRAM /;"	d	file:
NOR_CMD_DATA_READ_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^#define NOR_CMD_DATA_READ_RESET /;"	d	file:
NOR_CMD_DATA_SECOND	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^#define NOR_CMD_DATA_SECOND /;"	d	file:
NOR_MASK_STATUS_DQ5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^#define NOR_MASK_STATUS_DQ5 /;"	d	file:
NOR_MASK_STATUS_DQ6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.c	/^#define NOR_MASK_STATUS_DQ6 /;"	d	file:
CFI1_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^#define CFI1_ADDRESS /;"	d
CFI2_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^#define CFI2_ADDRESS /;"	d
CFI3_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^#define CFI3_ADDRESS /;"	d
CFI4_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^#define CFI4_ADDRESS /;"	d
CFI_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^  uint16_t CFI_1;$/;"	m	struct:__anon230
CFI_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^  uint16_t CFI_2;$/;"	m	struct:__anon230
CFI_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^  uint16_t CFI_3;$/;"	m	struct:__anon230
CFI_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^  uint16_t CFI_4;$/;"	m	struct:__anon230
DEVICE_CODE1_ADDR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^#define DEVICE_CODE1_ADDR /;"	d
DEVICE_CODE2_ADDR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^#define DEVICE_CODE2_ADDR /;"	d
DEVICE_CODE3_ADDR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^#define DEVICE_CODE3_ADDR /;"	d
Device_Code1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^  uint16_t Device_Code1;$/;"	m	struct:__anon229
Device_Code2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^  uint16_t Device_Code2;$/;"	m	struct:__anon229
Device_Code3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^  uint16_t Device_Code3;       \/*!< Defines the device's codes used to identify the memory. $/;"	m	struct:__anon229
Extended	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^  FMC_NORSRAM_EXTENDED_TypeDef  *Extended;    \/*!< Extended mode register base address          *\/$/;"	m	struct:__anon231
HAL_NOR_STATE_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^  HAL_NOR_STATE_BUSY              = 0x02,  \/*!< NOR internal processing is ongoing   *\/$/;"	e	enum:__anon227
HAL_NOR_STATE_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^  HAL_NOR_STATE_ERROR             = 0x03,  \/*!< NOR error state                      *\/$/;"	e	enum:__anon227
HAL_NOR_STATE_PROTECTED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^  HAL_NOR_STATE_PROTECTED         = 0x04   \/*!< NOR NORSRAM device write protected   *\/$/;"	e	enum:__anon227
HAL_NOR_STATE_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^  HAL_NOR_STATE_READY             = 0x01,  \/*!< NOR initialized and ready for use    *\/$/;"	e	enum:__anon227
HAL_NOR_STATE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^  HAL_NOR_STATE_RESET             = 0x00,  \/*!< NOR not yet initialized or disabled  *\/$/;"	e	enum:__anon227
HAL_NOR_STATUS_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^  HAL_NOR_STATUS_ERROR,$/;"	e	enum:__anon228
HAL_NOR_STATUS_ONGOING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^  HAL_NOR_STATUS_ONGOING,$/;"	e	enum:__anon228
HAL_NOR_STATUS_SUCCESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^  HAL_NOR_STATUS_SUCCESS  = 0,$/;"	e	enum:__anon228
HAL_NOR_STATUS_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^  HAL_NOR_STATUS_TIMEOUT$/;"	e	enum:__anon228
HAL_NOR_StateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^}HAL_NOR_StateTypeDef;$/;"	t	typeref:enum:__anon227
HAL_NOR_StatusTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^}HAL_NOR_StatusTypeDef;$/;"	t	typeref:enum:__anon228
Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^  FMC_NORSRAM_InitTypeDef       Init;         \/*!< NOR device control configuration parameters  *\/$/;"	m	struct:__anon231
Instance	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^  FMC_NORSRAM_TypeDef           *Instance;    \/*!< Register base address                        *\/$/;"	m	struct:__anon231
Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^  HAL_LockTypeDef               Lock;         \/*!< NOR locking object                           *\/$/;"	m	struct:__anon231
MC_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^#define MC_ADDRESS /;"	d
Manufacturer_Code	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^  uint16_t Manufacturer_Code;  \/*!< Defines the device's manufacturer code used to identify the memory       *\/$/;"	m	struct:__anon229
NOR_ADDR_SHIFT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^#define NOR_ADDR_SHIFT(/;"	d
NOR_CFITypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^}NOR_CFITypeDef;$/;"	t	typeref:struct:__anon230
NOR_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^}NOR_HandleTypeDef;$/;"	t	typeref:struct:__anon231
NOR_IDTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^}NOR_IDTypeDef;$/;"	t	typeref:struct:__anon229
NOR_MEMORY_16B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^#define NOR_MEMORY_16B /;"	d
NOR_MEMORY_8B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^#define NOR_MEMORY_8B /;"	d
NOR_MEMORY_ADRESS1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^#define NOR_MEMORY_ADRESS1 /;"	d
NOR_MEMORY_ADRESS2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^#define NOR_MEMORY_ADRESS2 /;"	d
NOR_MEMORY_ADRESS3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^#define NOR_MEMORY_ADRESS3 /;"	d
NOR_MEMORY_ADRESS4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^#define NOR_MEMORY_ADRESS4 /;"	d
NOR_TMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^#define NOR_TMEOUT /;"	d
NOR_WRITE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^#define NOR_WRITE(/;"	d
State	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^  __IO HAL_NOR_StateTypeDef     State;        \/*!< NOR device access state                      *\/$/;"	m	struct:__anon231
__HAL_NOR_RESET_HANDLE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^#define __HAL_NOR_RESET_HANDLE_STATE(/;"	d
__STM32F4xx_HAL_NOR_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_nor.h	/^#define __STM32F4xx_HAL_NOR_H$/;"	d
HAL_PCCARD_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.c	/^HAL_StatusTypeDef  HAL_PCCARD_DeInit(PCCARD_HandleTypeDef *hpccard)$/;"	f
HAL_PCCARD_Erase_Sector	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.c	/^HAL_StatusTypeDef  HAL_PCCARD_Erase_Sector(PCCARD_HandleTypeDef *hpccard, uint16_t SectorAddress, uint8_t *pStatus)$/;"	f
HAL_PCCARD_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.c	/^HAL_PCCARD_StateTypeDef HAL_PCCARD_GetState(PCCARD_HandleTypeDef *hpccard)$/;"	f
HAL_PCCARD_GetStatus	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.c	/^HAL_PCCARD_StatusTypeDef HAL_PCCARD_GetStatus(PCCARD_HandleTypeDef *hpccard)$/;"	f
HAL_PCCARD_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.c	/^void HAL_PCCARD_IRQHandler(PCCARD_HandleTypeDef *hpccard)$/;"	f
HAL_PCCARD_ITCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.c	/^__weak void HAL_PCCARD_ITCallback(PCCARD_HandleTypeDef *hpccard)$/;"	f
HAL_PCCARD_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.c	/^HAL_StatusTypeDef HAL_PCCARD_Init(PCCARD_HandleTypeDef *hpccard, FMC_NAND_PCC_TimingTypeDef *ComSpaceTiming, FMC_NAND_PCC_TimingTypeDef *AttSpaceTiming, FMC_NAND_PCC_TimingTypeDef *IOSpaceTiming)$/;"	f
HAL_PCCARD_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.c	/^__weak void HAL_PCCARD_MspDeInit(PCCARD_HandleTypeDef *hpccard)$/;"	f
HAL_PCCARD_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.c	/^__weak void HAL_PCCARD_MspInit(PCCARD_HandleTypeDef *hpccard)$/;"	f
HAL_PCCARD_ReadStatus	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.c	/^HAL_PCCARD_StatusTypeDef HAL_PCCARD_ReadStatus(PCCARD_HandleTypeDef *hpccard)$/;"	f
HAL_PCCARD_Read_ID	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.c	/^HAL_StatusTypeDef HAL_PCCARD_Read_ID(PCCARD_HandleTypeDef *hpccard, uint8_t CompactFlash_ID[], uint8_t *pStatus)$/;"	f
HAL_PCCARD_Read_Sector	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.c	/^HAL_StatusTypeDef HAL_PCCARD_Read_Sector(PCCARD_HandleTypeDef *hpccard, uint16_t *pBuffer, uint16_t SectorAddress, uint8_t *pStatus)$/;"	f
HAL_PCCARD_Reset	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.c	/^HAL_StatusTypeDef HAL_PCCARD_Reset(PCCARD_HandleTypeDef *hpccard)$/;"	f
HAL_PCCARD_Write_Sector	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.c	/^HAL_StatusTypeDef HAL_PCCARD_Write_Sector(PCCARD_HandleTypeDef *hpccard, uint16_t *pBuffer, uint16_t SectorAddress,  uint8_t *pStatus)$/;"	f
PCCARD_STATUS_OK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.c	/^#define PCCARD_STATUS_OK /;"	d	file:
PCCARD_STATUS_WRITE_OK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.c	/^#define PCCARD_STATUS_WRITE_OK /;"	d	file:
PCCARD_TIMEOUT_ERASE_SECTOR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.c	/^#define PCCARD_TIMEOUT_ERASE_SECTOR /;"	d	file:
PCCARD_TIMEOUT_READ_ID	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.c	/^#define PCCARD_TIMEOUT_READ_ID /;"	d	file:
PCCARD_TIMEOUT_READ_WRITE_SECTOR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.c	/^#define PCCARD_TIMEOUT_READ_WRITE_SECTOR /;"	d	file:
PCCARD_TIMEOUT_STATUS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.c	/^#define PCCARD_TIMEOUT_STATUS /;"	d	file:
ATA_CARD_CONFIGURATION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define ATA_CARD_CONFIGURATION /;"	d
ATA_CARD_HEAD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define ATA_CARD_HEAD /;"	d
ATA_COMMON_DATA_AREA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define ATA_COMMON_DATA_AREA /;"	d
ATA_CYLINDER_HIGH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define ATA_CYLINDER_HIGH /;"	d
ATA_CYLINDER_LOW	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define ATA_CYLINDER_LOW /;"	d
ATA_DATA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define ATA_DATA /;"	d
ATA_ERASE_SECTOR_CMD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define ATA_ERASE_SECTOR_CMD /;"	d
ATA_IDENTIFY_CMD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define ATA_IDENTIFY_CMD /;"	d
ATA_READ_SECTOR_CMD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define ATA_READ_SECTOR_CMD /;"	d
ATA_SECTOR_COUNT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define ATA_SECTOR_COUNT /;"	d
ATA_SECTOR_NUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define ATA_SECTOR_NUMBER /;"	d
ATA_STATUS_CMD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define ATA_STATUS_CMD /;"	d
ATA_STATUS_CMD_ALTERNATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define ATA_STATUS_CMD_ALTERNATE /;"	d
ATA_WRITE_SECTOR_CMD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define ATA_WRITE_SECTOR_CMD /;"	d
CF_ATTRIBUTE_SPACE_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define CF_ATTRIBUTE_SPACE_ADDRESS /;"	d
CF_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define CF_BUSY /;"	d
CF_COMMON_SPACE_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define CF_COMMON_SPACE_ADDRESS /;"	d
CF_DEVICE_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define CF_DEVICE_ADDRESS /;"	d
CF_IO_SPACE_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define CF_IO_SPACE_ADDRESS /;"	d
CF_IO_SPACE_PRIMARY_ADDR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define CF_IO_SPACE_PRIMARY_ADDR /;"	d
CF_PROGR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define CF_PROGR /;"	d
CF_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define CF_READY /;"	d
CF_SECTOR_SIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define CF_SECTOR_SIZE /;"	d
CF_TIMEOUT_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define CF_TIMEOUT_ERROR /;"	d
HAL_CF_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define HAL_CF_DeInit /;"	d
HAL_CF_Erase_Sector	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define HAL_CF_Erase_Sector /;"	d
HAL_CF_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define HAL_CF_GetState /;"	d
HAL_CF_GetStatus	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define HAL_CF_GetStatus /;"	d
HAL_CF_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define HAL_CF_IRQHandler /;"	d
HAL_CF_ITCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define HAL_CF_ITCallback /;"	d
HAL_CF_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define HAL_CF_Init /;"	d
HAL_CF_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define HAL_CF_MspDeInit /;"	d
HAL_CF_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define HAL_CF_MspInit /;"	d
HAL_CF_ReadStatus	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define HAL_CF_ReadStatus /;"	d
HAL_CF_Read_ID	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define HAL_CF_Read_ID /;"	d
HAL_CF_Read_Sector	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define HAL_CF_Read_Sector /;"	d
HAL_CF_Reset	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define HAL_CF_Reset /;"	d
HAL_CF_STATUS_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define HAL_CF_STATUS_ERROR /;"	d
HAL_CF_STATUS_ONGOING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define HAL_CF_STATUS_ONGOING /;"	d
HAL_CF_STATUS_SUCCESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define HAL_CF_STATUS_SUCCESS /;"	d
HAL_CF_STATUS_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define HAL_CF_STATUS_TIMEOUT /;"	d
HAL_CF_StatusTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define HAL_CF_StatusTypeDef /;"	d
HAL_CF_Write_Sector	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define HAL_CF_Write_Sector /;"	d
HAL_PCCARD_STATE_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^  HAL_PCCARD_STATE_BUSY      = 0x02,    \/*!< PCCARD peripheral busy                            *\/   $/;"	e	enum:__anon232
HAL_PCCARD_STATE_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^  HAL_PCCARD_STATE_ERROR     = 0x04     \/*!< PCCARD peripheral error                           *\/$/;"	e	enum:__anon232
HAL_PCCARD_STATE_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^  HAL_PCCARD_STATE_READY     = 0x01,    \/*!< PCCARD peripheral ready                           *\/$/;"	e	enum:__anon232
HAL_PCCARD_STATE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^  HAL_PCCARD_STATE_RESET     = 0x00,    \/*!< PCCARD peripheral not yet initialized or disabled *\/$/;"	e	enum:__anon232
HAL_PCCARD_STATUS_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^  HAL_PCCARD_STATUS_ERROR,$/;"	e	enum:__anon233
HAL_PCCARD_STATUS_ONGOING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^  HAL_PCCARD_STATUS_ONGOING,$/;"	e	enum:__anon233
HAL_PCCARD_STATUS_SUCCESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^  HAL_PCCARD_STATUS_SUCCESS = 0,$/;"	e	enum:__anon233
HAL_PCCARD_STATUS_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^  HAL_PCCARD_STATUS_TIMEOUT$/;"	e	enum:__anon233
HAL_PCCARD_StateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^}HAL_PCCARD_StateTypeDef;$/;"	t	typeref:enum:__anon232
HAL_PCCARD_StatusTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^}HAL_PCCARD_StatusTypeDef;$/;"	t	typeref:enum:__anon233
Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^  FMC_PCCARD_InitTypeDef       Init;                   \/*!< PCCARD device control configuration parameters   *\/$/;"	m	struct:__anon234
Instance	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^  FMC_PCCARD_TypeDef           *Instance;              \/*!< Register base address for PCCARD device          *\/$/;"	m	struct:__anon234
Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^  HAL_LockTypeDef              Lock;                   \/*!< PCCARD Lock                                      *\/ $/;"	m	struct:__anon234
PCCARD_ATTRIBUTE_SPACE_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define PCCARD_ATTRIBUTE_SPACE_ADDRESS /;"	d
PCCARD_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define PCCARD_BUSY /;"	d
PCCARD_COMMON_SPACE_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define PCCARD_COMMON_SPACE_ADDRESS /;"	d
PCCARD_DEVICE_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define PCCARD_DEVICE_ADDRESS /;"	d
PCCARD_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^}PCCARD_HandleTypeDef;$/;"	t	typeref:struct:__anon234
PCCARD_IO_SPACE_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define PCCARD_IO_SPACE_ADDRESS /;"	d
PCCARD_IO_SPACE_PRIMARY_ADDR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define PCCARD_IO_SPACE_PRIMARY_ADDR /;"	d
PCCARD_PROGR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define PCCARD_PROGR /;"	d
PCCARD_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define PCCARD_READY /;"	d
PCCARD_SECTOR_SIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define PCCARD_SECTOR_SIZE /;"	d
PCCARD_TIMEOUT_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define PCCARD_TIMEOUT_ERROR /;"	d
State	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^  __IO HAL_PCCARD_StateTypeDef State;                  \/*!< PCCARD device access state                       *\/$/;"	m	struct:__anon234
__HAL_PCCARD_RESET_HANDLE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define __HAL_PCCARD_RESET_HANDLE_STATE(/;"	d
__STM32F4xx_HAL_PCCARD_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pccard.h	/^#define __STM32F4xx_HAL_PCCARD_H$/;"	d
HAL_PCD_ActivateRemoteWakeup	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.c	/^HAL_StatusTypeDef HAL_PCD_ActivateRemoteWakeup(PCD_HandleTypeDef *hpcd)$/;"	f
HAL_PCD_ConnectCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.c	/^ __weak void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)$/;"	f
HAL_PCD_DataInStageCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.c	/^ __weak void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)$/;"	f
HAL_PCD_DataOutStageCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.c	/^ __weak void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)$/;"	f
HAL_PCD_DeActivateRemoteWakeup	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.c	/^HAL_StatusTypeDef HAL_PCD_DeActivateRemoteWakeup(PCD_HandleTypeDef *hpcd)$/;"	f
HAL_PCD_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.c	/^HAL_StatusTypeDef HAL_PCD_DeInit(PCD_HandleTypeDef *hpcd)$/;"	f
HAL_PCD_DevConnect	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.c	/^HAL_StatusTypeDef HAL_PCD_DevConnect(PCD_HandleTypeDef *hpcd)$/;"	f
HAL_PCD_DevDisconnect	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.c	/^HAL_StatusTypeDef HAL_PCD_DevDisconnect(PCD_HandleTypeDef *hpcd)$/;"	f
HAL_PCD_DisconnectCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.c	/^ __weak void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)$/;"	f
HAL_PCD_EP_Close	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.c	/^HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)$/;"	f
HAL_PCD_EP_ClrStall	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.c	/^HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)$/;"	f
HAL_PCD_EP_Flush	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.c	/^HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)$/;"	f
HAL_PCD_EP_GetRxCount	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.c	/^uint16_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)$/;"	f
HAL_PCD_EP_Open	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.c	/^HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)$/;"	f
HAL_PCD_EP_Receive	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.c	/^HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)$/;"	f
HAL_PCD_EP_SetStall	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.c	/^HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)$/;"	f
HAL_PCD_EP_Transmit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.c	/^HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)$/;"	f
HAL_PCD_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.c	/^PCD_StateTypeDef HAL_PCD_GetState(PCD_HandleTypeDef *hpcd)$/;"	f
HAL_PCD_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.c	/^void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)$/;"	f
HAL_PCD_ISOINIncompleteCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.c	/^ __weak void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)$/;"	f
HAL_PCD_ISOOUTIncompleteCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.c	/^ __weak void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)$/;"	f
HAL_PCD_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.c	/^HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)$/;"	f
HAL_PCD_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.c	/^__weak void HAL_PCD_MspDeInit(PCD_HandleTypeDef *hpcd)$/;"	f
HAL_PCD_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.c	/^__weak void HAL_PCD_MspInit(PCD_HandleTypeDef *hpcd)$/;"	f
HAL_PCD_ResetCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.c	/^ __weak void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)$/;"	f
HAL_PCD_ResumeCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.c	/^ __weak void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)$/;"	f
HAL_PCD_SOFCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.c	/^ __weak void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)$/;"	f
HAL_PCD_SetAddress	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.c	/^HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)$/;"	f
HAL_PCD_SetupStageCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.c	/^ __weak void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)$/;"	f
HAL_PCD_Start	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.c	/^HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)$/;"	f
HAL_PCD_Stop	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.c	/^HAL_StatusTypeDef HAL_PCD_Stop(PCD_HandleTypeDef *hpcd)$/;"	f
HAL_PCD_SuspendCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.c	/^ __weak void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)$/;"	f
PCD_MAX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.c	/^#define PCD_MAX(/;"	d	file:
PCD_MIN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.c	/^#define PCD_MIN(/;"	d	file:
PCD_WriteEmptyTxFifo	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.c	/^static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)$/;"	f	file:
BESL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^  uint32_t                BESL;$/;"	m	struct:__anon237
HAL_PCD_STATE_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^  HAL_PCD_STATE_BUSY    = 0x03,$/;"	e	enum:__anon235
HAL_PCD_STATE_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^  HAL_PCD_STATE_ERROR   = 0x02,$/;"	e	enum:__anon235
HAL_PCD_STATE_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^  HAL_PCD_STATE_READY   = 0x01,$/;"	e	enum:__anon235
HAL_PCD_STATE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^  HAL_PCD_STATE_RESET   = 0x00,$/;"	e	enum:__anon235
HAL_PCD_STATE_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^  HAL_PCD_STATE_TIMEOUT = 0x04$/;"	e	enum:__anon235
IN_ep	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^  PCD_EPTypeDef           IN_ep[15];    \/*!< IN endpoint parameters             *\/$/;"	m	struct:__anon237
IS_PCD_ALL_INSTANCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^ #define IS_PCD_ALL_INSTANCE(/;"	d
Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^  PCD_InitTypeDef         Init;         \/*!< PCD required parameters            *\/$/;"	m	struct:__anon237
Instance	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^  PCD_TypeDef             *Instance;    \/*!< Register base address              *\/ $/;"	m	struct:__anon237
LPM_L0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^  LPM_L0 = 0x00, \/* on *\/$/;"	e	enum:__anon236
LPM_L1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^  LPM_L1 = 0x01, \/* LPM L1 sleep *\/$/;"	e	enum:__anon236
LPM_L2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^  LPM_L2 = 0x02, \/* suspend *\/$/;"	e	enum:__anon236
LPM_L3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^  LPM_L3 = 0x03, \/* off *\/$/;"	e	enum:__anon236
LPM_State	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^  PCD_LPM_StateTypeDef    LPM_State;    \/*!< LPM State                          *\/$/;"	m	struct:__anon237
Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^  HAL_LockTypeDef         Lock;         \/*!< PCD peripheral status              *\/$/;"	m	struct:__anon237
OUT_ep	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^  PCD_EPTypeDef           OUT_ep[15];   \/*!< OUT endpoint parameters            *\/ $/;"	m	struct:__anon237
PCD_EPTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^typedef USB_OTG_EPTypeDef      PCD_EPTypeDef ;                          $/;"	t
PCD_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^} PCD_HandleTypeDef;$/;"	t	typeref:struct:__anon237
PCD_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^typedef USB_OTG_CfgTypeDef     PCD_InitTypeDef;$/;"	t
PCD_LPM_StateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^}PCD_LPM_StateTypeDef;$/;"	t	typeref:enum:__anon236
PCD_PHY_EMBEDDED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^#define PCD_PHY_EMBEDDED /;"	d
PCD_PHY_ULPI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^#define PCD_PHY_ULPI /;"	d
PCD_SPEED_FULL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^#define PCD_SPEED_FULL /;"	d
PCD_SPEED_HIGH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^#define PCD_SPEED_HIGH /;"	d
PCD_SPEED_HIGH_IN_FULL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^#define PCD_SPEED_HIGH_IN_FULL /;"	d
PCD_StateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^} PCD_StateTypeDef;$/;"	t	typeref:enum:__anon235
PCD_TypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^typedef USB_OTG_GlobalTypeDef  PCD_TypeDef;$/;"	t
Setup	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^  uint32_t                Setup[12];    \/*!< Setup packet buffer                *\/$/;"	m	struct:__anon237
State	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^  __IO PCD_StateTypeDef   State;        \/*!< PCD communication state            *\/$/;"	m	struct:__anon237
USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^#define USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE /;"	d
USB_OTG_FS_WAKEUP_EXTI_LINE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^#define USB_OTG_FS_WAKEUP_EXTI_LINE /;"	d
USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^#define USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE /;"	d
USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^#define USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE /;"	d
USB_OTG_HS_WAKEUP_EXTI_FALLING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^#define USB_OTG_HS_WAKEUP_EXTI_FALLING_EDGE /;"	d
USB_OTG_HS_WAKEUP_EXTI_LINE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^#define USB_OTG_HS_WAKEUP_EXTI_LINE /;"	d
USB_OTG_HS_WAKEUP_EXTI_RISING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^#define USB_OTG_HS_WAKEUP_EXTI_RISING_EDGE /;"	d
USB_OTG_HS_WAKEUP_EXTI_RISING_FALLING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^#define USB_OTG_HS_WAKEUP_EXTI_RISING_FALLING_EDGE /;"	d
__HAL_PCD_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^#define __HAL_PCD_CLEAR_FLAG(/;"	d
__HAL_PCD_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^#define __HAL_PCD_DISABLE(/;"	d
__HAL_PCD_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^#define __HAL_PCD_ENABLE(/;"	d
__HAL_PCD_GATE_PHYCLOCK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^#define __HAL_PCD_GATE_PHYCLOCK(/;"	d
__HAL_PCD_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^#define __HAL_PCD_GET_FLAG(/;"	d
__HAL_PCD_IS_INVALID_INTERRUPT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^#define __HAL_PCD_IS_INVALID_INTERRUPT(/;"	d
__HAL_PCD_IS_PHY_SUSPENDED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^#define __HAL_PCD_IS_PHY_SUSPENDED(/;"	d
__HAL_PCD_UNGATE_PHYCLOCK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^#define __HAL_PCD_UNGATE_PHYCLOCK(/;"	d
__HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^#define __HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG(/;"	d
__HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^#define __HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT(/;"	d
__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^#define __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE(/;"	d
__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^#define __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT(/;"	d
__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^#define __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE(/;"	d
__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^#define __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE(/;"	d
__HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^#define __HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT(/;"	d
__HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^#define __HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG(/;"	d
__HAL_USB_OTG_HS_WAKEUP_EXTI_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^#define __HAL_USB_OTG_HS_WAKEUP_EXTI_CLEAR_FLAG(/;"	d
__HAL_USB_OTG_HS_WAKEUP_EXTI_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^#define __HAL_USB_OTG_HS_WAKEUP_EXTI_DISABLE_IT(/;"	d
__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_FALLING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^#define __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_FALLING_EDGE(/;"	d
__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^#define __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_IT(/;"	d
__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^#define __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_EDGE(/;"	d
__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^#define __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE(/;"	d
__HAL_USB_OTG_HS_WAKEUP_EXTI_GENERATE_SWIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^#define __HAL_USB_OTG_HS_WAKEUP_EXTI_GENERATE_SWIT(/;"	d
__HAL_USB_OTG_HS_WAKEUP_EXTI_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^#define __HAL_USB_OTG_HS_WAKEUP_EXTI_GET_FLAG(/;"	d
__STM32F4xx_HAL_PCD_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^#define __STM32F4xx_HAL_PCD_H$/;"	d
lpm_active	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^  uint32_t                lpm_active;   \/*!< Enable or disable the Link Power Management .                                  $/;"	m	struct:__anon237
pData	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd.h	/^  void                    *pData;       \/*!< Pointer to upper stack Handler *\/    $/;"	m	struct:__anon237
HAL_PCDEx_ActivateLPM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd_ex.c	/^HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)$/;"	f
HAL_PCDEx_DeActivateLPM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd_ex.c	/^HAL_StatusTypeDef HAL_PCDEx_DeActivateLPM(PCD_HandleTypeDef *hpcd)$/;"	f
HAL_PCDEx_LPM_Callback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd_ex.c	/^__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)$/;"	f
HAL_PCDEx_SetRxFiFo	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd_ex.c	/^HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)$/;"	f
HAL_PCDEx_SetTxFiFo	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd_ex.c	/^HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)$/;"	f
PCD_LPM_L0_ACTIVE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd_ex.h	/^  PCD_LPM_L0_ACTIVE = 0x00, \/* on *\/$/;"	e	enum:__anon238
PCD_LPM_L1_ACTIVE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd_ex.h	/^  PCD_LPM_L1_ACTIVE = 0x01, \/* LPM L1 sleep *\/$/;"	e	enum:__anon238
PCD_LPM_MsgTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd_ex.h	/^}PCD_LPM_MsgTypeDef;$/;"	t	typeref:enum:__anon238
__STM32F4xx_HAL_PCD_EX_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pcd_ex.h	/^#define __STM32F4xx_HAL_PCD_EX_H$/;"	d
HAL_PWR_ConfigPVD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.c	/^void HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD)$/;"	f
HAL_PWR_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.c	/^void HAL_PWR_DeInit(void)$/;"	f
HAL_PWR_DisableBkUpAccess	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.c	/^void HAL_PWR_DisableBkUpAccess(void)$/;"	f
HAL_PWR_DisablePVD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.c	/^void HAL_PWR_DisablePVD(void)$/;"	f
HAL_PWR_DisableSEVOnPend	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.c	/^void HAL_PWR_DisableSEVOnPend(void)$/;"	f
HAL_PWR_DisableSleepOnExit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.c	/^void HAL_PWR_DisableSleepOnExit(void)$/;"	f
HAL_PWR_DisableWakeUpPin	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.c	/^void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)$/;"	f
HAL_PWR_EnableBkUpAccess	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.c	/^void HAL_PWR_EnableBkUpAccess(void)$/;"	f
HAL_PWR_EnablePVD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.c	/^void HAL_PWR_EnablePVD(void)$/;"	f
HAL_PWR_EnableSEVOnPend	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.c	/^void HAL_PWR_EnableSEVOnPend(void)$/;"	f
HAL_PWR_EnableSleepOnExit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.c	/^void HAL_PWR_EnableSleepOnExit(void)$/;"	f
HAL_PWR_EnableWakeUpPin	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.c	/^void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)$/;"	f
HAL_PWR_EnterSLEEPMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.c	/^void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)$/;"	f
HAL_PWR_EnterSTANDBYMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.c	/^void HAL_PWR_EnterSTANDBYMode(void)$/;"	f
HAL_PWR_EnterSTOPMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.c	/^void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)$/;"	f
HAL_PWR_PVDCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.c	/^__weak void HAL_PWR_PVDCallback(void)$/;"	f
HAL_PWR_PVD_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.c	/^void HAL_PWR_PVD_IRQHandler(void)$/;"	f
PVD_FALLING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.c	/^#define PVD_FALLING_EDGE /;"	d	file:
PVD_MODE_EVT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.c	/^#define PVD_MODE_EVT /;"	d	file:
PVD_MODE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.c	/^#define PVD_MODE_IT /;"	d	file:
PVD_RISING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.c	/^#define PVD_RISING_EDGE /;"	d	file:
CR_DBP_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define CR_DBP_BB /;"	d
CR_PMODE_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define CR_PMODE_BB /;"	d
CR_PVDE_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define CR_PVDE_BB /;"	d
CSR_EWUP_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define CSR_EWUP_BB /;"	d
DBP_BIT_NUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define DBP_BIT_NUMBER /;"	d
EWUP_BIT_NUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define EWUP_BIT_NUMBER /;"	d
IS_PWR_PVD_LEVEL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define IS_PWR_PVD_LEVEL(/;"	d
IS_PWR_PVD_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define IS_PWR_PVD_MODE(/;"	d
IS_PWR_REGULATOR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define IS_PWR_REGULATOR(/;"	d
IS_PWR_SLEEP_ENTRY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define IS_PWR_SLEEP_ENTRY(/;"	d
IS_PWR_STOP_ENTRY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define IS_PWR_STOP_ENTRY(/;"	d
IS_PWR_WAKEUP_PIN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define IS_PWR_WAKEUP_PIN(/;"	d
Mode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^  uint32_t Mode;      \/*!< Mode: Specifies the operating mode for the selected pins.$/;"	m	struct:__anon239
PMODE_BIT_NUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define PMODE_BIT_NUMBER /;"	d
PVDE_BIT_NUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define PVDE_BIT_NUMBER /;"	d
PVDLevel	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^  uint32_t PVDLevel;   \/*!< PVDLevel: Specifies the PVD detection level.$/;"	m	struct:__anon239
PWR_CR_OFFSET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define PWR_CR_OFFSET /;"	d
PWR_CR_OFFSET_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define PWR_CR_OFFSET_BB /;"	d
PWR_CSR_OFFSET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define PWR_CSR_OFFSET /;"	d
PWR_CSR_OFFSET_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define PWR_CSR_OFFSET_BB /;"	d
PWR_EXTI_LINE_PVD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define PWR_EXTI_LINE_PVD /;"	d
PWR_FLAG_BRR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define PWR_FLAG_BRR /;"	d
PWR_FLAG_PVDO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define PWR_FLAG_PVDO /;"	d
PWR_FLAG_SB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define PWR_FLAG_SB /;"	d
PWR_FLAG_VOSRDY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define PWR_FLAG_VOSRDY /;"	d
PWR_FLAG_WU	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define PWR_FLAG_WU /;"	d
PWR_LOWPOWERREGULATOR_ON	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define PWR_LOWPOWERREGULATOR_ON /;"	d
PWR_MAINREGULATOR_ON	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define PWR_MAINREGULATOR_ON /;"	d
PWR_OFFSET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define PWR_OFFSET /;"	d
PWR_PVDLEVEL_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define PWR_PVDLEVEL_0 /;"	d
PWR_PVDLEVEL_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define PWR_PVDLEVEL_1 /;"	d
PWR_PVDLEVEL_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define PWR_PVDLEVEL_2 /;"	d
PWR_PVDLEVEL_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define PWR_PVDLEVEL_3 /;"	d
PWR_PVDLEVEL_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define PWR_PVDLEVEL_4 /;"	d
PWR_PVDLEVEL_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define PWR_PVDLEVEL_5 /;"	d
PWR_PVDLEVEL_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define PWR_PVDLEVEL_6 /;"	d
PWR_PVDLEVEL_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define PWR_PVDLEVEL_7 /;"	d
PWR_PVDTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^}PWR_PVDTypeDef;$/;"	t	typeref:struct:__anon239
PWR_PVD_MODE_EVENT_FALLING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define PWR_PVD_MODE_EVENT_FALLING /;"	d
PWR_PVD_MODE_EVENT_RISING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define PWR_PVD_MODE_EVENT_RISING /;"	d
PWR_PVD_MODE_EVENT_RISING_FALLING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define PWR_PVD_MODE_EVENT_RISING_FALLING /;"	d
PWR_PVD_MODE_IT_FALLING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define PWR_PVD_MODE_IT_FALLING /;"	d
PWR_PVD_MODE_IT_RISING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define PWR_PVD_MODE_IT_RISING /;"	d
PWR_PVD_MODE_IT_RISING_FALLING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define PWR_PVD_MODE_IT_RISING_FALLING /;"	d
PWR_PVD_MODE_NORMAL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define PWR_PVD_MODE_NORMAL /;"	d
PWR_SLEEPENTRY_WFE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define PWR_SLEEPENTRY_WFE /;"	d
PWR_SLEEPENTRY_WFI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define PWR_SLEEPENTRY_WFI /;"	d
PWR_STOPENTRY_WFE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define PWR_STOPENTRY_WFE /;"	d
PWR_STOPENTRY_WFI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define PWR_STOPENTRY_WFI /;"	d
PWR_WAKEUP_PIN1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define PWR_WAKEUP_PIN1 /;"	d
PWR_WAKEUP_PIN2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define PWR_WAKEUP_PIN2 /;"	d
__HAL_PWR_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define __HAL_PWR_CLEAR_FLAG(/;"	d
__HAL_PWR_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define __HAL_PWR_GET_FLAG(/;"	d
__HAL_PWR_PVD_EXTI_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define __HAL_PWR_PVD_EXTI_CLEAR_FLAG(/;"	d
__HAL_PWR_PVD_EXTI_DISABLE_EVENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define __HAL_PWR_PVD_EXTI_DISABLE_EVENT(/;"	d
__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(/;"	d
__HAL_PWR_PVD_EXTI_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define __HAL_PWR_PVD_EXTI_DISABLE_IT(/;"	d
__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE(/;"	d
__HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define __HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE(/;"	d
__HAL_PWR_PVD_EXTI_ENABLE_EVENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define __HAL_PWR_PVD_EXTI_ENABLE_EVENT(/;"	d
__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE(/;"	d
__HAL_PWR_PVD_EXTI_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define __HAL_PWR_PVD_EXTI_ENABLE_IT(/;"	d
__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE(/;"	d
__HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define __HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE(/;"	d
__HAL_PWR_PVD_EXTI_GENERATE_SWIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define __HAL_PWR_PVD_EXTI_GENERATE_SWIT(/;"	d
__HAL_PWR_PVD_EXTI_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define __HAL_PWR_PVD_EXTI_GET_FLAG(/;"	d
__HAL_PWR_VOLTAGESCALING_CONFIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define __HAL_PWR_VOLTAGESCALING_CONFIG(/;"	d
__STM32F4xx_HAL_PWR_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr.h	/^#define __STM32F4xx_HAL_PWR_H$/;"	d
HAL_PWREx_ControlVoltageScaling	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.c	/^HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)$/;"	f
HAL_PWREx_DisableBkUpReg	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.c	/^HAL_StatusTypeDef HAL_PWREx_DisableBkUpReg(void)$/;"	f
HAL_PWREx_DisableFlashPowerDown	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.c	/^void HAL_PWREx_DisableFlashPowerDown(void)$/;"	f
HAL_PWREx_DisableLowRegulatorLowVoltage	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.c	/^void HAL_PWREx_DisableLowRegulatorLowVoltage(void)$/;"	f
HAL_PWREx_DisableMainRegulatorLowVoltage	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.c	/^void HAL_PWREx_DisableMainRegulatorLowVoltage(void)$/;"	f
HAL_PWREx_DisableOverDrive	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.c	/^HAL_StatusTypeDef HAL_PWREx_DisableOverDrive(void)$/;"	f
HAL_PWREx_EnableBkUpReg	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.c	/^HAL_StatusTypeDef HAL_PWREx_EnableBkUpReg(void)$/;"	f
HAL_PWREx_EnableFlashPowerDown	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.c	/^void HAL_PWREx_EnableFlashPowerDown(void)$/;"	f
HAL_PWREx_EnableLowRegulatorLowVoltage	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.c	/^void HAL_PWREx_EnableLowRegulatorLowVoltage(void)$/;"	f
HAL_PWREx_EnableMainRegulatorLowVoltage	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.c	/^void HAL_PWREx_EnableMainRegulatorLowVoltage(void)$/;"	f
HAL_PWREx_EnableOverDrive	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.c	/^HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)$/;"	f
HAL_PWREx_EnterUnderDriveSTOPMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.c	/^HAL_StatusTypeDef HAL_PWREx_EnterUnderDriveSTOPMode(uint32_t Regulator, uint8_t STOPEntry)$/;"	f
HAL_PWREx_GetVoltageRange	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.c	/^uint32_t HAL_PWREx_GetVoltageRange(void)$/;"	f
PWR_BKPREG_TIMEOUT_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.c	/^#define PWR_BKPREG_TIMEOUT_VALUE /;"	d	file:
PWR_OVERDRIVE_TIMEOUT_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.c	/^#define PWR_OVERDRIVE_TIMEOUT_VALUE /;"	d	file:
PWR_UDERDRIVE_TIMEOUT_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.c	/^#define PWR_UDERDRIVE_TIMEOUT_VALUE /;"	d	file:
PWR_VOSRDY_TIMEOUT_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.c	/^#define PWR_VOSRDY_TIMEOUT_VALUE /;"	d	file:
BRE_BIT_NUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.h	/^#define BRE_BIT_NUMBER /;"	d
CR_FPDS_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.h	/^#define CR_FPDS_BB /;"	d
CR_LPLVDS_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.h	/^#define CR_LPLVDS_BB /;"	d
CR_MRLVDS_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.h	/^#define CR_MRLVDS_BB /;"	d
CR_ODEN_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.h	/^#define CR_ODEN_BB /;"	d
CR_ODSWEN_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.h	/^#define CR_ODSWEN_BB /;"	d
CSR_BRE_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.h	/^#define CSR_BRE_BB /;"	d
FPDS_BIT_NUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.h	/^#define FPDS_BIT_NUMBER /;"	d
IS_PWR_REGULATOR_UNDERDRIVE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.h	/^#define IS_PWR_REGULATOR_UNDERDRIVE(/;"	d
IS_PWR_VOLTAGE_SCALING_RANGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.h	/^#define IS_PWR_VOLTAGE_SCALING_RANGE(/;"	d
LPLVDS_BIT_NUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.h	/^#define LPLVDS_BIT_NUMBER /;"	d
MRLVDS_BIT_NUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.h	/^#define MRLVDS_BIT_NUMBER /;"	d
ODEN_BIT_NUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.h	/^#define ODEN_BIT_NUMBER /;"	d
ODSWEN_BIT_NUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.h	/^#define ODSWEN_BIT_NUMBER /;"	d
PWR_FLAG_ODRDY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.h	/^#define PWR_FLAG_ODRDY /;"	d
PWR_FLAG_ODSWRDY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.h	/^#define PWR_FLAG_ODSWRDY /;"	d
PWR_FLAG_UDRDY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.h	/^#define PWR_FLAG_UDRDY /;"	d
PWR_LOWPOWERREGULATOR_UNDERDRIVE_ON	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.h	/^#define PWR_LOWPOWERREGULATOR_UNDERDRIVE_ON /;"	d
PWR_MAINREGULATOR_UNDERDRIVE_ON	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.h	/^#define PWR_MAINREGULATOR_UNDERDRIVE_ON /;"	d
PWR_REGULATOR_VOLTAGE_SCALE1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.h	/^#define PWR_REGULATOR_VOLTAGE_SCALE1 /;"	d
PWR_REGULATOR_VOLTAGE_SCALE2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.h	/^#define PWR_REGULATOR_VOLTAGE_SCALE2 /;"	d
PWR_REGULATOR_VOLTAGE_SCALE3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.h	/^#define PWR_REGULATOR_VOLTAGE_SCALE3 /;"	d
__HAL_PWR_CLEAR_ODRUDR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.h	/^#define __HAL_PWR_CLEAR_ODRUDR_FLAG(/;"	d
__HAL_PWR_GET_ODRUDR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.h	/^#define __HAL_PWR_GET_ODRUDR_FLAG(/;"	d
__HAL_PWR_OVERDRIVESWITCHING_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.h	/^#define __HAL_PWR_OVERDRIVESWITCHING_DISABLE(/;"	d
__HAL_PWR_OVERDRIVESWITCHING_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.h	/^#define __HAL_PWR_OVERDRIVESWITCHING_ENABLE(/;"	d
__HAL_PWR_OVERDRIVE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.h	/^#define __HAL_PWR_OVERDRIVE_DISABLE(/;"	d
__HAL_PWR_OVERDRIVE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.h	/^#define __HAL_PWR_OVERDRIVE_ENABLE(/;"	d
__HAL_PWR_UNDERDRIVE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.h	/^#define __HAL_PWR_UNDERDRIVE_DISABLE(/;"	d
__HAL_PWR_UNDERDRIVE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.h	/^#define __HAL_PWR_UNDERDRIVE_ENABLE(/;"	d
__STM32F4xx_HAL_PWR_EX_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_pwr_ex.h	/^#define __STM32F4xx_HAL_PWR_EX_H$/;"	d
HAL_QSPI_Abort	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^HAL_StatusTypeDef HAL_QSPI_Abort(QSPI_HandleTypeDef *hqspi)$/;"	f
HAL_QSPI_AutoPolling	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)$/;"	f
HAL_QSPI_AutoPolling_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^HAL_StatusTypeDef HAL_QSPI_AutoPolling_IT(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg)$/;"	f
HAL_QSPI_CmdCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^__weak void HAL_QSPI_CmdCpltCallback(QSPI_HandleTypeDef *hqspi)$/;"	f
HAL_QSPI_Command	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)$/;"	f
HAL_QSPI_Command_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^HAL_StatusTypeDef HAL_QSPI_Command_IT(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd)$/;"	f
HAL_QSPI_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^HAL_StatusTypeDef HAL_QSPI_DeInit(QSPI_HandleTypeDef *hqspi)$/;"	f
HAL_QSPI_ErrorCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^__weak void HAL_QSPI_ErrorCallback(QSPI_HandleTypeDef *hqspi)$/;"	f
HAL_QSPI_FifoThresholdCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^__weak void HAL_QSPI_FifoThresholdCallback(QSPI_HandleTypeDef *hqspi)$/;"	f
HAL_QSPI_GetError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^uint32_t HAL_QSPI_GetError(QSPI_HandleTypeDef *hqspi)$/;"	f
HAL_QSPI_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^HAL_QSPI_StateTypeDef HAL_QSPI_GetState(QSPI_HandleTypeDef *hqspi)$/;"	f
HAL_QSPI_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^void HAL_QSPI_IRQHandler(QSPI_HandleTypeDef *hqspi)$/;"	f
HAL_QSPI_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)$/;"	f
HAL_QSPI_MemoryMapped	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^HAL_StatusTypeDef HAL_QSPI_MemoryMapped(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_MemoryMappedTypeDef *cfg)$/;"	f
HAL_QSPI_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^ __weak void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef *hqspi)$/;"	f
HAL_QSPI_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^ __weak void HAL_QSPI_MspInit(QSPI_HandleTypeDef *hqspi)$/;"	f
HAL_QSPI_Receive	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)$/;"	f
HAL_QSPI_Receive_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^HAL_StatusTypeDef HAL_QSPI_Receive_DMA(QSPI_HandleTypeDef *hqspi, uint8_t *pData)$/;"	f
HAL_QSPI_Receive_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^HAL_StatusTypeDef HAL_QSPI_Receive_IT(QSPI_HandleTypeDef *hqspi, uint8_t *pData)$/;"	f
HAL_QSPI_RxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^__weak void HAL_QSPI_RxCpltCallback(QSPI_HandleTypeDef *hqspi)$/;"	f
HAL_QSPI_RxHalfCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^__weak void HAL_QSPI_RxHalfCpltCallback(QSPI_HandleTypeDef *hqspi)$/;"	f
HAL_QSPI_SetTimeout	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)$/;"	f
HAL_QSPI_StatusMatchCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^__weak void HAL_QSPI_StatusMatchCallback(QSPI_HandleTypeDef *hqspi)$/;"	f
HAL_QSPI_TimeOutCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^__weak void HAL_QSPI_TimeOutCallback(QSPI_HandleTypeDef *hqspi)$/;"	f
HAL_QSPI_Transmit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)$/;"	f
HAL_QSPI_Transmit_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^HAL_StatusTypeDef HAL_QSPI_Transmit_DMA(QSPI_HandleTypeDef *hqspi, uint8_t *pData)$/;"	f
HAL_QSPI_Transmit_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^HAL_StatusTypeDef HAL_QSPI_Transmit_IT(QSPI_HandleTypeDef *hqspi, uint8_t *pData)$/;"	f
HAL_QSPI_TxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^ __weak void HAL_QSPI_TxCpltCallback(QSPI_HandleTypeDef *hqspi)$/;"	f
HAL_QSPI_TxHalfCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^ __weak void HAL_QSPI_TxHalfCpltCallback(QSPI_HandleTypeDef *hqspi)$/;"	f
IS_QSPI_FUNCTIONAL_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^#define IS_QSPI_FUNCTIONAL_MODE(/;"	d	file:
QSPI_Config	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)$/;"	f	file:
QSPI_DMAError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^static void QSPI_DMAError(DMA_HandleTypeDef *hdma)   $/;"	f	file:
QSPI_DMARxCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^static void QSPI_DMARxCplt(DMA_HandleTypeDef *hdma)  $/;"	f	file:
QSPI_DMARxHalfCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^static void QSPI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)$/;"	f	file:
QSPI_DMATxCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^static void QSPI_DMATxCplt(DMA_HandleTypeDef *hdma)     $/;"	f	file:
QSPI_DMATxHalfCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^static void QSPI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)$/;"	f	file:
QSPI_FUNCTIONAL_MODE_AUTO_POLLING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^#define QSPI_FUNCTIONAL_MODE_AUTO_POLLING /;"	d	file:
QSPI_FUNCTIONAL_MODE_INDIRECT_READ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^#define QSPI_FUNCTIONAL_MODE_INDIRECT_READ /;"	d	file:
QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^#define QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE /;"	d	file:
QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^#define QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED /;"	d	file:
QSPI_WaitFlagStateUntilTimeout	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.c	/^static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,$/;"	f	file:
Address	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  uint32_t Address;            \/* Specifies the Address to be sent (Size from 1 to 4 bytes according AddressSize)$/;"	m	struct:__anon243
AddressMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  uint32_t AddressMode;        \/* Specifies the Address Mode$/;"	m	struct:__anon243
AddressSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  uint32_t AddressSize;        \/* Specifies the Address Size$/;"	m	struct:__anon243
AlternateByteMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  uint32_t AlternateByteMode;  \/* Specifies the Alternate Bytes Mode$/;"	m	struct:__anon243
AlternateBytes	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  uint32_t AlternateBytes;     \/* Specifies the Alternate Bytes to be sent (Size from 1 to 4 bytes according AlternateBytesSize)$/;"	m	struct:__anon243
AlternateBytesSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  uint32_t AlternateBytesSize; \/* Specifies the Alternate Bytes Size$/;"	m	struct:__anon243
AutomaticStop	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  uint32_t AutomaticStop;      \/* Specifies if automatic polling is stopped after a match.$/;"	m	struct:__anon244
ChipSelectHighTime	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  uint32_t ChipSelectHighTime; \/* Specifies the Chip Select High Time. ChipSelectHighTime+1 defines the minimum number $/;"	m	struct:__anon240
ClockMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  uint32_t ClockMode;          \/* Specifies the Clock Mode. It indicates the level that clock takes between commands.$/;"	m	struct:__anon240
ClockPrescaler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  uint32_t ClockPrescaler;     \/* Specifies the prescaler factor for generating clock based on the AHB clock.$/;"	m	struct:__anon240
DataMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  uint32_t DataMode;           \/* Specifies the Data Mode (used for dummy cycles and data phases)$/;"	m	struct:__anon243
DdrHoldHalfCycle	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  uint32_t DdrHoldHalfCycle;   \/* Specifies the DDR hold half cycle. It delays the data output by one half of $/;"	m	struct:__anon243
DdrMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  uint32_t DdrMode;            \/* Specifies the double data rate mode for address, alternate byte and data phase$/;"	m	struct:__anon243
DualFlash	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  uint32_t DualFlash;          \/* Specifies the Dual Flash Mode State$/;"	m	struct:__anon240
DummyCycles	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  uint32_t DummyCycles;        \/* Specifies the Number of Dummy Cycles.$/;"	m	struct:__anon243
ErrorCode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  __IO uint32_t              ErrorCode;        \/* QSPI Error code                    *\/$/;"	m	struct:__anon242
FifoThreshold	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  uint32_t FifoThreshold;      \/* Specifies the threshold number of bytes in the FIFO (used only in indirect mode)$/;"	m	struct:__anon240
FlashID	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  uint32_t FlashID;            \/* Specifies the Flash which will be used,$/;"	m	struct:__anon240
FlashSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  uint32_t FlashSize;          \/* Specifies the Flash Size. FlashSize+1 is effectively the number of address bits $/;"	m	struct:__anon240
HAL_QPSI_TIMEOUT_DEFAULT_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define HAL_QPSI_TIMEOUT_DEFAULT_VALUE /;"	d
HAL_QSPI_ERROR_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define HAL_QSPI_ERROR_DMA /;"	d
HAL_QSPI_ERROR_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define HAL_QSPI_ERROR_NONE /;"	d
HAL_QSPI_ERROR_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define HAL_QSPI_ERROR_TIMEOUT /;"	d
HAL_QSPI_ERROR_TRANSFER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define HAL_QSPI_ERROR_TRANSFER /;"	d
HAL_QSPI_STATE_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  HAL_QSPI_STATE_BUSY              = 0x02,    \/*!< Peripheral in indirect mode and busy                  *\/ $/;"	e	enum:__anon241
HAL_QSPI_STATE_BUSY_AUTO_POLLING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  HAL_QSPI_STATE_BUSY_AUTO_POLLING = 0x42,    \/*!< Peripheral in auto polling mode ongoing               *\/$/;"	e	enum:__anon241
HAL_QSPI_STATE_BUSY_INDIRECT_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  HAL_QSPI_STATE_BUSY_INDIRECT_RX  = 0x22,    \/*!< Peripheral in indirect mode with reception ongoing    *\/$/;"	e	enum:__anon241
HAL_QSPI_STATE_BUSY_INDIRECT_TX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  HAL_QSPI_STATE_BUSY_INDIRECT_TX  = 0x12,    \/*!< Peripheral in indirect mode with transmission ongoing *\/ $/;"	e	enum:__anon241
HAL_QSPI_STATE_BUSY_MEM_MAPPED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  HAL_QSPI_STATE_BUSY_MEM_MAPPED   = 0x82,    \/*!< Peripheral in memory mapped mode ongoing              *\/$/;"	e	enum:__anon241
HAL_QSPI_STATE_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  HAL_QSPI_STATE_ERROR             = 0x04     \/*!< Peripheral in error                                   *\/$/;"	e	enum:__anon241
HAL_QSPI_STATE_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  HAL_QSPI_STATE_READY             = 0x01,    \/*!< Peripheral initialized and ready for use              *\/$/;"	e	enum:__anon241
HAL_QSPI_STATE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  HAL_QSPI_STATE_RESET             = 0x00,    \/*!< Peripheral not initialized                            *\/$/;"	e	enum:__anon241
HAL_QSPI_StateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^}HAL_QSPI_StateTypeDef;$/;"	t	typeref:enum:__anon241
IS_QSPI_ADDRESS_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define IS_QSPI_ADDRESS_MODE(/;"	d
IS_QSPI_ADDRESS_SIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define IS_QSPI_ADDRESS_SIZE(/;"	d
IS_QSPI_ALTERNATE_BYTES_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define IS_QSPI_ALTERNATE_BYTES_MODE(/;"	d
IS_QSPI_ALTERNATE_BYTES_SIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define IS_QSPI_ALTERNATE_BYTES_SIZE(/;"	d
IS_QSPI_AUTOMATIC_STOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define IS_QSPI_AUTOMATIC_STOP(/;"	d
IS_QSPI_CLOCK_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define IS_QSPI_CLOCK_MODE(/;"	d
IS_QSPI_CLOCK_PRESCALER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define IS_QSPI_CLOCK_PRESCALER(/;"	d
IS_QSPI_CS_HIGH_TIME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define IS_QSPI_CS_HIGH_TIME(/;"	d
IS_QSPI_DATA_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define IS_QSPI_DATA_MODE(/;"	d
IS_QSPI_DDR_HHC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define IS_QSPI_DDR_HHC(/;"	d
IS_QSPI_DDR_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define IS_QSPI_DDR_MODE(/;"	d
IS_QSPI_DUAL_FLASH_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define IS_QSPI_DUAL_FLASH_MODE(/;"	d
IS_QSPI_DUMMY_CYCLES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define IS_QSPI_DUMMY_CYCLES(/;"	d
IS_QSPI_FIFO_THRESHOLD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define IS_QSPI_FIFO_THRESHOLD(/;"	d
IS_QSPI_FLASH_ID	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define IS_QSPI_FLASH_ID(/;"	d
IS_QSPI_FLASH_SIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define IS_QSPI_FLASH_SIZE(/;"	d
IS_QSPI_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define IS_QSPI_GET_FLAG(/;"	d
IS_QSPI_INSTRUCTION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define IS_QSPI_INSTRUCTION(/;"	d
IS_QSPI_INSTRUCTION_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define IS_QSPI_INSTRUCTION_MODE(/;"	d
IS_QSPI_INTERVAL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define IS_QSPI_INTERVAL(/;"	d
IS_QSPI_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define IS_QSPI_IT(/;"	d
IS_QSPI_MATCH_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define IS_QSPI_MATCH_MODE(/;"	d
IS_QSPI_SIOO_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define IS_QSPI_SIOO_MODE(/;"	d
IS_QSPI_SSHIFT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define IS_QSPI_SSHIFT(/;"	d
IS_QSPI_STATUS_BYTES_SIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define IS_QSPI_STATUS_BYTES_SIZE(/;"	d
IS_QSPI_TIMEOUT_ACTIVATION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define IS_QSPI_TIMEOUT_ACTIVATION(/;"	d
IS_QSPI_TIMEOUT_PERIOD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define IS_QSPI_TIMEOUT_PERIOD(/;"	d
Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  QSPI_InitTypeDef           Init;             \/* QSPI communication parameters      *\/$/;"	m	struct:__anon242
Instance	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  QUADSPI_TypeDef            *Instance;        \/* QSPI registers base address        *\/$/;"	m	struct:__anon242
Instruction	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  uint32_t Instruction;        \/* Specifies the Instruction to be sent$/;"	m	struct:__anon243
InstructionMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  uint32_t InstructionMode;    \/* Specifies the Instruction Mode$/;"	m	struct:__anon243
Interval	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  uint32_t Interval;           \/* Specifies the number of clock cycles between two read during automatic polling phases.$/;"	m	struct:__anon244
Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  __IO HAL_LockTypeDef       Lock;             \/* Locking object                     *\/$/;"	m	struct:__anon242
Mask	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  uint32_t Mask;               \/* Specifies the mask to be applied to the status bytes received. $/;"	m	struct:__anon244
Match	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  uint32_t Match;              \/* Specifies the value to be compared with the masked status register to get a match.$/;"	m	struct:__anon244
MatchMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  uint32_t MatchMode;          \/* Specifies the method used for determining a match.$/;"	m	struct:__anon244
NbData	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  uint32_t NbData;             \/* Specifies the number of data to transfer. $/;"	m	struct:__anon243
QSPI_ADDRESS_16_BITS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_ADDRESS_16_BITS /;"	d
QSPI_ADDRESS_1_LINE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_ADDRESS_1_LINE /;"	d
QSPI_ADDRESS_24_BITS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_ADDRESS_24_BITS /;"	d
QSPI_ADDRESS_2_LINES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_ADDRESS_2_LINES /;"	d
QSPI_ADDRESS_32_BITS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_ADDRESS_32_BITS /;"	d
QSPI_ADDRESS_4_LINES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_ADDRESS_4_LINES /;"	d
QSPI_ADDRESS_8_BITS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_ADDRESS_8_BITS /;"	d
QSPI_ADDRESS_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_ADDRESS_NONE /;"	d
QSPI_ALTERNATE_BYTES_16_BITS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_ALTERNATE_BYTES_16_BITS /;"	d
QSPI_ALTERNATE_BYTES_1_LINE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_ALTERNATE_BYTES_1_LINE /;"	d
QSPI_ALTERNATE_BYTES_24_BITS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_ALTERNATE_BYTES_24_BITS /;"	d
QSPI_ALTERNATE_BYTES_2_LINES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_ALTERNATE_BYTES_2_LINES /;"	d
QSPI_ALTERNATE_BYTES_32_BITS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_ALTERNATE_BYTES_32_BITS /;"	d
QSPI_ALTERNATE_BYTES_4_LINES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_ALTERNATE_BYTES_4_LINES /;"	d
QSPI_ALTERNATE_BYTES_8_BITS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_ALTERNATE_BYTES_8_BITS /;"	d
QSPI_ALTERNATE_BYTES_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_ALTERNATE_BYTES_NONE /;"	d
QSPI_AUTOMATIC_STOP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_AUTOMATIC_STOP_DISABLE /;"	d
QSPI_AUTOMATIC_STOP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_AUTOMATIC_STOP_ENABLE /;"	d
QSPI_AutoPollingTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^}QSPI_AutoPollingTypeDef;$/;"	t	typeref:struct:__anon244
QSPI_CLOCK_MODE_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_CLOCK_MODE_0 /;"	d
QSPI_CLOCK_MODE_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_CLOCK_MODE_3 /;"	d
QSPI_CS_HIGH_TIME_1_CYCLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_CS_HIGH_TIME_1_CYCLE /;"	d
QSPI_CS_HIGH_TIME_2_CYCLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_CS_HIGH_TIME_2_CYCLE /;"	d
QSPI_CS_HIGH_TIME_3_CYCLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_CS_HIGH_TIME_3_CYCLE /;"	d
QSPI_CS_HIGH_TIME_4_CYCLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_CS_HIGH_TIME_4_CYCLE /;"	d
QSPI_CS_HIGH_TIME_5_CYCLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_CS_HIGH_TIME_5_CYCLE /;"	d
QSPI_CS_HIGH_TIME_6_CYCLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_CS_HIGH_TIME_6_CYCLE /;"	d
QSPI_CS_HIGH_TIME_7_CYCLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_CS_HIGH_TIME_7_CYCLE /;"	d
QSPI_CS_HIGH_TIME_8_CYCLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_CS_HIGH_TIME_8_CYCLE /;"	d
QSPI_CommandTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^}QSPI_CommandTypeDef;$/;"	t	typeref:struct:__anon243
QSPI_DATA_1_LINE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_DATA_1_LINE /;"	d
QSPI_DATA_2_LINES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_DATA_2_LINES /;"	d
QSPI_DATA_4_LINES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_DATA_4_LINES /;"	d
QSPI_DATA_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_DATA_NONE /;"	d
QSPI_DDR_HHC_ANALOG_DELAY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_DDR_HHC_ANALOG_DELAY /;"	d
QSPI_DDR_HHC_HALF_CLK_DELAY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_DDR_HHC_HALF_CLK_DELAY /;"	d
QSPI_DDR_MODE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_DDR_MODE_DISABLE /;"	d
QSPI_DDR_MODE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_DDR_MODE_ENABLE /;"	d
QSPI_DUALFLASH_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_DUALFLASH_DISABLE /;"	d
QSPI_DUALFLASH_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_DUALFLASH_ENABLE /;"	d
QSPI_FLAG_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_FLAG_BUSY /;"	d
QSPI_FLAG_FT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_FLAG_FT /;"	d
QSPI_FLAG_SM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_FLAG_SM /;"	d
QSPI_FLAG_TC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_FLAG_TC /;"	d
QSPI_FLAG_TE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_FLAG_TE /;"	d
QSPI_FLAG_TO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_FLAG_TO /;"	d
QSPI_FLASH_ID_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_FLASH_ID_1 /;"	d
QSPI_FLASH_ID_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_FLASH_ID_2 /;"	d
QSPI_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^}QSPI_HandleTypeDef;$/;"	t	typeref:struct:__anon242
QSPI_INSTRUCTION_1_LINE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_INSTRUCTION_1_LINE /;"	d
QSPI_INSTRUCTION_2_LINES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_INSTRUCTION_2_LINES /;"	d
QSPI_INSTRUCTION_4_LINES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_INSTRUCTION_4_LINES /;"	d
QSPI_INSTRUCTION_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_INSTRUCTION_NONE /;"	d
QSPI_IT_FT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_IT_FT /;"	d
QSPI_IT_SM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_IT_SM /;"	d
QSPI_IT_TC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_IT_TC /;"	d
QSPI_IT_TE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_IT_TE /;"	d
QSPI_IT_TO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_IT_TO /;"	d
QSPI_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^}QSPI_InitTypeDef;$/;"	t	typeref:struct:__anon240
QSPI_MATCH_MODE_AND	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_MATCH_MODE_AND /;"	d
QSPI_MATCH_MODE_OR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_MATCH_MODE_OR /;"	d
QSPI_MemoryMappedTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^}QSPI_MemoryMappedTypeDef;                                     $/;"	t	typeref:struct:__anon245
QSPI_SAMPLE_SHIFTING_HALFCYCLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_SAMPLE_SHIFTING_HALFCYCLE /;"	d
QSPI_SAMPLE_SHIFTING_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_SAMPLE_SHIFTING_NONE /;"	d
QSPI_SIOO_INST_EVERY_CMD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_SIOO_INST_EVERY_CMD /;"	d
QSPI_SIOO_INST_ONLY_FIRST_CMD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_SIOO_INST_ONLY_FIRST_CMD /;"	d
QSPI_TIMEOUT_COUNTER_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_TIMEOUT_COUNTER_DISABLE /;"	d
QSPI_TIMEOUT_COUNTER_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define QSPI_TIMEOUT_COUNTER_ENABLE /;"	d
RxXferCount	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  __IO uint16_t              RxXferCount;      \/* QSPI Rx Transfer Counter           *\/$/;"	m	struct:__anon242
RxXferSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  __IO uint16_t              RxXferSize;       \/* QSPI Rx Transfer size              *\/$/;"	m	struct:__anon242
SIOOMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  uint32_t SIOOMode;          \/* Specifies the send instruction only once mode$/;"	m	struct:__anon243
SampleShifting	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  uint32_t SampleShifting;     \/* Specifies the Sample Shift. The data is sampled 1\/2 clock cycle delay later to $/;"	m	struct:__anon240
State	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  __IO HAL_QSPI_StateTypeDef State;            \/* QSPI communication state           *\/$/;"	m	struct:__anon242
StatusBytesSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  uint32_t StatusBytesSize;    \/* Specifies the size of the status bytes received.$/;"	m	struct:__anon244
TimeOutActivation	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  uint32_t TimeOutActivation;  \/* Specifies if the time out counter is enabled to release the chip select. $/;"	m	struct:__anon245
TimeOutPeriod	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  uint32_t TimeOutPeriod;      \/* Specifies the number of clock to wait when the FIFO is full before to release the chip select.$/;"	m	struct:__anon245
Timeout	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  uint32_t                   Timeout;          \/* Timeout for the QSPI memory access *\/ $/;"	m	struct:__anon242
TxXferCount	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  __IO uint16_t              TxXferCount;      \/* QSPI Tx Transfer Counter           *\/$/;"	m	struct:__anon242
TxXferSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  __IO uint16_t              TxXferSize;       \/* QSPI Tx Transfer size              *\/$/;"	m	struct:__anon242
__HAL_QSPI_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define __HAL_QSPI_CLEAR_FLAG(/;"	d
__HAL_QSPI_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define __HAL_QSPI_DISABLE(/;"	d
__HAL_QSPI_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define __HAL_QSPI_DISABLE_IT(/;"	d
__HAL_QSPI_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define __HAL_QSPI_ENABLE(/;"	d
__HAL_QSPI_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define __HAL_QSPI_ENABLE_IT(/;"	d
__HAL_QSPI_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define __HAL_QSPI_GET_FLAG(/;"	d
__HAL_QSPI_GET_IT_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define __HAL_QSPI_GET_IT_SOURCE(/;"	d
__HAL_QSPI_RESET_HANDLE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define __HAL_QSPI_RESET_HANDLE_STATE(/;"	d
__STM32F4xx_HAL_QSPI_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^#define __STM32F4xx_HAL_QSPI_H$/;"	d
hdma	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  DMA_HandleTypeDef          *hdma;            \/* QSPI Rx\/Tx DMA Handle parameters   *\/$/;"	m	struct:__anon242
pRxBuffPtr	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  uint8_t                    *pRxBuffPtr;      \/* Pointer to QSPI Rx transfer Buffer *\/$/;"	m	struct:__anon242
pTxBuffPtr	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_qspi.h	/^  uint8_t                    *pTxBuffPtr;      \/* Pointer to QSPI Tx transfer Buffer *\/$/;"	m	struct:__anon242
APBAHBPrescTable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.c	/^const uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};$/;"	v
CLOCKSWITCH_TIMEOUT_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.c	/^#define CLOCKSWITCH_TIMEOUT_VALUE /;"	d	file:
HAL_RCC_CSSCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.c	/^__weak void HAL_RCC_CSSCallback(void)$/;"	f
HAL_RCC_ClockConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.c	/^HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)$/;"	f
HAL_RCC_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.c	/^void HAL_RCC_DeInit(void)$/;"	f
HAL_RCC_DisableCSS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.c	/^void HAL_RCC_DisableCSS(void)$/;"	f
HAL_RCC_EnableCSS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.c	/^void HAL_RCC_EnableCSS(void)$/;"	f
HAL_RCC_GetClockConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.c	/^void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)$/;"	f
HAL_RCC_GetHCLKFreq	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.c	/^uint32_t HAL_RCC_GetHCLKFreq(void)$/;"	f
HAL_RCC_GetOscConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.c	/^__weak void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)$/;"	f
HAL_RCC_GetPCLK1Freq	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.c	/^uint32_t HAL_RCC_GetPCLK1Freq(void)$/;"	f
HAL_RCC_GetPCLK2Freq	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.c	/^uint32_t HAL_RCC_GetPCLK2Freq(void)$/;"	f
HAL_RCC_GetSysClockFreq	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.c	/^__weak uint32_t HAL_RCC_GetSysClockFreq(void)$/;"	f
HAL_RCC_MCOConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.c	/^void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)$/;"	f
HAL_RCC_NMI_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.c	/^void HAL_RCC_NMI_IRQHandler(void)$/;"	f
HAL_RCC_OscConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.c	/^__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)$/;"	f
MCO1_GPIO_PORT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.c	/^#define MCO1_GPIO_PORT /;"	d	file:
MCO1_PIN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.c	/^#define MCO1_PIN /;"	d	file:
MCO2_GPIO_PORT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.c	/^#define MCO2_GPIO_PORT /;"	d	file:
MCO2_PIN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.c	/^#define MCO2_PIN /;"	d	file:
__MCO1_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.c	/^#define __MCO1_CLK_ENABLE(/;"	d	file:
__MCO2_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.c	/^#define __MCO2_CLK_ENABLE(/;"	d	file:
AHBCLKDivider	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^  uint32_t AHBCLKDivider;         \/*!< The AHB clock (HCLK) divider. This clock is derived from the system clock (SYSCLK).$/;"	m	struct:__anon247
APB1CLKDivider	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^  uint32_t APB1CLKDivider;        \/*!< The APB1 clock (PCLK1) divider. This clock is derived from the AHB clock (HCLK).$/;"	m	struct:__anon247
APB2CLKDivider	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^  uint32_t APB2CLKDivider;        \/*!< The APB2 clock (PCLK2) divider. This clock is derived from the AHB clock (HCLK).$/;"	m	struct:__anon247
ClockType	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^  uint32_t ClockType;             \/*!< The clock to be configured.$/;"	m	struct:__anon247
HSEState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^  uint32_t HSEState;             \/*!< The new state of the HSE.$/;"	m	struct:__anon246
HSE_TIMEOUT_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define HSE_TIMEOUT_VALUE /;"	d
HSICalibrationValue	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^  uint32_t HSICalibrationValue;  \/*!< The calibration trimming value.$/;"	m	struct:__anon246
HSIState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^  uint32_t HSIState;             \/*!< The new state of the HSI.$/;"	m	struct:__anon246
HSI_TIMEOUT_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define HSI_TIMEOUT_VALUE /;"	d
IS_RCC_CALIBRATION_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define IS_RCC_CALIBRATION_VALUE(/;"	d
IS_RCC_CLOCKTYPE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define IS_RCC_CLOCKTYPE(/;"	d
IS_RCC_HCLK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define IS_RCC_HCLK(/;"	d
IS_RCC_HSE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define IS_RCC_HSE(/;"	d
IS_RCC_HSI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define IS_RCC_HSI(/;"	d
IS_RCC_LSE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define IS_RCC_LSE(/;"	d
IS_RCC_LSI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define IS_RCC_LSI(/;"	d
IS_RCC_MCO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define IS_RCC_MCO(/;"	d
IS_RCC_MCO1SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define IS_RCC_MCO1SOURCE(/;"	d
IS_RCC_MCO2SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define IS_RCC_MCO2SOURCE(/;"	d
IS_RCC_MCODIV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define IS_RCC_MCODIV(/;"	d
IS_RCC_OSCILLATORTYPE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define IS_RCC_OSCILLATORTYPE(/;"	d
IS_RCC_PCLK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define IS_RCC_PCLK(/;"	d
IS_RCC_PLL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define IS_RCC_PLL(/;"	d
IS_RCC_PLLM_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define IS_RCC_PLLM_VALUE(/;"	d
IS_RCC_PLLN_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define IS_RCC_PLLN_VALUE(/;"	d
IS_RCC_PLLP_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define IS_RCC_PLLP_VALUE(/;"	d
IS_RCC_PLLQ_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define IS_RCC_PLLQ_VALUE(/;"	d
IS_RCC_PLLSOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define IS_RCC_PLLSOURCE(/;"	d
IS_RCC_SYSCLKSOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define IS_RCC_SYSCLKSOURCE(/;"	d
LSEState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^  uint32_t LSEState;             \/*!< The new state of the LSE.$/;"	m	struct:__anon246
LSIState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^  uint32_t LSIState;             \/*!< The new state of the LSI.$/;"	m	struct:__anon246
LSI_TIMEOUT_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define LSI_TIMEOUT_VALUE /;"	d
OscillatorType	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^  uint32_t OscillatorType;       \/*!< The oscillators to be configured.$/;"	m	struct:__anon246
PLL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^  RCC_PLLInitTypeDef PLL;        \/*!< PLL structure parameters                                                    *\/      $/;"	m	struct:__anon246
PLLI2S_TIMEOUT_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define PLLI2S_TIMEOUT_VALUE /;"	d
PLLSAI_TIMEOUT_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define PLLSAI_TIMEOUT_VALUE /;"	d
RCC_BDCR_BDRST_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_BDCR_BDRST_BB /;"	d
RCC_BDCR_BYTE0_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_BDCR_BYTE0_ADDRESS /;"	d
RCC_BDCR_OFFSET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_BDCR_OFFSET /;"	d
RCC_BDCR_RTCEN_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_BDCR_RTCEN_BB /;"	d
RCC_BDRST_BIT_NUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_BDRST_BIT_NUMBER /;"	d
RCC_CFGR_I2SSRC_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_CFGR_I2SSRC_BB /;"	d
RCC_CFGR_OFFSET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_CFGR_OFFSET /;"	d
RCC_CIR_BYTE1_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_CIR_BYTE1_ADDRESS /;"	d
RCC_CIR_BYTE2_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_CIR_BYTE2_ADDRESS /;"	d
RCC_CLOCKTYPE_HCLK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_CLOCKTYPE_HCLK /;"	d
RCC_CLOCKTYPE_PCLK1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_CLOCKTYPE_PCLK1 /;"	d
RCC_CLOCKTYPE_PCLK2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_CLOCKTYPE_PCLK2 /;"	d
RCC_CLOCKTYPE_SYSCLK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_CLOCKTYPE_SYSCLK /;"	d
RCC_CR_BYTE2_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_CR_BYTE2_ADDRESS /;"	d
RCC_CR_CSSON_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_CR_CSSON_BB /;"	d
RCC_CR_HSION_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_CR_HSION_BB /;"	d
RCC_CR_OFFSET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_CR_OFFSET /;"	d
RCC_CR_PLLI2SON_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_CR_PLLI2SON_BB /;"	d
RCC_CR_PLLON_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_CR_PLLON_BB /;"	d
RCC_CSR_LSION_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_CSR_LSION_BB /;"	d
RCC_CSR_OFFSET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_CSR_OFFSET /;"	d
RCC_CSSON_BIT_NUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_CSSON_BIT_NUMBER /;"	d
RCC_ClkInitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^}RCC_ClkInitTypeDef;$/;"	t	typeref:struct:__anon247
RCC_DBP_TIMEOUT_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_DBP_TIMEOUT_VALUE /;"	d
RCC_FLAG_BORRST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_FLAG_BORRST /;"	d
RCC_FLAG_HSERDY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_FLAG_HSERDY /;"	d
RCC_FLAG_HSIRDY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_FLAG_HSIRDY /;"	d
RCC_FLAG_IWDGRST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_FLAG_IWDGRST /;"	d
RCC_FLAG_LPWRRST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_FLAG_LPWRRST /;"	d
RCC_FLAG_LSERDY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_FLAG_LSERDY /;"	d
RCC_FLAG_LSIRDY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_FLAG_LSIRDY /;"	d
RCC_FLAG_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_FLAG_MASK /;"	d
RCC_FLAG_PINRST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_FLAG_PINRST /;"	d
RCC_FLAG_PLLI2SRDY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_FLAG_PLLI2SRDY /;"	d
RCC_FLAG_PLLRDY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_FLAG_PLLRDY /;"	d
RCC_FLAG_PORRST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_FLAG_PORRST /;"	d
RCC_FLAG_SFTRST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_FLAG_SFTRST /;"	d
RCC_FLAG_WWDGRST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_FLAG_WWDGRST /;"	d
RCC_HCLK_DIV1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_HCLK_DIV1 /;"	d
RCC_HCLK_DIV16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_HCLK_DIV16 /;"	d
RCC_HCLK_DIV2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_HCLK_DIV2 /;"	d
RCC_HCLK_DIV4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_HCLK_DIV4 /;"	d
RCC_HCLK_DIV8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_HCLK_DIV8 /;"	d
RCC_HSE_BYPASS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_HSE_BYPASS /;"	d
RCC_HSE_OFF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_HSE_OFF /;"	d
RCC_HSE_ON	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_HSE_ON /;"	d
RCC_HSION_BIT_NUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_HSION_BIT_NUMBER /;"	d
RCC_HSI_OFF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_HSI_OFF /;"	d
RCC_HSI_ON	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_HSI_ON /;"	d
RCC_I2SCLKSOURCE_EXT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_I2SCLKSOURCE_EXT /;"	d
RCC_I2SCLKSOURCE_PLLI2S	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_I2SCLKSOURCE_PLLI2S /;"	d
RCC_I2SSRC_BIT_NUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_I2SSRC_BIT_NUMBER /;"	d
RCC_IT_CSS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_IT_CSS /;"	d
RCC_IT_HSERDY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_IT_HSERDY /;"	d
RCC_IT_HSIRDY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_IT_HSIRDY /;"	d
RCC_IT_LSERDY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_IT_LSERDY /;"	d
RCC_IT_LSIRDY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_IT_LSIRDY /;"	d
RCC_IT_PLLI2SRDY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_IT_PLLI2SRDY /;"	d
RCC_IT_PLLRDY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_IT_PLLRDY /;"	d
RCC_LSE_BYPASS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_LSE_BYPASS /;"	d
RCC_LSE_OFF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_LSE_OFF /;"	d
RCC_LSE_ON	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_LSE_ON /;"	d
RCC_LSE_TIMEOUT_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_LSE_TIMEOUT_VALUE /;"	d
RCC_LSION_BIT_NUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_LSION_BIT_NUMBER /;"	d
RCC_LSI_OFF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_LSI_OFF /;"	d
RCC_LSI_ON	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_LSI_ON /;"	d
RCC_MCO1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_MCO1 /;"	d
RCC_MCO1SOURCE_HSE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_MCO1SOURCE_HSE /;"	d
RCC_MCO1SOURCE_HSI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_MCO1SOURCE_HSI /;"	d
RCC_MCO1SOURCE_LSE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_MCO1SOURCE_LSE /;"	d
RCC_MCO1SOURCE_PLLCLK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_MCO1SOURCE_PLLCLK /;"	d
RCC_MCO2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_MCO2 /;"	d
RCC_MCO2SOURCE_HSE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_MCO2SOURCE_HSE /;"	d
RCC_MCO2SOURCE_PLLCLK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_MCO2SOURCE_PLLCLK /;"	d
RCC_MCO2SOURCE_PLLI2SCLK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_MCO2SOURCE_PLLI2SCLK /;"	d
RCC_MCO2SOURCE_SYSCLK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_MCO2SOURCE_SYSCLK /;"	d
RCC_MCODIV_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_MCODIV_1 /;"	d
RCC_MCODIV_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_MCODIV_2 /;"	d
RCC_MCODIV_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_MCODIV_3 /;"	d
RCC_MCODIV_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_MCODIV_4 /;"	d
RCC_MCODIV_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_MCODIV_5 /;"	d
RCC_OFFSET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_OFFSET /;"	d
RCC_OSCILLATORTYPE_HSE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_OSCILLATORTYPE_HSE /;"	d
RCC_OSCILLATORTYPE_HSI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_OSCILLATORTYPE_HSI /;"	d
RCC_OSCILLATORTYPE_LSE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_OSCILLATORTYPE_LSE /;"	d
RCC_OSCILLATORTYPE_LSI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_OSCILLATORTYPE_LSI /;"	d
RCC_OSCILLATORTYPE_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_OSCILLATORTYPE_NONE /;"	d
RCC_OscInitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^}RCC_OscInitTypeDef;$/;"	t	typeref:struct:__anon246
RCC_PLLI2SON_BIT_NUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_PLLI2SON_BIT_NUMBER /;"	d
RCC_PLLON_BIT_NUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_PLLON_BIT_NUMBER /;"	d
RCC_PLLP_DIV2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_PLLP_DIV2 /;"	d
RCC_PLLP_DIV4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_PLLP_DIV4 /;"	d
RCC_PLLP_DIV6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_PLLP_DIV6 /;"	d
RCC_PLLP_DIV8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_PLLP_DIV8 /;"	d
RCC_PLLSOURCE_HSE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_PLLSOURCE_HSE /;"	d
RCC_PLLSOURCE_HSI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_PLLSOURCE_HSI /;"	d
RCC_PLL_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_PLL_NONE /;"	d
RCC_PLL_OFF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_PLL_OFF /;"	d
RCC_PLL_ON	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_PLL_ON /;"	d
RCC_RTCCLKSOURCE_HSE_DIV10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_RTCCLKSOURCE_HSE_DIV10 /;"	d
RCC_RTCCLKSOURCE_HSE_DIV11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_RTCCLKSOURCE_HSE_DIV11 /;"	d
RCC_RTCCLKSOURCE_HSE_DIV12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_RTCCLKSOURCE_HSE_DIV12 /;"	d
RCC_RTCCLKSOURCE_HSE_DIV13	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_RTCCLKSOURCE_HSE_DIV13 /;"	d
RCC_RTCCLKSOURCE_HSE_DIV14	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_RTCCLKSOURCE_HSE_DIV14 /;"	d
RCC_RTCCLKSOURCE_HSE_DIV15	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_RTCCLKSOURCE_HSE_DIV15 /;"	d
RCC_RTCCLKSOURCE_HSE_DIV16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_RTCCLKSOURCE_HSE_DIV16 /;"	d
RCC_RTCCLKSOURCE_HSE_DIV17	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_RTCCLKSOURCE_HSE_DIV17 /;"	d
RCC_RTCCLKSOURCE_HSE_DIV18	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_RTCCLKSOURCE_HSE_DIV18 /;"	d
RCC_RTCCLKSOURCE_HSE_DIV19	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_RTCCLKSOURCE_HSE_DIV19 /;"	d
RCC_RTCCLKSOURCE_HSE_DIV2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_RTCCLKSOURCE_HSE_DIV2 /;"	d
RCC_RTCCLKSOURCE_HSE_DIV20	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_RTCCLKSOURCE_HSE_DIV20 /;"	d
RCC_RTCCLKSOURCE_HSE_DIV21	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_RTCCLKSOURCE_HSE_DIV21 /;"	d
RCC_RTCCLKSOURCE_HSE_DIV22	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_RTCCLKSOURCE_HSE_DIV22 /;"	d
RCC_RTCCLKSOURCE_HSE_DIV23	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_RTCCLKSOURCE_HSE_DIV23 /;"	d
RCC_RTCCLKSOURCE_HSE_DIV24	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_RTCCLKSOURCE_HSE_DIV24 /;"	d
RCC_RTCCLKSOURCE_HSE_DIV25	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_RTCCLKSOURCE_HSE_DIV25 /;"	d
RCC_RTCCLKSOURCE_HSE_DIV26	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_RTCCLKSOURCE_HSE_DIV26 /;"	d
RCC_RTCCLKSOURCE_HSE_DIV27	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_RTCCLKSOURCE_HSE_DIV27 /;"	d
RCC_RTCCLKSOURCE_HSE_DIV28	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_RTCCLKSOURCE_HSE_DIV28 /;"	d
RCC_RTCCLKSOURCE_HSE_DIV29	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_RTCCLKSOURCE_HSE_DIV29 /;"	d
RCC_RTCCLKSOURCE_HSE_DIV3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_RTCCLKSOURCE_HSE_DIV3 /;"	d
RCC_RTCCLKSOURCE_HSE_DIV30	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_RTCCLKSOURCE_HSE_DIV30 /;"	d
RCC_RTCCLKSOURCE_HSE_DIV31	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_RTCCLKSOURCE_HSE_DIV31 /;"	d
RCC_RTCCLKSOURCE_HSE_DIV4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_RTCCLKSOURCE_HSE_DIV4 /;"	d
RCC_RTCCLKSOURCE_HSE_DIV5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_RTCCLKSOURCE_HSE_DIV5 /;"	d
RCC_RTCCLKSOURCE_HSE_DIV6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_RTCCLKSOURCE_HSE_DIV6 /;"	d
RCC_RTCCLKSOURCE_HSE_DIV7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_RTCCLKSOURCE_HSE_DIV7 /;"	d
RCC_RTCCLKSOURCE_HSE_DIV8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_RTCCLKSOURCE_HSE_DIV8 /;"	d
RCC_RTCCLKSOURCE_HSE_DIV9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_RTCCLKSOURCE_HSE_DIV9 /;"	d
RCC_RTCCLKSOURCE_LSE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_RTCCLKSOURCE_LSE /;"	d
RCC_RTCCLKSOURCE_LSI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_RTCCLKSOURCE_LSI /;"	d
RCC_RTCEN_BIT_NUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_RTCEN_BIT_NUMBER /;"	d
RCC_SYSCLKSOURCE_HSE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_SYSCLKSOURCE_HSE /;"	d
RCC_SYSCLKSOURCE_HSI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_SYSCLKSOURCE_HSI /;"	d
RCC_SYSCLKSOURCE_PLLCLK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_SYSCLKSOURCE_PLLCLK /;"	d
RCC_SYSCLKSOURCE_PLLRCLK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_SYSCLKSOURCE_PLLRCLK /;"	d
RCC_SYSCLKSOURCE_STATUS_HSE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_SYSCLKSOURCE_STATUS_HSE /;"	d
RCC_SYSCLKSOURCE_STATUS_HSI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_SYSCLKSOURCE_STATUS_HSI /;"	d
RCC_SYSCLKSOURCE_STATUS_PLLCLK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_SYSCLKSOURCE_STATUS_PLLCLK /;"	d
RCC_SYSCLKSOURCE_STATUS_PLLRCLK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_SYSCLKSOURCE_STATUS_PLLRCLK /;"	d
RCC_SYSCLK_DIV1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_SYSCLK_DIV1 /;"	d
RCC_SYSCLK_DIV128	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_SYSCLK_DIV128 /;"	d
RCC_SYSCLK_DIV16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_SYSCLK_DIV16 /;"	d
RCC_SYSCLK_DIV2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_SYSCLK_DIV2 /;"	d
RCC_SYSCLK_DIV256	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_SYSCLK_DIV256 /;"	d
RCC_SYSCLK_DIV4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_SYSCLK_DIV4 /;"	d
RCC_SYSCLK_DIV512	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_SYSCLK_DIV512 /;"	d
RCC_SYSCLK_DIV64	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_SYSCLK_DIV64 /;"	d
RCC_SYSCLK_DIV8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define RCC_SYSCLK_DIV8 /;"	d
SYSCLKSource	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^  uint32_t SYSCLKSource;          \/*!< The clock source (SYSCLKS) used as system clock.$/;"	m	struct:__anon247
__HAL_RCC_ADC1_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_ADC1_CLK_DISABLE(/;"	d
__HAL_RCC_ADC1_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_ADC1_CLK_ENABLE(/;"	d
__HAL_RCC_ADC1_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_ADC1_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_ADC1_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_ADC1_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_ADC_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_ADC_FORCE_RESET(/;"	d
__HAL_RCC_ADC_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_ADC_RELEASE_RESET(/;"	d
__HAL_RCC_AHB1_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_AHB1_FORCE_RESET(/;"	d
__HAL_RCC_AHB1_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_AHB1_RELEASE_RESET(/;"	d
__HAL_RCC_AHB2_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_AHB2_FORCE_RESET(/;"	d
__HAL_RCC_AHB2_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_AHB2_RELEASE_RESET(/;"	d
__HAL_RCC_AHB3_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_AHB3_FORCE_RESET(/;"	d
__HAL_RCC_AHB3_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_AHB3_RELEASE_RESET(/;"	d
__HAL_RCC_APB1_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_APB1_FORCE_RESET(/;"	d
__HAL_RCC_APB1_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_APB1_RELEASE_RESET(/;"	d
__HAL_RCC_APB2_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_APB2_FORCE_RESET(/;"	d
__HAL_RCC_APB2_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_APB2_RELEASE_RESET(/;"	d
__HAL_RCC_BACKUPRESET_FORCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_BACKUPRESET_FORCE(/;"	d
__HAL_RCC_BACKUPRESET_RELEASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_BACKUPRESET_RELEASE(/;"	d
__HAL_RCC_BKPSRAM_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_BKPSRAM_CLK_DISABLE(/;"	d
__HAL_RCC_BKPSRAM_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_BKPSRAM_CLK_ENABLE(/;"	d
__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_CCMDATARAMEN_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_CCMDATARAMEN_CLK_DISABLE(/;"	d
__HAL_RCC_CCMDATARAMEN_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_CCMDATARAMEN_CLK_ENABLE(/;"	d
__HAL_RCC_CLEAR_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_CLEAR_IT(/;"	d
__HAL_RCC_CLEAR_RESET_FLAGS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_CLEAR_RESET_FLAGS(/;"	d
__HAL_RCC_CRC_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_CRC_CLK_DISABLE(/;"	d
__HAL_RCC_CRC_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_CRC_CLK_ENABLE(/;"	d
__HAL_RCC_CRC_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_CRC_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_CRC_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_CRC_FORCE_RESET(/;"	d
__HAL_RCC_CRC_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_CRC_RELEASE_RESET(/;"	d
__HAL_RCC_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_DISABLE_IT(/;"	d
__HAL_RCC_DMA1_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_DMA1_CLK_DISABLE(/;"	d
__HAL_RCC_DMA1_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_DMA1_CLK_ENABLE(/;"	d
__HAL_RCC_DMA1_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_DMA1_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_DMA1_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_DMA1_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_DMA1_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_DMA1_FORCE_RESET(/;"	d
__HAL_RCC_DMA1_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_DMA1_RELEASE_RESET(/;"	d
__HAL_RCC_DMA2_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_DMA2_CLK_DISABLE(/;"	d
__HAL_RCC_DMA2_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_DMA2_CLK_ENABLE(/;"	d
__HAL_RCC_DMA2_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_DMA2_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_DMA2_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_DMA2_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_DMA2_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_DMA2_FORCE_RESET(/;"	d
__HAL_RCC_DMA2_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_DMA2_RELEASE_RESET(/;"	d
__HAL_RCC_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_ENABLE_IT(/;"	d
__HAL_RCC_FLITF_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_FLITF_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GET_FLAG(/;"	d
__HAL_RCC_GET_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GET_IT(/;"	d
__HAL_RCC_GET_PLL_OSCSOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GET_PLL_OSCSOURCE(/;"	d
__HAL_RCC_GET_SYSCLK_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GET_SYSCLK_SOURCE(/;"	d
__HAL_RCC_GPIOA_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOA_CLK_DISABLE(/;"	d
__HAL_RCC_GPIOA_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOA_CLK_ENABLE(/;"	d
__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_GPIOA_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOA_FORCE_RESET(/;"	d
__HAL_RCC_GPIOA_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOA_RELEASE_RESET(/;"	d
__HAL_RCC_GPIOB_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOB_CLK_DISABLE(/;"	d
__HAL_RCC_GPIOB_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOB_CLK_ENABLE(/;"	d
__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_GPIOB_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOB_FORCE_RESET(/;"	d
__HAL_RCC_GPIOB_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOB_RELEASE_RESET(/;"	d
__HAL_RCC_GPIOC_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOC_CLK_DISABLE(/;"	d
__HAL_RCC_GPIOC_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOC_CLK_ENABLE(/;"	d
__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_GPIOC_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOC_FORCE_RESET(/;"	d
__HAL_RCC_GPIOC_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOC_RELEASE_RESET(/;"	d
__HAL_RCC_GPIOD_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOD_CLK_DISABLE(/;"	d
__HAL_RCC_GPIOD_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOD_CLK_ENABLE(/;"	d
__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_GPIOD_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOD_FORCE_RESET(/;"	d
__HAL_RCC_GPIOD_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOD_RELEASE_RESET(/;"	d
__HAL_RCC_GPIOE_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOE_CLK_DISABLE(/;"	d
__HAL_RCC_GPIOE_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOE_CLK_ENABLE(/;"	d
__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_GPIOE_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOE_FORCE_RESET(/;"	d
__HAL_RCC_GPIOE_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOE_RELEASE_RESET(/;"	d
__HAL_RCC_GPIOF_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOF_RELEASE_RESET(/;"	d
__HAL_RCC_GPIOG_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOG_RELEASE_RESET(/;"	d
__HAL_RCC_GPIOH_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOH_CLK_DISABLE(/;"	d
__HAL_RCC_GPIOH_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOH_CLK_ENABLE(/;"	d
__HAL_RCC_GPIOH_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_GPIOH_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_GPIOH_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOH_FORCE_RESET(/;"	d
__HAL_RCC_GPIOH_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOH_RELEASE_RESET(/;"	d
__HAL_RCC_GPIOI_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_GPIOI_RELEASE_RESET(/;"	d
__HAL_RCC_HSE_CONFIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_HSE_CONFIG(/;"	d
__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(/;"	d
__HAL_RCC_HSI_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_HSI_DISABLE(/;"	d
__HAL_RCC_HSI_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_HSI_ENABLE(/;"	d
__HAL_RCC_I2C1_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_I2C1_CLK_DISABLE(/;"	d
__HAL_RCC_I2C1_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_I2C1_CLK_ENABLE(/;"	d
__HAL_RCC_I2C1_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_I2C1_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_I2C1_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_I2C1_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_I2C1_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_I2C1_FORCE_RESET(/;"	d
__HAL_RCC_I2C1_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_I2C1_RELEASE_RESET(/;"	d
__HAL_RCC_I2C2_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_I2C2_CLK_DISABLE(/;"	d
__HAL_RCC_I2C2_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_I2C2_CLK_ENABLE(/;"	d
__HAL_RCC_I2C2_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_I2C2_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_I2C2_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_I2C2_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_I2C2_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_I2C2_FORCE_RESET(/;"	d
__HAL_RCC_I2C2_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_I2C2_RELEASE_RESET(/;"	d
__HAL_RCC_I2C3_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_I2C3_CLK_DISABLE(/;"	d
__HAL_RCC_I2C3_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_I2C3_CLK_ENABLE(/;"	d
__HAL_RCC_I2C3_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_I2C3_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_I2C3_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_I2C3_FORCE_RESET(/;"	d
__HAL_RCC_I2C3_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_I2C3_RELEASE_RESET(/;"	d
__HAL_RCC_LSE_CONFIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_LSE_CONFIG(/;"	d
__HAL_RCC_LSI_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_LSI_DISABLE(/;"	d
__HAL_RCC_LSI_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_LSI_ENABLE(/;"	d
__HAL_RCC_PLLI2S_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_PLLI2S_DISABLE(/;"	d
__HAL_RCC_PLLI2S_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_PLLI2S_ENABLE(/;"	d
__HAL_RCC_PLL_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_PLL_DISABLE(/;"	d
__HAL_RCC_PLL_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_PLL_ENABLE(/;"	d
__HAL_RCC_PLL_PLLM_CONFIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_PLL_PLLM_CONFIG(/;"	d
__HAL_RCC_PLL_PLLSOURCE_CONFIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_PLL_PLLSOURCE_CONFIG(/;"	d
__HAL_RCC_PWR_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_PWR_CLK_DISABLE(/;"	d
__HAL_RCC_PWR_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_PWR_CLK_ENABLE(/;"	d
__HAL_RCC_PWR_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_PWR_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_PWR_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_PWR_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_PWR_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_PWR_FORCE_RESET(/;"	d
__HAL_RCC_PWR_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_PWR_RELEASE_RESET(/;"	d
__HAL_RCC_RNG_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_RNG_CLK_DISABLE(/;"	d
__HAL_RCC_RNG_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_RNG_CLK_ENABLE(/;"	d
__HAL_RCC_RNG_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_RNG_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_RNG_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_RNG_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_RNG_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_RNG_FORCE_RESET(/;"	d
__HAL_RCC_RNG_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_RNG_RELEASE_RESET(/;"	d
__HAL_RCC_RTC_CLKPRESCALER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_RTC_CLKPRESCALER(/;"	d
__HAL_RCC_RTC_CONFIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_RTC_CONFIG(/;"	d
__HAL_RCC_RTC_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_RTC_DISABLE(/;"	d
__HAL_RCC_RTC_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_RTC_ENABLE(/;"	d
__HAL_RCC_SDIO_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SDIO_CLK_DISABLE(/;"	d
__HAL_RCC_SDIO_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SDIO_CLK_ENABLE(/;"	d
__HAL_RCC_SDIO_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_SDIO_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_SDIO_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SDIO_FORCE_RESET(/;"	d
__HAL_RCC_SDIO_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SDIO_RELEASE_RESET(/;"	d
__HAL_RCC_SPI1_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SPI1_CLK_DISABLE(/;"	d
__HAL_RCC_SPI1_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SPI1_CLK_ENABLE(/;"	d
__HAL_RCC_SPI1_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SPI1_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_SPI1_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SPI1_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_SPI1_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SPI1_FORCE_RESET(/;"	d
__HAL_RCC_SPI1_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SPI1_RELEASE_RESET(/;"	d
__HAL_RCC_SPI2_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SPI2_CLK_DISABLE(/;"	d
__HAL_RCC_SPI2_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SPI2_CLK_ENABLE(/;"	d
__HAL_RCC_SPI2_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SPI2_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_SPI2_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SPI2_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_SPI2_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SPI2_FORCE_RESET(/;"	d
__HAL_RCC_SPI2_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SPI2_RELEASE_RESET(/;"	d
__HAL_RCC_SPI3_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SPI3_CLK_DISABLE(/;"	d
__HAL_RCC_SPI3_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SPI3_CLK_ENABLE(/;"	d
__HAL_RCC_SPI3_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_SPI3_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_SPI3_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SPI3_FORCE_RESET(/;"	d
__HAL_RCC_SPI3_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SPI3_RELEASE_RESET(/;"	d
__HAL_RCC_SPI4_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SPI4_CLK_DISABLE(/;"	d
__HAL_RCC_SPI4_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SPI4_CLK_ENABLE(/;"	d
__HAL_RCC_SPI4_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SPI4_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_SPI4_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SPI4_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_SPI4_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SPI4_FORCE_RESET(/;"	d
__HAL_RCC_SPI4_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SPI4_RELEASE_RESET(/;"	d
__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_SYSCFG_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SYSCFG_CLK_DISABLE(/;"	d
__HAL_RCC_SYSCFG_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SYSCFG_CLK_ENABLE(/;"	d
__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_SYSCFG_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SYSCFG_FORCE_RESET(/;"	d
__HAL_RCC_SYSCFG_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SYSCFG_RELEASE_RESET(/;"	d
__HAL_RCC_SYSCLK_CONFIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_SYSCLK_CONFIG(/;"	d
__HAL_RCC_TIM10_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM10_CLK_DISABLE(/;"	d
__HAL_RCC_TIM10_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM10_CLK_ENABLE(/;"	d
__HAL_RCC_TIM10_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM10_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_TIM10_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM10_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_TIM10_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM10_FORCE_RESET(/;"	d
__HAL_RCC_TIM10_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM10_RELEASE_RESET(/;"	d
__HAL_RCC_TIM11_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM11_CLK_DISABLE(/;"	d
__HAL_RCC_TIM11_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM11_CLK_ENABLE(/;"	d
__HAL_RCC_TIM11_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM11_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_TIM11_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM11_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_TIM11_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM11_FORCE_RESET(/;"	d
__HAL_RCC_TIM11_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM11_RELEASE_RESET(/;"	d
__HAL_RCC_TIM1_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM1_CLK_DISABLE(/;"	d
__HAL_RCC_TIM1_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM1_CLK_ENABLE(/;"	d
__HAL_RCC_TIM1_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM1_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_TIM1_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM1_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_TIM1_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM1_FORCE_RESET(/;"	d
__HAL_RCC_TIM1_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM1_RELEASE_RESET(/;"	d
__HAL_RCC_TIM2_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM2_CLK_DISABLE(/;"	d
__HAL_RCC_TIM2_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM2_CLK_ENABLE(/;"	d
__HAL_RCC_TIM2_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_TIM2_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_TIM2_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM2_FORCE_RESET(/;"	d
__HAL_RCC_TIM2_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM2_RELEASE_RESET(/;"	d
__HAL_RCC_TIM3_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM3_CLK_DISABLE(/;"	d
__HAL_RCC_TIM3_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM3_CLK_ENABLE(/;"	d
__HAL_RCC_TIM3_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_TIM3_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_TIM3_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM3_FORCE_RESET(/;"	d
__HAL_RCC_TIM3_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM3_RELEASE_RESET(/;"	d
__HAL_RCC_TIM4_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM4_CLK_DISABLE(/;"	d
__HAL_RCC_TIM4_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM4_CLK_ENABLE(/;"	d
__HAL_RCC_TIM4_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_TIM4_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_TIM4_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM4_FORCE_RESET(/;"	d
__HAL_RCC_TIM4_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM4_RELEASE_RESET(/;"	d
__HAL_RCC_TIM5_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM5_CLK_DISABLE(/;"	d
__HAL_RCC_TIM5_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM5_CLK_ENABLE(/;"	d
__HAL_RCC_TIM5_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM5_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_TIM5_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM5_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_TIM5_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM5_FORCE_RESET(/;"	d
__HAL_RCC_TIM5_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM5_RELEASE_RESET(/;"	d
__HAL_RCC_TIM9_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM9_CLK_DISABLE(/;"	d
__HAL_RCC_TIM9_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM9_CLK_ENABLE(/;"	d
__HAL_RCC_TIM9_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM9_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_TIM9_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM9_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_TIM9_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM9_FORCE_RESET(/;"	d
__HAL_RCC_TIM9_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_TIM9_RELEASE_RESET(/;"	d
__HAL_RCC_USART1_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_USART1_CLK_DISABLE(/;"	d
__HAL_RCC_USART1_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_USART1_CLK_ENABLE(/;"	d
__HAL_RCC_USART1_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_USART1_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_USART1_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_USART1_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_USART1_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_USART1_FORCE_RESET(/;"	d
__HAL_RCC_USART1_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_USART1_RELEASE_RESET(/;"	d
__HAL_RCC_USART2_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_USART2_CLK_DISABLE(/;"	d
__HAL_RCC_USART2_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_USART2_CLK_ENABLE(/;"	d
__HAL_RCC_USART2_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_USART2_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_USART2_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_USART2_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_USART2_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_USART2_FORCE_RESET(/;"	d
__HAL_RCC_USART2_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_USART2_RELEASE_RESET(/;"	d
__HAL_RCC_USART6_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_USART6_CLK_DISABLE(/;"	d
__HAL_RCC_USART6_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_USART6_CLK_ENABLE(/;"	d
__HAL_RCC_USART6_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_USART6_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_USART6_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_USART6_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_USART6_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_USART6_FORCE_RESET(/;"	d
__HAL_RCC_USART6_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_USART6_RELEASE_RESET(/;"	d
__HAL_RCC_USB_OTG_FS_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE(/;"	d
__HAL_RCC_USB_OTG_FS_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE(/;"	d
__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_USB_OTG_FS_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_USB_OTG_FS_FORCE_RESET(/;"	d
__HAL_RCC_USB_OTG_FS_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET(/;"	d
__HAL_RCC_WWDG_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_WWDG_CLK_DISABLE(/;"	d
__HAL_RCC_WWDG_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_WWDG_CLK_ENABLE(/;"	d
__HAL_RCC_WWDG_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_WWDG_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_WWDG_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_WWDG_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_WWDG_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_WWDG_FORCE_RESET(/;"	d
__HAL_RCC_WWDG_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __HAL_RCC_WWDG_RELEASE_RESET(/;"	d
__STM32F4xx_HAL_RCC_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc.h	/^#define __STM32F4xx_HAL_RCC_H$/;"	d
HAL_RCCEx_GetPeriphCLKConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.c	/^void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)$/;"	f
HAL_RCCEx_GetPeriphCLKFreq	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.c	/^uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)$/;"	f
HAL_RCCEx_PeriphCLKConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.c	/^HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)$/;"	f
HAL_RCCEx_SelectLSEMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.c	/^void HAL_RCCEx_SelectLSEMode(uint8_t Mode)$/;"	f
HAL_RCC_GetOscConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.c	/^void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)$/;"	f
HAL_RCC_GetSysClockFreq	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.c	/^uint32_t HAL_RCC_GetSysClockFreq(void)$/;"	f
HAL_RCC_OscConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.c	/^HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)$/;"	f
CecClockSelection	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t CecClockSelection;      \/*!< Specifies CEC Clock Source Selection. $/;"	m	struct:__anon251
Clk48ClockSelection	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t Clk48ClockSelection;     \/*!< Specifies CK48 Clock Selection this clock used OTG FS, SDIO and RNG clocks. $/;"	m	struct:__anon251
Fmpi2c1ClockSelection	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t Fmpi2c1ClockSelection;  \/*!< Specifies FMPI2C1 Clock Source Selection. $/;"	m	struct:__anon251
I2sApb1ClockSelection	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t I2sApb1ClockSelection;    \/*!< Specifies I2S APB1 Clock Source Selection. $/;"	m	struct:__anon251
I2sApb2ClockSelection	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t I2sApb2ClockSelection;    \/*!< Specifies I2S APB2 Clock Source Selection. $/;"	m	struct:__anon251
IS_RCC_CECCLKSOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define IS_RCC_CECCLKSOURCE(/;"	d
IS_RCC_CK48CLKSOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define IS_RCC_CK48CLKSOURCE(/;"	d
IS_RCC_FMPI2C1CLKSOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define IS_RCC_FMPI2C1CLKSOURCE(/;"	d
IS_RCC_I2SAPB1CLKSOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define IS_RCC_I2SAPB1CLKSOURCE(/;"	d
IS_RCC_I2SAPB2CLKSOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^ #define IS_RCC_I2SAPB2CLKSOURCE(/;"	d
IS_RCC_LSE_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define IS_RCC_LSE_MODE(/;"	d
IS_RCC_PERIPHCLOCK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define IS_RCC_PERIPHCLOCK(/;"	d
IS_RCC_PLLI2SM_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define IS_RCC_PLLI2SM_VALUE(/;"	d
IS_RCC_PLLI2SN_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define IS_RCC_PLLI2SN_VALUE(/;"	d
IS_RCC_PLLI2SP_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define IS_RCC_PLLI2SP_VALUE(/;"	d
IS_RCC_PLLI2SQ_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define IS_RCC_PLLI2SQ_VALUE(/;"	d
IS_RCC_PLLI2SR_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define IS_RCC_PLLI2SR_VALUE(/;"	d
IS_RCC_PLLI2S_DIVQ_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define IS_RCC_PLLI2S_DIVQ_VALUE(/;"	d
IS_RCC_PLLR_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define IS_RCC_PLLR_VALUE(/;"	d
IS_RCC_PLLSAIM_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define IS_RCC_PLLSAIM_VALUE(/;"	d
IS_RCC_PLLSAIN_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define IS_RCC_PLLSAIN_VALUE(/;"	d
IS_RCC_PLLSAIP_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define IS_RCC_PLLSAIP_VALUE(/;"	d
IS_RCC_PLLSAIQ_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define IS_RCC_PLLSAIQ_VALUE(/;"	d
IS_RCC_PLLSAIR_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define IS_RCC_PLLSAIR_VALUE(/;"	d
IS_RCC_PLLSAI_DIVQ_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define IS_RCC_PLLSAI_DIVQ_VALUE(/;"	d
IS_RCC_PLLSAI_DIVR_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define IS_RCC_PLLSAI_DIVR_VALUE(/;"	d
IS_RCC_SAI1CLKSOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define IS_RCC_SAI1CLKSOURCE(/;"	d
IS_RCC_SAI2CLKSOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define IS_RCC_SAI2CLKSOURCE(/;"	d
IS_RCC_SDIOCLKSOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define IS_RCC_SDIOCLKSOURCE(/;"	d
IS_RCC_SPDIFRXCLKSOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define IS_RCC_SPDIFRXCLKSOURCE(/;"	d
PLLI2S	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  RCC_PLLI2SInitTypeDef PLLI2S;  \/*!< PLL I2S structure parameters. $/;"	m	struct:__anon251
PLLI2S	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  RCC_PLLI2SInitTypeDef PLLI2S;  \/*!< PLL I2S structure parameters. $/;"	m	struct:__anon254
PLLI2S	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  RCC_PLLI2SInitTypeDef PLLI2S;  \/*!< PLL I2S structure parameters.$/;"	m	struct:__anon256
PLLI2SDivQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t PLLI2SDivQ;           \/*!< Specifies the PLLI2S division factor for SAI1 clock.$/;"	m	struct:__anon251
PLLI2SDivQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t PLLI2SDivQ;           \/*!< Specifies the PLLI2S division factor for SAI1 clock.$/;"	m	struct:__anon254
PLLI2SM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t PLLI2SM;    \/*!< PLLM: Division factor for PLLI2S VCO input clock.$/;"	m	struct:__anon255
PLLI2SM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t PLLI2SM;    \/*!< Specifies division factor for PLL VCO input clock.$/;"	m	struct:__anon249
PLLI2SN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t PLLI2SN;    \/*!< Specifies the multiplication factor for PLLI2S VCO output clock.$/;"	m	struct:__anon249
PLLI2SN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t PLLI2SN;    \/*!< Specifies the multiplication factor for PLLI2S VCO output clock.$/;"	m	struct:__anon252
PLLI2SN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t PLLI2SN;    \/*!< Specifies the multiplication factor for PLLI2S VCO output clock.$/;"	m	struct:__anon255
PLLI2SP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t PLLI2SP;    \/*!< Specifies division factor for SPDIFRX Clock.$/;"	m	struct:__anon249
PLLI2SQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t PLLI2SQ;    \/*!< Specifies the division factor for SAI clock.$/;"	m	struct:__anon249
PLLI2SQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t PLLI2SQ;    \/*!< Specifies the division factor for SAI1 clock.$/;"	m	struct:__anon252
PLLI2SR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t PLLI2SR;    \/*!< Specifies the division factor for I2S clock.$/;"	m	struct:__anon249
PLLI2SR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t PLLI2SR;    \/*!< Specifies the division factor for I2S clock.$/;"	m	struct:__anon252
PLLI2SR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t PLLI2SR;    \/*!< Specifies the division factor for I2S clock.$/;"	m	struct:__anon255
PLLM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t PLLM;       \/*!< PLLM: Division factor for PLL VCO input clock.$/;"	m	struct:__anon248
PLLN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t PLLN;       \/*!< PLLN: Multiplication factor for PLL VCO output clock.$/;"	m	struct:__anon248
PLLP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t PLLP;       \/*!< PLLP: Division factor for main system clock (SYSCLK).$/;"	m	struct:__anon248
PLLQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t PLLQ;       \/*!< PLLQ: Division factor for OTG FS, SDIO and RNG clocks.$/;"	m	struct:__anon248
PLLR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t PLLR;       \/*!< PLLR: PLL division factor for I2S, SAI, SYSTEM, SPDIFRX clocks.$/;"	m	struct:__anon248
PLLSAI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  RCC_PLLSAIInitTypeDef PLLSAI;  \/*!< PLL SAI structure parameters. $/;"	m	struct:__anon251
PLLSAI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  RCC_PLLSAIInitTypeDef PLLSAI;  \/*!< PLL SAI structure parameters. $/;"	m	struct:__anon254
PLLSAIDivQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t PLLSAIDivQ;           \/*!< Specifies the PLLI2S division factor for SAI1 clock.$/;"	m	struct:__anon251
PLLSAIDivQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t PLLSAIDivQ;           \/*!< Specifies the PLLI2S division factor for SAI1 clock.$/;"	m	struct:__anon254
PLLSAIDivR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t PLLSAIDivR;           \/*!< Specifies the PLLSAI division factor for LTDC clock.$/;"	m	struct:__anon254
PLLSAIM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t PLLSAIM;    \/*!< Spcifies division factor for PLL VCO input clock.$/;"	m	struct:__anon250
PLLSAIN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t PLLSAIN;    \/*!< Specifies the multiplication factor for PLLI2S VCO output clock.$/;"	m	struct:__anon250
PLLSAIN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t PLLSAIN;    \/*!< Specifies the multiplication factor for PLLI2S VCO output clock.$/;"	m	struct:__anon253
PLLSAIP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t PLLSAIP;    \/*!< Specifies division factor for OTG FS, SDIO and RNG clocks.$/;"	m	struct:__anon250
PLLSAIQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t PLLSAIQ;    \/*!< Specifies the division factor for SAI clock.$/;"	m	struct:__anon250
PLLSAIQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t PLLSAIQ;    \/*!< Specifies the division factor for SAI1 clock.$/;"	m	struct:__anon253
PLLSAIR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t PLLSAIR;    \/*!< specifies the division factor for LTDC clock$/;"	m	struct:__anon253
PLLSource	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t PLLSource;  \/*!< RCC_PLLSource: PLL entry clock source.$/;"	m	struct:__anon248
PLLState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t PLLState;   \/*!< The new state of the PLL.$/;"	m	struct:__anon248
PLL_TIMEOUT_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define PLL_TIMEOUT_VALUE /;"	d
PeriphClockSelection	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t PeriphClockSelection; \/*!< The Extended Clock to be configured.$/;"	m	struct:__anon251
PeriphClockSelection	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t PeriphClockSelection; \/*!< The Extended Clock to be configured.$/;"	m	struct:__anon254
PeriphClockSelection	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t PeriphClockSelection; \/*!< The Extended Clock to be configured.$/;"	m	struct:__anon256
RCC_CECCLKSOURCE_HSI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_CECCLKSOURCE_HSI /;"	d
RCC_CECCLKSOURCE_LSE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_CECCLKSOURCE_LSE /;"	d
RCC_CK48CLKSOURCE_PLLQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_CK48CLKSOURCE_PLLQ /;"	d
RCC_CK48CLKSOURCE_PLLSAIP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_CK48CLKSOURCE_PLLSAIP /;"	d
RCC_CR_PLLSAION_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_CR_PLLSAION_BB /;"	d
RCC_DCKCFGR_OFFSET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_DCKCFGR_OFFSET /;"	d
RCC_DCKCFGR_TIMPRE_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_DCKCFGR_TIMPRE_BB /;"	d
RCC_FMPI2C1CLKSOURCE_APB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_FMPI2C1CLKSOURCE_APB /;"	d
RCC_FMPI2C1CLKSOURCE_HSI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_FMPI2C1CLKSOURCE_HSI /;"	d
RCC_FMPI2C1CLKSOURCE_SYSCLK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_FMPI2C1CLKSOURCE_SYSCLK /;"	d
RCC_I2SAPB1CLKSOURCE_EXT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_I2SAPB1CLKSOURCE_EXT /;"	d
RCC_I2SAPB1CLKSOURCE_PLLI2S	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_I2SAPB1CLKSOURCE_PLLI2S /;"	d
RCC_I2SAPB1CLKSOURCE_PLLR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_I2SAPB1CLKSOURCE_PLLR /;"	d
RCC_I2SAPB1CLKSOURCE_PLLSRC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_I2SAPB1CLKSOURCE_PLLSRC /;"	d
RCC_I2SAPB2CLKSOURCE_EXT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_I2SAPB2CLKSOURCE_EXT /;"	d
RCC_I2SAPB2CLKSOURCE_PLLI2S	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_I2SAPB2CLKSOURCE_PLLI2S /;"	d
RCC_I2SAPB2CLKSOURCE_PLLR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_I2SAPB2CLKSOURCE_PLLR /;"	d
RCC_I2SAPB2CLKSOURCE_PLLSRC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_I2SAPB2CLKSOURCE_PLLSRC /;"	d
RCC_LSE_HIGHDRIVE_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_LSE_HIGHDRIVE_MODE /;"	d
RCC_LSE_LOWPOWER_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_LSE_LOWPOWER_MODE /;"	d
RCC_PERIPHCLK_CEC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_PERIPHCLK_CEC /;"	d
RCC_PERIPHCLK_CK48	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_PERIPHCLK_CK48 /;"	d
RCC_PERIPHCLK_FMPI2C1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_PERIPHCLK_FMPI2C1 /;"	d
RCC_PERIPHCLK_I2S	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_PERIPHCLK_I2S /;"	d
RCC_PERIPHCLK_I2S_APB1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_PERIPHCLK_I2S_APB1 /;"	d
RCC_PERIPHCLK_I2S_APB2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_PERIPHCLK_I2S_APB2 /;"	d
RCC_PERIPHCLK_LTDC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_PERIPHCLK_LTDC /;"	d
RCC_PERIPHCLK_PLLI2S	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_PERIPHCLK_PLLI2S /;"	d
RCC_PERIPHCLK_RTC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_PERIPHCLK_RTC /;"	d
RCC_PERIPHCLK_SAI1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_PERIPHCLK_SAI1 /;"	d
RCC_PERIPHCLK_SAI2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_PERIPHCLK_SAI2 /;"	d
RCC_PERIPHCLK_SAI_PLLI2S	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_PERIPHCLK_SAI_PLLI2S /;"	d
RCC_PERIPHCLK_SAI_PLLSAI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_PERIPHCLK_SAI_PLLSAI /;"	d
RCC_PERIPHCLK_SDIO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_PERIPHCLK_SDIO /;"	d
RCC_PERIPHCLK_SPDIFRX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_PERIPHCLK_SPDIFRX /;"	d
RCC_PERIPHCLK_TIM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_PERIPHCLK_TIM /;"	d
RCC_PLLI2SInitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^}RCC_PLLI2SInitTypeDef;$/;"	t	typeref:struct:__anon249
RCC_PLLI2SInitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^}RCC_PLLI2SInitTypeDef;$/;"	t	typeref:struct:__anon252
RCC_PLLI2SInitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^}RCC_PLLI2SInitTypeDef;$/;"	t	typeref:struct:__anon255
RCC_PLLI2SP_DIV2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_PLLI2SP_DIV2 /;"	d
RCC_PLLI2SP_DIV4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_PLLI2SP_DIV4 /;"	d
RCC_PLLI2SP_DIV6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_PLLI2SP_DIV6 /;"	d
RCC_PLLI2SP_DIV8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_PLLI2SP_DIV8 /;"	d
RCC_PLLInitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^}RCC_PLLInitTypeDef;$/;"	t	typeref:struct:__anon248
RCC_PLLSAIDIVR_16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_PLLSAIDIVR_16 /;"	d
RCC_PLLSAIDIVR_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_PLLSAIDIVR_2 /;"	d
RCC_PLLSAIDIVR_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_PLLSAIDIVR_4 /;"	d
RCC_PLLSAIDIVR_8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_PLLSAIDIVR_8 /;"	d
RCC_PLLSAIInitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^}RCC_PLLSAIInitTypeDef;$/;"	t	typeref:struct:__anon250
RCC_PLLSAIInitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^}RCC_PLLSAIInitTypeDef;$/;"	t	typeref:struct:__anon253
RCC_PLLSAION_BIT_NUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_PLLSAION_BIT_NUMBER /;"	d
RCC_PLLSAIP_DIV2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_PLLSAIP_DIV2 /;"	d
RCC_PLLSAIP_DIV4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_PLLSAIP_DIV4 /;"	d
RCC_PLLSAIP_DIV6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_PLLSAIP_DIV6 /;"	d
RCC_PLLSAIP_DIV8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_PLLSAIP_DIV8 /;"	d
RCC_PeriphCLKInitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^}RCC_PeriphCLKInitTypeDef;$/;"	t	typeref:struct:__anon251
RCC_PeriphCLKInitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^}RCC_PeriphCLKInitTypeDef;$/;"	t	typeref:struct:__anon254
RCC_PeriphCLKInitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^}RCC_PeriphCLKInitTypeDef;$/;"	t	typeref:struct:__anon256
RCC_SAI1CLKSOURCE_EXT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_SAI1CLKSOURCE_EXT /;"	d
RCC_SAI1CLKSOURCE_PLLI2S	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_SAI1CLKSOURCE_PLLI2S /;"	d
RCC_SAI1CLKSOURCE_PLLR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_SAI1CLKSOURCE_PLLR /;"	d
RCC_SAI1CLKSOURCE_PLLSAI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_SAI1CLKSOURCE_PLLSAI /;"	d
RCC_SAI2CLKSOURCE_PLLI2S	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_SAI2CLKSOURCE_PLLI2S /;"	d
RCC_SAI2CLKSOURCE_PLLR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_SAI2CLKSOURCE_PLLR /;"	d
RCC_SAI2CLKSOURCE_PLLSAI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_SAI2CLKSOURCE_PLLSAI /;"	d
RCC_SAI2CLKSOURCE_PLLSRC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_SAI2CLKSOURCE_PLLSRC /;"	d
RCC_SAIACLKSOURCE_EXT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_SAIACLKSOURCE_EXT /;"	d
RCC_SAIACLKSOURCE_PLLI2S	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_SAIACLKSOURCE_PLLI2S /;"	d
RCC_SAIACLKSOURCE_PLLSAI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_SAIACLKSOURCE_PLLSAI /;"	d
RCC_SAIBCLKSOURCE_EXT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_SAIBCLKSOURCE_EXT /;"	d
RCC_SAIBCLKSOURCE_PLLI2S	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_SAIBCLKSOURCE_PLLI2S /;"	d
RCC_SAIBCLKSOURCE_PLLSAI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_SAIBCLKSOURCE_PLLSAI /;"	d
RCC_SDIOCLKSOURCE_CK48	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_SDIOCLKSOURCE_CK48 /;"	d
RCC_SDIOCLKSOURCE_SYSCLK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_SDIOCLKSOURCE_SYSCLK /;"	d
RCC_SPDIFRXCLKSOURCE_PLLI2SP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_SPDIFRXCLKSOURCE_PLLI2SP /;"	d
RCC_SPDIFRXCLKSOURCE_PLLR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_SPDIFRXCLKSOURCE_PLLR /;"	d
RCC_TIMPRES_ACTIVATED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_TIMPRES_ACTIVATED /;"	d
RCC_TIMPRES_DESACTIVATED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_TIMPRES_DESACTIVATED /;"	d
RCC_TIMPRE_BIT_NUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define RCC_TIMPRE_BIT_NUMBER /;"	d
RTCClockSelection	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t RTCClockSelection;      \/*!< Specifies RTC Clock Prescalers Selection. $/;"	m	struct:__anon254
RTCClockSelection	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t RTCClockSelection;      \/*!< Specifies RTC Clock Prescalers Selection.$/;"	m	struct:__anon256
RTCClockSelection	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t RTCClockSelection;      \/*!< Specifies RTC Clock Source Selection. $/;"	m	struct:__anon251
Sai1ClockSelection	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t Sai1ClockSelection;    \/*!< Specifies SAI1 Clock Source Selection. $/;"	m	struct:__anon251
Sai2ClockSelection	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t Sai2ClockSelection;    \/*!< Specifies SAI2 Clock Source Selection. $/;"	m	struct:__anon251
SdioClockSelection	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t SdioClockSelection;    \/*!< Specifies SDIO Clock Source Selection. $/;"	m	struct:__anon251
SpdifClockSelection	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint32_t SpdifClockSelection;    \/*!< Specifies SPDIFRX Clock Source Selection. $/;"	m	struct:__anon251
TIMPresSelection	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint8_t TIMPresSelection;      \/*!< Specifies TIM Clock Prescalers Selection. $/;"	m	struct:__anon254
TIMPresSelection	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^  uint8_t TIMPresSelection;      \/*!< Specifies TIM Clock Source Selection. $/;"	m	struct:__anon251
__HAL_RCC_ADC2_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_ADC2_CLK_DISABLE(/;"	d
__HAL_RCC_ADC2_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_ADC2_CLK_ENABLE(/;"	d
__HAL_RCC_ADC2_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_ADC2_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_ADC2_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_ADC2_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_ADC3_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_ADC3_CLK_DISABLE(/;"	d
__HAL_RCC_ADC3_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_ADC3_CLK_ENABLE(/;"	d
__HAL_RCC_ADC3_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_ADC3_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_ADC3_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_ADC3_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_CAN1_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_CAN1_CLK_DISABLE(/;"	d
__HAL_RCC_CAN1_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_CAN1_CLK_ENABLE(/;"	d
__HAL_RCC_CAN1_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_CAN1_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_CAN1_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_CAN1_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_CAN1_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_CAN1_FORCE_RESET(/;"	d
__HAL_RCC_CAN1_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_CAN1_RELEASE_RESET(/;"	d
__HAL_RCC_CAN2_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_CAN2_CLK_DISABLE(/;"	d
__HAL_RCC_CAN2_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_CAN2_CLK_ENABLE(/;"	d
__HAL_RCC_CAN2_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_CAN2_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_CAN2_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_CAN2_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_CAN2_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_CAN2_FORCE_RESET(/;"	d
__HAL_RCC_CAN2_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_CAN2_RELEASE_RESET(/;"	d
__HAL_RCC_CEC_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_CEC_CLK_DISABLE(/;"	d
__HAL_RCC_CEC_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_CEC_CLK_ENABLE(/;"	d
__HAL_RCC_CEC_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_CEC_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_CEC_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_CEC_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_CEC_CONFIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_CEC_CONFIG(/;"	d
__HAL_RCC_CEC_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_CEC_FORCE_RESET(/;"	d
__HAL_RCC_CEC_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_CEC_RELEASE_RESET(/;"	d
__HAL_RCC_CLK48_CONFIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_CLK48_CONFIG(/;"	d
__HAL_RCC_CRYP_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_CRYP_CLK_DISABLE(/;"	d
__HAL_RCC_CRYP_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_CRYP_CLK_ENABLE(/;"	d
__HAL_RCC_CRYP_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_CRYP_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_CRYP_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_CRYP_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_CRYP_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_CRYP_FORCE_RESET(/;"	d
__HAL_RCC_CRYP_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_CRYP_RELEASE_RESET(/;"	d
__HAL_RCC_DAC_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_DAC_CLK_DISABLE(/;"	d
__HAL_RCC_DAC_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_DAC_CLK_ENABLE(/;"	d
__HAL_RCC_DAC_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_DAC_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_DAC_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_DAC_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_DAC_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_DAC_FORCE_RESET(/;"	d
__HAL_RCC_DAC_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_DAC_RELEASE_RESET(/;"	d
__HAL_RCC_DCMI_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_DCMI_CLK_DISABLE(/;"	d
__HAL_RCC_DCMI_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_DCMI_CLK_ENABLE(/;"	d
__HAL_RCC_DCMI_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_DCMI_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_DCMI_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_DCMI_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_DCMI_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_DCMI_FORCE_RESET(/;"	d
__HAL_RCC_DCMI_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_DCMI_RELEASE_RESET(/;"	d
__HAL_RCC_DMA2D_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_DMA2D_CLK_DISABLE(/;"	d
__HAL_RCC_DMA2D_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_DMA2D_CLK_ENABLE(/;"	d
__HAL_RCC_DMA2D_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_DMA2D_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_DMA2D_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_DMA2D_FORCE_RESET(/;"	d
__HAL_RCC_DMA2D_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_DMA2D_RELEASE_RESET(/;"	d
__HAL_RCC_ETHMACPTP_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_ETHMACPTP_CLK_DISABLE(/;"	d
__HAL_RCC_ETHMACPTP_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_ETHMACPTP_CLK_ENABLE(/;"	d
__HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_ETHMACRX_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_ETHMACRX_CLK_DISABLE(/;"	d
__HAL_RCC_ETHMACRX_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_ETHMACRX_CLK_ENABLE(/;"	d
__HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_ETHMACTX_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_ETHMACTX_CLK_DISABLE(/;"	d
__HAL_RCC_ETHMACTX_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_ETHMACTX_CLK_ENABLE(/;"	d
__HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_ETHMAC_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_ETHMAC_CLK_DISABLE(/;"	d
__HAL_RCC_ETHMAC_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_ETHMAC_CLK_ENABLE(/;"	d
__HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_ETHMAC_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_ETHMAC_FORCE_RESET(/;"	d
__HAL_RCC_ETHMAC_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_ETHMAC_RELEASE_RESET(/;"	d
__HAL_RCC_ETH_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_ETH_CLK_DISABLE(/;"	d
__HAL_RCC_ETH_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_ETH_CLK_ENABLE(/;"	d
__HAL_RCC_FMC_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_FMC_CLK_DISABLE(/;"	d
__HAL_RCC_FMC_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_FMC_CLK_ENABLE(/;"	d
__HAL_RCC_FMC_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_FMC_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_FMC_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_FMC_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_FMC_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_FMC_FORCE_RESET(/;"	d
__HAL_RCC_FMC_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_FMC_RELEASE_RESET(/;"	d
__HAL_RCC_FMPI2C1_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_FMPI2C1_CLK_DISABLE(/;"	d
__HAL_RCC_FMPI2C1_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_FMPI2C1_CLK_ENABLE(/;"	d
__HAL_RCC_FMPI2C1_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_FMPI2C1_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_FMPI2C1_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_FMPI2C1_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_FMPI2C1_CONFIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_FMPI2C1_CONFIG(/;"	d
__HAL_RCC_FMPI2C1_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_FMPI2C1_FORCE_RESET(/;"	d
__HAL_RCC_FMPI2C1_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_FMPI2C1_RELEASE_RESET(/;"	d
__HAL_RCC_FSMC_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_FSMC_CLK_DISABLE(/;"	d
__HAL_RCC_FSMC_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_FSMC_CLK_ENABLE(/;"	d
__HAL_RCC_FSMC_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_FSMC_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_FSMC_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_FSMC_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_FSMC_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_FSMC_FORCE_RESET(/;"	d
__HAL_RCC_FSMC_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_FSMC_RELEASE_RESET(/;"	d
__HAL_RCC_GET_CEC_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GET_CEC_SOURCE(/;"	d
__HAL_RCC_GET_CLK48_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GET_CLK48_SOURCE(/;"	d
__HAL_RCC_GET_FMPI2C1_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GET_FMPI2C1_SOURCE(/;"	d
__HAL_RCC_GET_I2S_APB1_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GET_I2S_APB1_SOURCE(/;"	d
__HAL_RCC_GET_I2S_APB2_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GET_I2S_APB2_SOURCE(/;"	d
__HAL_RCC_GET_SAI1_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GET_SAI1_SOURCE(/;"	d
__HAL_RCC_GET_SAI2_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GET_SAI2_SOURCE(/;"	d
__HAL_RCC_GET_SDIO_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GET_SDIO_SOURCE(/;"	d
__HAL_RCC_GET_SPDIFRX_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GET_SPDIFRX_SOURCE(/;"	d
__HAL_RCC_GPIOF_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GPIOF_CLK_DISABLE(/;"	d
__HAL_RCC_GPIOF_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GPIOF_CLK_ENABLE(/;"	d
__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_GPIOF_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GPIOF_FORCE_RESET(/;"	d
__HAL_RCC_GPIOF_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GPIOF_RELEASE_RESET(/;"	d
__HAL_RCC_GPIOG_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GPIOG_CLK_DISABLE(/;"	d
__HAL_RCC_GPIOG_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GPIOG_CLK_ENABLE(/;"	d
__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_GPIOG_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GPIOG_FORCE_RESET(/;"	d
__HAL_RCC_GPIOG_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GPIOG_RELEASE_RESET(/;"	d
__HAL_RCC_GPIOI_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GPIOI_CLK_DISABLE(/;"	d
__HAL_RCC_GPIOI_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GPIOI_CLK_ENABLE(/;"	d
__HAL_RCC_GPIOI_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_GPIOI_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_GPIOI_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GPIOI_FORCE_RESET(/;"	d
__HAL_RCC_GPIOI_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GPIOI_RELEASE_RESET(/;"	d
__HAL_RCC_GPIOJ_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GPIOJ_CLK_DISABLE(/;"	d
__HAL_RCC_GPIOJ_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GPIOJ_CLK_ENABLE(/;"	d
__HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_GPIOJ_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GPIOJ_FORCE_RESET(/;"	d
__HAL_RCC_GPIOJ_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GPIOJ_RELEASE_RESET(/;"	d
__HAL_RCC_GPIOK_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GPIOK_CLK_DISABLE(/;"	d
__HAL_RCC_GPIOK_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GPIOK_CLK_ENABLE(/;"	d
__HAL_RCC_GPIOK_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GPIOK_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_GPIOK_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GPIOK_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_GPIOK_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GPIOK_FORCE_RESET(/;"	d
__HAL_RCC_GPIOK_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_GPIOK_RELEASE_RESET(/;"	d
__HAL_RCC_HASH_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_HASH_CLK_DISABLE(/;"	d
__HAL_RCC_HASH_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_HASH_CLK_ENABLE(/;"	d
__HAL_RCC_HASH_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_HASH_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_HASH_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_HASH_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_HASH_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_HASH_FORCE_RESET(/;"	d
__HAL_RCC_HASH_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_HASH_RELEASE_RESET(/;"	d
__HAL_RCC_I2S_APB1_CONFIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_I2S_APB1_CONFIG(/;"	d
__HAL_RCC_I2S_APB2_CONFIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_I2S_APB2_CONFIG(/;"	d
__HAL_RCC_I2S_CONFIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_I2S_CONFIG(/;"	d
__HAL_RCC_LTDC_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_LTDC_CLK_DISABLE(/;"	d
__HAL_RCC_LTDC_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_LTDC_CLK_ENABLE(/;"	d
__HAL_RCC_LTDC_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_LTDC_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_LTDC_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_LTDC_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_LTDC_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_LTDC_FORCE_RESET(/;"	d
__HAL_RCC_LTDC_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_LTDC_RELEASE_RESET(/;"	d
__HAL_RCC_PLLI2S_CONFIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_PLLI2S_CONFIG(/;"	d
__HAL_RCC_PLLI2S_I2SCLK_CONFIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_PLLI2S_I2SCLK_CONFIG(/;"	d
__HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(/;"	d
__HAL_RCC_PLLI2S_SAICLK_CONFIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_PLLI2S_SAICLK_CONFIG(/;"	d
__HAL_RCC_PLLSAI_CLEAR_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_PLLSAI_CLEAR_IT(/;"	d
__HAL_RCC_PLLSAI_CONFIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_PLLSAI_CONFIG(/;"	d
__HAL_RCC_PLLSAI_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_PLLSAI_DISABLE(/;"	d
__HAL_RCC_PLLSAI_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_PLLSAI_DISABLE_IT(/;"	d
__HAL_RCC_PLLSAI_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_PLLSAI_ENABLE(/;"	d
__HAL_RCC_PLLSAI_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_PLLSAI_ENABLE_IT(/;"	d
__HAL_RCC_PLLSAI_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_PLLSAI_GET_FLAG(/;"	d
__HAL_RCC_PLLSAI_GET_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_PLLSAI_GET_IT(/;"	d
__HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(/;"	d
__HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(/;"	d
__HAL_RCC_PLL_CONFIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_PLL_CONFIG(/;"	d
__HAL_RCC_QSPI_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_QSPI_CLK_DISABLE(/;"	d
__HAL_RCC_QSPI_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_QSPI_CLK_ENABLE(/;"	d
__HAL_RCC_QSPI_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_QSPI_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_QSPI_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_QSPI_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_QSPI_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_QSPI_FORCE_RESET(/;"	d
__HAL_RCC_QSPI_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_QSPI_RELEASE_RESET(/;"	d
__HAL_RCC_SAI1_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SAI1_CLK_DISABLE(/;"	d
__HAL_RCC_SAI1_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SAI1_CLK_ENABLE(/;"	d
__HAL_RCC_SAI1_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SAI1_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_SAI1_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SAI1_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_SAI1_CONFIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SAI1_CONFIG(/;"	d
__HAL_RCC_SAI1_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SAI1_FORCE_RESET(/;"	d
__HAL_RCC_SAI1_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SAI1_RELEASE_RESET(/;"	d
__HAL_RCC_SAI2_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SAI2_CLK_DISABLE(/;"	d
__HAL_RCC_SAI2_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SAI2_CLK_ENABLE(/;"	d
__HAL_RCC_SAI2_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SAI2_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_SAI2_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SAI2_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_SAI2_CONFIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SAI2_CONFIG(/;"	d
__HAL_RCC_SAI2_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SAI2_FORCE_RESET(/;"	d
__HAL_RCC_SAI2_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SAI2_RELEASE_RESET(/;"	d
__HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG(/;"	d
__HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG(/;"	d
__HAL_RCC_SDIO_CONFIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SDIO_CONFIG(/;"	d
__HAL_RCC_SPDIFRX_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SPDIFRX_CLK_DISABLE(/;"	d
__HAL_RCC_SPDIFRX_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SPDIFRX_CLK_ENABLE(/;"	d
__HAL_RCC_SPDIFRX_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SPDIFRX_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_SPDIFRX_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SPDIFRX_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_SPDIFRX_CONFIG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SPDIFRX_CONFIG(/;"	d
__HAL_RCC_SPDIFRX_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SPDIFRX_FORCE_RESET(/;"	d
__HAL_RCC_SPDIFRX_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SPDIFRX_RELEASE_RESET(/;"	d
__HAL_RCC_SPI5_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SPI5_CLK_DISABLE(/;"	d
__HAL_RCC_SPI5_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SPI5_CLK_ENABLE(/;"	d
__HAL_RCC_SPI5_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SPI5_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_SPI5_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SPI5_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_SPI5_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SPI5_FORCE_RESET(/;"	d
__HAL_RCC_SPI5_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SPI5_RELEASE_RESET(/;"	d
__HAL_RCC_SPI6_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SPI6_CLK_DISABLE(/;"	d
__HAL_RCC_SPI6_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SPI6_CLK_ENABLE(/;"	d
__HAL_RCC_SPI6_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SPI6_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_SPI6_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SPI6_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_SPI6_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SPI6_FORCE_RESET(/;"	d
__HAL_RCC_SPI6_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SPI6_RELEASE_RESET(/;"	d
__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_SRAM3_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_SRAM3_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_TIM12_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIM12_CLK_DISABLE(/;"	d
__HAL_RCC_TIM12_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIM12_CLK_ENABLE(/;"	d
__HAL_RCC_TIM12_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIM12_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_TIM12_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIM12_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_TIM12_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIM12_FORCE_RESET(/;"	d
__HAL_RCC_TIM12_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIM12_RELEASE_RESET(/;"	d
__HAL_RCC_TIM13_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIM13_CLK_DISABLE(/;"	d
__HAL_RCC_TIM13_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIM13_CLK_ENABLE(/;"	d
__HAL_RCC_TIM13_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIM13_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_TIM13_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIM13_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_TIM13_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIM13_FORCE_RESET(/;"	d
__HAL_RCC_TIM13_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIM13_RELEASE_RESET(/;"	d
__HAL_RCC_TIM14_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIM14_CLK_DISABLE(/;"	d
__HAL_RCC_TIM14_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIM14_CLK_ENABLE(/;"	d
__HAL_RCC_TIM14_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIM14_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_TIM14_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIM14_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_TIM14_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIM14_FORCE_RESET(/;"	d
__HAL_RCC_TIM14_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIM14_RELEASE_RESET(/;"	d
__HAL_RCC_TIM6_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIM6_CLK_DISABLE(/;"	d
__HAL_RCC_TIM6_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIM6_CLK_ENABLE(/;"	d
__HAL_RCC_TIM6_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_TIM6_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_TIM6_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIM6_FORCE_RESET(/;"	d
__HAL_RCC_TIM6_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIM6_RELEASE_RESET(/;"	d
__HAL_RCC_TIM7_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIM7_CLK_DISABLE(/;"	d
__HAL_RCC_TIM7_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIM7_CLK_ENABLE(/;"	d
__HAL_RCC_TIM7_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIM7_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_TIM7_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIM7_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_TIM7_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIM7_FORCE_RESET(/;"	d
__HAL_RCC_TIM7_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIM7_RELEASE_RESET(/;"	d
__HAL_RCC_TIM8_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIM8_CLK_DISABLE(/;"	d
__HAL_RCC_TIM8_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIM8_CLK_ENABLE(/;"	d
__HAL_RCC_TIM8_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIM8_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_TIM8_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIM8_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_TIM8_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIM8_FORCE_RESET(/;"	d
__HAL_RCC_TIM8_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIM8_RELEASE_RESET(/;"	d
__HAL_RCC_TIMCLKPRESCALER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIMCLKPRESCALER(/;"	d
__HAL_RCC_UART4_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_UART4_CLK_DISABLE(/;"	d
__HAL_RCC_UART4_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_UART4_CLK_ENABLE(/;"	d
__HAL_RCC_UART4_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_UART4_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_UART4_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_UART4_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_UART4_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_UART4_FORCE_RESET(/;"	d
__HAL_RCC_UART4_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_UART4_RELEASE_RESET(/;"	d
__HAL_RCC_UART5_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_UART5_CLK_DISABLE(/;"	d
__HAL_RCC_UART5_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_UART5_CLK_ENABLE(/;"	d
__HAL_RCC_UART5_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_UART5_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_UART5_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_UART5_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_UART5_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_UART5_FORCE_RESET(/;"	d
__HAL_RCC_UART5_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_UART5_RELEASE_RESET(/;"	d
__HAL_RCC_UART7_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_UART7_CLK_DISABLE(/;"	d
__HAL_RCC_UART7_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_UART7_CLK_ENABLE(/;"	d
__HAL_RCC_UART7_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_UART7_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_UART7_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_UART7_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_UART7_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_UART7_FORCE_RESET(/;"	d
__HAL_RCC_UART7_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_UART7_RELEASE_RESET(/;"	d
__HAL_RCC_UART8_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_UART8_CLK_DISABLE(/;"	d
__HAL_RCC_UART8_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_UART8_CLK_ENABLE(/;"	d
__HAL_RCC_UART8_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_UART8_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_UART8_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_UART8_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_UART8_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_UART8_FORCE_RESET(/;"	d
__HAL_RCC_UART8_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_UART8_RELEASE_RESET(/;"	d
__HAL_RCC_USART3_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_USART3_CLK_DISABLE(/;"	d
__HAL_RCC_USART3_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_USART3_CLK_ENABLE(/;"	d
__HAL_RCC_USART3_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_USART3_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_USART3_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_USART3_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_USART3_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_USART3_FORCE_RESET(/;"	d
__HAL_RCC_USART3_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_USART3_RELEASE_RESET(/;"	d
__HAL_RCC_USB_OTG_HS_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_USB_OTG_HS_CLK_DISABLE(/;"	d
__HAL_RCC_USB_OTG_HS_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_USB_OTG_HS_CLK_ENABLE(/;"	d
__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_USB_OTG_HS_FORCE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_USB_OTG_HS_FORCE_RESET(/;"	d
__HAL_RCC_USB_OTG_HS_RELEASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_USB_OTG_HS_RELEASE_RESET(/;"	d
__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE(/;"	d
__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE(/;"	d
__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE(/;"	d
__STM32F4xx_HAL_RCC_EX_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rcc_ex.h	/^#define __STM32F4xx_HAL_RCC_EX_H$/;"	d
HAL_RNG_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.c	/^HAL_StatusTypeDef HAL_RNG_DeInit(RNG_HandleTypeDef *hrng)$/;"	f
HAL_RNG_ErrorCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.c	/^__weak void HAL_RNG_ErrorCallback(RNG_HandleTypeDef *hrng)$/;"	f
HAL_RNG_GenerateRandomNumber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.c	/^HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)$/;"	f
HAL_RNG_GenerateRandomNumber_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.c	/^HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber_IT(RNG_HandleTypeDef *hrng)$/;"	f
HAL_RNG_GetRandomNumber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.c	/^uint32_t HAL_RNG_GetRandomNumber(RNG_HandleTypeDef *hrng)$/;"	f
HAL_RNG_GetRandomNumber_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.c	/^uint32_t HAL_RNG_GetRandomNumber_IT(RNG_HandleTypeDef *hrng)$/;"	f
HAL_RNG_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.c	/^HAL_RNG_StateTypeDef HAL_RNG_GetState(RNG_HandleTypeDef *hrng)$/;"	f
HAL_RNG_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.c	/^void HAL_RNG_IRQHandler(RNG_HandleTypeDef *hrng)$/;"	f
HAL_RNG_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.c	/^HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)$/;"	f
HAL_RNG_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.c	/^__weak void HAL_RNG_MspDeInit(RNG_HandleTypeDef *hrng)$/;"	f
HAL_RNG_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.c	/^__weak void HAL_RNG_MspInit(RNG_HandleTypeDef *hrng)$/;"	f
HAL_RNG_ReadLastRandomNumber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.c	/^uint32_t HAL_RNG_ReadLastRandomNumber(RNG_HandleTypeDef *hrng)$/;"	f
HAL_RNG_ReadyDataCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.c	/^__weak void HAL_RNG_ReadyDataCallback(RNG_HandleTypeDef *hrng, uint32_t random32bit)$/;"	f
RNG_TIMEOUT_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.c	/^#define RNG_TIMEOUT_VALUE /;"	d	file:
HAL_RNG_STATE_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.h	/^  HAL_RNG_STATE_BUSY      = 0x02,  \/*!< RNG internal process is ongoing     *\/ $/;"	e	enum:__anon257
HAL_RNG_STATE_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.h	/^  HAL_RNG_STATE_ERROR     = 0x04   \/*!< RNG error state                     *\/$/;"	e	enum:__anon257
HAL_RNG_STATE_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.h	/^  HAL_RNG_STATE_READY     = 0x01,  \/*!< RNG initialized and ready for use   *\/$/;"	e	enum:__anon257
HAL_RNG_STATE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.h	/^  HAL_RNG_STATE_RESET     = 0x00,  \/*!< RNG not yet initialized or disabled *\/$/;"	e	enum:__anon257
HAL_RNG_STATE_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.h	/^  HAL_RNG_STATE_TIMEOUT   = 0x03,  \/*!< RNG timeout state                   *\/$/;"	e	enum:__anon257
HAL_RNG_StateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.h	/^}HAL_RNG_StateTypeDef;$/;"	t	typeref:enum:__anon257
IS_RNG_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.h	/^#define IS_RNG_FLAG(/;"	d
IS_RNG_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.h	/^#define IS_RNG_IT(/;"	d
Instance	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.h	/^  RNG_TypeDef                 *Instance;    \/*!< Register base address   *\/ $/;"	m	struct:__anon258
Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.h	/^  HAL_LockTypeDef             Lock;         \/*!< RNG locking object      *\/$/;"	m	struct:__anon258
RNG_FLAG_CECS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.h	/^#define RNG_FLAG_CECS /;"	d
RNG_FLAG_DRDY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.h	/^#define RNG_FLAG_DRDY /;"	d
RNG_FLAG_SECS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.h	/^#define RNG_FLAG_SECS /;"	d
RNG_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.h	/^}RNG_HandleTypeDef;$/;"	t	typeref:struct:__anon258
RNG_IT_CEI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.h	/^#define RNG_IT_CEI /;"	d
RNG_IT_DRDY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.h	/^#define RNG_IT_DRDY /;"	d
RNG_IT_SEI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.h	/^#define RNG_IT_SEI /;"	d
RandomNumber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.h	/^  uint32_t                    RandomNumber; \/*!< Last Generated RNG Data *\/$/;"	m	struct:__anon258
State	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.h	/^  __IO HAL_RNG_StateTypeDef   State;        \/*!< RNG communication state *\/$/;"	m	struct:__anon258
__HAL_RNG_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.h	/^#define __HAL_RNG_CLEAR_FLAG(/;"	d
__HAL_RNG_CLEAR_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.h	/^#define __HAL_RNG_CLEAR_IT(/;"	d
__HAL_RNG_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.h	/^#define __HAL_RNG_DISABLE(/;"	d
__HAL_RNG_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.h	/^#define __HAL_RNG_DISABLE_IT(/;"	d
__HAL_RNG_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.h	/^#define __HAL_RNG_ENABLE(/;"	d
__HAL_RNG_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.h	/^#define __HAL_RNG_ENABLE_IT(/;"	d
__HAL_RNG_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.h	/^#define __HAL_RNG_GET_FLAG(/;"	d
__HAL_RNG_GET_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.h	/^#define __HAL_RNG_GET_IT(/;"	d
__HAL_RNG_RESET_HANDLE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.h	/^#define __HAL_RNG_RESET_HANDLE_STATE(/;"	d
__STM32F4xx_HAL_RNG_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rng.h	/^#define __STM32F4xx_HAL_RNG_H$/;"	d
HAL_RTC_AlarmAEventCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.c	/^__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)$/;"	f
HAL_RTC_AlarmIRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.c	/^void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)$/;"	f
HAL_RTC_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.c	/^HAL_StatusTypeDef HAL_RTC_DeInit(RTC_HandleTypeDef *hrtc)$/;"	f
HAL_RTC_DeactivateAlarm	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.c	/^HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)$/;"	f
HAL_RTC_GetAlarm	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.c	/^HAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format)$/;"	f
HAL_RTC_GetDate	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.c	/^HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)$/;"	f
HAL_RTC_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.c	/^HAL_RTCStateTypeDef HAL_RTC_GetState(RTC_HandleTypeDef* hrtc)$/;"	f
HAL_RTC_GetTime	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.c	/^HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)$/;"	f
HAL_RTC_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.c	/^HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)$/;"	f
HAL_RTC_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.c	/^__weak void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)$/;"	f
HAL_RTC_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.c	/^__weak void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)$/;"	f
HAL_RTC_PollForAlarmAEvent	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.c	/^HAL_StatusTypeDef HAL_RTC_PollForAlarmAEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout)$/;"	f
HAL_RTC_SetAlarm	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.c	/^HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)$/;"	f
HAL_RTC_SetAlarm_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.c	/^HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)$/;"	f
HAL_RTC_SetDate	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.c	/^HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)$/;"	f
HAL_RTC_SetTime	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.c	/^HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)$/;"	f
HAL_RTC_WaitForSynchro	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.c	/^HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)$/;"	f
RTC_Bcd2ToByte	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.c	/^uint8_t RTC_Bcd2ToByte(uint8_t Value)$/;"	f
RTC_ByteToBcd2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.c	/^uint8_t RTC_ByteToBcd2(uint8_t Value)$/;"	f
RTC_EnterInitMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.c	/^HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)$/;"	f
Alarm	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^  uint32_t Alarm;                \/*!< Specifies the alarm .$/;"	m	struct:__anon263
AlarmDateWeekDay	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^  uint8_t AlarmDateWeekDay;      \/*!< Specifies the RTC Alarm Date\/WeekDay.$/;"	m	struct:__anon263
AlarmDateWeekDaySel	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^  uint32_t AlarmDateWeekDaySel;  \/*!< Specifies the RTC Alarm is on Date or WeekDay.$/;"	m	struct:__anon263
AlarmMask	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^  uint32_t AlarmMask;            \/*!< Specifies the RTC Alarm Masks.$/;"	m	struct:__anon263
AlarmSubSecondMask	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^  uint32_t AlarmSubSecondMask;   \/*!< Specifies the RTC Alarm SubSeconds Masks.$/;"	m	struct:__anon263
AlarmTime	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^  RTC_TimeTypeDef AlarmTime;     \/*!< Specifies the RTC Alarm Time members *\/$/;"	m	struct:__anon263
AsynchPrediv	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^  uint32_t AsynchPrediv;    \/*!< Specifies the RTC Asynchronous Predivider value.$/;"	m	struct:__anon260
Date	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^  uint8_t Date;     \/*!< Specifies the RTC Date.$/;"	m	struct:__anon262
DayLightSaving	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^  uint32_t DayLightSaving;  \/*!< Specifies DayLight Save Operation.$/;"	m	struct:__anon261
HAL_RTCStateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^}HAL_RTCStateTypeDef;$/;"	t	typeref:enum:__anon259
HAL_RTC_STATE_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^  HAL_RTC_STATE_BUSY              = 0x02,  \/*!< RTC process is ongoing              *\/     $/;"	e	enum:__anon259
HAL_RTC_STATE_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^  HAL_RTC_STATE_ERROR             = 0x04   \/*!< RTC error state                     *\/      $/;"	e	enum:__anon259
HAL_RTC_STATE_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^  HAL_RTC_STATE_READY             = 0x01,  \/*!< RTC initialized and ready for use   *\/$/;"	e	enum:__anon259
HAL_RTC_STATE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^  HAL_RTC_STATE_RESET             = 0x00,  \/*!< RTC not yet initialized or disabled *\/$/;"	e	enum:__anon259
HAL_RTC_STATE_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^  HAL_RTC_STATE_TIMEOUT           = 0x03,  \/*!< RTC timeout state                   *\/  $/;"	e	enum:__anon259
HourFormat	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^  uint32_t HourFormat;      \/*!< Specifies the RTC Hour Format.$/;"	m	struct:__anon260
Hours	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^  uint8_t Hours;            \/*!< Specifies the RTC Time Hour.$/;"	m	struct:__anon261
IS_RTC_ALARM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define IS_RTC_ALARM(/;"	d
IS_RTC_ALARM_DATE_WEEKDAY_DATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define IS_RTC_ALARM_DATE_WEEKDAY_DATE(/;"	d
IS_RTC_ALARM_DATE_WEEKDAY_SEL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define IS_RTC_ALARM_DATE_WEEKDAY_SEL(/;"	d
IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(/;"	d
IS_RTC_ALARM_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define IS_RTC_ALARM_MASK(/;"	d
IS_RTC_ALARM_SUB_SECOND_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define IS_RTC_ALARM_SUB_SECOND_MASK(/;"	d
IS_RTC_ALARM_SUB_SECOND_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define IS_RTC_ALARM_SUB_SECOND_VALUE(/;"	d
IS_RTC_ASYNCH_PREDIV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define IS_RTC_ASYNCH_PREDIV(/;"	d
IS_RTC_DATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define IS_RTC_DATE(/;"	d
IS_RTC_DAYLIGHT_SAVING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define IS_RTC_DAYLIGHT_SAVING(/;"	d
IS_RTC_FORMAT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define IS_RTC_FORMAT(/;"	d
IS_RTC_HOUR12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define IS_RTC_HOUR12(/;"	d
IS_RTC_HOUR24	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define IS_RTC_HOUR24(/;"	d
IS_RTC_HOURFORMAT12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define IS_RTC_HOURFORMAT12(/;"	d
IS_RTC_HOUR_FORMAT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define IS_RTC_HOUR_FORMAT(/;"	d
IS_RTC_MINUTES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define IS_RTC_MINUTES(/;"	d
IS_RTC_MONTH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define IS_RTC_MONTH(/;"	d
IS_RTC_OUTPUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define IS_RTC_OUTPUT(/;"	d
IS_RTC_OUTPUT_POL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define IS_RTC_OUTPUT_POL(/;"	d
IS_RTC_OUTPUT_TYPE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define IS_RTC_OUTPUT_TYPE(/;"	d
IS_RTC_SECONDS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define IS_RTC_SECONDS(/;"	d
IS_RTC_STORE_OPERATION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define IS_RTC_STORE_OPERATION(/;"	d
IS_RTC_SYNCH_PREDIV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define IS_RTC_SYNCH_PREDIV(/;"	d
IS_RTC_WEEKDAY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define IS_RTC_WEEKDAY(/;"	d
IS_RTC_YEAR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define IS_RTC_YEAR(/;"	d
Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^  RTC_InitTypeDef             Init;       \/*!< RTC required parameters  *\/ $/;"	m	struct:__anon264
Instance	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^  RTC_TypeDef                 *Instance;  \/*!< Register base address    *\/$/;"	m	struct:__anon264
Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^  HAL_LockTypeDef             Lock;       \/*!< RTC locking object       *\/$/;"	m	struct:__anon264
Minutes	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^  uint8_t Minutes;          \/*!< Specifies the RTC Time Minutes.$/;"	m	struct:__anon261
Month	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^  uint8_t Month;    \/*!< Specifies the RTC Date Month (in BCD format).$/;"	m	struct:__anon262
OutPut	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^  uint32_t OutPut;          \/*!< Specifies which signal will be routed to the RTC output.   $/;"	m	struct:__anon260
OutPutPolarity	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^  uint32_t OutPutPolarity;  \/*!< Specifies the polarity of the output signal.  $/;"	m	struct:__anon260
OutPutType	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^  uint32_t OutPutType;      \/*!< Specifies the RTC Output Pin mode.   $/;"	m	struct:__anon260
RTC_ALARMDATEWEEKDAYSEL_DATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_ALARMDATEWEEKDAYSEL_DATE /;"	d
RTC_ALARMDATEWEEKDAYSEL_WEEKDAY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_ALARMDATEWEEKDAYSEL_WEEKDAY /;"	d
RTC_ALARMMASK_ALL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_ALARMMASK_ALL /;"	d
RTC_ALARMMASK_DATEWEEKDAY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_ALARMMASK_DATEWEEKDAY /;"	d
RTC_ALARMMASK_HOURS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_ALARMMASK_HOURS /;"	d
RTC_ALARMMASK_MINUTES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_ALARMMASK_MINUTES /;"	d
RTC_ALARMMASK_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_ALARMMASK_NONE /;"	d
RTC_ALARMMASK_SECONDS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_ALARMMASK_SECONDS /;"	d
RTC_ALARMSUBSECONDMASK_ALL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_ALARMSUBSECONDMASK_ALL /;"	d
RTC_ALARMSUBSECONDMASK_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_ALARMSUBSECONDMASK_NONE /;"	d
RTC_ALARMSUBSECONDMASK_SS14	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_ALARMSUBSECONDMASK_SS14 /;"	d
RTC_ALARMSUBSECONDMASK_SS14_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_ALARMSUBSECONDMASK_SS14_1 /;"	d
RTC_ALARMSUBSECONDMASK_SS14_10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_ALARMSUBSECONDMASK_SS14_10 /;"	d
RTC_ALARMSUBSECONDMASK_SS14_11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_ALARMSUBSECONDMASK_SS14_11 /;"	d
RTC_ALARMSUBSECONDMASK_SS14_12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_ALARMSUBSECONDMASK_SS14_12 /;"	d
RTC_ALARMSUBSECONDMASK_SS14_13	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_ALARMSUBSECONDMASK_SS14_13 /;"	d
RTC_ALARMSUBSECONDMASK_SS14_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_ALARMSUBSECONDMASK_SS14_2 /;"	d
RTC_ALARMSUBSECONDMASK_SS14_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_ALARMSUBSECONDMASK_SS14_3 /;"	d
RTC_ALARMSUBSECONDMASK_SS14_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_ALARMSUBSECONDMASK_SS14_4 /;"	d
RTC_ALARMSUBSECONDMASK_SS14_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_ALARMSUBSECONDMASK_SS14_5 /;"	d
RTC_ALARMSUBSECONDMASK_SS14_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_ALARMSUBSECONDMASK_SS14_6 /;"	d
RTC_ALARMSUBSECONDMASK_SS14_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_ALARMSUBSECONDMASK_SS14_7 /;"	d
RTC_ALARMSUBSECONDMASK_SS14_8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_ALARMSUBSECONDMASK_SS14_8 /;"	d
RTC_ALARMSUBSECONDMASK_SS14_9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_ALARMSUBSECONDMASK_SS14_9 /;"	d
RTC_ALARM_A	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_ALARM_A /;"	d
RTC_ALARM_B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_ALARM_B /;"	d
RTC_AlarmTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^}RTC_AlarmTypeDef;$/;"	t	typeref:struct:__anon263
RTC_DAYLIGHTSAVING_ADD1H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_DAYLIGHTSAVING_ADD1H /;"	d
RTC_DAYLIGHTSAVING_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_DAYLIGHTSAVING_NONE /;"	d
RTC_DAYLIGHTSAVING_SUB1H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_DAYLIGHTSAVING_SUB1H /;"	d
RTC_DR_RESERVED_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_DR_RESERVED_MASK /;"	d
RTC_DateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^}RTC_DateTypeDef;$/;"	t	typeref:struct:__anon262
RTC_EXTI_LINE_ALARM_EVENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_EXTI_LINE_ALARM_EVENT /;"	d
RTC_FLAGS_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_FLAGS_MASK /;"	d
RTC_FLAG_ALRAF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_FLAG_ALRAF /;"	d
RTC_FLAG_ALRAWF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_FLAG_ALRAWF /;"	d
RTC_FLAG_ALRBF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_FLAG_ALRBF /;"	d
RTC_FLAG_ALRBWF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_FLAG_ALRBWF /;"	d
RTC_FLAG_INITF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_FLAG_INITF /;"	d
RTC_FLAG_INITS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_FLAG_INITS /;"	d
RTC_FLAG_RECALPF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_FLAG_RECALPF /;"	d
RTC_FLAG_RSF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_FLAG_RSF /;"	d
RTC_FLAG_SHPF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_FLAG_SHPF /;"	d
RTC_FLAG_TAMP1F	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_FLAG_TAMP1F /;"	d
RTC_FLAG_TAMP2F	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_FLAG_TAMP2F /;"	d
RTC_FLAG_TSF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_FLAG_TSF /;"	d
RTC_FLAG_TSOVF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_FLAG_TSOVF /;"	d
RTC_FLAG_WUTF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_FLAG_WUTF /;"	d
RTC_FLAG_WUTWF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_FLAG_WUTWF /;"	d
RTC_FORMAT_BCD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_FORMAT_BCD /;"	d
RTC_FORMAT_BIN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_FORMAT_BIN /;"	d
RTC_HOURFORMAT12_AM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_HOURFORMAT12_AM /;"	d
RTC_HOURFORMAT12_PM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_HOURFORMAT12_PM /;"	d
RTC_HOURFORMAT_12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_HOURFORMAT_12 /;"	d
RTC_HOURFORMAT_24	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_HOURFORMAT_24 /;"	d
RTC_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^}RTC_HandleTypeDef;$/;"	t	typeref:struct:__anon264
RTC_INIT_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_INIT_MASK /;"	d
RTC_IT_ALRA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_IT_ALRA /;"	d
RTC_IT_ALRB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_IT_ALRB /;"	d
RTC_IT_TAMP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_IT_TAMP /;"	d
RTC_IT_TAMP1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_IT_TAMP1 /;"	d
RTC_IT_TAMP2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_IT_TAMP2 /;"	d
RTC_IT_TS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_IT_TS /;"	d
RTC_IT_WUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_IT_WUT /;"	d
RTC_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^}RTC_InitTypeDef;$/;"	t	typeref:struct:__anon260
RTC_MONTH_APRIL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_MONTH_APRIL /;"	d
RTC_MONTH_AUGUST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_MONTH_AUGUST /;"	d
RTC_MONTH_DECEMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_MONTH_DECEMBER /;"	d
RTC_MONTH_FEBRUARY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_MONTH_FEBRUARY /;"	d
RTC_MONTH_JANUARY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_MONTH_JANUARY /;"	d
RTC_MONTH_JULY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_MONTH_JULY /;"	d
RTC_MONTH_JUNE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_MONTH_JUNE /;"	d
RTC_MONTH_MARCH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_MONTH_MARCH /;"	d
RTC_MONTH_MAY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_MONTH_MAY /;"	d
RTC_MONTH_NOVEMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_MONTH_NOVEMBER /;"	d
RTC_MONTH_OCTOBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_MONTH_OCTOBER /;"	d
RTC_MONTH_SEPTEMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_MONTH_SEPTEMBER /;"	d
RTC_OUTPUT_ALARMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_OUTPUT_ALARMA /;"	d
RTC_OUTPUT_ALARMB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_OUTPUT_ALARMB /;"	d
RTC_OUTPUT_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_OUTPUT_DISABLE /;"	d
RTC_OUTPUT_POLARITY_HIGH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_OUTPUT_POLARITY_HIGH /;"	d
RTC_OUTPUT_POLARITY_LOW	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_OUTPUT_POLARITY_LOW /;"	d
RTC_OUTPUT_TYPE_OPENDRAIN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_OUTPUT_TYPE_OPENDRAIN /;"	d
RTC_OUTPUT_TYPE_PUSHPULL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_OUTPUT_TYPE_PUSHPULL /;"	d
RTC_OUTPUT_WAKEUP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_OUTPUT_WAKEUP /;"	d
RTC_RSF_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_RSF_MASK /;"	d
RTC_STOREOPERATION_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_STOREOPERATION_RESET /;"	d
RTC_STOREOPERATION_SET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_STOREOPERATION_SET /;"	d
RTC_TIMEOUT_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_TIMEOUT_VALUE /;"	d
RTC_TR_RESERVED_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_TR_RESERVED_MASK /;"	d
RTC_TimeTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^}RTC_TimeTypeDef; $/;"	t	typeref:struct:__anon261
RTC_WEEKDAY_FRIDAY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_WEEKDAY_FRIDAY /;"	d
RTC_WEEKDAY_MONDAY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_WEEKDAY_MONDAY /;"	d
RTC_WEEKDAY_SATURDAY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_WEEKDAY_SATURDAY /;"	d
RTC_WEEKDAY_SUNDAY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_WEEKDAY_SUNDAY /;"	d
RTC_WEEKDAY_THURSDAY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_WEEKDAY_THURSDAY /;"	d
RTC_WEEKDAY_TUESDAY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_WEEKDAY_TUESDAY /;"	d
RTC_WEEKDAY_WEDNESDAY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define RTC_WEEKDAY_WEDNESDAY /;"	d
Seconds	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^  uint8_t Seconds;          \/*!< Specifies the RTC Time Seconds.$/;"	m	struct:__anon261
State	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^  __IO HAL_RTCStateTypeDef    State;      \/*!< Time communication state *\/$/;"	m	struct:__anon264
StoreOperation	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^  uint32_t StoreOperation;  \/*!< Specifies RTC_StoreOperation value to be written in the BCK bit $/;"	m	struct:__anon261
SubSeconds	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^  uint32_t SubSeconds;      \/*!< Specifies the RTC Time SubSeconds.$/;"	m	struct:__anon261
SynchPrediv	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^  uint32_t SynchPrediv;     \/*!< Specifies the RTC Synchronous Predivider value.$/;"	m	struct:__anon260
TimeFormat	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^  uint8_t TimeFormat;       \/*!< Specifies the RTC AM\/PM Time.$/;"	m	struct:__anon261
WeekDay	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^  uint8_t WeekDay;  \/*!< Specifies the RTC Date WeekDay.$/;"	m	struct:__anon262
Year	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^  uint8_t Year;     \/*!< Specifies the RTC Date Year.$/;"	m	struct:__anon262
__HAL_RTC_ALARMA_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define __HAL_RTC_ALARMA_DISABLE(/;"	d
__HAL_RTC_ALARMA_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define __HAL_RTC_ALARMA_ENABLE(/;"	d
__HAL_RTC_ALARMB_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define __HAL_RTC_ALARMB_DISABLE(/;"	d
__HAL_RTC_ALARMB_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define __HAL_RTC_ALARMB_ENABLE(/;"	d
__HAL_RTC_ALARM_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define __HAL_RTC_ALARM_CLEAR_FLAG(/;"	d
__HAL_RTC_ALARM_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define __HAL_RTC_ALARM_DISABLE_IT(/;"	d
__HAL_RTC_ALARM_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define __HAL_RTC_ALARM_ENABLE_IT(/;"	d
__HAL_RTC_ALARM_EXTI_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define __HAL_RTC_ALARM_EXTI_CLEAR_FLAG(/;"	d
__HAL_RTC_ALARM_EXTI_DISABLE_EVENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define __HAL_RTC_ALARM_EXTI_DISABLE_EVENT(/;"	d
__HAL_RTC_ALARM_EXTI_DISABLE_FALLING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define __HAL_RTC_ALARM_EXTI_DISABLE_FALLING_EDGE(/;"	d
__HAL_RTC_ALARM_EXTI_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define __HAL_RTC_ALARM_EXTI_DISABLE_IT(/;"	d
__HAL_RTC_ALARM_EXTI_DISABLE_RISING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define __HAL_RTC_ALARM_EXTI_DISABLE_RISING_EDGE(/;"	d
__HAL_RTC_ALARM_EXTI_DISABLE_RISING_FALLING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define __HAL_RTC_ALARM_EXTI_DISABLE_RISING_FALLING_EDGE(/;"	d
__HAL_RTC_ALARM_EXTI_ENABLE_EVENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define __HAL_RTC_ALARM_EXTI_ENABLE_EVENT(/;"	d
__HAL_RTC_ALARM_EXTI_ENABLE_FALLING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define __HAL_RTC_ALARM_EXTI_ENABLE_FALLING_EDGE(/;"	d
__HAL_RTC_ALARM_EXTI_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define __HAL_RTC_ALARM_EXTI_ENABLE_IT(/;"	d
__HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE(/;"	d
__HAL_RTC_ALARM_EXTI_ENABLE_RISING_FALLING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define __HAL_RTC_ALARM_EXTI_ENABLE_RISING_FALLING_EDGE(/;"	d
__HAL_RTC_ALARM_EXTI_GENERATE_SWIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define __HAL_RTC_ALARM_EXTI_GENERATE_SWIT(/;"	d
__HAL_RTC_ALARM_EXTI_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define __HAL_RTC_ALARM_EXTI_GET_FLAG(/;"	d
__HAL_RTC_ALARM_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define __HAL_RTC_ALARM_GET_FLAG(/;"	d
__HAL_RTC_ALARM_GET_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define __HAL_RTC_ALARM_GET_IT(/;"	d
__HAL_RTC_ALARM_GET_IT_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define __HAL_RTC_ALARM_GET_IT_SOURCE(/;"	d
__HAL_RTC_RESET_HANDLE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define __HAL_RTC_RESET_HANDLE_STATE(/;"	d
__HAL_RTC_WRITEPROTECTION_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define __HAL_RTC_WRITEPROTECTION_DISABLE(/;"	d
__HAL_RTC_WRITEPROTECTION_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define __HAL_RTC_WRITEPROTECTION_ENABLE(/;"	d
__STM32F4xx_HAL_RTC_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc.h	/^#define __STM32F4xx_HAL_RTC_H$/;"	d
HAL_RTCEx_AlarmBEventCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.c	/^__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)$/;"	f
HAL_RTCEx_BKUPRead	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.c	/^uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)$/;"	f
HAL_RTCEx_BKUPWrite	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.c	/^void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)$/;"	f
HAL_RTCEx_DeactivateCalibrationOutPut	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.c	/^HAL_StatusTypeDef HAL_RTCEx_DeactivateCalibrationOutPut(RTC_HandleTypeDef* hrtc)$/;"	f
HAL_RTCEx_DeactivateCoarseCalib	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.c	/^HAL_StatusTypeDef HAL_RTCEx_DeactivateCoarseCalib(RTC_HandleTypeDef* hrtc)$/;"	f
HAL_RTCEx_DeactivateRefClock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.c	/^HAL_StatusTypeDef HAL_RTCEx_DeactivateRefClock(RTC_HandleTypeDef* hrtc)$/;"	f
HAL_RTCEx_DeactivateTamper	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.c	/^HAL_StatusTypeDef HAL_RTCEx_DeactivateTamper(RTC_HandleTypeDef *hrtc, uint32_t Tamper)$/;"	f
HAL_RTCEx_DeactivateTimeStamp	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.c	/^HAL_StatusTypeDef HAL_RTCEx_DeactivateTimeStamp(RTC_HandleTypeDef *hrtc)$/;"	f
HAL_RTCEx_DeactivateWakeUpTimer	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.c	/^uint32_t HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)$/;"	f
HAL_RTCEx_DisableBypassShadow	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.c	/^HAL_StatusTypeDef HAL_RTCEx_DisableBypassShadow(RTC_HandleTypeDef* hrtc)$/;"	f
HAL_RTCEx_EnableBypassShadow	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.c	/^HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef* hrtc)$/;"	f
HAL_RTCEx_GetTimeStamp	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.c	/^HAL_StatusTypeDef HAL_RTCEx_GetTimeStamp(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef* sTimeStamp, RTC_DateTypeDef* sTimeStampDate, uint32_t Format)$/;"	f
HAL_RTCEx_GetWakeUpTimer	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.c	/^uint32_t HAL_RTCEx_GetWakeUpTimer(RTC_HandleTypeDef *hrtc)$/;"	f
HAL_RTCEx_PollForAlarmBEvent	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.c	/^HAL_StatusTypeDef HAL_RTCEx_PollForAlarmBEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout)$/;"	f
HAL_RTCEx_PollForTamper1Event	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.c	/^HAL_StatusTypeDef HAL_RTCEx_PollForTamper1Event(RTC_HandleTypeDef *hrtc, uint32_t Timeout)$/;"	f
HAL_RTCEx_PollForTamper2Event	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.c	/^HAL_StatusTypeDef HAL_RTCEx_PollForTamper2Event(RTC_HandleTypeDef *hrtc, uint32_t Timeout)$/;"	f
HAL_RTCEx_PollForTimeStampEvent	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.c	/^HAL_StatusTypeDef HAL_RTCEx_PollForTimeStampEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout)$/;"	f
HAL_RTCEx_PollForWakeUpTimerEvent	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.c	/^HAL_StatusTypeDef HAL_RTCEx_PollForWakeUpTimerEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout)$/;"	f
HAL_RTCEx_SetCalibrationOutPut	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.c	/^HAL_StatusTypeDef HAL_RTCEx_SetCalibrationOutPut(RTC_HandleTypeDef* hrtc, uint32_t CalibOutput)$/;"	f
HAL_RTCEx_SetCoarseCalib	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.c	/^HAL_StatusTypeDef HAL_RTCEx_SetCoarseCalib(RTC_HandleTypeDef* hrtc, uint32_t CalibSign, uint32_t Value)$/;"	f
HAL_RTCEx_SetRefClock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.c	/^HAL_StatusTypeDef HAL_RTCEx_SetRefClock(RTC_HandleTypeDef* hrtc)$/;"	f
HAL_RTCEx_SetSmoothCalib	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.c	/^HAL_StatusTypeDef HAL_RTCEx_SetSmoothCalib(RTC_HandleTypeDef* hrtc, uint32_t SmoothCalibPeriod, uint32_t SmoothCalibPlusPulses, uint32_t SmouthCalibMinusPulsesValue)$/;"	f
HAL_RTCEx_SetSynchroShift	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.c	/^HAL_StatusTypeDef HAL_RTCEx_SetSynchroShift(RTC_HandleTypeDef* hrtc, uint32_t ShiftAdd1S, uint32_t ShiftSubFS)$/;"	f
HAL_RTCEx_SetTamper	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.c	/^HAL_StatusTypeDef HAL_RTCEx_SetTamper(RTC_HandleTypeDef *hrtc, RTC_TamperTypeDef* sTamper)$/;"	f
HAL_RTCEx_SetTamper_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.c	/^HAL_StatusTypeDef HAL_RTCEx_SetTamper_IT(RTC_HandleTypeDef *hrtc, RTC_TamperTypeDef* sTamper)$/;"	f
HAL_RTCEx_SetTimeStamp	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.c	/^HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin)$/;"	f
HAL_RTCEx_SetTimeStamp_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.c	/^HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp_IT(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin)$/;"	f
HAL_RTCEx_SetWakeUpTimer	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.c	/^HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)$/;"	f
HAL_RTCEx_SetWakeUpTimer_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.c	/^HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)$/;"	f
HAL_RTCEx_Tamper1EventCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.c	/^__weak void HAL_RTCEx_Tamper1EventCallback(RTC_HandleTypeDef *hrtc)$/;"	f
HAL_RTCEx_Tamper2EventCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.c	/^__weak void HAL_RTCEx_Tamper2EventCallback(RTC_HandleTypeDef *hrtc)$/;"	f
HAL_RTCEx_TamperTimeStampIRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.c	/^void HAL_RTCEx_TamperTimeStampIRQHandler(RTC_HandleTypeDef *hrtc)$/;"	f
HAL_RTCEx_TimeStampEventCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.c	/^__weak void HAL_RTCEx_TimeStampEventCallback(RTC_HandleTypeDef *hrtc)$/;"	f
HAL_RTCEx_WakeUpTimerEventCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.c	/^__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)$/;"	f
HAL_RTCEx_WakeUpTimerIRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.c	/^void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)$/;"	f
Filter	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^  uint32_t Filter;                      \/*!< Specifies the RTC Filter Tamper.$/;"	m	struct:__anon265
IS_RTC_BKP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define IS_RTC_BKP(/;"	d
IS_RTC_CALIB_OUTPUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define IS_RTC_CALIB_OUTPUT(/;"	d
IS_RTC_CALIB_SIGN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define IS_RTC_CALIB_SIGN(/;"	d
IS_RTC_CALIB_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define IS_RTC_CALIB_VALUE(/;"	d
IS_RTC_SHIFT_ADD1S	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define IS_RTC_SHIFT_ADD1S(/;"	d
IS_RTC_SHIFT_SUBFS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define IS_RTC_SHIFT_SUBFS(/;"	d
IS_RTC_SMOOTH_CALIB_MINUS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define  IS_RTC_SMOOTH_CALIB_MINUS(/;"	d
IS_RTC_SMOOTH_CALIB_PERIOD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define IS_RTC_SMOOTH_CALIB_PERIOD(/;"	d
IS_RTC_SMOOTH_CALIB_PLUS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define IS_RTC_SMOOTH_CALIB_PLUS(/;"	d
IS_RTC_TAMPER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define IS_RTC_TAMPER(/;"	d
IS_RTC_TAMPER_FILTER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define IS_RTC_TAMPER_FILTER(/;"	d
IS_RTC_TAMPER_PIN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define IS_RTC_TAMPER_PIN(/;"	d
IS_RTC_TAMPER_PRECHARGE_DURATION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define IS_RTC_TAMPER_PRECHARGE_DURATION(/;"	d
IS_RTC_TAMPER_PULLUP_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define IS_RTC_TAMPER_PULLUP_STATE(/;"	d
IS_RTC_TAMPER_SAMPLING_FREQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define IS_RTC_TAMPER_SAMPLING_FREQ(/;"	d
IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION(/;"	d
IS_RTC_TAMPER_TRIGGER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define IS_RTC_TAMPER_TRIGGER(/;"	d
IS_RTC_TIMESTAMP_PIN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define IS_RTC_TIMESTAMP_PIN(/;"	d
IS_RTC_WAKEUP_CLOCK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define IS_RTC_WAKEUP_CLOCK(/;"	d
IS_RTC_WAKEUP_COUNTER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define IS_RTC_WAKEUP_COUNTER(/;"	d
IS_TIMESTAMP_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define IS_TIMESTAMP_EDGE(/;"	d
PinSelection	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^  uint32_t PinSelection;                \/*!< Specifies the Tamper Pin.$/;"	m	struct:__anon265
PrechargeDuration	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^  uint32_t PrechargeDuration;           \/*!< Specifies the Precharge Duration .$/;"	m	struct:__anon265
RTC_BKP_DR0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_BKP_DR0 /;"	d
RTC_BKP_DR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_BKP_DR1 /;"	d
RTC_BKP_DR10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_BKP_DR10 /;"	d
RTC_BKP_DR11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_BKP_DR11 /;"	d
RTC_BKP_DR12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_BKP_DR12 /;"	d
RTC_BKP_DR13	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_BKP_DR13 /;"	d
RTC_BKP_DR14	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_BKP_DR14 /;"	d
RTC_BKP_DR15	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_BKP_DR15 /;"	d
RTC_BKP_DR16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_BKP_DR16 /;"	d
RTC_BKP_DR17	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_BKP_DR17 /;"	d
RTC_BKP_DR18	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_BKP_DR18 /;"	d
RTC_BKP_DR19	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_BKP_DR19 /;"	d
RTC_BKP_DR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_BKP_DR2 /;"	d
RTC_BKP_DR3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_BKP_DR3 /;"	d
RTC_BKP_DR4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_BKP_DR4 /;"	d
RTC_BKP_DR5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_BKP_DR5 /;"	d
RTC_BKP_DR6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_BKP_DR6 /;"	d
RTC_BKP_DR7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_BKP_DR7 /;"	d
RTC_BKP_DR8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_BKP_DR8 /;"	d
RTC_BKP_DR9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_BKP_DR9 /;"	d
RTC_CALIBOUTPUT_1HZ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_CALIBOUTPUT_1HZ /;"	d
RTC_CALIBOUTPUT_512HZ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_CALIBOUTPUT_512HZ /;"	d
RTC_CALIBSIGN_NEGATIVE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_CALIBSIGN_NEGATIVE /;"	d
RTC_CALIBSIGN_POSITIVE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_CALIBSIGN_POSITIVE /;"	d
RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT /;"	d
RTC_EXTI_LINE_WAKEUPTIMER_EVENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_EXTI_LINE_WAKEUPTIMER_EVENT /;"	d
RTC_SHIFTADD1S_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_SHIFTADD1S_RESET /;"	d
RTC_SHIFTADD1S_SET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_SHIFTADD1S_SET /;"	d
RTC_SMOOTHCALIB_PERIOD_16SEC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_SMOOTHCALIB_PERIOD_16SEC /;"	d
RTC_SMOOTHCALIB_PERIOD_32SEC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_SMOOTHCALIB_PERIOD_32SEC /;"	d
RTC_SMOOTHCALIB_PERIOD_8SEC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_SMOOTHCALIB_PERIOD_8SEC /;"	d
RTC_SMOOTHCALIB_PLUSPULSES_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_SMOOTHCALIB_PLUSPULSES_RESET /;"	d
RTC_SMOOTHCALIB_PLUSPULSES_SET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_SMOOTHCALIB_PLUSPULSES_SET /;"	d
RTC_TAMPERFILTER_2SAMPLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_TAMPERFILTER_2SAMPLE /;"	d
RTC_TAMPERFILTER_4SAMPLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_TAMPERFILTER_4SAMPLE /;"	d
RTC_TAMPERFILTER_8SAMPLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_TAMPERFILTER_8SAMPLE /;"	d
RTC_TAMPERFILTER_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_TAMPERFILTER_DISABLE /;"	d
RTC_TAMPERPIN_PA0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^ #define RTC_TAMPERPIN_PA0 /;"	d
RTC_TAMPERPIN_PC13	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_TAMPERPIN_PC13 /;"	d
RTC_TAMPERPIN_PI8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^ #define RTC_TAMPERPIN_PI8 /;"	d
RTC_TAMPERPRECHARGEDURATION_1RTCCLK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_TAMPERPRECHARGEDURATION_1RTCCLK /;"	d
RTC_TAMPERPRECHARGEDURATION_2RTCCLK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_TAMPERPRECHARGEDURATION_2RTCCLK /;"	d
RTC_TAMPERPRECHARGEDURATION_4RTCCLK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_TAMPERPRECHARGEDURATION_4RTCCLK /;"	d
RTC_TAMPERPRECHARGEDURATION_8RTCCLK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_TAMPERPRECHARGEDURATION_8RTCCLK /;"	d
RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV1024	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV1024 /;"	d
RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV16384	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV16384 /;"	d
RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV2048	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV2048 /;"	d
RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV256	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV256 /;"	d
RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV32768	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV32768 /;"	d
RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV4096	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV4096 /;"	d
RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV512	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV512 /;"	d
RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV8192	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV8192 /;"	d
RTC_TAMPERTRIGGER_FALLINGEDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_TAMPERTRIGGER_FALLINGEDGE /;"	d
RTC_TAMPERTRIGGER_HIGHLEVEL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_TAMPERTRIGGER_HIGHLEVEL /;"	d
RTC_TAMPERTRIGGER_LOWLEVEL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_TAMPERTRIGGER_LOWLEVEL /;"	d
RTC_TAMPERTRIGGER_RISINGEDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_TAMPERTRIGGER_RISINGEDGE /;"	d
RTC_TAMPER_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_TAMPER_1 /;"	d
RTC_TAMPER_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_TAMPER_2 /;"	d
RTC_TAMPER_PULLUP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_TAMPER_PULLUP_DISABLE /;"	d
RTC_TAMPER_PULLUP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_TAMPER_PULLUP_ENABLE /;"	d
RTC_TIMESTAMPEDGE_FALLING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_TIMESTAMPEDGE_FALLING /;"	d
RTC_TIMESTAMPEDGE_RISING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_TIMESTAMPEDGE_RISING /;"	d
RTC_TIMESTAMPONTAMPERDETECTION_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_TIMESTAMPONTAMPERDETECTION_DISABLE /;"	d
RTC_TIMESTAMPONTAMPERDETECTION_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_TIMESTAMPONTAMPERDETECTION_ENABLE /;"	d
RTC_TIMESTAMPPIN_PA0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^ #define RTC_TIMESTAMPPIN_PA0 /;"	d
RTC_TIMESTAMPPIN_PC13	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_TIMESTAMPPIN_PC13 /;"	d
RTC_TIMESTAMPPIN_PI8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^ #define RTC_TIMESTAMPPIN_PI8 /;"	d
RTC_TamperTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^}RTC_TamperTypeDef;$/;"	t	typeref:struct:__anon265
RTC_WAKEUPCLOCK_CK_SPRE_16BITS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_WAKEUPCLOCK_CK_SPRE_16BITS /;"	d
RTC_WAKEUPCLOCK_CK_SPRE_17BITS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_WAKEUPCLOCK_CK_SPRE_17BITS /;"	d
RTC_WAKEUPCLOCK_RTCCLK_DIV16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_WAKEUPCLOCK_RTCCLK_DIV16 /;"	d
RTC_WAKEUPCLOCK_RTCCLK_DIV2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_WAKEUPCLOCK_RTCCLK_DIV2 /;"	d
RTC_WAKEUPCLOCK_RTCCLK_DIV4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_WAKEUPCLOCK_RTCCLK_DIV4 /;"	d
RTC_WAKEUPCLOCK_RTCCLK_DIV8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define RTC_WAKEUPCLOCK_RTCCLK_DIV8 /;"	d
SamplingFrequency	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^  uint32_t SamplingFrequency;           \/*!< Specifies the sampling frequency.$/;"	m	struct:__anon265
Tamper	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^  uint32_t Tamper;                      \/*!< Specifies the Tamper Pin.$/;"	m	struct:__anon265
TamperPullUp	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^  uint32_t TamperPullUp;                \/*!< Specifies the Tamper PullUp .$/;"	m	struct:__anon265
TimeStampOnTamperDetection	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^  uint32_t TimeStampOnTamperDetection;  \/*!< Specifies the TimeStampOnTamperDetection.$/;"	m	struct:__anon265
Trigger	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^  uint32_t Trigger;                     \/*!< Specifies the Tamper Trigger.$/;"	m	struct:__anon265
__HAL_RTC_CALIBRATION_OUTPUT_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_CALIBRATION_OUTPUT_DISABLE(/;"	d
__HAL_RTC_CALIBRATION_OUTPUT_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(/;"	d
__HAL_RTC_CLOCKREF_DETECTION_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_CLOCKREF_DETECTION_DISABLE(/;"	d
__HAL_RTC_CLOCKREF_DETECTION_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_CLOCKREF_DETECTION_ENABLE(/;"	d
__HAL_RTC_COARSE_CALIB_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_COARSE_CALIB_DISABLE(/;"	d
__HAL_RTC_COARSE_CALIB_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_COARSE_CALIB_ENABLE(/;"	d
__HAL_RTC_SHIFT_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_SHIFT_GET_FLAG(/;"	d
__HAL_RTC_TAMPER1_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_TAMPER1_DISABLE(/;"	d
__HAL_RTC_TAMPER1_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_TAMPER1_ENABLE(/;"	d
__HAL_RTC_TAMPER2_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_TAMPER2_DISABLE(/;"	d
__HAL_RTC_TAMPER2_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_TAMPER2_ENABLE(/;"	d
__HAL_RTC_TAMPER_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_TAMPER_CLEAR_FLAG(/;"	d
__HAL_RTC_TAMPER_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_TAMPER_GET_FLAG(/;"	d
__HAL_RTC_TAMPER_GET_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_TAMPER_GET_IT(/;"	d
__HAL_RTC_TAMPER_GET_IT_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_TAMPER_GET_IT_SOURCE(/;"	d
__HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG(/;"	d
__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_EVENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_EVENT(/;"	d
__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_FALLING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_FALLING_EDGE(/;"	d
__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT(/;"	d
__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_RISING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_RISING_EDGE(/;"	d
__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_RISING_FALLING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_RISING_FALLING_EDGE(/;"	d
__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_EVENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_EVENT(/;"	d
__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_FALLING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_FALLING_EDGE(/;"	d
__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT(/;"	d
__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_RISING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_RISING_EDGE(/;"	d
__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_RISING_FALLING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_RISING_FALLING_EDGE(/;"	d
__HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT(/;"	d
__HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG(/;"	d
__HAL_RTC_TIMESTAMP_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_TIMESTAMP_CLEAR_FLAG(/;"	d
__HAL_RTC_TIMESTAMP_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_TIMESTAMP_DISABLE(/;"	d
__HAL_RTC_TIMESTAMP_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_TIMESTAMP_DISABLE_IT(/;"	d
__HAL_RTC_TIMESTAMP_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_TIMESTAMP_ENABLE(/;"	d
__HAL_RTC_TIMESTAMP_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_TIMESTAMP_ENABLE_IT(/;"	d
__HAL_RTC_TIMESTAMP_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_TIMESTAMP_GET_FLAG(/;"	d
__HAL_RTC_TIMESTAMP_GET_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_TIMESTAMP_GET_IT(/;"	d
__HAL_RTC_TIMESTAMP_GET_IT_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_TIMESTAMP_GET_IT_SOURCE(/;"	d
__HAL_RTC_WAKEUPTIMER_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(/;"	d
__HAL_RTC_WAKEUPTIMER_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_WAKEUPTIMER_DISABLE(/;"	d
__HAL_RTC_WAKEUPTIMER_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_WAKEUPTIMER_DISABLE_IT(/;"	d
__HAL_RTC_WAKEUPTIMER_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_WAKEUPTIMER_ENABLE(/;"	d
__HAL_RTC_WAKEUPTIMER_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_WAKEUPTIMER_ENABLE_IT(/;"	d
__HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(/;"	d
__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_EVENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_EVENT(/;"	d
__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_FALLING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_FALLING_EDGE(/;"	d
__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT(/;"	d
__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_RISING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_RISING_EDGE(/;"	d
__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_RISING_FALLING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_RISING_FALLING_EDGE(/;"	d
__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_EVENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_EVENT(/;"	d
__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_FALLING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_FALLING_EDGE(/;"	d
__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT(/;"	d
__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE(/;"	d
__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_FALLING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_FALLING_EDGE(/;"	d
__HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT(/;"	d
__HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG(/;"	d
__HAL_RTC_WAKEUPTIMER_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_WAKEUPTIMER_GET_FLAG(/;"	d
__HAL_RTC_WAKEUPTIMER_GET_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_WAKEUPTIMER_GET_IT(/;"	d
__HAL_RTC_WAKEUPTIMER_GET_IT_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __HAL_RTC_WAKEUPTIMER_GET_IT_SOURCE(/;"	d
__STM32F4xx_HAL_RTC_EX_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_rtc_ex.h	/^#define __STM32F4xx_HAL_RTC_EX_H$/;"	d
CR1_CLEAR_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^#define CR1_CLEAR_MASK /;"	d	file:
FRCR_CLEAR_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^#define FRCR_CLEAR_MASK /;"	d	file:
HAL_SAI_Abort	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)$/;"	f
HAL_SAI_DMAPause	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^HAL_StatusTypeDef HAL_SAI_DMAPause(SAI_HandleTypeDef *hsai)$/;"	f
HAL_SAI_DMAResume	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^HAL_StatusTypeDef HAL_SAI_DMAResume(SAI_HandleTypeDef *hsai)$/;"	f
HAL_SAI_DMAStop	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^HAL_StatusTypeDef HAL_SAI_DMAStop(SAI_HandleTypeDef *hsai)$/;"	f
HAL_SAI_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^HAL_StatusTypeDef HAL_SAI_DeInit(SAI_HandleTypeDef *hsai)$/;"	f
HAL_SAI_DisableRxMuteMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^HAL_StatusTypeDef HAL_SAI_DisableRxMuteMode(SAI_HandleTypeDef *hsai)$/;"	f
HAL_SAI_DisableTxMuteMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^HAL_StatusTypeDef HAL_SAI_DisableTxMuteMode(SAI_HandleTypeDef *hsai)$/;"	f
HAL_SAI_EnableRxMuteMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^HAL_StatusTypeDef HAL_SAI_EnableRxMuteMode(SAI_HandleTypeDef *hsai, SAIcallback callback, uint16_t counter)$/;"	f
HAL_SAI_EnableTxMuteMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^HAL_StatusTypeDef HAL_SAI_EnableTxMuteMode(SAI_HandleTypeDef *hsai, uint16_t val)$/;"	f
HAL_SAI_ErrorCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)$/;"	f
HAL_SAI_GetError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^uint32_t HAL_SAI_GetError(SAI_HandleTypeDef *hsai)$/;"	f
HAL_SAI_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^HAL_SAI_StateTypeDef HAL_SAI_GetState(SAI_HandleTypeDef *hsai)$/;"	f
HAL_SAI_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)$/;"	f
HAL_SAI_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)$/;"	f
HAL_SAI_InitProtocol	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)$/;"	f
HAL_SAI_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^__weak void HAL_SAI_MspDeInit(SAI_HandleTypeDef *hsai)$/;"	f
HAL_SAI_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^__weak void HAL_SAI_MspInit(SAI_HandleTypeDef *hsai)$/;"	f
HAL_SAI_Receive	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^HAL_StatusTypeDef HAL_SAI_Receive(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size, uint32_t Timeout)$/;"	f
HAL_SAI_Receive_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)$/;"	f
HAL_SAI_Receive_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^HAL_StatusTypeDef HAL_SAI_Receive_IT(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)$/;"	f
HAL_SAI_RxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^__weak void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)$/;"	f
HAL_SAI_RxHalfCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^__weak void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)$/;"	f
HAL_SAI_Transmit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^HAL_StatusTypeDef HAL_SAI_Transmit(SAI_HandleTypeDef *hsai, uint8_t* pData, uint16_t Size, uint32_t Timeout)$/;"	f
HAL_SAI_Transmit_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)$/;"	f
HAL_SAI_Transmit_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^HAL_StatusTypeDef HAL_SAI_Transmit_IT(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)$/;"	f
HAL_SAI_TxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^ __weak void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)$/;"	f
HAL_SAI_TxHalfCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^ __weak void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)$/;"	f
SAI_DEFAULT_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^#define SAI_DEFAULT_TIMEOUT /;"	d	file:
SAI_DMAError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^static void SAI_DMAError(DMA_HandleTypeDef *hdma)   $/;"	f	file:
SAI_DMARxCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)   $/;"	f	file:
SAI_DMARxHalfCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)$/;"	f	file:
SAI_DMATxCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)   $/;"	f	file:
SAI_DMATxHalfCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)$/;"	f	file:
SAI_Disable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)$/;"	f	file:
SAI_FIFO_SIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^#define SAI_FIFO_SIZE /;"	d	file:
SAI_FillFifo	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^static void SAI_FillFifo(SAI_HandleTypeDef *hsai)$/;"	f	file:
SAI_InitI2S	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)$/;"	f	file:
SAI_InitPCM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)$/;"	f	file:
SAI_InterruptFlag	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^static uint32_t SAI_InterruptFlag(SAI_HandleTypeDef *hsai, uint32_t mode)$/;"	f	file:
SAI_MODE_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^  SAI_MODE_DMA,$/;"	e	enum:__anon266	file:
SAI_MODE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^  SAI_MODE_IT$/;"	e	enum:__anon266	file:
SAI_ModeTypedef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^}SAI_ModeTypedef;$/;"	t	typeref:enum:__anon266	file:
SAI_Receive_IT16Bit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^static void SAI_Receive_IT16Bit(SAI_HandleTypeDef *hsai)$/;"	f	file:
SAI_Receive_IT32Bit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^static void SAI_Receive_IT32Bit(SAI_HandleTypeDef *hsai)$/;"	f	file:
SAI_Receive_IT8Bit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^static void SAI_Receive_IT8Bit(SAI_HandleTypeDef *hsai)$/;"	f	file:
SAI_TIMEOUT_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^#define SAI_TIMEOUT_VALUE /;"	d	file:
SAI_Transmit_IT16Bit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^static void SAI_Transmit_IT16Bit(SAI_HandleTypeDef *hsai)$/;"	f	file:
SAI_Transmit_IT32Bit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^static void SAI_Transmit_IT32Bit(SAI_HandleTypeDef *hsai)$/;"	f	file:
SAI_Transmit_IT8Bit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^static void SAI_Transmit_IT8Bit(SAI_HandleTypeDef *hsai)$/;"	f	file:
SLOTR_CLEAR_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.c	/^#define SLOTR_CLEAR_MASK /;"	d	file:
ActiveFrameLength	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  uint32_t ActiveFrameLength;  \/*!< Specifies the Frame synchronization active level length.$/;"	m	struct:__anon269
AudioFrequency	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  uint32_t AudioFrequency;      \/*!< Specifies the audio frequency sampling.     $/;"	m	struct:__anon268
AudioMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  uint32_t AudioMode;           \/*!< Specifies the SAI Block audio Mode. $/;"	m	struct:__anon268
ClockSource	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  uint32_t ClockSource;         \/*!< Specifies the SAI Block x Clock source.    $/;"	m	struct:__anon268
ClockStrobing	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  uint32_t ClockStrobing;   \/*!< Specifies the SAI Block clock strobing edge sensitivity.$/;"	m	struct:__anon268
CompandingMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  uint32_t CompandingMode;      \/*!< Specifies the companding mode type.     $/;"	m	struct:__anon268
DataSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  uint32_t DataSize;        \/*!< Specifies the SAI Block data size.$/;"	m	struct:__anon268
ErrorCode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  __IO uint32_t             ErrorCode;   \/*!< SAI Error code                          *\/$/;"	m	struct:__SAI_HandleTypeDef
FIFOThreshold	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  uint32_t FIFOThreshold;       \/*!< Specifies SAI Block FIFO threshold.$/;"	m	struct:__anon268
FSDefinition	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  uint32_t FSDefinition;       \/*!< Specifies the Frame synchronization definition.$/;"	m	struct:__anon269
FSOffset	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  uint32_t FSOffset;           \/*!< Specifies the Frame synchronization Offset.$/;"	m	struct:__anon269
FSPolarity	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  uint32_t FSPolarity;         \/*!< Specifies the Frame synchronization Polarity.$/;"	m	struct:__anon269
FirstBit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  uint32_t FirstBit;        \/*!< Specifies whether data transfers start from MSB or LSB bit.$/;"	m	struct:__anon268
FirstBitOffset	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  uint32_t FirstBitOffset;  \/*!< Specifies the position of first data transfer bit in the slot.$/;"	m	struct:__anon270
FrameInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  SAI_FrameInitTypeDef      FrameInit;  \/*!< SAI Frame configuration parameters       *\/$/;"	m	struct:__SAI_HandleTypeDef
FrameLength	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  uint32_t FrameLength;         \/*!< Specifies the Frame length, the number of SCK clocks for each audio frame.$/;"	m	struct:__anon269
HAL_SAI_ERROR_AFSDET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define HAL_SAI_ERROR_AFSDET /;"	d
HAL_SAI_ERROR_CNREADY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define HAL_SAI_ERROR_CNREADY /;"	d
HAL_SAI_ERROR_LFSDET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define HAL_SAI_ERROR_LFSDET /;"	d
HAL_SAI_ERROR_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define HAL_SAI_ERROR_NONE /;"	d
HAL_SAI_ERROR_OVR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define HAL_SAI_ERROR_OVR /;"	d
HAL_SAI_ERROR_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define HAL_SAI_ERROR_TIMEOUT /;"	d
HAL_SAI_ERROR_UDR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define HAL_SAI_ERROR_UDR /;"	d
HAL_SAI_ERROR_WCKCFG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define HAL_SAI_ERROR_WCKCFG /;"	d
HAL_SAI_STATE_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  HAL_SAI_STATE_BUSY       = 0x02,  \/*!< SAI internal process is ongoing                    *\/$/;"	e	enum:__anon267
HAL_SAI_STATE_BUSY_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  HAL_SAI_STATE_BUSY_RX    = 0x22,  \/*!< Data reception process is ongoing                  *\/  $/;"	e	enum:__anon267
HAL_SAI_STATE_BUSY_TX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  HAL_SAI_STATE_BUSY_TX    = 0x12,  \/*!< Data transmission process is ongoing               *\/ $/;"	e	enum:__anon267
HAL_SAI_STATE_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  HAL_SAI_STATE_ERROR      = 0x04   \/*!< SAI error state                                    *\/                                                                        $/;"	e	enum:__anon267
HAL_SAI_STATE_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  HAL_SAI_STATE_READY      = 0x01,  \/*!< SAI initialized and ready for use                  *\/$/;"	e	enum:__anon267
HAL_SAI_STATE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  HAL_SAI_STATE_RESET      = 0x00,  \/*!< SAI not yet initialized or disabled                *\/$/;"	e	enum:__anon267
HAL_SAI_STATE_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  HAL_SAI_STATE_TIMEOUT    = 0x03,  \/*!< SAI timeout state                                  *\/$/;"	e	enum:__anon267
HAL_SAI_StateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^}HAL_SAI_StateTypeDef;$/;"	t	typeref:enum:__anon267
IS_SAI_AUDIO_FREQUENCY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define IS_SAI_AUDIO_FREQUENCY(/;"	d
IS_SAI_BLOCK_ACTIVE_FRAME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define IS_SAI_BLOCK_ACTIVE_FRAME(/;"	d
IS_SAI_BLOCK_CLOCK_STROBING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define IS_SAI_BLOCK_CLOCK_STROBING(/;"	d
IS_SAI_BLOCK_COMPANDING_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define IS_SAI_BLOCK_COMPANDING_MODE(/;"	d
IS_SAI_BLOCK_DATASIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define IS_SAI_BLOCK_DATASIZE(/;"	d
IS_SAI_BLOCK_FIFO_STATUS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define IS_SAI_BLOCK_FIFO_STATUS(/;"	d
IS_SAI_BLOCK_FIFO_THRESHOLD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define IS_SAI_BLOCK_FIFO_THRESHOLD(/;"	d
IS_SAI_BLOCK_FIRSTBIT_OFFSET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define IS_SAI_BLOCK_FIRSTBIT_OFFSET(/;"	d
IS_SAI_BLOCK_FIRST_BIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define IS_SAI_BLOCK_FIRST_BIT(/;"	d
IS_SAI_BLOCK_FRAME_LENGTH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define IS_SAI_BLOCK_FRAME_LENGTH(/;"	d
IS_SAI_BLOCK_FS_DEFINITION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define IS_SAI_BLOCK_FS_DEFINITION(/;"	d
IS_SAI_BLOCK_FS_OFFSET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define IS_SAI_BLOCK_FS_OFFSET(/;"	d
IS_SAI_BLOCK_FS_POLARITY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define IS_SAI_BLOCK_FS_POLARITY(/;"	d
IS_SAI_BLOCK_MASTER_DIVIDER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define IS_SAI_BLOCK_MASTER_DIVIDER(/;"	d
IS_SAI_BLOCK_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define IS_SAI_BLOCK_MODE(/;"	d
IS_SAI_BLOCK_MUTE_COUNTER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define IS_SAI_BLOCK_MUTE_COUNTER(/;"	d
IS_SAI_BLOCK_MUTE_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define IS_SAI_BLOCK_MUTE_VALUE(/;"	d
IS_SAI_BLOCK_NODIVIDER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define IS_SAI_BLOCK_NODIVIDER(/;"	d
IS_SAI_BLOCK_OUTPUT_DRIVE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define IS_SAI_BLOCK_OUTPUT_DRIVE(/;"	d
IS_SAI_BLOCK_PROTOCOL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define IS_SAI_BLOCK_PROTOCOL(/;"	d
IS_SAI_BLOCK_SLOT_NUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define IS_SAI_BLOCK_SLOT_NUMBER(/;"	d
IS_SAI_BLOCK_SLOT_SIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define IS_SAI_BLOCK_SLOT_SIZE(/;"	d
IS_SAI_BLOCK_SYNCEXT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define IS_SAI_BLOCK_SYNCEXT(/;"	d
IS_SAI_BLOCK_SYNCHRO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define IS_SAI_BLOCK_SYNCHRO(/;"	d
IS_SAI_BLOCK_TRISTATE_MANAGEMENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define IS_SAI_BLOCK_TRISTATE_MANAGEMENT(/;"	d
IS_SAI_CLK_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define IS_SAI_CLK_SOURCE(/;"	d
IS_SAI_MONO_STEREO_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define IS_SAI_MONO_STEREO_MODE(/;"	d
IS_SAI_PROTOCOL_DATASIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define IS_SAI_PROTOCOL_DATASIZE(/;"	d
IS_SAI_SLOT_ACTIVE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define IS_SAI_SLOT_ACTIVE(/;"	d
IS_SAI_SUPPORTED_PROTOCOL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define IS_SAI_SUPPORTED_PROTOCOL(/;"	d
Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  SAI_InitTypeDef           Init;       \/*!< SAI communication parameters             *\/$/;"	m	struct:__SAI_HandleTypeDef
Instance	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  SAI_Block_TypeDef         *Instance;  \/*!< SAI Blockx registers base address        *\/$/;"	m	struct:__SAI_HandleTypeDef
InterruptServiceRoutine	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  void (*InterruptServiceRoutine)(struct __SAI_HandleTypeDef *hsai); \/* function pointer for IRQ handler   *\/$/;"	m	struct:__SAI_HandleTypeDef
Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  HAL_LockTypeDef           Lock;        \/*!< SAI locking object                      *\/$/;"	m	struct:__SAI_HandleTypeDef
Mckdiv	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  uint32_t Mckdiv;              \/*!< Specifies the master clock divider, the parameter will be used if for $/;"	m	struct:__anon268
MonoStereoMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  uint32_t MonoStereoMode;      \/*!< Specifies if the mono or stereo mode is selected.     $/;"	m	struct:__anon268
NoDivider	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  uint32_t NoDivider;           \/*!< Specifies whether master clock will be divided or not.$/;"	m	struct:__anon268
OutputDrive	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  uint32_t OutputDrive;         \/*!< Specifies when SAI Block outputs are driven.$/;"	m	struct:__anon268
Protocol	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  uint32_t Protocol;        \/*!< Specifies the SAI Block protocol.$/;"	m	struct:__anon268
SAI_AC97_PROTOCOL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_AC97_PROTOCOL /;"	d
SAI_ALAW_1CPL_COMPANDING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_ALAW_1CPL_COMPANDING /;"	d
SAI_ALAW_2CPL_COMPANDING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_ALAW_2CPL_COMPANDING /;"	d
SAI_ASYNCHRONOUS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_ASYNCHRONOUS /;"	d
SAI_AUDIO_FREQUENCY_11K	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_AUDIO_FREQUENCY_11K /;"	d
SAI_AUDIO_FREQUENCY_16K	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_AUDIO_FREQUENCY_16K /;"	d
SAI_AUDIO_FREQUENCY_192K	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_AUDIO_FREQUENCY_192K /;"	d
SAI_AUDIO_FREQUENCY_22K	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_AUDIO_FREQUENCY_22K /;"	d
SAI_AUDIO_FREQUENCY_32K	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_AUDIO_FREQUENCY_32K /;"	d
SAI_AUDIO_FREQUENCY_44K	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_AUDIO_FREQUENCY_44K /;"	d
SAI_AUDIO_FREQUENCY_48K	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_AUDIO_FREQUENCY_48K /;"	d
SAI_AUDIO_FREQUENCY_8K	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_AUDIO_FREQUENCY_8K /;"	d
SAI_AUDIO_FREQUENCY_96K	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_AUDIO_FREQUENCY_96K /;"	d
SAI_AUDIO_FREQUENCY_MCKDIV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_AUDIO_FREQUENCY_MCKDIV /;"	d
SAI_CLKSOURCE_EXT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_CLKSOURCE_EXT /;"	d
SAI_CLKSOURCE_NA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_CLKSOURCE_NA /;"	d
SAI_CLKSOURCE_PLLI2S	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_CLKSOURCE_PLLI2S /;"	d
SAI_CLKSOURCE_PLLSAI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_CLKSOURCE_PLLSAI /;"	d
SAI_CLOCKSTROBING_FALLINGEDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_CLOCKSTROBING_FALLINGEDGE /;"	d
SAI_CLOCKSTROBING_RISINGEDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_CLOCKSTROBING_RISINGEDGE /;"	d
SAI_DATASIZE_10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_DATASIZE_10 /;"	d
SAI_DATASIZE_16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_DATASIZE_16 /;"	d
SAI_DATASIZE_20	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_DATASIZE_20 /;"	d
SAI_DATASIZE_24	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_DATASIZE_24 /;"	d
SAI_DATASIZE_32	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_DATASIZE_32 /;"	d
SAI_DATASIZE_8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_DATASIZE_8 /;"	d
SAI_FIFOSTATUS_1QUARTERFULL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_FIFOSTATUS_1QUARTERFULL /;"	d
SAI_FIFOSTATUS_3QUARTERFULL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_FIFOSTATUS_3QUARTERFULL /;"	d
SAI_FIFOSTATUS_EMPTY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_FIFOSTATUS_EMPTY /;"	d
SAI_FIFOSTATUS_FULL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_FIFOSTATUS_FULL /;"	d
SAI_FIFOSTATUS_HALFFULL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_FIFOSTATUS_HALFFULL /;"	d
SAI_FIFOSTATUS_LESS1QUARTERFULL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_FIFOSTATUS_LESS1QUARTERFULL /;"	d
SAI_FIFOTHRESHOLD_1QF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_FIFOTHRESHOLD_1QF /;"	d
SAI_FIFOTHRESHOLD_3QF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_FIFOTHRESHOLD_3QF /;"	d
SAI_FIFOTHRESHOLD_EMPTY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_FIFOTHRESHOLD_EMPTY /;"	d
SAI_FIFOTHRESHOLD_FULL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_FIFOTHRESHOLD_FULL /;"	d
SAI_FIFOTHRESHOLD_HF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_FIFOTHRESHOLD_HF /;"	d
SAI_FIRSTBIT_LSB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_FIRSTBIT_LSB /;"	d
SAI_FIRSTBIT_MSB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_FIRSTBIT_MSB /;"	d
SAI_FLAG_AFSDET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_FLAG_AFSDET /;"	d
SAI_FLAG_CNRDY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_FLAG_CNRDY /;"	d
SAI_FLAG_FREQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_FLAG_FREQ /;"	d
SAI_FLAG_LFSDET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_FLAG_LFSDET /;"	d
SAI_FLAG_MUTEDET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_FLAG_MUTEDET /;"	d
SAI_FLAG_OVRUDR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_FLAG_OVRUDR /;"	d
SAI_FLAG_WCKCFG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_FLAG_WCKCFG /;"	d
SAI_FREE_PROTOCOL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_FREE_PROTOCOL /;"	d
SAI_FS_ACTIVE_HIGH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_FS_ACTIVE_HIGH /;"	d
SAI_FS_ACTIVE_LOW	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_FS_ACTIVE_LOW /;"	d
SAI_FS_BEFOREFIRSTBIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_FS_BEFOREFIRSTBIT /;"	d
SAI_FS_CHANNEL_IDENTIFICATION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_FS_CHANNEL_IDENTIFICATION /;"	d
SAI_FS_FIRSTBIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_FS_FIRSTBIT /;"	d
SAI_FS_STARTFRAME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_FS_STARTFRAME /;"	d
SAI_FrameInitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^}SAI_FrameInitTypeDef;$/;"	t	typeref:struct:__anon269
SAI_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^}SAI_HandleTypeDef;$/;"	t	typeref:struct:__SAI_HandleTypeDef
SAI_I2S_LSBJUSTIFIED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_I2S_LSBJUSTIFIED /;"	d
SAI_I2S_MSBJUSTIFIED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_I2S_MSBJUSTIFIED /;"	d
SAI_I2S_STANDARD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_I2S_STANDARD /;"	d
SAI_IT_AFSDET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_IT_AFSDET /;"	d
SAI_IT_CNRDY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_IT_CNRDY /;"	d
SAI_IT_FREQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_IT_FREQ /;"	d
SAI_IT_LFSDET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_IT_LFSDET /;"	d
SAI_IT_MUTEDET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_IT_MUTEDET /;"	d
SAI_IT_OVRUDR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_IT_OVRUDR /;"	d
SAI_IT_WCKCFG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_IT_WCKCFG /;"	d
SAI_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^}SAI_InitTypeDef;$/;"	t	typeref:struct:__anon268
SAI_LAST_SENT_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_LAST_SENT_VALUE /;"	d
SAI_MASTERDIVIDER_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_MASTERDIVIDER_DISABLE /;"	d
SAI_MASTERDIVIDER_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_MASTERDIVIDER_ENABLE /;"	d
SAI_MODEMASTER_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_MODEMASTER_RX /;"	d
SAI_MODEMASTER_TX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_MODEMASTER_TX /;"	d
SAI_MODESLAVE_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_MODESLAVE_RX /;"	d
SAI_MODESLAVE_TX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_MODESLAVE_TX /;"	d
SAI_MONOMODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_MONOMODE /;"	d
SAI_NOCOMPANDING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_NOCOMPANDING /;"	d
SAI_OUTPUTDRIVE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_OUTPUTDRIVE_DISABLE /;"	d
SAI_OUTPUTDRIVE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_OUTPUTDRIVE_ENABLE /;"	d
SAI_OUTPUT_NOTRELEASED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_OUTPUT_NOTRELEASED /;"	d
SAI_OUTPUT_RELEASED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_OUTPUT_RELEASED /;"	d
SAI_PCM_LONG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_PCM_LONG /;"	d
SAI_PCM_SHORT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_PCM_SHORT /;"	d
SAI_PROTOCOL_DATASIZE_16BIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_PROTOCOL_DATASIZE_16BIT /;"	d
SAI_PROTOCOL_DATASIZE_16BITEXTENDED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_PROTOCOL_DATASIZE_16BITEXTENDED /;"	d
SAI_PROTOCOL_DATASIZE_24BIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_PROTOCOL_DATASIZE_24BIT /;"	d
SAI_PROTOCOL_DATASIZE_32BIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_PROTOCOL_DATASIZE_32BIT /;"	d
SAI_SLOTACTIVE_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_SLOTACTIVE_0 /;"	d
SAI_SLOTACTIVE_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_SLOTACTIVE_1 /;"	d
SAI_SLOTACTIVE_10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_SLOTACTIVE_10 /;"	d
SAI_SLOTACTIVE_11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_SLOTACTIVE_11 /;"	d
SAI_SLOTACTIVE_12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_SLOTACTIVE_12 /;"	d
SAI_SLOTACTIVE_13	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_SLOTACTIVE_13 /;"	d
SAI_SLOTACTIVE_14	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_SLOTACTIVE_14 /;"	d
SAI_SLOTACTIVE_15	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_SLOTACTIVE_15 /;"	d
SAI_SLOTACTIVE_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_SLOTACTIVE_2 /;"	d
SAI_SLOTACTIVE_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_SLOTACTIVE_3 /;"	d
SAI_SLOTACTIVE_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_SLOTACTIVE_4 /;"	d
SAI_SLOTACTIVE_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_SLOTACTIVE_5 /;"	d
SAI_SLOTACTIVE_6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_SLOTACTIVE_6 /;"	d
SAI_SLOTACTIVE_7	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_SLOTACTIVE_7 /;"	d
SAI_SLOTACTIVE_8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_SLOTACTIVE_8 /;"	d
SAI_SLOTACTIVE_9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_SLOTACTIVE_9 /;"	d
SAI_SLOTACTIVE_ALL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_SLOTACTIVE_ALL /;"	d
SAI_SLOTSIZE_16B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_SLOTSIZE_16B /;"	d
SAI_SLOTSIZE_32B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_SLOTSIZE_32B /;"	d
SAI_SLOTSIZE_DATASIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_SLOTSIZE_DATASIZE /;"	d
SAI_SLOT_NOTACTIVE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_SLOT_NOTACTIVE /;"	d
SAI_SPDIF_PROTOCOL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_SPDIF_PROTOCOL /;"	d
SAI_STEREOMODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_STEREOMODE /;"	d
SAI_SYNCEXT_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_SYNCEXT_DISABLE /;"	d
SAI_SYNCEXT_IN_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_SYNCEXT_IN_ENABLE /;"	d
SAI_SYNCEXT_OUTBLOCKA_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_SYNCEXT_OUTBLOCKA_ENABLE /;"	d
SAI_SYNCEXT_OUTBLOCKB_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_SYNCEXT_OUTBLOCKB_ENABLE /;"	d
SAI_SYNCHRONOUS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_SYNCHRONOUS /;"	d
SAI_SYNCHRONOUS_EXT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_SYNCHRONOUS_EXT /;"	d
SAI_SlotInitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^}SAI_SlotInitTypeDef;$/;"	t	typeref:struct:__anon270
SAI_ULAW_1CPL_COMPANDING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_ULAW_1CPL_COMPANDING /;"	d
SAI_ULAW_2CPL_COMPANDING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_ULAW_2CPL_COMPANDING /;"	d
SAI_ZERO_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define SAI_ZERO_VALUE /;"	d
SAIcallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^typedef void (*SAIcallback)(void);$/;"	t
SlotActive	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  uint32_t SlotActive;      \/*!< Specifies the slots in audio frame that will be activated.$/;"	m	struct:__anon270
SlotInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  SAI_SlotInitTypeDef       SlotInit;   \/*!< SAI Slot configuration parameters        *\/$/;"	m	struct:__SAI_HandleTypeDef
SlotNumber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  uint32_t SlotNumber;      \/*!< Specifies the number of slot in the audio frame.$/;"	m	struct:__anon270
SlotSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  uint32_t SlotSize;        \/*!< Specifies the Slot Size.$/;"	m	struct:__anon270
State	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  __IO HAL_SAI_StateTypeDef State;       \/*!< SAI communication state                 *\/$/;"	m	struct:__SAI_HandleTypeDef
Synchro	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  uint32_t Synchro;             \/*!< Specifies SAI Block synchronization$/;"	m	struct:__anon268
SynchroExt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  uint32_t SynchroExt;          \/*!< Specifies SAI Block synchronization, this setup is common $/;"	m	struct:__anon268
TriState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  uint32_t TriState;            \/*!< Specifies the companding mode type.     $/;"	m	struct:__anon268
XferCount	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  uint16_t                  XferCount; \/*!< SAI transfer counter                      *\/$/;"	m	struct:__SAI_HandleTypeDef
XferSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  uint16_t                  XferSize;  \/*!< SAI transfer size                         *\/$/;"	m	struct:__SAI_HandleTypeDef
__HAL_SAI_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define __HAL_SAI_CLEAR_FLAG(/;"	d
__HAL_SAI_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define __HAL_SAI_DISABLE(/;"	d
__HAL_SAI_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define __HAL_SAI_DISABLE_IT(/;"	d
__HAL_SAI_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define __HAL_SAI_ENABLE(/;"	d
__HAL_SAI_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define __HAL_SAI_ENABLE_IT(/;"	d
__HAL_SAI_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define __HAL_SAI_GET_FLAG(/;"	d
__HAL_SAI_GET_IT_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define __HAL_SAI_GET_IT_SOURCE(/;"	d
__HAL_SAI_RESET_HANDLE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define __HAL_SAI_RESET_HANDLE_STATE(/;"	d
__SAI_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^typedef struct __SAI_HandleTypeDef$/;"	s
__STM32F4xx_HAL_SAI_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^#define __STM32F4xx_HAL_SAI_H$/;"	d
hdmarx	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  DMA_HandleTypeDef         *hdmarx;     \/*!< SAI Rx DMA handle parameters            *\/$/;"	m	struct:__SAI_HandleTypeDef
hdmatx	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  DMA_HandleTypeDef         *hdmatx;     \/*!< SAI Tx DMA handle parameters            *\/$/;"	m	struct:__SAI_HandleTypeDef
mutecallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  SAIcallback               mutecallback;\/*!< SAI mute callback                *\/$/;"	m	struct:__SAI_HandleTypeDef
pBuffPtr	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai.h	/^  uint8_t                  *pBuffPtr;  \/*!< Pointer to SAI transfer Buffer            *\/$/;"	m	struct:__SAI_HandleTypeDef
SAI_BlockSynchroConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai_ex.c	/^void SAI_BlockSynchroConfig(SAI_HandleTypeDef *hsai)$/;"	f
SAI_GetInputClock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai_ex.c	/^uint32_t SAI_GetInputClock(SAI_HandleTypeDef *hsai)   $/;"	f
__STM32F4xx_HAL_SAI_EX_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sai_ex.h	/^#define __STM32F4xx_HAL_SAI_EX_H$/;"	d
DATA_BLOCK_SIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define DATA_BLOCK_SIZE /;"	d	file:
HAL_SD_CheckReadOperation	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^HAL_SD_ErrorTypedef HAL_SD_CheckReadOperation(SD_HandleTypeDef *hsd, uint32_t Timeout)$/;"	f
HAL_SD_CheckWriteOperation	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^HAL_SD_ErrorTypedef HAL_SD_CheckWriteOperation(SD_HandleTypeDef *hsd, uint32_t Timeout)$/;"	f
HAL_SD_DMA_RxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^__weak void HAL_SD_DMA_RxCpltCallback(DMA_HandleTypeDef *hdma)$/;"	f
HAL_SD_DMA_RxErrorCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^__weak void HAL_SD_DMA_RxErrorCallback(DMA_HandleTypeDef *hdma)$/;"	f
HAL_SD_DMA_TxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^__weak void HAL_SD_DMA_TxCpltCallback(DMA_HandleTypeDef *hdma)$/;"	f
HAL_SD_DMA_TxErrorCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^__weak void HAL_SD_DMA_TxErrorCallback(DMA_HandleTypeDef *hdma)$/;"	f
HAL_SD_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^HAL_StatusTypeDef HAL_SD_DeInit(SD_HandleTypeDef *hsd)$/;"	f
HAL_SD_Erase	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^HAL_SD_ErrorTypedef HAL_SD_Erase(SD_HandleTypeDef *hsd, uint64_t startaddr, uint64_t endaddr)$/;"	f
HAL_SD_GetCardStatus	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^HAL_SD_ErrorTypedef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypedef *pCardStatus)$/;"	f
HAL_SD_GetStatus	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^HAL_SD_TransferStateTypedef HAL_SD_GetStatus(SD_HandleTypeDef *hsd)$/;"	f
HAL_SD_Get_CardInfo	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^HAL_SD_ErrorTypedef HAL_SD_Get_CardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypedef *pCardInfo)$/;"	f
HAL_SD_HighSpeed	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^HAL_SD_ErrorTypedef HAL_SD_HighSpeed (SD_HandleTypeDef *hsd)$/;"	f
HAL_SD_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)$/;"	f
HAL_SD_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^HAL_SD_ErrorTypedef HAL_SD_Init(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypedef *SDCardInfo)$/;"	f
HAL_SD_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^__weak void HAL_SD_MspDeInit(SD_HandleTypeDef *hsd)$/;"	f
HAL_SD_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^__weak void HAL_SD_MspInit(SD_HandleTypeDef *hsd)$/;"	f
HAL_SD_ReadBlocks	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^HAL_SD_ErrorTypedef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint32_t *pReadBuffer, uint64_t ReadAddr, uint32_t BlockSize, uint32_t NumberOfBlocks)$/;"	f
HAL_SD_ReadBlocks_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^HAL_SD_ErrorTypedef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint32_t *pReadBuffer, uint64_t ReadAddr, uint32_t BlockSize, uint32_t NumberOfBlocks)$/;"	f
HAL_SD_SendSDStatus	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^HAL_SD_ErrorTypedef HAL_SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)$/;"	f
HAL_SD_StopTransfer	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^HAL_SD_ErrorTypedef HAL_SD_StopTransfer(SD_HandleTypeDef *hsd)$/;"	f
HAL_SD_WideBusOperation_Config	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^HAL_SD_ErrorTypedef HAL_SD_WideBusOperation_Config(SD_HandleTypeDef *hsd, uint32_t WideMode)$/;"	f
HAL_SD_WriteBlocks	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^HAL_SD_ErrorTypedef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint32_t *pWriteBuffer, uint64_t WriteAddr, uint32_t BlockSize, uint32_t NumberOfBlocks)$/;"	f
HAL_SD_WriteBlocks_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^HAL_SD_ErrorTypedef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint32_t *pWriteBuffer, uint64_t WriteAddr, uint32_t BlockSize, uint32_t NumberOfBlocks)$/;"	f
HAL_SD_XferCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^__weak void HAL_SD_XferCpltCallback(SD_HandleTypeDef *hsd)$/;"	f
HAL_SD_XferErrorCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^__weak void HAL_SD_XferErrorCallback(SD_HandleTypeDef *hsd)$/;"	f
SDIO_CMD0TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SDIO_CMD0TIMEOUT /;"	d	file:
SDIO_STATIC_FLAGS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SDIO_STATIC_FLAGS /;"	d	file:
SD_0TO7BITS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_0TO7BITS /;"	d	file:
SD_16TO23BITS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_16TO23BITS /;"	d	file:
SD_24TO31BITS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_24TO31BITS /;"	d	file:
SD_8TO15BITS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_8TO15BITS /;"	d	file:
SD_ALLZERO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_ALLZERO /;"	d	file:
SD_CARD_LOCKED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_CARD_LOCKED /;"	d	file:
SD_CCCC_ERASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_CCCC_ERASE /;"	d	file:
SD_CCCC_LOCK_UNLOCK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_CCCC_LOCK_UNLOCK /;"	d	file:
SD_CCCC_WRITE_PROT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_CCCC_WRITE_PROT /;"	d	file:
SD_CHECK_PATTERN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_CHECK_PATTERN /;"	d	file:
SD_CmdError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^static HAL_SD_ErrorTypedef SD_CmdError(SD_HandleTypeDef *hsd)$/;"	f	file:
SD_CmdResp1Error	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^static HAL_SD_ErrorTypedef SD_CmdResp1Error(SD_HandleTypeDef *hsd, uint8_t SD_CMD)$/;"	f	file:
SD_CmdResp2Error	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^static HAL_SD_ErrorTypedef SD_CmdResp2Error(SD_HandleTypeDef *hsd)$/;"	f	file:
SD_CmdResp3Error	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^static HAL_SD_ErrorTypedef SD_CmdResp3Error(SD_HandleTypeDef *hsd)$/;"	f	file:
SD_CmdResp6Error	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^static HAL_SD_ErrorTypedef SD_CmdResp6Error(SD_HandleTypeDef *hsd, uint8_t SD_CMD, uint16_t *pRCA)$/;"	f	file:
SD_CmdResp7Error	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^static HAL_SD_ErrorTypedef SD_CmdResp7Error(SD_HandleTypeDef *hsd)$/;"	f	file:
SD_DATATIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_DATATIMEOUT /;"	d	file:
SD_DMA_RxCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^static void SD_DMA_RxCplt(DMA_HandleTypeDef *hdma)$/;"	f	file:
SD_DMA_RxError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^static void SD_DMA_RxError(DMA_HandleTypeDef *hdma)$/;"	f	file:
SD_DMA_TxCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^static void SD_DMA_TxCplt(DMA_HandleTypeDef *hdma)$/;"	f	file:
SD_DMA_TxError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^static void SD_DMA_TxError(DMA_HandleTypeDef *hdma)$/;"	f	file:
SD_FindSCR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^static HAL_SD_ErrorTypedef SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)$/;"	f	file:
SD_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^static HAL_SD_CardStateTypedef SD_GetState(SD_HandleTypeDef *hsd)$/;"	f	file:
SD_HALFFIFO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_HALFFIFO /;"	d	file:
SD_HALFFIFOBYTES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_HALFFIFOBYTES /;"	d	file:
SD_HIGH_CAPACITY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_HIGH_CAPACITY /;"	d	file:
SD_Initialize_Cards	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^static HAL_SD_ErrorTypedef SD_Initialize_Cards(SD_HandleTypeDef *hsd)$/;"	f	file:
SD_IsCardProgramming	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^static HAL_SD_ErrorTypedef SD_IsCardProgramming(SD_HandleTypeDef *hsd, uint8_t *pStatus)$/;"	f	file:
SD_MAX_DATA_LENGTH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_MAX_DATA_LENGTH /;"	d	file:
SD_MAX_VOLT_TRIAL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_MAX_VOLT_TRIAL /;"	d	file:
SD_OCR_ADDR_MISALIGNED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_OCR_ADDR_MISALIGNED /;"	d	file:
SD_OCR_ADDR_OUT_OF_RANGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_OCR_ADDR_OUT_OF_RANGE /;"	d	file:
SD_OCR_AKE_SEQ_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_OCR_AKE_SEQ_ERROR /;"	d	file:
SD_OCR_BAD_ERASE_PARAM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_OCR_BAD_ERASE_PARAM /;"	d	file:
SD_OCR_BLOCK_LEN_ERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_OCR_BLOCK_LEN_ERR /;"	d	file:
SD_OCR_CARD_ECC_DISABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_OCR_CARD_ECC_DISABLED /;"	d	file:
SD_OCR_CARD_ECC_FAILED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_OCR_CARD_ECC_FAILED /;"	d	file:
SD_OCR_CC_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_OCR_CC_ERROR /;"	d	file:
SD_OCR_CID_CSD_OVERWRITE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_OCR_CID_CSD_OVERWRITE /;"	d	file:
SD_OCR_COM_CRC_FAILED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_OCR_COM_CRC_FAILED /;"	d	file:
SD_OCR_ERASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_OCR_ERASE_RESET /;"	d	file:
SD_OCR_ERASE_SEQ_ERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_OCR_ERASE_SEQ_ERR /;"	d	file:
SD_OCR_ERRORBITS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_OCR_ERRORBITS /;"	d	file:
SD_OCR_GENERAL_UNKNOWN_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_OCR_GENERAL_UNKNOWN_ERROR /;"	d	file:
SD_OCR_ILLEGAL_CMD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_OCR_ILLEGAL_CMD /;"	d	file:
SD_OCR_LOCK_UNLOCK_FAILED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_OCR_LOCK_UNLOCK_FAILED /;"	d	file:
SD_OCR_STREAM_READ_UNDERRUN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_OCR_STREAM_READ_UNDERRUN /;"	d	file:
SD_OCR_STREAM_WRITE_OVERRUN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_OCR_STREAM_WRITE_OVERRUN /;"	d	file:
SD_OCR_WP_ERASE_SKIP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_OCR_WP_ERASE_SKIP /;"	d	file:
SD_OCR_WRITE_PROT_VIOLATION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_OCR_WRITE_PROT_VIOLATION /;"	d	file:
SD_PowerOFF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^static HAL_SD_ErrorTypedef SD_PowerOFF(SD_HandleTypeDef *hsd)$/;"	f	file:
SD_PowerON	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^static HAL_SD_ErrorTypedef SD_PowerON(SD_HandleTypeDef *hsd)$/;"	f	file:
SD_R6_COM_CRC_FAILED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_R6_COM_CRC_FAILED /;"	d	file:
SD_R6_GENERAL_UNKNOWN_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_R6_GENERAL_UNKNOWN_ERROR /;"	d	file:
SD_R6_ILLEGAL_CMD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_R6_ILLEGAL_CMD /;"	d	file:
SD_SDIO_SEND_IF_COND	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_SDIO_SEND_IF_COND /;"	d	file:
SD_SINGLE_BUS_SUPPORT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_SINGLE_BUS_SUPPORT /;"	d	file:
SD_STD_CAPACITY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_STD_CAPACITY /;"	d	file:
SD_Select_Deselect	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^static HAL_SD_ErrorTypedef SD_Select_Deselect(SD_HandleTypeDef *hsd, uint64_t addr)$/;"	f	file:
SD_SendStatus	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^static HAL_SD_ErrorTypedef SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)$/;"	f	file:
SD_VOLTAGE_WINDOW_SD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_VOLTAGE_WINDOW_SD /;"	d	file:
SD_WIDE_BUS_SUPPORT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^#define SD_WIDE_BUS_SUPPORT /;"	d	file:
SD_WideBus_Disable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^static HAL_SD_ErrorTypedef SD_WideBus_Disable(SD_HandleTypeDef *hsd)$/;"	f	file:
SD_WideBus_Enable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.c	/^static HAL_SD_ErrorTypedef SD_WideBus_Enable(SD_HandleTypeDef *hsd)$/;"	f	file:
AU_SIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  AU_SIZE;                 \/*!< Carries information about the card's allocation unit size  *\/$/;"	m	struct:__anon274
CID	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  uint32_t                     CID[4];           \/*!< SD card identification number table            *\/$/;"	m	struct:__anon271
CID_CRC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  CID_CRC;         \/*!< CID CRC               *\/$/;"	m	struct:__anon273
CSD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  uint32_t                     CSD[4];           \/*!< SD card specific data table                    *\/$/;"	m	struct:__anon271
CSDStruct	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  CSDStruct;            \/*!< CSD structure                         *\/$/;"	m	struct:__anon272
CSD_CRC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  CSD_CRC;              \/*!< CSD CRC                               *\/$/;"	m	struct:__anon272
CardBlockSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  uint32_t            CardBlockSize;  \/*!< Card block size                        *\/$/;"	m	struct:__anon275
CardCapacity	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  uint64_t            CardCapacity;   \/*!< Card capacity                          *\/$/;"	m	struct:__anon275
CardComdClasses	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint16_t CardComdClasses;      \/*!< Card command classes                  *\/$/;"	m	struct:__anon272
CardType	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  uint32_t                     CardType;         \/*!< SD card type                                   *\/$/;"	m	struct:__anon271
CardType	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  uint8_t             CardType;       \/*!< SD card type                           *\/$/;"	m	struct:__anon275
ContentProtectAppli	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  ContentProtectAppli;  \/*!< Content protection application        *\/$/;"	m	struct:__anon272
CopyFlag	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  CopyFlag;             \/*!< Copy flag (OTP)                       *\/$/;"	m	struct:__anon272
DAT_BUS_WIDTH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  DAT_BUS_WIDTH;           \/*!< Shows the currently defined data bus width                 *\/$/;"	m	struct:__anon274
DSRImpl	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  DSRImpl;              \/*!< DSR implemented                       *\/$/;"	m	struct:__anon272
DeviceSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint32_t DeviceSize;           \/*!< Device Size                           *\/$/;"	m	struct:__anon272
DeviceSizeMul	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  DeviceSizeMul;        \/*!< Device size multiplier                *\/$/;"	m	struct:__anon272
DmaTransferCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint32_t                DmaTransferCplt;  \/*!< SD DMA transfer complete flag                  *\/$/;"	m	struct:__anon271
ECC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  ECC;                  \/*!< ECC code                              *\/$/;"	m	struct:__anon272
ERASE_OFFSET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  ERASE_OFFSET;            \/*!< Carries information about the erase offset                 *\/$/;"	m	struct:__anon274
ERASE_SIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint16_t ERASE_SIZE;              \/*!< Determines the number of AUs to be erased in one operation *\/$/;"	m	struct:__anon274
ERASE_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  ERASE_TIMEOUT;           \/*!< Determines the timeout for any number of AU erase          *\/$/;"	m	struct:__anon274
EraseGrMul	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  EraseGrMul;           \/*!< Erase group size multiplier           *\/$/;"	m	struct:__anon272
EraseGrSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  EraseGrSize;          \/*!< Erase group size                      *\/$/;"	m	struct:__anon272
FileFormat	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  FileFormat;           \/*!< File format                           *\/$/;"	m	struct:__anon272
FileFormatGrouop	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  FileFormatGrouop;     \/*!< File format group                     *\/$/;"	m	struct:__anon272
HAL_SD_CIDTypedef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^}HAL_SD_CIDTypedef;$/;"	t	typeref:struct:__anon273
HAL_SD_CSDTypedef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^}HAL_SD_CSDTypedef;$/;"	t	typeref:struct:__anon272
HAL_SD_CardInfoTypedef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^}HAL_SD_CardInfoTypedef;$/;"	t	typeref:struct:__anon275
HAL_SD_CardStateTypedef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^}HAL_SD_CardStateTypedef;$/;"	t	typeref:enum:__anon278
HAL_SD_CardStatusTypedef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^}HAL_SD_CardStatusTypedef;$/;"	t	typeref:struct:__anon274
HAL_SD_ErrorTypedef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^}HAL_SD_ErrorTypedef;$/;"	t	typeref:enum:__anon276
HAL_SD_OperationTypedef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^}HAL_SD_OperationTypedef;$/;"	t	typeref:enum:__anon279
HAL_SD_TransferStateTypedef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^}HAL_SD_TransferStateTypedef;$/;"	t	typeref:enum:__anon277
HIGH_CAPACITY_MMC_CARD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define HIGH_CAPACITY_MMC_CARD /;"	d
HIGH_CAPACITY_SD_CARD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define HIGH_CAPACITY_SD_CARD /;"	d
HIGH_SPEED_MULTIMEDIA_CARD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define HIGH_SPEED_MULTIMEDIA_CARD /;"	d
Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_InitTypeDef               Init;             \/*!< SD required parameters                         *\/$/;"	m	struct:__anon271
Instance	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_TypeDef                   *Instance;        \/*!< SDIO register base address                     *\/$/;"	m	struct:__anon271
Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  HAL_LockTypeDef              Lock;             \/*!< SD locking object                              *\/$/;"	m	struct:__anon271
MULTIMEDIA_CARD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define MULTIMEDIA_CARD /;"	d
ManDeflECC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  ManDeflECC;           \/*!< Manufacturer default ECC              *\/$/;"	m	struct:__anon272
ManufactDate	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint16_t ManufactDate;    \/*!< Manufacturing Date    *\/$/;"	m	struct:__anon273
ManufacturerID	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  ManufacturerID;  \/*!< Manufacturer ID       *\/$/;"	m	struct:__anon273
MaxBusClkFrec	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  MaxBusClkFrec;        \/*!< Max. bus clock frequency              *\/$/;"	m	struct:__anon272
MaxRdCurrentVDDMax	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  MaxRdCurrentVDDMax;   \/*!< Max. read current @ VDD max           *\/$/;"	m	struct:__anon272
MaxRdCurrentVDDMin	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  MaxRdCurrentVDDMin;   \/*!< Max. read current @ VDD min           *\/$/;"	m	struct:__anon272
MaxWrBlockLen	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  MaxWrBlockLen;        \/*!< Max. write data block length          *\/$/;"	m	struct:__anon272
MaxWrCurrentVDDMax	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  MaxWrCurrentVDDMax;   \/*!< Max. write current @ VDD max          *\/$/;"	m	struct:__anon272
MaxWrCurrentVDDMin	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  MaxWrCurrentVDDMin;   \/*!< Max. write current @ VDD min          *\/$/;"	m	struct:__anon272
NSAC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  NSAC;                 \/*!< Data read access time 2 in CLK cycles *\/$/;"	m	struct:__anon272
OEM_AppliID	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint16_t OEM_AppliID;     \/*!< OEM\/Application ID    *\/$/;"	m	struct:__anon273
PERFORMANCE_MOVE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  PERFORMANCE_MOVE;        \/*!< Carries information about the card's performance move      *\/$/;"	m	struct:__anon274
PartBlockRead	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  PartBlockRead;        \/*!< Partial blocks for read allowed       *\/$/;"	m	struct:__anon272
PermWrProtect	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  PermWrProtect;        \/*!< Permanent write protection            *\/$/;"	m	struct:__anon272
ProdName1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint32_t ProdName1;       \/*!< Product Name part1    *\/$/;"	m	struct:__anon273
ProdName2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  ProdName2;       \/*!< Product Name part2    *\/$/;"	m	struct:__anon273
ProdRev	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  ProdRev;         \/*!< Product Revision      *\/$/;"	m	struct:__anon273
ProdSN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint32_t ProdSN;          \/*!< Product Serial Number *\/$/;"	m	struct:__anon273
RCA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  uint16_t            RCA;            \/*!< SD relative card address               *\/$/;"	m	struct:__anon275
RCA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  uint32_t                     RCA;              \/*!< SD relative card address                       *\/$/;"	m	struct:__anon271
RdBlockLen	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  RdBlockLen;           \/*!< Max. read data block length           *\/$/;"	m	struct:__anon272
RdBlockMisalign	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  RdBlockMisalign;      \/*!< Read block misalignment               *\/$/;"	m	struct:__anon272
Reserved1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  Reserved1;            \/*!< Reserved                              *\/$/;"	m	struct:__anon272
Reserved1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  Reserved1;       \/*!< Reserved1             *\/$/;"	m	struct:__anon273
Reserved2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  Reserved2;            \/*!< Reserved                              *\/$/;"	m	struct:__anon272
Reserved2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  Reserved2;       \/*!< Always 1              *\/$/;"	m	struct:__anon273
Reserved3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  Reserved3;            \/*!< Reserved                              *\/$/;"	m	struct:__anon272
Reserved4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  Reserved4;            \/*!< Always 1                              *\/$/;"	m	struct:__anon272
SD_ADDR_MISALIGNED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_ADDR_MISALIGNED                 = (9),   \/*!< Misaligned address                                            *\/$/;"	e	enum:__anon276
SD_ADDR_OUT_OF_RANGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_ADDR_OUT_OF_RANGE               = (28),$/;"	e	enum:__anon276
SD_AKE_SEQ_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_AKE_SEQ_ERROR                   = (26),  \/*!< Error in sequence of authentication.                         *\/$/;"	e	enum:__anon276
SD_BAD_ERASE_PARAM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_BAD_ERASE_PARAM                 = (12),  \/*!< An invalid selection for erase groups                        *\/$/;"	e	enum:__anon276
SD_BLOCK_LEN_ERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_BLOCK_LEN_ERR                   = (10),  \/*!< Transferred block length is not allowed for the card or the number of transferred bytes does not match the block length *\/$/;"	e	enum:__anon276
SD_CARD_DISCONNECTED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_CARD_DISCONNECTED           = ((uint32_t)0x00000008),  \/*!< Card is disconnected                    *\/$/;"	e	enum:__anon278
SD_CARD_ECC_DISABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_CARD_ECC_DISABLED               = (24),  \/*!< Command has been executed without using internal ECC         *\/$/;"	e	enum:__anon276
SD_CARD_ECC_FAILED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_CARD_ECC_FAILED                 = (17),  \/*!< Card internal ECC was applied but failed to correct the data *\/$/;"	e	enum:__anon276
SD_CARD_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_CARD_ERROR                  = ((uint32_t)0x000000FF)   \/*!< Card is in error state                  *\/$/;"	e	enum:__anon278
SD_CARD_IDENTIFICATION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_CARD_IDENTIFICATION         = ((uint32_t)0x00000002),  \/*!< Card is in identification state         *\/$/;"	e	enum:__anon278
SD_CARD_PROGRAMMING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_CARD_PROGRAMMING            = ((uint32_t)0x00000007),  \/*!< Card is in programming state            *\/$/;"	e	enum:__anon278
SD_CARD_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_CARD_READY                  = ((uint32_t)0x00000001),  \/*!< Card state is ready                     *\/$/;"	e	enum:__anon278
SD_CARD_RECEIVING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_CARD_RECEIVING              = ((uint32_t)0x00000006),  \/*!< Card is receiving operation information *\/$/;"	e	enum:__anon278
SD_CARD_SENDING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_CARD_SENDING                = ((uint32_t)0x00000005),  \/*!< Card is sending an operation            *\/$/;"	e	enum:__anon278
SD_CARD_STANDBY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_CARD_STANDBY                = ((uint32_t)0x00000003),  \/*!< Card is in standby state                *\/$/;"	e	enum:__anon278
SD_CARD_TRANSFER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_CARD_TRANSFER               = ((uint32_t)0x00000004),  \/*!< Card is in transfer state               *\/  $/;"	e	enum:__anon278
SD_CARD_TYPE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint16_t SD_CARD_TYPE;            \/*!< Carries information about card type                        *\/$/;"	m	struct:__anon274
SD_CC_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_CC_ERROR                        = (18),  \/*!< Internal card controller error                               *\/$/;"	e	enum:__anon276
SD_CID_CSD_OVERWRITE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_CID_CSD_OVERWRITE               = (22),  \/*!< CID\/CSD overwrite error                                      *\/$/;"	e	enum:__anon276
SD_CMD_ALL_SEND_CID	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_ALL_SEND_CID /;"	d
SD_CMD_APP_CMD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_APP_CMD /;"	d
SD_CMD_APP_SD_SET_BUSWIDTH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_APP_SD_SET_BUSWIDTH /;"	d
SD_CMD_CLR_WRITE_PROT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_CLR_WRITE_PROT /;"	d
SD_CMD_CRC_FAIL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_CMD_CRC_FAIL                    = (1),   \/*!< Command response received (but CRC check failed)              *\/$/;"	e	enum:__anon276
SD_CMD_ERASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_ERASE /;"	d
SD_CMD_ERASE_GRP_END	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_ERASE_GRP_END /;"	d
SD_CMD_ERASE_GRP_START	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_ERASE_GRP_START /;"	d
SD_CMD_FAST_IO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_FAST_IO /;"	d
SD_CMD_GEN_CMD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_GEN_CMD /;"	d
SD_CMD_GO_IDLE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_GO_IDLE_STATE /;"	d
SD_CMD_GO_INACTIVE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_GO_INACTIVE_STATE /;"	d
SD_CMD_GO_IRQ_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_GO_IRQ_STATE /;"	d
SD_CMD_HS_BUSTEST_READ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_HS_BUSTEST_READ /;"	d
SD_CMD_HS_BUSTEST_WRITE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_HS_BUSTEST_WRITE /;"	d
SD_CMD_HS_SEND_EXT_CSD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_HS_SEND_EXT_CSD /;"	d
SD_CMD_HS_SWITCH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_HS_SWITCH /;"	d
SD_CMD_LOCK_UNLOCK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_LOCK_UNLOCK /;"	d
SD_CMD_NO_CMD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_NO_CMD /;"	d
SD_CMD_OUT_OF_RANGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_CMD_OUT_OF_RANGE                = (8),   \/*!< Command's argument was out of range.                          *\/$/;"	e	enum:__anon276
SD_CMD_PROG_CID	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_PROG_CID /;"	d
SD_CMD_PROG_CSD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_PROG_CSD /;"	d
SD_CMD_READ_DAT_UNTIL_STOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_READ_DAT_UNTIL_STOP /;"	d
SD_CMD_READ_MULT_BLOCK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_READ_MULT_BLOCK /;"	d
SD_CMD_READ_SINGLE_BLOCK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_READ_SINGLE_BLOCK /;"	d
SD_CMD_RSP_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_CMD_RSP_TIMEOUT                 = (3),   \/*!< Command response timeout                                      *\/$/;"	e	enum:__anon276
SD_CMD_SDIO_RW_DIRECT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_SDIO_RW_DIRECT /;"	d
SD_CMD_SDIO_RW_EXTENDED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_SDIO_RW_EXTENDED /;"	d
SD_CMD_SDIO_SEN_OP_COND	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_SDIO_SEN_OP_COND /;"	d
SD_CMD_SD_APP_CHANGE_SECURE_AREA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_SD_APP_CHANGE_SECURE_AREA /;"	d
SD_CMD_SD_APP_GET_CER_RES1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_SD_APP_GET_CER_RES1 /;"	d
SD_CMD_SD_APP_GET_CER_RN2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_SD_APP_GET_CER_RN2 /;"	d
SD_CMD_SD_APP_GET_MID	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_SD_APP_GET_MID /;"	d
SD_CMD_SD_APP_GET_MKB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_SD_APP_GET_MKB /;"	d
SD_CMD_SD_APP_OP_COND	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_SD_APP_OP_COND /;"	d
SD_CMD_SD_APP_SECURE_ERASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_SD_APP_SECURE_ERASE /;"	d
SD_CMD_SD_APP_SECURE_READ_MULTIPLE_BLOCK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_SD_APP_SECURE_READ_MULTIPLE_BLOCK /;"	d
SD_CMD_SD_APP_SECURE_WRITE_MKB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_SD_APP_SECURE_WRITE_MKB /;"	d
SD_CMD_SD_APP_SECURE_WRITE_MULTIPLE_BLOCK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_SD_APP_SECURE_WRITE_MULTIPLE_BLOCK /;"	d
SD_CMD_SD_APP_SEND_NUM_WRITE_BLOCKS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_SD_APP_SEND_NUM_WRITE_BLOCKS /;"	d
SD_CMD_SD_APP_SEND_SCR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_SD_APP_SEND_SCR /;"	d
SD_CMD_SD_APP_SET_CER_RES2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_SD_APP_SET_CER_RES2 /;"	d
SD_CMD_SD_APP_SET_CER_RN1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_SD_APP_SET_CER_RN1 /;"	d
SD_CMD_SD_APP_SET_CLR_CARD_DETECT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_SD_APP_SET_CLR_CARD_DETECT /;"	d
SD_CMD_SD_APP_STATUS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_SD_APP_STATUS /;"	d
SD_CMD_SD_ERASE_GRP_END	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_SD_ERASE_GRP_END /;"	d
SD_CMD_SD_ERASE_GRP_START	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_SD_ERASE_GRP_START /;"	d
SD_CMD_SEL_DESEL_CARD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_SEL_DESEL_CARD /;"	d
SD_CMD_SEND_CID	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_SEND_CID /;"	d
SD_CMD_SEND_CSD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_SEND_CSD /;"	d
SD_CMD_SEND_OP_COND	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_SEND_OP_COND /;"	d
SD_CMD_SEND_STATUS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_SEND_STATUS /;"	d
SD_CMD_SEND_WRITE_PROT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_SEND_WRITE_PROT /;"	d
SD_CMD_SET_BLOCKLEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_SET_BLOCKLEN /;"	d
SD_CMD_SET_BLOCK_COUNT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_SET_BLOCK_COUNT /;"	d
SD_CMD_SET_DSR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_SET_DSR /;"	d
SD_CMD_SET_REL_ADDR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_SET_REL_ADDR /;"	d
SD_CMD_SET_WRITE_PROT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_SET_WRITE_PROT /;"	d
SD_CMD_STOP_TRANSMISSION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_STOP_TRANSMISSION /;"	d
SD_CMD_WRITE_DAT_UNTIL_STOP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_WRITE_DAT_UNTIL_STOP /;"	d
SD_CMD_WRITE_MULT_BLOCK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_WRITE_MULT_BLOCK /;"	d
SD_CMD_WRITE_SINGLE_BLOCK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_CMD_WRITE_SINGLE_BLOCK /;"	d
SD_COM_CRC_FAILED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_COM_CRC_FAILED                  = (15),  \/*!< CRC check of the previous command failed                     *\/$/;"	e	enum:__anon276
SD_DATA_CRC_FAIL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_DATA_CRC_FAIL                   = (2),   \/*!< Data block sent\/received (CRC check failed)                   *\/$/;"	e	enum:__anon276
SD_DATA_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_DATA_TIMEOUT                    = (4),   \/*!< Data timeout                                                  *\/$/;"	e	enum:__anon276
SD_ERASE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_ERASE_RESET                     = (25),  \/*!< Erase sequence was cleared before executing because an out of erase sequence command was received *\/$/;"	e	enum:__anon276
SD_ERASE_SEQ_ERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_ERASE_SEQ_ERR                   = (11),  \/*!< An error in the sequence of erase command occurs.            *\/$/;"	e	enum:__anon276
SD_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_ERROR                           = (41),$/;"	e	enum:__anon276
SD_GENERAL_UNKNOWN_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_GENERAL_UNKNOWN_ERROR           = (19),  \/*!< General or unknown error                                     *\/$/;"	e	enum:__anon276
SD_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^}SD_HandleTypeDef;$/;"	t	typeref:struct:__anon271
SD_ILLEGAL_CMD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_ILLEGAL_CMD                     = (16),  \/*!< Command is not legal for the card state                      *\/$/;"	e	enum:__anon276
SD_INTERNAL_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_INTERNAL_ERROR                  = (34),$/;"	e	enum:__anon276
SD_INVALID_PARAMETER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_INVALID_PARAMETER               = (38),$/;"	e	enum:__anon276
SD_INVALID_VOLTRANGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_INVALID_VOLTRANGE               = (27),$/;"	e	enum:__anon276
SD_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_InitTypeDef /;"	d
SD_LOCK_UNLOCK_FAILED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_LOCK_UNLOCK_FAILED              = (14),  \/*!< Sequence or password error has been detected in unlock command or if there was an attempt to access a locked card *\/$/;"	e	enum:__anon276
SD_NOT_CONFIGURED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_NOT_CONFIGURED                  = (35),$/;"	e	enum:__anon276
SD_OK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_OK                              = (0) $/;"	e	enum:__anon276
SD_READ_MULTIPLE_BLOCK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_READ_MULTIPLE_BLOCK  = 1,  \/*!< Read multiple blocks operation   *\/$/;"	e	enum:__anon279
SD_READ_SINGLE_BLOCK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_READ_SINGLE_BLOCK    = 0,  \/*!< Read single block operation      *\/$/;"	e	enum:__anon279
SD_REQUEST_NOT_APPLICABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_REQUEST_NOT_APPLICABLE          = (37),$/;"	e	enum:__anon276
SD_REQUEST_PENDING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_REQUEST_PENDING                 = (36),$/;"	e	enum:__anon276
SD_RX_OVERRUN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_RX_OVERRUN                      = (6),   \/*!< Receive FIFO overrun                                          *\/$/;"	e	enum:__anon276
SD_SDIO_DISABLED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_SDIO_DISABLED                   = (30),$/;"	e	enum:__anon276
SD_SDIO_FUNCTION_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_SDIO_FUNCTION_BUSY              = (31),$/;"	e	enum:__anon276
SD_SDIO_FUNCTION_FAILED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_SDIO_FUNCTION_FAILED            = (32),$/;"	e	enum:__anon276
SD_SDIO_UNKNOWN_FUNCTION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_SDIO_UNKNOWN_FUNCTION           = (33),$/;"	e	enum:__anon276
SD_START_BIT_ERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_START_BIT_ERR                   = (7),   \/*!< Start bit not detected on all data signals in wide bus mode   *\/$/;"	e	enum:__anon276
SD_STREAM_READ_UNDERRUN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_STREAM_READ_UNDERRUN            = (20),  \/*!< The card could not sustain data transfer in stream read operation. *\/$/;"	e	enum:__anon276
SD_STREAM_WRITE_OVERRUN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_STREAM_WRITE_OVERRUN            = (21),  \/*!< The card could not sustain data programming in stream mode   *\/$/;"	e	enum:__anon276
SD_SWITCH_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_SWITCH_ERROR                    = (29),$/;"	e	enum:__anon276
SD_TRANSFER_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_TRANSFER_BUSY  = 1,  \/*!< Transfer is occurring *\/$/;"	e	enum:__anon277
SD_TRANSFER_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_TRANSFER_ERROR = 2   \/*!< Transfer failed       *\/$/;"	e	enum:__anon277
SD_TRANSFER_OK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_TRANSFER_OK    = 0,  \/*!< Transfer success      *\/$/;"	e	enum:__anon277
SD_TX_UNDERRUN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_TX_UNDERRUN                     = (5),   \/*!< Transmit FIFO underrun                                        *\/$/;"	e	enum:__anon276
SD_TypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SD_TypeDef /;"	d
SD_UNSUPPORTED_FEATURE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_UNSUPPORTED_FEATURE             = (39),$/;"	e	enum:__anon276
SD_UNSUPPORTED_HW	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_UNSUPPORTED_HW                  = (40),$/;"	e	enum:__anon276
SD_WP_ERASE_SKIP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_WP_ERASE_SKIP                   = (23),  \/*!< Only partial address space was erased                        *\/$/;"	e	enum:__anon276
SD_WRITE_MULTIPLE_BLOCK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_WRITE_MULTIPLE_BLOCK = 3   \/*!< Write multiple blocks operation  *\/$/;"	e	enum:__anon279
SD_WRITE_PROT_VIOLATION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_WRITE_PROT_VIOLATION            = (13),  \/*!< Attempt to program a write protect block                     *\/$/;"	e	enum:__anon276
SD_WRITE_SINGLE_BLOCK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  SD_WRITE_SINGLE_BLOCK   = 2,  \/*!< Write single block operation     *\/$/;"	e	enum:__anon279
SD_cid	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  HAL_SD_CIDTypedef   SD_cid;         \/*!< SD card identification number register *\/$/;"	m	struct:__anon275
SD_csd	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  HAL_SD_CSDTypedef   SD_csd;         \/*!< SD card specific data register         *\/$/;"	m	struct:__anon275
SECURED_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  SECURED_MODE;            \/*!< Card is in secured mode of operation                       *\/$/;"	m	struct:__anon274
SECURE_DIGITAL_IO_CARD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SECURE_DIGITAL_IO_CARD /;"	d
SECURE_DIGITAL_IO_COMBO_CARD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define SECURE_DIGITAL_IO_COMBO_CARD /;"	d
SIZE_OF_PROTECTED_AREA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint32_t SIZE_OF_PROTECTED_AREA;  \/*!< Carries information about the capacity of protected area   *\/$/;"	m	struct:__anon274
SPEED_CLASS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  SPEED_CLASS;             \/*!< Carries information about the speed class of the card      *\/$/;"	m	struct:__anon274
STD_CAPACITY_SD_CARD_V1_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define STD_CAPACITY_SD_CARD_V1_1 /;"	d
STD_CAPACITY_SD_CARD_V2_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define STD_CAPACITY_SD_CARD_V2_0 /;"	d
SdOperation	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint32_t                SdOperation;      \/*!< SD transfer operation (read\/write)             *\/$/;"	m	struct:__anon271
SdTransferCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint32_t                SdTransferCplt;   \/*!< SD transfer complete flag in non blocking mode *\/$/;"	m	struct:__anon271
SdTransferErr	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint32_t                SdTransferErr;    \/*!< SD transfer error flag in non blocking mode    *\/$/;"	m	struct:__anon271
SysSpecVersion	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  SysSpecVersion;       \/*!< System specification version          *\/$/;"	m	struct:__anon272
TAAC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  TAAC;                 \/*!< Data read access time 1               *\/$/;"	m	struct:__anon272
TempWrProtect	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  TempWrProtect;        \/*!< Temporary write protection            *\/$/;"	m	struct:__anon272
WrBlockMisalign	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  WrBlockMisalign;      \/*!< Write block misalignment              *\/$/;"	m	struct:__anon272
WrProtectGrEnable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  WrProtectGrEnable;    \/*!< Write protect group enable            *\/$/;"	m	struct:__anon272
WrProtectGrSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  WrProtectGrSize;      \/*!< Write protect group size              *\/$/;"	m	struct:__anon272
WrSpeedFact	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  WrSpeedFact;          \/*!< Write speed factor                    *\/$/;"	m	struct:__anon272
WriteBlockPaPartial	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  __IO uint8_t  WriteBlockPaPartial;  \/*!< Partial blocks for write allowed      *\/$/;"	m	struct:__anon272
__HAL_SD_SDIO_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define __HAL_SD_SDIO_CLEAR_FLAG(/;"	d
__HAL_SD_SDIO_CLEAR_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define __HAL_SD_SDIO_CLEAR_IT(/;"	d
__HAL_SD_SDIO_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define __HAL_SD_SDIO_DISABLE(/;"	d
__HAL_SD_SDIO_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define __HAL_SD_SDIO_DISABLE_IT(/;"	d
__HAL_SD_SDIO_DMA_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define __HAL_SD_SDIO_DMA_DISABLE(/;"	d
__HAL_SD_SDIO_DMA_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define __HAL_SD_SDIO_DMA_ENABLE(/;"	d
__HAL_SD_SDIO_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define __HAL_SD_SDIO_ENABLE(/;"	d
__HAL_SD_SDIO_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define __HAL_SD_SDIO_ENABLE_IT(/;"	d
__HAL_SD_SDIO_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define __HAL_SD_SDIO_GET_FLAG(/;"	d
__HAL_SD_SDIO_GET_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define __HAL_SD_SDIO_GET_IT /;"	d
__STM32F4xx_HAL_SD_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^#define __STM32F4xx_HAL_SD_H$/;"	d
hdmarx	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  DMA_HandleTypeDef            *hdmarx;          \/*!< SD Rx DMA handle parameters                    *\/$/;"	m	struct:__anon271
hdmatx	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sd.h	/^  DMA_HandleTypeDef            *hdmatx;          \/*!< SD Tx DMA handle parameters                    *\/$/;"	m	struct:__anon271
HAL_SDRAM_DMA_XferCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sdram.c	/^__weak void HAL_SDRAM_DMA_XferCpltCallback(DMA_HandleTypeDef *hdma)$/;"	f
HAL_SDRAM_DMA_XferErrorCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sdram.c	/^__weak void HAL_SDRAM_DMA_XferErrorCallback(DMA_HandleTypeDef *hdma)$/;"	f
HAL_SDRAM_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sdram.c	/^HAL_StatusTypeDef HAL_SDRAM_DeInit(SDRAM_HandleTypeDef *hsdram)$/;"	f
HAL_SDRAM_GetModeStatus	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sdram.c	/^uint32_t HAL_SDRAM_GetModeStatus(SDRAM_HandleTypeDef *hsdram)$/;"	f
HAL_SDRAM_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sdram.c	/^HAL_SDRAM_StateTypeDef HAL_SDRAM_GetState(SDRAM_HandleTypeDef *hsdram)$/;"	f
HAL_SDRAM_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sdram.c	/^void HAL_SDRAM_IRQHandler(SDRAM_HandleTypeDef *hsdram)$/;"	f
HAL_SDRAM_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sdram.c	/^HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)$/;"	f
HAL_SDRAM_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sdram.c	/^__weak void HAL_SDRAM_MspDeInit(SDRAM_HandleTypeDef *hsdram)$/;"	f
HAL_SDRAM_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sdram.c	/^__weak void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef *hsdram)$/;"	f
HAL_SDRAM_ProgramRefreshRate	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sdram.c	/^HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)$/;"	f
HAL_SDRAM_Read_16b	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sdram.c	/^HAL_StatusTypeDef HAL_SDRAM_Read_16b(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint16_t *pDstBuffer, uint32_t BufferSize)$/;"	f
HAL_SDRAM_Read_32b	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sdram.c	/^HAL_StatusTypeDef HAL_SDRAM_Read_32b(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize)$/;"	f
HAL_SDRAM_Read_8b	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sdram.c	/^HAL_StatusTypeDef HAL_SDRAM_Read_8b(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint8_t *pDstBuffer, uint32_t BufferSize)$/;"	f
HAL_SDRAM_Read_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sdram.c	/^HAL_StatusTypeDef HAL_SDRAM_Read_DMA(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize)$/;"	f
HAL_SDRAM_RefreshErrorCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sdram.c	/^__weak void HAL_SDRAM_RefreshErrorCallback(SDRAM_HandleTypeDef *hsdram)$/;"	f
HAL_SDRAM_SendCommand	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sdram.c	/^HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)$/;"	f
HAL_SDRAM_SetAutoRefreshNumber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sdram.c	/^HAL_StatusTypeDef HAL_SDRAM_SetAutoRefreshNumber(SDRAM_HandleTypeDef *hsdram, uint32_t AutoRefreshNumber)$/;"	f
HAL_SDRAM_WriteProtection_Disable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sdram.c	/^HAL_StatusTypeDef HAL_SDRAM_WriteProtection_Disable(SDRAM_HandleTypeDef *hsdram)$/;"	f
HAL_SDRAM_WriteProtection_Enable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sdram.c	/^HAL_StatusTypeDef HAL_SDRAM_WriteProtection_Enable(SDRAM_HandleTypeDef *hsdram)$/;"	f
HAL_SDRAM_Write_16b	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sdram.c	/^HAL_StatusTypeDef HAL_SDRAM_Write_16b(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint16_t *pSrcBuffer, uint32_t BufferSize)$/;"	f
HAL_SDRAM_Write_32b	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sdram.c	/^HAL_StatusTypeDef HAL_SDRAM_Write_32b(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint32_t *pSrcBuffer, uint32_t BufferSize)$/;"	f
HAL_SDRAM_Write_8b	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sdram.c	/^HAL_StatusTypeDef HAL_SDRAM_Write_8b(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint8_t *pSrcBuffer, uint32_t BufferSize)$/;"	f
HAL_SDRAM_Write_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sdram.c	/^HAL_StatusTypeDef HAL_SDRAM_Write_DMA(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint32_t *pSrcBuffer, uint32_t BufferSize)$/;"	f
HAL_SDRAM_STATE_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sdram.h	/^  HAL_SDRAM_STATE_BUSY              = 0x02,  \/*!< SDRAM internal process is ongoing     *\/$/;"	e	enum:__anon280
HAL_SDRAM_STATE_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sdram.h	/^  HAL_SDRAM_STATE_ERROR             = 0x03,  \/*!< SDRAM error state                     *\/$/;"	e	enum:__anon280
HAL_SDRAM_STATE_PRECHARGED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sdram.h	/^  HAL_SDRAM_STATE_PRECHARGED        = 0x05   \/*!< SDRAM device precharged               *\/$/;"	e	enum:__anon280
HAL_SDRAM_STATE_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sdram.h	/^  HAL_SDRAM_STATE_READY             = 0x01,  \/*!< SDRAM initialized and ready for use   *\/$/;"	e	enum:__anon280
HAL_SDRAM_STATE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sdram.h	/^  HAL_SDRAM_STATE_RESET             = 0x00,  \/*!< SDRAM not yet initialized or disabled *\/$/;"	e	enum:__anon280
HAL_SDRAM_STATE_WRITE_PROTECTED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sdram.h	/^  HAL_SDRAM_STATE_WRITE_PROTECTED   = 0x04,  \/*!< SDRAM device write protected          *\/$/;"	e	enum:__anon280
HAL_SDRAM_StateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sdram.h	/^}HAL_SDRAM_StateTypeDef;$/;"	t	typeref:enum:__anon280
Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sdram.h	/^  FMC_SDRAM_InitTypeDef         Init;       \/*!< SDRAM device configuration parameters *\/$/;"	m	struct:__anon281
Instance	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sdram.h	/^  FMC_SDRAM_TypeDef             *Instance;  \/*!< Register base address                 *\/$/;"	m	struct:__anon281
Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sdram.h	/^  HAL_LockTypeDef               Lock;       \/*!< SDRAM locking object                  *\/ $/;"	m	struct:__anon281
SDRAM_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sdram.h	/^}SDRAM_HandleTypeDef;$/;"	t	typeref:struct:__anon281
State	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sdram.h	/^  __IO HAL_SDRAM_StateTypeDef   State;      \/*!< SDRAM access state                    *\/$/;"	m	struct:__anon281
__HAL_SDRAM_RESET_HANDLE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sdram.h	/^#define __HAL_SDRAM_RESET_HANDLE_STATE(/;"	d
__STM32F4xx_HAL_SDRAM_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sdram.h	/^#define __STM32F4xx_HAL_SDRAM_H$/;"	d
hdma	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sdram.h	/^  DMA_HandleTypeDef             *hdma;      \/*!< Pointer DMA handler                   *\/$/;"	m	struct:__anon281
HAL_SMARTCARD_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.c	/^HAL_StatusTypeDef HAL_SMARTCARD_DeInit(SMARTCARD_HandleTypeDef *hsc)$/;"	f
HAL_SMARTCARD_ErrorCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.c	/^ __weak void HAL_SMARTCARD_ErrorCallback(SMARTCARD_HandleTypeDef *hsc)$/;"	f
HAL_SMARTCARD_GetError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.c	/^uint32_t HAL_SMARTCARD_GetError(SMARTCARD_HandleTypeDef *hsc)$/;"	f
HAL_SMARTCARD_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.c	/^HAL_SMARTCARD_StateTypeDef HAL_SMARTCARD_GetState(SMARTCARD_HandleTypeDef *hsc)$/;"	f
HAL_SMARTCARD_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.c	/^void HAL_SMARTCARD_IRQHandler(SMARTCARD_HandleTypeDef *hsc)$/;"	f
HAL_SMARTCARD_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.c	/^HAL_StatusTypeDef HAL_SMARTCARD_Init(SMARTCARD_HandleTypeDef *hsc)$/;"	f
HAL_SMARTCARD_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.c	/^ __weak void HAL_SMARTCARD_MspDeInit(SMARTCARD_HandleTypeDef *hsc)$/;"	f
HAL_SMARTCARD_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.c	/^ __weak void HAL_SMARTCARD_MspInit(SMARTCARD_HandleTypeDef *hsc)$/;"	f
HAL_SMARTCARD_Receive	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.c	/^HAL_StatusTypeDef HAL_SMARTCARD_Receive(SMARTCARD_HandleTypeDef *hsc, uint8_t *pData, uint16_t Size, uint32_t Timeout)$/;"	f
HAL_SMARTCARD_Receive_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.c	/^HAL_StatusTypeDef HAL_SMARTCARD_Receive_DMA(SMARTCARD_HandleTypeDef *hsc, uint8_t *pData, uint16_t Size)$/;"	f
HAL_SMARTCARD_Receive_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.c	/^HAL_StatusTypeDef HAL_SMARTCARD_Receive_IT(SMARTCARD_HandleTypeDef *hsc, uint8_t *pData, uint16_t Size)$/;"	f
HAL_SMARTCARD_RxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.c	/^__weak void HAL_SMARTCARD_RxCpltCallback(SMARTCARD_HandleTypeDef *hsc)$/;"	f
HAL_SMARTCARD_Transmit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.c	/^HAL_StatusTypeDef HAL_SMARTCARD_Transmit(SMARTCARD_HandleTypeDef *hsc, uint8_t *pData, uint16_t Size, uint32_t Timeout)$/;"	f
HAL_SMARTCARD_Transmit_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.c	/^HAL_StatusTypeDef HAL_SMARTCARD_Transmit_DMA(SMARTCARD_HandleTypeDef *hsc, uint8_t *pData, uint16_t Size)$/;"	f
HAL_SMARTCARD_Transmit_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.c	/^HAL_StatusTypeDef HAL_SMARTCARD_Transmit_IT(SMARTCARD_HandleTypeDef *hsc, uint8_t *pData, uint16_t Size)$/;"	f
HAL_SMARTCARD_TxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.c	/^ __weak void HAL_SMARTCARD_TxCpltCallback(SMARTCARD_HandleTypeDef *hsc)$/;"	f
SMARTCARD_DMAError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.c	/^static void SMARTCARD_DMAError(DMA_HandleTypeDef *hdma)   $/;"	f	file:
SMARTCARD_DMAReceiveCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.c	/^static void SMARTCARD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)   $/;"	f	file:
SMARTCARD_DMATransmitCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.c	/^static void SMARTCARD_DMATransmitCplt(DMA_HandleTypeDef *hdma)$/;"	f	file:
SMARTCARD_EndTransmit_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.c	/^static HAL_StatusTypeDef SMARTCARD_EndTransmit_IT(SMARTCARD_HandleTypeDef *hsmartcard)$/;"	f	file:
SMARTCARD_Receive_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.c	/^static HAL_StatusTypeDef SMARTCARD_Receive_IT(SMARTCARD_HandleTypeDef *hsc)$/;"	f	file:
SMARTCARD_SetConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.c	/^static void SMARTCARD_SetConfig(SMARTCARD_HandleTypeDef *hsc)$/;"	f	file:
SMARTCARD_TIMEOUT_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.c	/^#define SMARTCARD_TIMEOUT_VALUE /;"	d	file:
SMARTCARD_Transmit_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.c	/^static HAL_StatusTypeDef SMARTCARD_Transmit_IT(SMARTCARD_HandleTypeDef *hsc)$/;"	f	file:
SMARTCARD_WaitOnFlagUntilTimeout	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.c	/^static HAL_StatusTypeDef SMARTCARD_WaitOnFlagUntilTimeout(SMARTCARD_HandleTypeDef *hsc, uint32_t Flag, FlagStatus Status, uint32_t Timeout)$/;"	f	file:
BaudRate	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^  uint32_t BaudRate;                  \/*!< This member configures the SmartCard communication baud rate.$/;"	m	struct:__anon282
CLKLastBit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^  uint32_t CLKLastBit;                \/*!< Specifies whether the clock pulse corresponding to the last transmitted$/;"	m	struct:__anon282
CLKPhase	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^  uint32_t CLKPhase;                  \/*!< Specifies the clock transition on which the bit capture is made.$/;"	m	struct:__anon282
CLKPolarity	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^  uint32_t CLKPolarity;               \/*!< Specifies the steady state of the serial clock.$/;"	m	struct:__anon282
ErrorCode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^  __IO uint32_t  ErrorCode;                          \/* SmartCard Error code *\/$/;"	m	struct:__anon284
GuardTime	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^  uint32_t GuardTime;                 \/*!< Specifies the SmartCard Guard Time value in terms of number of baud clocks$/;"	m	struct:__anon282
HAL_SMARTCARD_ERROR_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define HAL_SMARTCARD_ERROR_DMA /;"	d
HAL_SMARTCARD_ERROR_FE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define HAL_SMARTCARD_ERROR_FE /;"	d
HAL_SMARTCARD_ERROR_NE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define HAL_SMARTCARD_ERROR_NE /;"	d
HAL_SMARTCARD_ERROR_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define HAL_SMARTCARD_ERROR_NONE /;"	d
HAL_SMARTCARD_ERROR_ORE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define HAL_SMARTCARD_ERROR_ORE /;"	d
HAL_SMARTCARD_ERROR_PE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define HAL_SMARTCARD_ERROR_PE /;"	d
HAL_SMARTCARD_STATE_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^  HAL_SMARTCARD_STATE_BUSY              = 0x02,    \/*!< an internal process is ongoing                     *\/$/;"	e	enum:__anon283
HAL_SMARTCARD_STATE_BUSY_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^  HAL_SMARTCARD_STATE_BUSY_RX           = 0x22,    \/*!< Data Reception process is ongoing                  *\/$/;"	e	enum:__anon283
HAL_SMARTCARD_STATE_BUSY_TX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^  HAL_SMARTCARD_STATE_BUSY_TX           = 0x12,    \/*!< Data Transmission process is ongoing               *\/$/;"	e	enum:__anon283
HAL_SMARTCARD_STATE_BUSY_TX_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^  HAL_SMARTCARD_STATE_BUSY_TX_RX        = 0x32,    \/*!< Data Transmission and Reception process is ongoing *\/ $/;"	e	enum:__anon283
HAL_SMARTCARD_STATE_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^  HAL_SMARTCARD_STATE_ERROR             = 0x04     \/*!< Error                                              *\/$/;"	e	enum:__anon283
HAL_SMARTCARD_STATE_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^  HAL_SMARTCARD_STATE_READY             = 0x01,    \/*!< Peripheral Initialized and ready for use           *\/$/;"	e	enum:__anon283
HAL_SMARTCARD_STATE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^  HAL_SMARTCARD_STATE_RESET             = 0x00,    \/*!< Peripheral is not yet Initialized                  *\/$/;"	e	enum:__anon283
HAL_SMARTCARD_STATE_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^  HAL_SMARTCARD_STATE_TIMEOUT           = 0x03,    \/*!< Timeout state                                      *\/$/;"	e	enum:__anon283
HAL_SMARTCARD_StateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^}HAL_SMARTCARD_StateTypeDef;$/;"	t	typeref:enum:__anon283
IS_SMARTCARD_BAUDRATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define IS_SMARTCARD_BAUDRATE(/;"	d
IS_SMARTCARD_LASTBIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define IS_SMARTCARD_LASTBIT(/;"	d
IS_SMARTCARD_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define IS_SMARTCARD_MODE(/;"	d
IS_SMARTCARD_NACK_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define IS_SMARTCARD_NACK_STATE(/;"	d
IS_SMARTCARD_PARITY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define IS_SMARTCARD_PARITY(/;"	d
IS_SMARTCARD_PHASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define IS_SMARTCARD_PHASE(/;"	d
IS_SMARTCARD_POLARITY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define IS_SMARTCARD_POLARITY(/;"	d
IS_SMARTCARD_STOPBITS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define IS_SMARTCARD_STOPBITS(/;"	d
IS_SMARTCARD_WORD_LENGTH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define IS_SMARTCARD_WORD_LENGTH(/;"	d
Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^  SMARTCARD_InitTypeDef            Init;             \/* SmartCard communication parameters *\/$/;"	m	struct:__anon284
Instance	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^  USART_TypeDef                    *Instance;        \/* USART registers base address *\/$/;"	m	struct:__anon284
Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^  HAL_LockTypeDef                  Lock;             \/* Locking object *\/$/;"	m	struct:__anon284
Mode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^  uint32_t Mode;                      \/*!< Specifies whether the Receive or Transmit mode is enabled or disabled.$/;"	m	struct:__anon282
NACKState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^  uint32_t NACKState;                 \/*!< Specifies the SmartCard NACK Transmission state.$/;"	m	struct:__anon282
Parity	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^  uint32_t Parity;                   \/*!< Specifies the parity mode.$/;"	m	struct:__anon282
Prescaler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^  uint32_t Prescaler;                 \/*!< Specifies the SmartCard Prescaler value used for dividing the system clock $/;"	m	struct:__anon282
RxXferCount	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^  uint16_t                         RxXferCount;      \/* SmartCard Rx Transfer Counter *\/$/;"	m	struct:__anon284
RxXferSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^  uint16_t                         RxXferSize;       \/* SmartCard Rx Transfer size *\/$/;"	m	struct:__anon284
SMARTCARD_BRR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_BRR(/;"	d
SMARTCARD_CR1_REG_INDEX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_CR1_REG_INDEX /;"	d
SMARTCARD_CR3_REG_INDEX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_CR3_REG_INDEX /;"	d
SMARTCARD_DIV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_DIV(/;"	d
SMARTCARD_DIVFRAQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_DIVFRAQ(/;"	d
SMARTCARD_DIVMANT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_DIVMANT(/;"	d
SMARTCARD_DMAREQ_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_DMAREQ_RX /;"	d
SMARTCARD_DMAREQ_TX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_DMAREQ_TX /;"	d
SMARTCARD_FLAG_FE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_FLAG_FE /;"	d
SMARTCARD_FLAG_IDLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_FLAG_IDLE /;"	d
SMARTCARD_FLAG_NE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_FLAG_NE /;"	d
SMARTCARD_FLAG_ORE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_FLAG_ORE /;"	d
SMARTCARD_FLAG_PE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_FLAG_PE /;"	d
SMARTCARD_FLAG_RXNE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_FLAG_RXNE /;"	d
SMARTCARD_FLAG_TC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_FLAG_TC /;"	d
SMARTCARD_FLAG_TXE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_FLAG_TXE /;"	d
SMARTCARD_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^}SMARTCARD_HandleTypeDef;$/;"	t	typeref:struct:__anon284
SMARTCARD_IT_ERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_IT_ERR /;"	d
SMARTCARD_IT_IDLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_IT_IDLE /;"	d
SMARTCARD_IT_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_IT_MASK /;"	d
SMARTCARD_IT_PE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_IT_PE /;"	d
SMARTCARD_IT_RXNE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_IT_RXNE /;"	d
SMARTCARD_IT_TC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_IT_TC /;"	d
SMARTCARD_IT_TXE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_IT_TXE /;"	d
SMARTCARD_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^}SMARTCARD_InitTypeDef;$/;"	t	typeref:struct:__anon282
SMARTCARD_LASTBIT_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_LASTBIT_DISABLE /;"	d
SMARTCARD_LASTBIT_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_LASTBIT_ENABLE /;"	d
SMARTCARD_MODE_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_MODE_RX /;"	d
SMARTCARD_MODE_TX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_MODE_TX /;"	d
SMARTCARD_MODE_TX_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_MODE_TX_RX /;"	d
SMARTCARD_NACK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_NACK_DISABLE /;"	d
SMARTCARD_NACK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_NACK_ENABLE /;"	d
SMARTCARD_PARITY_EVEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_PARITY_EVEN /;"	d
SMARTCARD_PARITY_ODD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_PARITY_ODD /;"	d
SMARTCARD_PHASE_1EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_PHASE_1EDGE /;"	d
SMARTCARD_PHASE_2EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_PHASE_2EDGE /;"	d
SMARTCARD_POLARITY_HIGH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_POLARITY_HIGH /;"	d
SMARTCARD_POLARITY_LOW	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_POLARITY_LOW /;"	d
SMARTCARD_PRESCALER_SYSCLK_DIV10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_PRESCALER_SYSCLK_DIV10 /;"	d
SMARTCARD_PRESCALER_SYSCLK_DIV12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_PRESCALER_SYSCLK_DIV12 /;"	d
SMARTCARD_PRESCALER_SYSCLK_DIV14	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_PRESCALER_SYSCLK_DIV14 /;"	d
SMARTCARD_PRESCALER_SYSCLK_DIV16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_PRESCALER_SYSCLK_DIV16 /;"	d
SMARTCARD_PRESCALER_SYSCLK_DIV18	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_PRESCALER_SYSCLK_DIV18 /;"	d
SMARTCARD_PRESCALER_SYSCLK_DIV2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_PRESCALER_SYSCLK_DIV2 /;"	d
SMARTCARD_PRESCALER_SYSCLK_DIV20	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_PRESCALER_SYSCLK_DIV20 /;"	d
SMARTCARD_PRESCALER_SYSCLK_DIV22	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_PRESCALER_SYSCLK_DIV22 /;"	d
SMARTCARD_PRESCALER_SYSCLK_DIV24	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_PRESCALER_SYSCLK_DIV24 /;"	d
SMARTCARD_PRESCALER_SYSCLK_DIV26	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_PRESCALER_SYSCLK_DIV26 /;"	d
SMARTCARD_PRESCALER_SYSCLK_DIV28	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_PRESCALER_SYSCLK_DIV28 /;"	d
SMARTCARD_PRESCALER_SYSCLK_DIV30	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_PRESCALER_SYSCLK_DIV30 /;"	d
SMARTCARD_PRESCALER_SYSCLK_DIV32	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_PRESCALER_SYSCLK_DIV32 /;"	d
SMARTCARD_PRESCALER_SYSCLK_DIV34	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_PRESCALER_SYSCLK_DIV34 /;"	d
SMARTCARD_PRESCALER_SYSCLK_DIV36	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_PRESCALER_SYSCLK_DIV36 /;"	d
SMARTCARD_PRESCALER_SYSCLK_DIV38	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_PRESCALER_SYSCLK_DIV38 /;"	d
SMARTCARD_PRESCALER_SYSCLK_DIV4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_PRESCALER_SYSCLK_DIV4 /;"	d
SMARTCARD_PRESCALER_SYSCLK_DIV40	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_PRESCALER_SYSCLK_DIV40 /;"	d
SMARTCARD_PRESCALER_SYSCLK_DIV42	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_PRESCALER_SYSCLK_DIV42 /;"	d
SMARTCARD_PRESCALER_SYSCLK_DIV44	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_PRESCALER_SYSCLK_DIV44 /;"	d
SMARTCARD_PRESCALER_SYSCLK_DIV46	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_PRESCALER_SYSCLK_DIV46 /;"	d
SMARTCARD_PRESCALER_SYSCLK_DIV48	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_PRESCALER_SYSCLK_DIV48 /;"	d
SMARTCARD_PRESCALER_SYSCLK_DIV50	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_PRESCALER_SYSCLK_DIV50 /;"	d
SMARTCARD_PRESCALER_SYSCLK_DIV52	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_PRESCALER_SYSCLK_DIV52 /;"	d
SMARTCARD_PRESCALER_SYSCLK_DIV54	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_PRESCALER_SYSCLK_DIV54 /;"	d
SMARTCARD_PRESCALER_SYSCLK_DIV56	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_PRESCALER_SYSCLK_DIV56 /;"	d
SMARTCARD_PRESCALER_SYSCLK_DIV58	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_PRESCALER_SYSCLK_DIV58 /;"	d
SMARTCARD_PRESCALER_SYSCLK_DIV6	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_PRESCALER_SYSCLK_DIV6 /;"	d
SMARTCARD_PRESCALER_SYSCLK_DIV60	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_PRESCALER_SYSCLK_DIV60 /;"	d
SMARTCARD_PRESCALER_SYSCLK_DIV62	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_PRESCALER_SYSCLK_DIV62 /;"	d
SMARTCARD_PRESCALER_SYSCLK_DIV8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_PRESCALER_SYSCLK_DIV8 /;"	d
SMARTCARD_STOPBITS_0_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_STOPBITS_0_5 /;"	d
SMARTCARD_STOPBITS_1_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_STOPBITS_1_5 /;"	d
SMARTCARD_WORDLENGTH_9B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define SMARTCARD_WORDLENGTH_9B /;"	d
State	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^  __IO HAL_SMARTCARD_StateTypeDef  State;            \/* SmartCard communication state *\/$/;"	m	struct:__anon284
StopBits	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^  uint32_t StopBits;                  \/*!< Specifies the number of stop bits transmitted.$/;"	m	struct:__anon282
TxXferCount	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^  uint16_t                         TxXferCount;      \/* SmartCard Tx Transfer Counter *\/$/;"	m	struct:__anon284
TxXferSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^  uint16_t                         TxXferSize;       \/* SmartCard Tx Transfer size *\/$/;"	m	struct:__anon284
WordLength	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^  uint32_t WordLength;                \/*!< Specifies the number of data bits transmitted or received in a frame.$/;"	m	struct:__anon282
__HAL_SMARTCARD_CLEAR_FEFLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define __HAL_SMARTCARD_CLEAR_FEFLAG(/;"	d
__HAL_SMARTCARD_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define __HAL_SMARTCARD_CLEAR_FLAG(/;"	d
__HAL_SMARTCARD_CLEAR_IDLEFLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define __HAL_SMARTCARD_CLEAR_IDLEFLAG(/;"	d
__HAL_SMARTCARD_CLEAR_NEFLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define __HAL_SMARTCARD_CLEAR_NEFLAG(/;"	d
__HAL_SMARTCARD_CLEAR_OREFLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define __HAL_SMARTCARD_CLEAR_OREFLAG(/;"	d
__HAL_SMARTCARD_CLEAR_PEFLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define __HAL_SMARTCARD_CLEAR_PEFLAG(/;"	d
__HAL_SMARTCARD_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define __HAL_SMARTCARD_DISABLE(/;"	d
__HAL_SMARTCARD_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define __HAL_SMARTCARD_DISABLE_IT(/;"	d
__HAL_SMARTCARD_DMA_REQUEST_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define __HAL_SMARTCARD_DMA_REQUEST_DISABLE(/;"	d
__HAL_SMARTCARD_DMA_REQUEST_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define __HAL_SMARTCARD_DMA_REQUEST_ENABLE(/;"	d
__HAL_SMARTCARD_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define __HAL_SMARTCARD_ENABLE(/;"	d
__HAL_SMARTCARD_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define __HAL_SMARTCARD_ENABLE_IT(/;"	d
__HAL_SMARTCARD_FLUSH_DRREGISTER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define __HAL_SMARTCARD_FLUSH_DRREGISTER(/;"	d
__HAL_SMARTCARD_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define __HAL_SMARTCARD_GET_FLAG(/;"	d
__HAL_SMARTCARD_GET_IT_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define __HAL_SMARTCARD_GET_IT_SOURCE(/;"	d
__HAL_SMARTCARD_ONE_BIT_SAMPLE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define __HAL_SMARTCARD_ONE_BIT_SAMPLE_DISABLE(/;"	d
__HAL_SMARTCARD_ONE_BIT_SAMPLE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define __HAL_SMARTCARD_ONE_BIT_SAMPLE_ENABLE(/;"	d
__HAL_SMARTCARD_RESET_HANDLE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define __HAL_SMARTCARD_RESET_HANDLE_STATE(/;"	d
__STM32F4xx_HAL_SMARTCARD_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^#define __STM32F4xx_HAL_SMARTCARD_H$/;"	d
hdmarx	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^  DMA_HandleTypeDef                *hdmarx;          \/* SmartCard Rx DMA Handle parameters *\/$/;"	m	struct:__anon284
hdmatx	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^  DMA_HandleTypeDef                *hdmatx;          \/* SmartCard Tx DMA Handle parameters *\/$/;"	m	struct:__anon284
pRxBuffPtr	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^  uint8_t                          *pRxBuffPtr;      \/* Pointer to SmartCard Rx transfer Buffer *\/$/;"	m	struct:__anon284
pTxBuffPtr	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_smartcard.h	/^  uint8_t                          *pTxBuffPtr;      \/* Pointer to SmartCard Tx transfer Buffer *\/$/;"	m	struct:__anon284
HAL_SPDIFRX_CxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.c	/^__weak void HAL_SPDIFRX_CxCpltCallback(SPDIFRX_HandleTypeDef *hspdif)$/;"	f
HAL_SPDIFRX_CxHalfCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.c	/^__weak void HAL_SPDIFRX_CxHalfCpltCallback(SPDIFRX_HandleTypeDef *hspdif)$/;"	f
HAL_SPDIFRX_DMAStop	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.c	/^HAL_StatusTypeDef HAL_SPDIFRX_DMAStop(SPDIFRX_HandleTypeDef *hspdif)$/;"	f
HAL_SPDIFRX_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.c	/^HAL_StatusTypeDef HAL_SPDIFRX_DeInit(SPDIFRX_HandleTypeDef *hspdif)$/;"	f
HAL_SPDIFRX_ErrorCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.c	/^__weak void HAL_SPDIFRX_ErrorCallback(SPDIFRX_HandleTypeDef *hspdif)$/;"	f
HAL_SPDIFRX_GetError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.c	/^uint32_t HAL_SPDIFRX_GetError(SPDIFRX_HandleTypeDef *hspdif)$/;"	f
HAL_SPDIFRX_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.c	/^HAL_SPDIFRX_StateTypeDef HAL_SPDIFRX_GetState(SPDIFRX_HandleTypeDef *hspdif)$/;"	f
HAL_SPDIFRX_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.c	/^void HAL_SPDIFRX_IRQHandler(SPDIFRX_HandleTypeDef *hspdif)$/;"	f
HAL_SPDIFRX_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.c	/^HAL_StatusTypeDef HAL_SPDIFRX_Init(SPDIFRX_HandleTypeDef *hspdif)$/;"	f
HAL_SPDIFRX_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.c	/^__weak void HAL_SPDIFRX_MspDeInit(SPDIFRX_HandleTypeDef *hspdif)$/;"	f
HAL_SPDIFRX_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.c	/^__weak void HAL_SPDIFRX_MspInit(SPDIFRX_HandleTypeDef *hspdif)$/;"	f
HAL_SPDIFRX_ReceiveControlFlow	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.c	/^HAL_StatusTypeDef HAL_SPDIFRX_ReceiveControlFlow(SPDIFRX_HandleTypeDef *hspdif, uint32_t *pData, uint16_t Size, uint32_t Timeout)$/;"	f
HAL_SPDIFRX_ReceiveControlFlow_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.c	/^HAL_StatusTypeDef HAL_SPDIFRX_ReceiveControlFlow_DMA(SPDIFRX_HandleTypeDef *hspdif, uint32_t *pData, uint16_t Size)$/;"	f
HAL_SPDIFRX_ReceiveControlFlow_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.c	/^HAL_StatusTypeDef HAL_SPDIFRX_ReceiveControlFlow_IT(SPDIFRX_HandleTypeDef *hspdif, uint32_t *pData, uint16_t Size)$/;"	f
HAL_SPDIFRX_ReceiveDataFlow	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.c	/^HAL_StatusTypeDef HAL_SPDIFRX_ReceiveDataFlow(SPDIFRX_HandleTypeDef *hspdif, uint32_t *pData, uint16_t Size, uint32_t Timeout)$/;"	f
HAL_SPDIFRX_ReceiveDataFlow_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.c	/^HAL_StatusTypeDef HAL_SPDIFRX_ReceiveDataFlow_DMA(SPDIFRX_HandleTypeDef *hspdif, uint32_t *pData, uint16_t Size)$/;"	f
HAL_SPDIFRX_ReceiveDataFlow_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.c	/^HAL_StatusTypeDef HAL_SPDIFRX_ReceiveDataFlow_IT(SPDIFRX_HandleTypeDef *hspdif, uint32_t *pData, uint16_t Size)$/;"	f
HAL_SPDIFRX_RxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.c	/^__weak void HAL_SPDIFRX_RxCpltCallback(SPDIFRX_HandleTypeDef *hspdif)$/;"	f
HAL_SPDIFRX_RxHalfCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.c	/^__weak void HAL_SPDIFRX_RxHalfCpltCallback(SPDIFRX_HandleTypeDef *hspdif)$/;"	f
HAL_SPDIFRX_SetDataFormat	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.c	/^HAL_StatusTypeDef HAL_SPDIFRX_SetDataFormat(SPDIFRX_HandleTypeDef *hspdif, SPDIFRX_SetDataFormatTypeDef  sDataFormat)$/;"	f
SPDIFRX_DMACxCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.c	/^static void SPDIFRX_DMACxCplt(DMA_HandleTypeDef *hdma)$/;"	f	file:
SPDIFRX_DMACxHalfCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.c	/^static void SPDIFRX_DMACxHalfCplt(DMA_HandleTypeDef *hdma)$/;"	f	file:
SPDIFRX_DMAError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.c	/^static void SPDIFRX_DMAError(DMA_HandleTypeDef *hdma)$/;"	f	file:
SPDIFRX_DMARxCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.c	/^static void SPDIFRX_DMARxCplt(DMA_HandleTypeDef *hdma)$/;"	f	file:
SPDIFRX_DMARxHalfCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.c	/^static void SPDIFRX_DMARxHalfCplt(DMA_HandleTypeDef *hdma)$/;"	f	file:
SPDIFRX_ReceiveControlFlow_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.c	/^static void SPDIFRX_ReceiveControlFlow_IT(SPDIFRX_HandleTypeDef *hspdif)$/;"	f	file:
SPDIFRX_ReceiveDataFlow_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.c	/^static void SPDIFRX_ReceiveDataFlow_IT(SPDIFRX_HandleTypeDef *hspdif)$/;"	f	file:
SPDIFRX_TIMEOUT_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.c	/^#define SPDIFRX_TIMEOUT_VALUE /;"	d	file:
SPDIFRX_WaitOnFlagUntilTimeout	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.c	/^static HAL_StatusTypeDef SPDIFRX_WaitOnFlagUntilTimeout(SPDIFRX_HandleTypeDef *hspdif, uint32_t Flag, FlagStatus Status, uint32_t Timeout)$/;"	f	file:
ChannelSelection	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^  uint32_t ChannelSelection;         \/*!< Specifies whether the control flow will take the channel status from channel A or B.$/;"	m	struct:__anon285
ChannelStatusMask	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^    uint32_t ChannelStatusMask;        \/*!< Specifies whether the channel status and user bits are copied or not into the received frame.$/;"	m	struct:__anon285
ChannelStatusMask	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^  uint32_t ChannelStatusMask;        \/*!< Specifies whether the channel status and user bits are copied or not into the received frame.$/;"	m	struct:__anon286
CsXferCount	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^  __IO uint16_t              CsXferCount;  \/* SPDIFRX Rx transfer counter $/;"	m	struct:__anon288
CsXferSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^  __IO uint16_t              CsXferSize;   \/* SPDIFRX Rx transfer size *\/$/;"	m	struct:__anon288
DataFormat	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^  uint32_t DataFormat;               \/*!< Specifies the Data samples format (LSB, MSB, ...).$/;"	m	struct:__anon285
DataFormat	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^  uint32_t DataFormat;               \/*!< Specifies the Data samples format (LSB, MSB, ...).$/;"	m	struct:__anon286
ErrorCode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^  __IO uint32_t  ErrorCode;                \/* SPDIFRX Error code                 *\/$/;"	m	struct:__anon288
HAL_SPDIFRX_ERROR_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define HAL_SPDIFRX_ERROR_DMA /;"	d
HAL_SPDIFRX_ERROR_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define HAL_SPDIFRX_ERROR_NONE /;"	d
HAL_SPDIFRX_ERROR_OVR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define HAL_SPDIFRX_ERROR_OVR /;"	d
HAL_SPDIFRX_ERROR_PE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define HAL_SPDIFRX_ERROR_PE /;"	d
HAL_SPDIFRX_ERROR_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define HAL_SPDIFRX_ERROR_TIMEOUT /;"	d
HAL_SPDIFRX_ERROR_UNKNOWN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define HAL_SPDIFRX_ERROR_UNKNOWN /;"	d
HAL_SPDIFRX_STATE_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^  HAL_SPDIFRX_STATE_BUSY       = 0x02,  \/*!< SPDIFRX internal process is ongoing                    *\/ $/;"	e	enum:__anon287
HAL_SPDIFRX_STATE_BUSY_CX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^  HAL_SPDIFRX_STATE_BUSY_CX    = 0x04,  \/*!< SPDIFRX internal Control Flow RX process is ongoing    *\/    $/;"	e	enum:__anon287
HAL_SPDIFRX_STATE_BUSY_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^  HAL_SPDIFRX_STATE_BUSY_RX    = 0x03,  \/*!< SPDIFRX internal Data Flow RX process is ongoing       *\/  $/;"	e	enum:__anon287
HAL_SPDIFRX_STATE_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^  HAL_SPDIFRX_STATE_ERROR      = 0x07   \/*!< SPDIFRX error state                                    *\/      $/;"	e	enum:__anon287
HAL_SPDIFRX_STATE_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^  HAL_SPDIFRX_STATE_READY      = 0x01,  \/*!< SPDIFRX initialized and ready for use                  *\/$/;"	e	enum:__anon287
HAL_SPDIFRX_STATE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^  HAL_SPDIFRX_STATE_RESET      = 0x00,  \/*!< SPDIFRX not yet initialized or disabled                *\/$/;"	e	enum:__anon287
HAL_SPDIFRX_StateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^}HAL_SPDIFRX_StateTypeDef;$/;"	t	typeref:enum:__anon287
IS_CHANNEL_STATUS_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define IS_CHANNEL_STATUS_MASK(/;"	d
IS_PARITY_ERROR_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define IS_PARITY_ERROR_MASK(/;"	d
IS_PREAMBLE_TYPE_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define IS_PREAMBLE_TYPE_MASK(/;"	d
IS_SPDIFRX_CHANNEL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define IS_SPDIFRX_CHANNEL(/;"	d
IS_SPDIFRX_DATA_FORMAT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define IS_SPDIFRX_DATA_FORMAT(/;"	d
IS_SPDIFRX_INPUT_SELECT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define IS_SPDIFRX_INPUT_SELECT(/;"	d
IS_SPDIFRX_MAX_RETRIES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define IS_SPDIFRX_MAX_RETRIES(/;"	d
IS_SPDIFRX_WAIT_FOR_ACTIVITY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define IS_SPDIFRX_WAIT_FOR_ACTIVITY(/;"	d
IS_STEREO_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define IS_STEREO_MODE(/;"	d
IS_VALIDITY_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define IS_VALIDITY_MASK(/;"	d
Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^  SPDIFRX_InitTypeDef        Init;         \/* SPDIFRX communication parameters *\/$/;"	m	struct:__anon288
InputSelection	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^  uint32_t InputSelection;           \/*!< Specifies the SPDIF input selection.$/;"	m	struct:__anon285
Instance	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^  SPDIFRX_TypeDef            *Instance;    \/* SPDIFRX registers base address *\/$/;"	m	struct:__anon288
Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^  __IO HAL_LockTypeDef       Lock;         \/* SPDIFRX locking object *\/$/;"	m	struct:__anon288
ParityErrorMask	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^    uint32_t ParityErrorMask;          \/*!< Specifies whether the parity error bit is copied or not into the received frame.$/;"	m	struct:__anon285
ParityErrorMask	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^  uint32_t ParityErrorMask;          \/*!< Specifies whether the parity error bit is copied or not into the received frame.$/;"	m	struct:__anon286
PreambleTypeMask	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^    uint32_t PreambleTypeMask;          \/*!< Specifies whether The preamble type bits are copied or not into the received frame.$/;"	m	struct:__anon285
PreambleTypeMask	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^  uint32_t PreambleTypeMask;          \/*!< Specifies whether The preamble type bits are copied or not into the received frame.$/;"	m	struct:__anon286
Retries	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^  uint32_t Retries;                  \/*!< Specifies the Maximum allowed re-tries during synchronization phase.$/;"	m	struct:__anon285
RxXferCount	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^  __IO uint16_t              RxXferCount;  \/* SPDIFRX Rx transfer counter $/;"	m	struct:__anon288
RxXferSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^  __IO uint16_t              RxXferSize;   \/* SPDIFRX Rx transfer size *\/$/;"	m	struct:__anon288
SPDIFRX_CHANNELSTATUS_OFF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_CHANNELSTATUS_OFF /;"	d
SPDIFRX_CHANNELSTATUS_ON	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_CHANNELSTATUS_ON /;"	d
SPDIFRX_CHANNEL_A	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_CHANNEL_A /;"	d
SPDIFRX_CHANNEL_B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_CHANNEL_B /;"	d
SPDIFRX_DATAFORMAT_32BITS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_DATAFORMAT_32BITS /;"	d
SPDIFRX_DATAFORMAT_LSB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_DATAFORMAT_LSB /;"	d
SPDIFRX_DATAFORMAT_MSB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_DATAFORMAT_MSB /;"	d
SPDIFRX_FLAG_CSRNE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_FLAG_CSRNE /;"	d
SPDIFRX_FLAG_FERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_FLAG_FERR /;"	d
SPDIFRX_FLAG_OVR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_FLAG_OVR /;"	d
SPDIFRX_FLAG_PERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_FLAG_PERR /;"	d
SPDIFRX_FLAG_RXNE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_FLAG_RXNE /;"	d
SPDIFRX_FLAG_SBD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_FLAG_SBD /;"	d
SPDIFRX_FLAG_SERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_FLAG_SERR /;"	d
SPDIFRX_FLAG_SYNCD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_FLAG_SYNCD /;"	d
SPDIFRX_FLAG_TERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_FLAG_TERR /;"	d
SPDIFRX_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^}SPDIFRX_HandleTypeDef;$/;"	t	typeref:struct:__anon288
SPDIFRX_INPUT_IN0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_INPUT_IN0 /;"	d
SPDIFRX_INPUT_IN1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_INPUT_IN1 /;"	d
SPDIFRX_INPUT_IN2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_INPUT_IN2 /;"	d
SPDIFRX_INPUT_IN3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_INPUT_IN3 /;"	d
SPDIFRX_IT_CSRNE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_IT_CSRNE /;"	d
SPDIFRX_IT_IFEIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_IT_IFEIE /;"	d
SPDIFRX_IT_OVRIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_IT_OVRIE /;"	d
SPDIFRX_IT_PERRIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_IT_PERRIE /;"	d
SPDIFRX_IT_RXNE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_IT_RXNE /;"	d
SPDIFRX_IT_SBLKIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_IT_SBLKIE /;"	d
SPDIFRX_IT_SYNCDIE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_IT_SYNCDIE /;"	d
SPDIFRX_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^}SPDIFRX_InitTypeDef;$/;"	t	typeref:struct:__anon285
SPDIFRX_MAXRETRIES_15	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_MAXRETRIES_15 /;"	d
SPDIFRX_MAXRETRIES_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_MAXRETRIES_3 /;"	d
SPDIFRX_MAXRETRIES_63	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_MAXRETRIES_63 /;"	d
SPDIFRX_MAXRETRIES_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_MAXRETRIES_NONE /;"	d
SPDIFRX_PARITYERRORMASK_OFF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_PARITYERRORMASK_OFF /;"	d
SPDIFRX_PARITYERRORMASK_ON	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_PARITYERRORMASK_ON /;"	d
SPDIFRX_PREAMBLETYPEMASK_OFF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_PREAMBLETYPEMASK_OFF /;"	d
SPDIFRX_PREAMBLETYPEMASK_ON	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_PREAMBLETYPEMASK_ON /;"	d
SPDIFRX_STATE_IDLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_STATE_IDLE /;"	d
SPDIFRX_STATE_RCV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_STATE_RCV /;"	d
SPDIFRX_STATE_SYNC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_STATE_SYNC /;"	d
SPDIFRX_STEREOMODE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_STEREOMODE_DISABLE /;"	d
SPDIFRX_STEREOMODE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_STEREOMODE_ENABLE /;"	d
SPDIFRX_SetDataFormatTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^}SPDIFRX_SetDataFormatTypeDef;$/;"	t	typeref:struct:__anon286
SPDIFRX_VALIDITYMASK_OFF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_VALIDITYMASK_OFF /;"	d
SPDIFRX_VALIDITYMASK_ON	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_VALIDITYMASK_ON /;"	d
SPDIFRX_WAITFORACTIVITY_OFF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_WAITFORACTIVITY_OFF /;"	d
SPDIFRX_WAITFORACTIVITY_ON	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define SPDIFRX_WAITFORACTIVITY_ON /;"	d
State	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^  __IO HAL_SPDIFRX_StateTypeDef  State;    \/* SPDIFRX communication state *\/$/;"	m	struct:__anon288
StereoMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^  uint32_t StereoMode;               \/*!< Specifies whether the peripheral is in stereo or mono mode.$/;"	m	struct:__anon285
StereoMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^  uint32_t StereoMode;               \/*!< Specifies whether the peripheral is in stereo or mono mode.$/;"	m	struct:__anon286
ValidityBitMask	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^    uint32_t ValidityBitMask;          \/*!< Specifies whether the validity bit is copied or not into the received frame.$/;"	m	struct:__anon285
ValidityBitMask	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^  uint32_t ValidityBitMask;          \/*!< Specifies whether the validity bit is copied or not into the received frame.$/;"	m	struct:__anon286
WaitForActivity	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^  uint32_t WaitForActivity;          \/*!< Specifies the wait for activity on SPDIF selected input.$/;"	m	struct:__anon285
__HAL_SPDIFRX_CLEAR_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define __HAL_SPDIFRX_CLEAR_IT(/;"	d
__HAL_SPDIFRX_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define __HAL_SPDIFRX_DISABLE_IT(/;"	d
__HAL_SPDIFRX_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define __HAL_SPDIFRX_ENABLE_IT(/;"	d
__HAL_SPDIFRX_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define __HAL_SPDIFRX_GET_FLAG(/;"	d
__HAL_SPDIFRX_GET_IT_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define __HAL_SPDIFRX_GET_IT_SOURCE(/;"	d
__HAL_SPDIFRX_IDLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define __HAL_SPDIFRX_IDLE(/;"	d
__HAL_SPDIFRX_RCV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define __HAL_SPDIFRX_RCV(/;"	d
__HAL_SPDIFRX_RESET_HANDLE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define __HAL_SPDIFRX_RESET_HANDLE_STATE(/;"	d
__HAL_SPDIFRX_SYNC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define __HAL_SPDIFRX_SYNC(/;"	d
__STM32F4xx_HAL_SPDIFRX_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^#define __STM32F4xx_HAL_SPDIFRX_H$/;"	d
hdmaCsRx	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^  DMA_HandleTypeDef          *hdmaCsRx;    \/* SPDIFRX EC60958_channel_status and user_information DMA handle parameters *\/$/;"	m	struct:__anon288
hdmaDrRx	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^  DMA_HandleTypeDef          *hdmaDrRx;    \/* SPDIFRX Rx DMA handle parameters *\/$/;"	m	struct:__anon288
pCsBuffPtr	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^    uint32_t                   *pCsBuffPtr;  \/* Pointer to SPDIFRX Cx transfer buffer *\/$/;"	m	struct:__anon288
pRxBuffPtr	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spdifrx.h	/^  uint32_t                   *pRxBuffPtr;  \/* Pointer to SPDIFRX Rx transfer buffer *\/$/;"	m	struct:__anon288
HAL_SPI_DMAPause	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^HAL_StatusTypeDef HAL_SPI_DMAPause(SPI_HandleTypeDef *hspi)$/;"	f
HAL_SPI_DMAResume	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^HAL_StatusTypeDef HAL_SPI_DMAResume(SPI_HandleTypeDef *hspi)$/;"	f
HAL_SPI_DMAStop	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^HAL_StatusTypeDef HAL_SPI_DMAStop(SPI_HandleTypeDef *hspi)$/;"	f
HAL_SPI_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)$/;"	f
HAL_SPI_ErrorCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^ __weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)$/;"	f
HAL_SPI_GetError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^uint32_t HAL_SPI_GetError(SPI_HandleTypeDef *hspi)$/;"	f
HAL_SPI_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)$/;"	f
HAL_SPI_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)$/;"	f
HAL_SPI_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)$/;"	f
HAL_SPI_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^ __weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)$/;"	f
HAL_SPI_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^ __weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)$/;"	f
HAL_SPI_Receive	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)$/;"	f
HAL_SPI_Receive_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)$/;"	f
HAL_SPI_Receive_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)$/;"	f
HAL_SPI_RxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)$/;"	f
HAL_SPI_RxHalfCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)$/;"	f
HAL_SPI_Transmit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)$/;"	f
HAL_SPI_TransmitReceive	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)$/;"	f
HAL_SPI_TransmitReceive_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)$/;"	f
HAL_SPI_TransmitReceive_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)$/;"	f
HAL_SPI_Transmit_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)$/;"	f
HAL_SPI_Transmit_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)$/;"	f
HAL_SPI_TxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)$/;"	f
HAL_SPI_TxHalfCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)$/;"	f
HAL_SPI_TxRxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)$/;"	f
HAL_SPI_TxRxHalfCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)$/;"	f
SPI_2LinesRxISR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^static void SPI_2LinesRxISR(SPI_HandleTypeDef *hspi)$/;"	f	file:
SPI_DMAEndTransmitReceive	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^static void SPI_DMAEndTransmitReceive(SPI_HandleTypeDef *hspi)   $/;"	f	file:
SPI_DMAError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^static void SPI_DMAError(DMA_HandleTypeDef *hdma)$/;"	f	file:
SPI_DMAHalfReceiveCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)$/;"	f	file:
SPI_DMAHalfTransmitCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)$/;"	f	file:
SPI_DMAHalfTransmitReceiveCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)   $/;"	f	file:
SPI_DMAReceiveCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)$/;"	f	file:
SPI_DMATransmitCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)$/;"	f	file:
SPI_DMATransmitReceiveCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)   $/;"	f	file:
SPI_RxCloseIRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^static void SPI_RxCloseIRQHandler(SPI_HandleTypeDef *hspi)$/;"	f	file:
SPI_RxISR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^static void SPI_RxISR(SPI_HandleTypeDef *hspi)$/;"	f	file:
SPI_TIMEOUT_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^#define SPI_TIMEOUT_VALUE /;"	d	file:
SPI_TxCloseIRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^static void SPI_TxCloseIRQHandler(SPI_HandleTypeDef *hspi)$/;"	f	file:
SPI_TxISR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^static void SPI_TxISR(SPI_HandleTypeDef *hspi)$/;"	f	file:
SPI_WaitOnFlagUntilTimeout	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.c	/^static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status, uint32_t Timeout)  $/;"	f	file:
BaudRatePrescaler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^  uint32_t BaudRatePrescaler;  \/*!< Specifies the Baud Rate prescaler value which will be$/;"	m	struct:__anon289
CLKPhase	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^  uint32_t CLKPhase;           \/*!< Specifies the clock active edge for the bit capture.$/;"	m	struct:__anon289
CLKPolarity	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^  uint32_t CLKPolarity;        \/*!< Specifies the serial clock steady state.$/;"	m	struct:__anon289
CRCCalculation	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^  uint32_t CRCCalculation;     \/*!< Specifies if the CRC calculation is enabled or not.$/;"	m	struct:__anon289
CRCPolynomial	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^  uint32_t CRCPolynomial;      \/*!< Specifies the polynomial used for the CRC calculation.$/;"	m	struct:__anon289
DataSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^  uint32_t DataSize;           \/*!< Specifies the SPI data size.$/;"	m	struct:__anon289
Direction	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^  uint32_t Direction;          \/*!< Specifies the SPI Directional mode state.$/;"	m	struct:__anon289
ErrorCode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^  __IO uint32_t              ErrorCode;    \/* SPI Error code *\/$/;"	m	struct:__SPI_HandleTypeDef
FirstBit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^  uint32_t FirstBit;           \/*!< Specifies whether data transfers start from MSB or LSB bit.$/;"	m	struct:__anon289
HAL_SPI_ERROR_CRC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define HAL_SPI_ERROR_CRC /;"	d
HAL_SPI_ERROR_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define HAL_SPI_ERROR_DMA /;"	d
HAL_SPI_ERROR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define HAL_SPI_ERROR_FLAG /;"	d
HAL_SPI_ERROR_FRE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define HAL_SPI_ERROR_FRE /;"	d
HAL_SPI_ERROR_MODF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define HAL_SPI_ERROR_MODF /;"	d
HAL_SPI_ERROR_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define HAL_SPI_ERROR_NONE /;"	d
HAL_SPI_ERROR_OVR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define HAL_SPI_ERROR_OVR /;"	d
HAL_SPI_STATE_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^  HAL_SPI_STATE_BUSY       = 0x02,  \/*!< SPI process is ongoing                             *\/$/;"	e	enum:__anon290
HAL_SPI_STATE_BUSY_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^  HAL_SPI_STATE_BUSY_RX    = 0x22,  \/*!< Data Reception process is ongoing                  *\/$/;"	e	enum:__anon290
HAL_SPI_STATE_BUSY_TX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^  HAL_SPI_STATE_BUSY_TX    = 0x12,  \/*!< Data Transmission process is ongoing               *\/$/;"	e	enum:__anon290
HAL_SPI_STATE_BUSY_TX_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^  HAL_SPI_STATE_BUSY_TX_RX = 0x32,  \/*!< Data Transmission and Reception process is ongoing *\/$/;"	e	enum:__anon290
HAL_SPI_STATE_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^  HAL_SPI_STATE_ERROR      = 0x03   \/*!< SPI error state                                    *\/$/;"	e	enum:__anon290
HAL_SPI_STATE_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^  HAL_SPI_STATE_READY      = 0x01,  \/*!< SPI initialized and ready for use                  *\/$/;"	e	enum:__anon290
HAL_SPI_STATE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^  HAL_SPI_STATE_RESET      = 0x00,  \/*!< SPI not yet initialized or disabled                *\/$/;"	e	enum:__anon290
HAL_SPI_StateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^}HAL_SPI_StateTypeDef;$/;"	t	typeref:enum:__anon290
IS_SPI_BAUDRATE_PRESCALER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define IS_SPI_BAUDRATE_PRESCALER(/;"	d
IS_SPI_CPHA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define IS_SPI_CPHA(/;"	d
IS_SPI_CPOL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define IS_SPI_CPOL(/;"	d
IS_SPI_CRC_CALCULATION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define IS_SPI_CRC_CALCULATION(/;"	d
IS_SPI_CRC_POLYNOMIAL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define IS_SPI_CRC_POLYNOMIAL(/;"	d
IS_SPI_DATASIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define IS_SPI_DATASIZE(/;"	d
IS_SPI_DIRECTION_2LINES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define IS_SPI_DIRECTION_2LINES(/;"	d
IS_SPI_DIRECTION_2LINES_OR_1LINE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define IS_SPI_DIRECTION_2LINES_OR_1LINE(/;"	d
IS_SPI_DIRECTION_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define IS_SPI_DIRECTION_MODE(/;"	d
IS_SPI_FIRST_BIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define IS_SPI_FIRST_BIT(/;"	d
IS_SPI_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define IS_SPI_MODE(/;"	d
IS_SPI_NSS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define IS_SPI_NSS(/;"	d
IS_SPI_TIMODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define IS_SPI_TIMODE(/;"	d
Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^  SPI_InitTypeDef            Init;         \/* SPI communication parameters *\/$/;"	m	struct:__SPI_HandleTypeDef
Instance	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^  SPI_TypeDef                *Instance;    \/* SPI registers base address *\/$/;"	m	struct:__SPI_HandleTypeDef
Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^  HAL_LockTypeDef            Lock;         \/* SPI locking object *\/$/;"	m	struct:__SPI_HandleTypeDef
Mode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^  uint32_t Mode;               \/*!< Specifies the SPI operating mode.$/;"	m	struct:__anon289
NSS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^  uint32_t NSS;                \/*!< Specifies whether the NSS signal is managed by$/;"	m	struct:__anon289
RxISR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^  void                       (*RxISR)(struct __SPI_HandleTypeDef * hspi); \/* function pointer on Rx ISR *\/$/;"	m	struct:__SPI_HandleTypeDef
RxXferCount	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^  uint16_t                   RxXferCount;  \/* SPI Rx Transfer Counter *\/$/;"	m	struct:__SPI_HandleTypeDef
RxXferSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^  uint16_t                   RxXferSize;   \/* SPI Rx transfer size *\/$/;"	m	struct:__SPI_HandleTypeDef
SPI_1LINE_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_1LINE_RX(/;"	d
SPI_1LINE_TX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_1LINE_TX(/;"	d
SPI_BAUDRATEPRESCALER_128	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_BAUDRATEPRESCALER_128 /;"	d
SPI_BAUDRATEPRESCALER_16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_BAUDRATEPRESCALER_16 /;"	d
SPI_BAUDRATEPRESCALER_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_BAUDRATEPRESCALER_2 /;"	d
SPI_BAUDRATEPRESCALER_256	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_BAUDRATEPRESCALER_256 /;"	d
SPI_BAUDRATEPRESCALER_32	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_BAUDRATEPRESCALER_32 /;"	d
SPI_BAUDRATEPRESCALER_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_BAUDRATEPRESCALER_4 /;"	d
SPI_BAUDRATEPRESCALER_64	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_BAUDRATEPRESCALER_64 /;"	d
SPI_BAUDRATEPRESCALER_8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_BAUDRATEPRESCALER_8 /;"	d
SPI_CRCCALCULATION_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_CRCCALCULATION_DISABLE /;"	d
SPI_CRCCALCULATION_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_CRCCALCULATION_ENABLE /;"	d
SPI_DATASIZE_16BIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_DATASIZE_16BIT /;"	d
SPI_DATASIZE_8BIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_DATASIZE_8BIT /;"	d
SPI_DIRECTION_1LINE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_DIRECTION_1LINE /;"	d
SPI_DIRECTION_2LINES	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_DIRECTION_2LINES /;"	d
SPI_DIRECTION_2LINES_RXONLY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_DIRECTION_2LINES_RXONLY /;"	d
SPI_FIRSTBIT_LSB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_FIRSTBIT_LSB /;"	d
SPI_FIRSTBIT_MSB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_FIRSTBIT_MSB /;"	d
SPI_FLAG_BSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_FLAG_BSY /;"	d
SPI_FLAG_CRCERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_FLAG_CRCERR /;"	d
SPI_FLAG_FRE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_FLAG_FRE /;"	d
SPI_FLAG_MODF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_FLAG_MODF /;"	d
SPI_FLAG_OVR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_FLAG_OVR /;"	d
SPI_FLAG_RXNE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_FLAG_RXNE /;"	d
SPI_FLAG_TXE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_FLAG_TXE /;"	d
SPI_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^}SPI_HandleTypeDef;$/;"	t	typeref:struct:__SPI_HandleTypeDef
SPI_IT_ERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_IT_ERR /;"	d
SPI_IT_RXNE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_IT_RXNE /;"	d
SPI_IT_TXE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_IT_TXE /;"	d
SPI_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^}SPI_InitTypeDef;$/;"	t	typeref:struct:__anon289
SPI_MODE_MASTER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_MODE_MASTER /;"	d
SPI_MODE_SLAVE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_MODE_SLAVE /;"	d
SPI_NSS_HARD_INPUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_NSS_HARD_INPUT /;"	d
SPI_NSS_HARD_OUTPUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_NSS_HARD_OUTPUT /;"	d
SPI_NSS_SOFT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_NSS_SOFT /;"	d
SPI_PHASE_1EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_PHASE_1EDGE /;"	d
SPI_PHASE_2EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_PHASE_2EDGE /;"	d
SPI_POLARITY_HIGH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_POLARITY_HIGH /;"	d
SPI_POLARITY_LOW	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_POLARITY_LOW /;"	d
SPI_RESET_CRC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_RESET_CRC(/;"	d
SPI_TIMODE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_TIMODE_DISABLE /;"	d
SPI_TIMODE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define SPI_TIMODE_ENABLE /;"	d
State	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^  __IO HAL_SPI_StateTypeDef  State;        \/* SPI communication state *\/$/;"	m	struct:__SPI_HandleTypeDef
TIMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^  uint32_t TIMode;             \/*!< Specifies if the TI mode is enabled or not.$/;"	m	struct:__anon289
TxISR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^  void                       (*TxISR)(struct __SPI_HandleTypeDef * hspi); \/* function pointer on Tx ISR *\/$/;"	m	struct:__SPI_HandleTypeDef
TxXferCount	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^  uint16_t                   TxXferCount;  \/* SPI Tx Transfer Counter *\/$/;"	m	struct:__SPI_HandleTypeDef
TxXferSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^  uint16_t                   TxXferSize;   \/* SPI Tx transfer size *\/$/;"	m	struct:__SPI_HandleTypeDef
__HAL_SPI_CLEAR_CRCERRFLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define __HAL_SPI_CLEAR_CRCERRFLAG(/;"	d
__HAL_SPI_CLEAR_FREFLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define __HAL_SPI_CLEAR_FREFLAG(/;"	d
__HAL_SPI_CLEAR_MODFFLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define __HAL_SPI_CLEAR_MODFFLAG(/;"	d
__HAL_SPI_CLEAR_OVRFLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define __HAL_SPI_CLEAR_OVRFLAG(/;"	d
__HAL_SPI_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define __HAL_SPI_DISABLE(/;"	d
__HAL_SPI_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define __HAL_SPI_DISABLE_IT(/;"	d
__HAL_SPI_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define __HAL_SPI_ENABLE(/;"	d
__HAL_SPI_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define __HAL_SPI_ENABLE_IT(/;"	d
__HAL_SPI_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define __HAL_SPI_GET_FLAG(/;"	d
__HAL_SPI_GET_IT_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define __HAL_SPI_GET_IT_SOURCE(/;"	d
__HAL_SPI_RESET_HANDLE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define __HAL_SPI_RESET_HANDLE_STATE(/;"	d
__SPI_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^typedef struct __SPI_HandleTypeDef$/;"	s
__STM32F4xx_HAL_SPI_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^#define __STM32F4xx_HAL_SPI_H$/;"	d
hdmarx	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^  DMA_HandleTypeDef          *hdmarx;      \/* SPI Rx DMA handle parameters *\/$/;"	m	struct:__SPI_HandleTypeDef
hdmatx	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^  DMA_HandleTypeDef          *hdmatx;      \/* SPI Tx DMA handle parameters *\/$/;"	m	struct:__SPI_HandleTypeDef
pRxBuffPtr	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^  uint8_t                    *pRxBuffPtr;  \/* Pointer to SPI Rx transfer Buffer *\/$/;"	m	struct:__SPI_HandleTypeDef
pTxBuffPtr	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_spi.h	/^  uint8_t                    *pTxBuffPtr;  \/* Pointer to SPI Tx transfer Buffer *\/$/;"	m	struct:__SPI_HandleTypeDef
HAL_SRAM_DMA_XferCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sram.c	/^__weak void HAL_SRAM_DMA_XferCpltCallback(DMA_HandleTypeDef *hdma)$/;"	f
HAL_SRAM_DMA_XferErrorCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sram.c	/^__weak void HAL_SRAM_DMA_XferErrorCallback(DMA_HandleTypeDef *hdma)$/;"	f
HAL_SRAM_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sram.c	/^HAL_StatusTypeDef  HAL_SRAM_DeInit(SRAM_HandleTypeDef *hsram)$/;"	f
HAL_SRAM_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sram.c	/^HAL_SRAM_StateTypeDef HAL_SRAM_GetState(SRAM_HandleTypeDef *hsram)$/;"	f
HAL_SRAM_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sram.c	/^HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)$/;"	f
HAL_SRAM_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sram.c	/^__weak void HAL_SRAM_MspDeInit(SRAM_HandleTypeDef *hsram)$/;"	f
HAL_SRAM_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sram.c	/^__weak void HAL_SRAM_MspInit(SRAM_HandleTypeDef *hsram)$/;"	f
HAL_SRAM_Read_16b	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sram.c	/^HAL_StatusTypeDef HAL_SRAM_Read_16b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint16_t *pDstBuffer, uint32_t BufferSize)$/;"	f
HAL_SRAM_Read_32b	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sram.c	/^HAL_StatusTypeDef HAL_SRAM_Read_32b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize)$/;"	f
HAL_SRAM_Read_8b	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sram.c	/^HAL_StatusTypeDef HAL_SRAM_Read_8b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint8_t *pDstBuffer, uint32_t BufferSize)$/;"	f
HAL_SRAM_Read_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sram.c	/^HAL_StatusTypeDef HAL_SRAM_Read_DMA(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize)$/;"	f
HAL_SRAM_WriteOperation_Disable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sram.c	/^HAL_StatusTypeDef HAL_SRAM_WriteOperation_Disable(SRAM_HandleTypeDef *hsram)$/;"	f
HAL_SRAM_WriteOperation_Enable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sram.c	/^HAL_StatusTypeDef HAL_SRAM_WriteOperation_Enable(SRAM_HandleTypeDef *hsram)$/;"	f
HAL_SRAM_Write_16b	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sram.c	/^HAL_StatusTypeDef HAL_SRAM_Write_16b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint16_t *pSrcBuffer, uint32_t BufferSize)$/;"	f
HAL_SRAM_Write_32b	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sram.c	/^HAL_StatusTypeDef HAL_SRAM_Write_32b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pSrcBuffer, uint32_t BufferSize)$/;"	f
HAL_SRAM_Write_8b	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sram.c	/^HAL_StatusTypeDef HAL_SRAM_Write_8b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint8_t *pSrcBuffer, uint32_t BufferSize)$/;"	f
HAL_SRAM_Write_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sram.c	/^HAL_StatusTypeDef HAL_SRAM_Write_DMA(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pSrcBuffer, uint32_t BufferSize)$/;"	f
Extended	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sram.h	/^  FMC_NORSRAM_EXTENDED_TypeDef  *Extended;  \/*!< Extended mode register base address          *\/$/;"	m	struct:__anon292
HAL_SRAM_STATE_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sram.h	/^  HAL_SRAM_STATE_BUSY      = 0x02,  \/*!< SRAM internal process is ongoing               *\/$/;"	e	enum:__anon291
HAL_SRAM_STATE_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sram.h	/^  HAL_SRAM_STATE_ERROR     = 0x03,  \/*!< SRAM error state                               *\/$/;"	e	enum:__anon291
HAL_SRAM_STATE_PROTECTED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sram.h	/^  HAL_SRAM_STATE_PROTECTED = 0x04   \/*!< SRAM peripheral NORSRAM device write protected *\/$/;"	e	enum:__anon291
HAL_SRAM_STATE_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sram.h	/^  HAL_SRAM_STATE_READY     = 0x01,  \/*!< SRAM initialized and ready for use             *\/$/;"	e	enum:__anon291
HAL_SRAM_STATE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sram.h	/^  HAL_SRAM_STATE_RESET     = 0x00,  \/*!< SRAM not yet initialized or disabled           *\/$/;"	e	enum:__anon291
HAL_SRAM_StateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sram.h	/^}HAL_SRAM_StateTypeDef;$/;"	t	typeref:enum:__anon291
Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sram.h	/^  FMC_NORSRAM_InitTypeDef       Init;       \/*!< SRAM device control configuration parameters *\/$/;"	m	struct:__anon292
Instance	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sram.h	/^  FMC_NORSRAM_TypeDef           *Instance;  \/*!< Register base address                        *\/ $/;"	m	struct:__anon292
Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sram.h	/^  HAL_LockTypeDef               Lock;       \/*!< SRAM locking object                          *\/ $/;"	m	struct:__anon292
SRAM_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sram.h	/^}SRAM_HandleTypeDef; $/;"	t	typeref:struct:__anon292
State	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sram.h	/^  __IO HAL_SRAM_StateTypeDef    State;      \/*!< SRAM device access state                     *\/$/;"	m	struct:__anon292
__HAL_SRAM_RESET_HANDLE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sram.h	/^#define __HAL_SRAM_RESET_HANDLE_STATE(/;"	d
__STM32F4xx_HAL_SRAM_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sram.h	/^#define __STM32F4xx_HAL_SRAM_H$/;"	d
hdma	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_sram.h	/^  DMA_HandleTypeDef             *hdma;      \/*!< Pointer DMA handler                          *\/$/;"	m	struct:__anon292
HAL_TIM_Base_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIM_Base_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_TIM_StateTypeDef HAL_TIM_Base_GetState(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIM_Base_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIM_Base_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^__weak void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIM_Base_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIM_Base_Start	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIM_Base_Start_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_Base_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length)$/;"	f
HAL_TIM_Base_Start_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIM_Base_Stop	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIM_Base_Stop_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_Base_Stop_DMA(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIM_Base_Stop_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIM_ConfigClockSource	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    $/;"	f
HAL_TIM_ConfigOCrefClear	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_ConfigOCrefClear(TIM_HandleTypeDef *htim, TIM_ClearInputConfigTypeDef * sClearInputConfig, uint32_t Channel)$/;"	f
HAL_TIM_ConfigTI1Input	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_ConfigTI1Input(TIM_HandleTypeDef *htim, uint32_t TI1_Selection)$/;"	f
HAL_TIM_DMABurst_ReadStart	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, uint32_t BurstRequestSrc,$/;"	f
HAL_TIM_DMABurst_ReadStop	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc)$/;"	f
HAL_TIM_DMABurst_WriteStart	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, uint32_t BurstRequestSrc,$/;"	f
HAL_TIM_DMABurst_WriteStop	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc)$/;"	f
HAL_TIM_Encoder_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_Encoder_DeInit(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIM_Encoder_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_TIM_StateTypeDef HAL_TIM_Encoder_GetState(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIM_Encoder_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef* sConfig)$/;"	f
HAL_TIM_Encoder_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^__weak void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIM_Encoder_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^__weak void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIM_Encoder_Start	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f
HAL_TIM_Encoder_Start_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_Encoder_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData1, uint32_t *pData2, uint16_t Length)$/;"	f
HAL_TIM_Encoder_Start_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f
HAL_TIM_Encoder_Stop	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f
HAL_TIM_Encoder_Stop_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_Encoder_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f
HAL_TIM_Encoder_Stop_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_Encoder_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f
HAL_TIM_ErrorCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIM_GenerateEvent	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)$/;"	f
HAL_TIM_IC_CaptureCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIM_IC_ConfigChannel	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef* sConfig, uint32_t Channel)$/;"	f
HAL_TIM_IC_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_IC_DeInit(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIM_IC_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_TIM_StateTypeDef HAL_TIM_IC_GetState(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIM_IC_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIM_IC_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^__weak void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIM_IC_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIM_IC_Start	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_IC_Start (TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f
HAL_TIM_IC_Start_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)$/;"	f
HAL_TIM_IC_Start_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_IC_Start_IT (TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f
HAL_TIM_IC_Stop	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_IC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f
HAL_TIM_IC_Stop_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f
HAL_TIM_IC_Stop_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f
HAL_TIM_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIM_OC_ConfigChannel	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)$/;"	f
HAL_TIM_OC_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_OC_DeInit(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIM_OC_DelayElapsedCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIM_OC_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_TIM_StateTypeDef HAL_TIM_OC_GetState(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIM_OC_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef* htim)$/;"	f
HAL_TIM_OC_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^__weak void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIM_OC_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIM_OC_Start	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f
HAL_TIM_OC_Start_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_OC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)$/;"	f
HAL_TIM_OC_Start_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f
HAL_TIM_OC_Stop	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f
HAL_TIM_OC_Stop_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_OC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f
HAL_TIM_OC_Stop_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f
HAL_TIM_OnePulse_ConfigChannel	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_OnePulse_ConfigChannel(TIM_HandleTypeDef *htim,  TIM_OnePulse_InitTypeDef* sConfig, uint32_t OutputChannel,  uint32_t InputChannel)$/;"	f
HAL_TIM_OnePulse_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_OnePulse_DeInit(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIM_OnePulse_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_TIM_StateTypeDef HAL_TIM_OnePulse_GetState(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIM_OnePulse_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)$/;"	f
HAL_TIM_OnePulse_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^__weak void HAL_TIM_OnePulse_MspDeInit(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIM_OnePulse_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIM_OnePulse_Start	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_OnePulse_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel)$/;"	f
HAL_TIM_OnePulse_Start_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)$/;"	f
HAL_TIM_OnePulse_Stop	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_OnePulse_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel)$/;"	f
HAL_TIM_OnePulse_Stop_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_OnePulse_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)$/;"	f
HAL_TIM_PWM_ConfigChannel	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)$/;"	f
HAL_TIM_PWM_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_PWM_DeInit(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIM_PWM_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_TIM_StateTypeDef HAL_TIM_PWM_GetState(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIM_PWM_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIM_PWM_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^__weak void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIM_PWM_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIM_PWM_PulseFinishedCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIM_PWM_Start	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f
HAL_TIM_PWM_Start_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)$/;"	f
HAL_TIM_PWM_Start_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f
HAL_TIM_PWM_Stop	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f
HAL_TIM_PWM_Stop_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f
HAL_TIM_PWM_Stop_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT (TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f
HAL_TIM_PeriodElapsedCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIM_ReadCapturedValue	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f
HAL_TIM_SlaveConfigSynchronization	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchronization(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef * sSlaveConfig)$/;"	f
HAL_TIM_SlaveConfigSynchronization_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchronization_IT(TIM_HandleTypeDef *htim, $/;"	f
HAL_TIM_TriggerCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)$/;"	f
TIM_Base_SetConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)$/;"	f
TIM_CCxChannelCmd	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)$/;"	f
TIM_DMACaptureCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)$/;"	f
TIM_DMADelayPulseCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)$/;"	f
TIM_DMAError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^void TIM_DMAError(DMA_HandleTypeDef *hdma)$/;"	f
TIM_DMAPeriodElapsedCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^static void TIM_DMAPeriodElapsedCplt(DMA_HandleTypeDef *hdma)$/;"	f	file:
TIM_DMATriggerCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^static void TIM_DMATriggerCplt(DMA_HandleTypeDef *hdma)$/;"	f	file:
TIM_ETR_SetConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,$/;"	f	file:
TIM_ITRx_SetConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)$/;"	f	file:
TIM_OC1_SetConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)$/;"	f	file:
TIM_OC2_SetConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)$/;"	f
TIM_OC3_SetConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)$/;"	f	file:
TIM_OC4_SetConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)$/;"	f	file:
TIM_SlaveTimer_SetConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^static void TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,$/;"	f	file:
TIM_TI1_ConfigInputStage	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)$/;"	f	file:
TIM_TI1_SetConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,$/;"	f
TIM_TI2_ConfigInputStage	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)$/;"	f	file:
TIM_TI2_SetConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,$/;"	f	file:
TIM_TI3_SetConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,$/;"	f	file:
TIM_TI4_SetConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.c	/^static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,$/;"	f	file:
Channel	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  HAL_TIM_ActiveChannel       Channel;       \/*!< Active channel                    *\/$/;"	m	struct:__anon303
ClearInputFilter	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t ClearInputFilter;    \/*!< TIM Clear Input filter. $/;"	m	struct:__anon299
ClearInputPolarity	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t ClearInputPolarity;   \/*!< TIM Clear Input polarity. $/;"	m	struct:__anon299
ClearInputPrescaler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t ClearInputPrescaler;  \/*!< TIM Clear Input prescaler. $/;"	m	struct:__anon299
ClearInputSource	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t ClearInputSource;     \/*!< TIM clear Input sources. $/;"	m	struct:__anon299
ClearInputState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t ClearInputState;      \/*!< TIM clear Input state. $/;"	m	struct:__anon299
ClockDivision	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t ClockDivision;     \/*!< Specifies the clock division.$/;"	m	struct:__anon293
ClockFilter	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t ClockFilter;    \/*!< TIM clock filter. $/;"	m	struct:__anon298
ClockPolarity	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t ClockPolarity;   \/*!< TIM clock polarity. $/;"	m	struct:__anon298
ClockPrescaler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t ClockPrescaler;  \/*!< TIM clock prescaler. $/;"	m	struct:__anon298
ClockSource	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t ClockSource;     \/*!< TIM clock sources. $/;"	m	struct:__anon298
CounterMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t CounterMode;       \/*!< Specifies the counter mode.$/;"	m	struct:__anon293
EncoderMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t EncoderMode;   \/*!< Specifies the active edge of the input signal.$/;"	m	struct:__anon297
HAL_TIM_ACTIVE_CHANNEL_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  HAL_TIM_ACTIVE_CHANNEL_1        = 0x01,    \/*!< The active channel is 1     *\/$/;"	e	enum:__anon302
HAL_TIM_ACTIVE_CHANNEL_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  HAL_TIM_ACTIVE_CHANNEL_2        = 0x02,    \/*!< The active channel is 2     *\/$/;"	e	enum:__anon302
HAL_TIM_ACTIVE_CHANNEL_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  HAL_TIM_ACTIVE_CHANNEL_3        = 0x04,    \/*!< The active channel is 3     *\/$/;"	e	enum:__anon302
HAL_TIM_ACTIVE_CHANNEL_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  HAL_TIM_ACTIVE_CHANNEL_4        = 0x08,    \/*!< The active channel is 4     *\/$/;"	e	enum:__anon302
HAL_TIM_ACTIVE_CHANNEL_CLEARED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  HAL_TIM_ACTIVE_CHANNEL_CLEARED  = 0x00     \/*!< All active channels cleared *\/$/;"	e	enum:__anon302
HAL_TIM_ActiveChannel	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^}HAL_TIM_ActiveChannel;$/;"	t	typeref:enum:__anon302
HAL_TIM_STATE_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  HAL_TIM_STATE_BUSY              = 0x02,    \/*!< An internal process is ongoing              *\/$/;"	e	enum:__anon301
HAL_TIM_STATE_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  HAL_TIM_STATE_ERROR             = 0x04     \/*!< Reception process is ongoing                *\/$/;"	e	enum:__anon301
HAL_TIM_STATE_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  HAL_TIM_STATE_READY             = 0x01,    \/*!< Peripheral Initialized and ready for use    *\/$/;"	e	enum:__anon301
HAL_TIM_STATE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  HAL_TIM_STATE_RESET             = 0x00,    \/*!< Peripheral not yet initialized or disabled  *\/$/;"	e	enum:__anon301
HAL_TIM_STATE_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  HAL_TIM_STATE_TIMEOUT           = 0x03,    \/*!< Timeout state                               *\/$/;"	e	enum:__anon301
HAL_TIM_StateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^}HAL_TIM_StateTypeDef;$/;"	t	typeref:enum:__anon301
IC1Filter	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t IC1Filter;     \/*!< Specifies the input capture filter.$/;"	m	struct:__anon297
IC1Polarity	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t IC1Polarity;   \/*!< Specifies the active edge of the input signal.$/;"	m	struct:__anon297
IC1Prescaler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t IC1Prescaler;  \/*!< Specifies the Input Capture Prescaler.$/;"	m	struct:__anon297
IC1Selection	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t IC1Selection;  \/*!< Specifies the input.$/;"	m	struct:__anon297
IC2Filter	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t IC2Filter;     \/*!< Specifies the input capture filter.$/;"	m	struct:__anon297
IC2Polarity	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t IC2Polarity;   \/*!< Specifies the active edge of the input signal.$/;"	m	struct:__anon297
IC2Prescaler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t IC2Prescaler;  \/*!< Specifies the Input Capture Prescaler.$/;"	m	struct:__anon297
IC2Selection	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t IC2Selection;  \/*!< Specifies the input.$/;"	m	struct:__anon297
ICFilter	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t ICFilter;      \/*!< Specifies the input capture filter.$/;"	m	struct:__anon295
ICFilter	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t ICFilter;     \/*!< Specifies the input capture filter.$/;"	m	struct:__anon296
ICPolarity	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t  ICPolarity;   \/*!< Specifies the active edge of the input signal.$/;"	m	struct:__anon296
ICPolarity	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t ICPolarity;    \/*!< Specifies the active edge of the input signal.$/;"	m	struct:__anon295
ICPrescaler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t ICPrescaler;  \/*!< Specifies the Input Capture Prescaler.$/;"	m	struct:__anon296
ICSelection	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t ICSelection;   \/*!< Specifies the input.$/;"	m	struct:__anon295
ICSelection	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t ICSelection;  \/*!< Specifies the input.$/;"	m	struct:__anon296
IS_TIM_AUTOMATIC_OUTPUT_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_AUTOMATIC_OUTPUT_STATE(/;"	d
IS_TIM_BREAK_POLARITY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_BREAK_POLARITY(/;"	d
IS_TIM_BREAK_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_BREAK_STATE(/;"	d
IS_TIM_CHANNELS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_CHANNELS(/;"	d
IS_TIM_CLEARINPUT_FILTER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_CLEARINPUT_FILTER(/;"	d
IS_TIM_CLEARINPUT_POLARITY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_CLEARINPUT_POLARITY(/;"	d
IS_TIM_CLEARINPUT_PRESCALER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_CLEARINPUT_PRESCALER(/;"	d
IS_TIM_CLEARINPUT_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_CLEARINPUT_SOURCE(/;"	d
IS_TIM_CLOCKDIVISION_DIV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_CLOCKDIVISION_DIV(/;"	d
IS_TIM_CLOCKFILTER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_CLOCKFILTER(/;"	d
IS_TIM_CLOCKPOLARITY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_CLOCKPOLARITY(/;"	d
IS_TIM_CLOCKPRESCALER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_CLOCKPRESCALER(/;"	d
IS_TIM_CLOCKSOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_CLOCKSOURCE(/;"	d
IS_TIM_COMPLEMENTARY_CHANNELS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_COMPLEMENTARY_CHANNELS(/;"	d
IS_TIM_COUNTER_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_COUNTER_MODE(/;"	d
IS_TIM_DMA_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_DMA_BASE(/;"	d
IS_TIM_DMA_LENGTH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_DMA_LENGTH(/;"	d
IS_TIM_DMA_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_DMA_SOURCE(/;"	d
IS_TIM_ENCODER_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_ENCODER_MODE(/;"	d
IS_TIM_EVENT_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_EVENT_SOURCE(/;"	d
IS_TIM_FAST_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_FAST_STATE(/;"	d
IS_TIM_IC_FILTER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_IC_FILTER(/;"	d
IS_TIM_IC_POLARITY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_IC_POLARITY(/;"	d
IS_TIM_IC_PRESCALER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_IC_PRESCALER(/;"	d
IS_TIM_IC_SELECTION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_IC_SELECTION(/;"	d
IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(/;"	d
IS_TIM_LOCK_LEVEL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_LOCK_LEVEL(/;"	d
IS_TIM_MSM_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_MSM_STATE(/;"	d
IS_TIM_OCIDLE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_OCIDLE_STATE(/;"	d
IS_TIM_OCNIDLE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_OCNIDLE_STATE(/;"	d
IS_TIM_OCN_POLARITY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_OCN_POLARITY(/;"	d
IS_TIM_OC_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_OC_MODE(/;"	d
IS_TIM_OC_POLARITY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_OC_POLARITY(/;"	d
IS_TIM_OPM_CHANNELS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_OPM_CHANNELS(/;"	d
IS_TIM_OPM_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_OPM_MODE(/;"	d
IS_TIM_OSSI_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_OSSI_STATE(/;"	d
IS_TIM_OSSR_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_OSSR_STATE(/;"	d
IS_TIM_PWM_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_PWM_MODE(/;"	d
IS_TIM_SLAVE_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_SLAVE_MODE(/;"	d
IS_TIM_TI1SELECTION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_TI1SELECTION(/;"	d
IS_TIM_TRGO_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_TRGO_SOURCE(/;"	d
IS_TIM_TRIGGERFILTER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_TRIGGERFILTER(/;"	d
IS_TIM_TRIGGERPOLARITY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_TRIGGERPOLARITY(/;"	d
IS_TIM_TRIGGERPRESCALER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_TRIGGERPRESCALER(/;"	d
IS_TIM_TRIGGER_SELECTION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define IS_TIM_TRIGGER_SELECTION(/;"	d
Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  TIM_Base_InitTypeDef        Init;          \/*!< TIM Time Base required parameters *\/$/;"	m	struct:__anon303
InputTrigger	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t  InputTrigger;      \/*!< Input Trigger source $/;"	m	struct:__anon300
Instance	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  TIM_TypeDef                 *Instance;     \/*!< Register base address             *\/$/;"	m	struct:__anon303
Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  HAL_LockTypeDef             Lock;          \/*!< Locking object                    *\/$/;"	m	struct:__anon303
OCFastMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t OCFastMode;   \/*!< Specifies the Fast mode state.$/;"	m	struct:__anon294
OCIdleState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t OCIdleState;   \/*!< Specifies the TIM Output Compare pin state during Idle state.$/;"	m	struct:__anon294
OCIdleState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t OCIdleState;   \/*!< Specifies the TIM Output Compare pin state during Idle state.$/;"	m	struct:__anon295
OCMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t OCMode;        \/*!< Specifies the TIM mode.$/;"	m	struct:__anon294
OCMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t OCMode;        \/*!< Specifies the TIM mode.$/;"	m	struct:__anon295
OCNIdleState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t OCNIdleState;  \/*!< Specifies the TIM Output Compare pin state during Idle state.$/;"	m	struct:__anon294
OCNIdleState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t OCNIdleState;  \/*!< Specifies the TIM Output Compare pin state during Idle state.$/;"	m	struct:__anon295
OCNPolarity	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t OCNPolarity;   \/*!< Specifies the complementary output polarity.$/;"	m	struct:__anon294
OCNPolarity	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t OCNPolarity;   \/*!< Specifies the complementary output polarity.$/;"	m	struct:__anon295
OCPolarity	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t OCPolarity;    \/*!< Specifies the output polarity.$/;"	m	struct:__anon294
OCPolarity	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t OCPolarity;    \/*!< Specifies the output polarity.$/;"	m	struct:__anon295
Period	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t Period;            \/*!< Specifies the period value to be loaded into the active$/;"	m	struct:__anon293
Prescaler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t Prescaler;         \/*!< Specifies the prescaler value used to divide the TIM clock.$/;"	m	struct:__anon293
Pulse	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t Pulse;         \/*!< Specifies the pulse value to be loaded into the Capture Compare Register. $/;"	m	struct:__anon294
Pulse	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t Pulse;         \/*!< Specifies the pulse value to be loaded into the Capture Compare Register. $/;"	m	struct:__anon295
RepetitionCounter	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t RepetitionCounter;  \/*!< Specifies the repetition counter value. Each time the RCR downcounter$/;"	m	struct:__anon293
SlaveMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t  SlaveMode;         \/*!< Slave mode selection $/;"	m	struct:__anon300
State	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  __IO HAL_TIM_StateTypeDef   State;         \/*!< TIM operation state               *\/$/;"	m	struct:__anon303
TIM_AUTOMATICOUTPUT_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define	TIM_AUTOMATICOUTPUT_DISABLE /;"	d
TIM_AUTOMATICOUTPUT_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_AUTOMATICOUTPUT_ENABLE /;"	d
TIM_BREAKPOLARITY_HIGH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_BREAKPOLARITY_HIGH /;"	d
TIM_BREAKPOLARITY_LOW	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_BREAKPOLARITY_LOW /;"	d
TIM_BREAK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_BREAK_DISABLE /;"	d
TIM_BREAK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_BREAK_ENABLE /;"	d
TIM_Base_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^} TIM_Base_InitTypeDef;$/;"	t	typeref:struct:__anon293
TIM_CCER_CCxE_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_CCER_CCxE_MASK /;"	d
TIM_CCER_CCxNE_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_CCER_CCxNE_MASK /;"	d
TIM_CCxN_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_CCxN_DISABLE /;"	d
TIM_CCxN_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_CCxN_ENABLE /;"	d
TIM_CCx_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_CCx_DISABLE /;"	d
TIM_CCx_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_CCx_ENABLE /;"	d
TIM_CHANNEL_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_CHANNEL_1 /;"	d
TIM_CHANNEL_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_CHANNEL_2 /;"	d
TIM_CHANNEL_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_CHANNEL_3 /;"	d
TIM_CHANNEL_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_CHANNEL_4 /;"	d
TIM_CHANNEL_ALL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_CHANNEL_ALL /;"	d
TIM_CLEARINPUTPOLARITY_INVERTED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_CLEARINPUTPOLARITY_INVERTED /;"	d
TIM_CLEARINPUTPOLARITY_NONINVERTED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_CLEARINPUTPOLARITY_NONINVERTED /;"	d
TIM_CLEARINPUTPRESCALER_DIV1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_CLEARINPUTPRESCALER_DIV1 /;"	d
TIM_CLEARINPUTPRESCALER_DIV2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_CLEARINPUTPRESCALER_DIV2 /;"	d
TIM_CLEARINPUTPRESCALER_DIV4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_CLEARINPUTPRESCALER_DIV4 /;"	d
TIM_CLEARINPUTPRESCALER_DIV8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_CLEARINPUTPRESCALER_DIV8 /;"	d
TIM_CLEARINPUTSOURCE_ETR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_CLEARINPUTSOURCE_ETR /;"	d
TIM_CLEARINPUTSOURCE_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_CLEARINPUTSOURCE_NONE /;"	d
TIM_CLOCKDIVISION_DIV1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_CLOCKDIVISION_DIV1 /;"	d
TIM_CLOCKDIVISION_DIV2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_CLOCKDIVISION_DIV2 /;"	d
TIM_CLOCKDIVISION_DIV4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_CLOCKDIVISION_DIV4 /;"	d
TIM_CLOCKPOLARITY_BOTHEDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_CLOCKPOLARITY_BOTHEDGE /;"	d
TIM_CLOCKPOLARITY_FALLING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_CLOCKPOLARITY_FALLING /;"	d
TIM_CLOCKPOLARITY_INVERTED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_CLOCKPOLARITY_INVERTED /;"	d
TIM_CLOCKPOLARITY_NONINVERTED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_CLOCKPOLARITY_NONINVERTED /;"	d
TIM_CLOCKPOLARITY_RISING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_CLOCKPOLARITY_RISING /;"	d
TIM_CLOCKPRESCALER_DIV1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_CLOCKPRESCALER_DIV1 /;"	d
TIM_CLOCKPRESCALER_DIV2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_CLOCKPRESCALER_DIV2 /;"	d
TIM_CLOCKPRESCALER_DIV4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_CLOCKPRESCALER_DIV4 /;"	d
TIM_CLOCKPRESCALER_DIV8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_CLOCKPRESCALER_DIV8 /;"	d
TIM_CLOCKSOURCE_ETRMODE1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define	TIM_CLOCKSOURCE_ETRMODE1 /;"	d
TIM_CLOCKSOURCE_ETRMODE2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define	TIM_CLOCKSOURCE_ETRMODE2 /;"	d
TIM_CLOCKSOURCE_INTERNAL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define	TIM_CLOCKSOURCE_INTERNAL /;"	d
TIM_CLOCKSOURCE_ITR0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define	TIM_CLOCKSOURCE_ITR0 /;"	d
TIM_CLOCKSOURCE_ITR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define	TIM_CLOCKSOURCE_ITR1 /;"	d
TIM_CLOCKSOURCE_ITR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define	TIM_CLOCKSOURCE_ITR2 /;"	d
TIM_CLOCKSOURCE_ITR3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define	TIM_CLOCKSOURCE_ITR3 /;"	d
TIM_CLOCKSOURCE_TI1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define	TIM_CLOCKSOURCE_TI1 /;"	d
TIM_CLOCKSOURCE_TI1ED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define	TIM_CLOCKSOURCE_TI1ED /;"	d
TIM_CLOCKSOURCE_TI2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define	TIM_CLOCKSOURCE_TI2 /;"	d
TIM_COMMUTATION_SOFTWARE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_COMMUTATION_SOFTWARE /;"	d
TIM_COMMUTATION_TRGI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_COMMUTATION_TRGI /;"	d
TIM_COUNTERMODE_CENTERALIGNED1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_COUNTERMODE_CENTERALIGNED1 /;"	d
TIM_COUNTERMODE_CENTERALIGNED2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_COUNTERMODE_CENTERALIGNED2 /;"	d
TIM_COUNTERMODE_CENTERALIGNED3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_COUNTERMODE_CENTERALIGNED3 /;"	d
TIM_COUNTERMODE_DOWN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_COUNTERMODE_DOWN /;"	d
TIM_COUNTERMODE_UP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_COUNTERMODE_UP /;"	d
TIM_ClearInputConfigTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^}TIM_ClearInputConfigTypeDef;$/;"	t	typeref:struct:__anon299
TIM_ClockConfigTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^}TIM_ClockConfigTypeDef;$/;"	t	typeref:struct:__anon298
TIM_DMABASE_ARR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMABASE_ARR /;"	d
TIM_DMABASE_BDTR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMABASE_BDTR /;"	d
TIM_DMABASE_CCER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMABASE_CCER /;"	d
TIM_DMABASE_CCMR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMABASE_CCMR1 /;"	d
TIM_DMABASE_CCMR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMABASE_CCMR2 /;"	d
TIM_DMABASE_CCR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMABASE_CCR1 /;"	d
TIM_DMABASE_CCR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMABASE_CCR2 /;"	d
TIM_DMABASE_CCR3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMABASE_CCR3 /;"	d
TIM_DMABASE_CCR4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMABASE_CCR4 /;"	d
TIM_DMABASE_CNT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMABASE_CNT /;"	d
TIM_DMABASE_CR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMABASE_CR1 /;"	d
TIM_DMABASE_CR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMABASE_CR2 /;"	d
TIM_DMABASE_DCR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMABASE_DCR /;"	d
TIM_DMABASE_DIER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMABASE_DIER /;"	d
TIM_DMABASE_EGR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMABASE_EGR /;"	d
TIM_DMABASE_OR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMABASE_OR /;"	d
TIM_DMABASE_PSC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMABASE_PSC /;"	d
TIM_DMABASE_RCR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMABASE_RCR /;"	d
TIM_DMABASE_SMCR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMABASE_SMCR /;"	d
TIM_DMABASE_SR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMABASE_SR /;"	d
TIM_DMABURSTLENGTH_10TRANSFERS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMABURSTLENGTH_10TRANSFERS /;"	d
TIM_DMABURSTLENGTH_11TRANSFERS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMABURSTLENGTH_11TRANSFERS /;"	d
TIM_DMABURSTLENGTH_12TRANSFERS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMABURSTLENGTH_12TRANSFERS /;"	d
TIM_DMABURSTLENGTH_13TRANSFERS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMABURSTLENGTH_13TRANSFERS /;"	d
TIM_DMABURSTLENGTH_14TRANSFERS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMABURSTLENGTH_14TRANSFERS /;"	d
TIM_DMABURSTLENGTH_15TRANSFERS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMABURSTLENGTH_15TRANSFERS /;"	d
TIM_DMABURSTLENGTH_16TRANSFERS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMABURSTLENGTH_16TRANSFERS /;"	d
TIM_DMABURSTLENGTH_17TRANSFERS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMABURSTLENGTH_17TRANSFERS /;"	d
TIM_DMABURSTLENGTH_18TRANSFERS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMABURSTLENGTH_18TRANSFERS /;"	d
TIM_DMABURSTLENGTH_1TRANSFER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMABURSTLENGTH_1TRANSFER /;"	d
TIM_DMABURSTLENGTH_2TRANSFERS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMABURSTLENGTH_2TRANSFERS /;"	d
TIM_DMABURSTLENGTH_3TRANSFERS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMABURSTLENGTH_3TRANSFERS /;"	d
TIM_DMABURSTLENGTH_4TRANSFERS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMABURSTLENGTH_4TRANSFERS /;"	d
TIM_DMABURSTLENGTH_5TRANSFERS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMABURSTLENGTH_5TRANSFERS /;"	d
TIM_DMABURSTLENGTH_6TRANSFERS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMABURSTLENGTH_6TRANSFERS /;"	d
TIM_DMABURSTLENGTH_7TRANSFERS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMABURSTLENGTH_7TRANSFERS /;"	d
TIM_DMABURSTLENGTH_8TRANSFERS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMABURSTLENGTH_8TRANSFERS /;"	d
TIM_DMABURSTLENGTH_9TRANSFERS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMABURSTLENGTH_9TRANSFERS /;"	d
TIM_DMA_CC1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMA_CC1 /;"	d
TIM_DMA_CC2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMA_CC2 /;"	d
TIM_DMA_CC3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMA_CC3 /;"	d
TIM_DMA_CC4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMA_CC4 /;"	d
TIM_DMA_COM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMA_COM /;"	d
TIM_DMA_ID_CC1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMA_ID_CC1 /;"	d
TIM_DMA_ID_CC2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMA_ID_CC2 /;"	d
TIM_DMA_ID_CC3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMA_ID_CC3 /;"	d
TIM_DMA_ID_CC4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMA_ID_CC4 /;"	d
TIM_DMA_ID_COMMUTATION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMA_ID_COMMUTATION /;"	d
TIM_DMA_ID_TRIGGER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMA_ID_TRIGGER /;"	d
TIM_DMA_ID_UPDATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMA_ID_UPDATE /;"	d
TIM_DMA_TRIGGER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMA_TRIGGER /;"	d
TIM_DMA_UPDATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_DMA_UPDATE /;"	d
TIM_ENCODERMODE_TI1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_ENCODERMODE_TI1 /;"	d
TIM_ENCODERMODE_TI12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_ENCODERMODE_TI12 /;"	d
TIM_ENCODERMODE_TI2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_ENCODERMODE_TI2 /;"	d
TIM_ETRPOLARITY_INVERTED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_ETRPOLARITY_INVERTED /;"	d
TIM_ETRPOLARITY_NONINVERTED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_ETRPOLARITY_NONINVERTED /;"	d
TIM_ETRPRESCALER_DIV1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_ETRPRESCALER_DIV1 /;"	d
TIM_ETRPRESCALER_DIV2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_ETRPRESCALER_DIV2 /;"	d
TIM_ETRPRESCALER_DIV4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_ETRPRESCALER_DIV4 /;"	d
TIM_ETRPRESCALER_DIV8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_ETRPRESCALER_DIV8 /;"	d
TIM_EVENTSOURCE_BREAK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_EVENTSOURCE_BREAK /;"	d
TIM_EVENTSOURCE_CC1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_EVENTSOURCE_CC1 /;"	d
TIM_EVENTSOURCE_CC2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_EVENTSOURCE_CC2 /;"	d
TIM_EVENTSOURCE_CC3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_EVENTSOURCE_CC3 /;"	d
TIM_EVENTSOURCE_CC4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_EVENTSOURCE_CC4 /;"	d
TIM_EVENTSOURCE_COM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_EVENTSOURCE_COM /;"	d
TIM_EVENTSOURCE_TRIGGER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_EVENTSOURCE_TRIGGER /;"	d
TIM_EVENTSOURCE_UPDATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_EVENTSOURCE_UPDATE /;"	d
TIM_Encoder_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^} TIM_Encoder_InitTypeDef;$/;"	t	typeref:struct:__anon297
TIM_FLAG_BREAK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_FLAG_BREAK /;"	d
TIM_FLAG_CC1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_FLAG_CC1 /;"	d
TIM_FLAG_CC1OF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_FLAG_CC1OF /;"	d
TIM_FLAG_CC2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_FLAG_CC2 /;"	d
TIM_FLAG_CC2OF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_FLAG_CC2OF /;"	d
TIM_FLAG_CC3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_FLAG_CC3 /;"	d
TIM_FLAG_CC3OF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_FLAG_CC3OF /;"	d
TIM_FLAG_CC4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_FLAG_CC4 /;"	d
TIM_FLAG_CC4OF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_FLAG_CC4OF /;"	d
TIM_FLAG_COM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_FLAG_COM /;"	d
TIM_FLAG_TRIGGER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_FLAG_TRIGGER /;"	d
TIM_FLAG_UPDATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_FLAG_UPDATE /;"	d
TIM_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^}TIM_HandleTypeDef;$/;"	t	typeref:struct:__anon303
TIM_ICPOLARITY_BOTHEDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define  TIM_ICPOLARITY_BOTHEDGE /;"	d
TIM_ICPOLARITY_FALLING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define  TIM_ICPOLARITY_FALLING /;"	d
TIM_ICPOLARITY_RISING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define  TIM_ICPOLARITY_RISING /;"	d
TIM_ICPSC_DIV1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_ICPSC_DIV1 /;"	d
TIM_ICPSC_DIV2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_ICPSC_DIV2 /;"	d
TIM_ICPSC_DIV4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_ICPSC_DIV4 /;"	d
TIM_ICPSC_DIV8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_ICPSC_DIV8 /;"	d
TIM_ICSELECTION_DIRECTTI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_ICSELECTION_DIRECTTI /;"	d
TIM_ICSELECTION_INDIRECTTI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_ICSELECTION_INDIRECTTI /;"	d
TIM_ICSELECTION_TRC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_ICSELECTION_TRC /;"	d
TIM_IC_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^} TIM_IC_InitTypeDef;$/;"	t	typeref:struct:__anon296
TIM_INPUTCHANNELPOLARITY_BOTHEDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define  TIM_INPUTCHANNELPOLARITY_BOTHEDGE /;"	d
TIM_INPUTCHANNELPOLARITY_FALLING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define  TIM_INPUTCHANNELPOLARITY_FALLING /;"	d
TIM_INPUTCHANNELPOLARITY_RISING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define  TIM_INPUTCHANNELPOLARITY_RISING /;"	d
TIM_IT_BREAK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_IT_BREAK /;"	d
TIM_IT_CC1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_IT_CC1 /;"	d
TIM_IT_CC2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_IT_CC2 /;"	d
TIM_IT_CC3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_IT_CC3 /;"	d
TIM_IT_CC4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_IT_CC4 /;"	d
TIM_IT_COM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_IT_COM /;"	d
TIM_IT_TRIGGER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_IT_TRIGGER /;"	d
TIM_IT_UPDATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_IT_UPDATE /;"	d
TIM_LOCKLEVEL_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_LOCKLEVEL_1 /;"	d
TIM_LOCKLEVEL_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_LOCKLEVEL_2 /;"	d
TIM_LOCKLEVEL_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_LOCKLEVEL_3 /;"	d
TIM_LOCKLEVEL_OFF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_LOCKLEVEL_OFF	/;"	d
TIM_MASTERSLAVEMODE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_MASTERSLAVEMODE_DISABLE /;"	d
TIM_MASTERSLAVEMODE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_MASTERSLAVEMODE_ENABLE /;"	d
TIM_OCFAST_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_OCFAST_DISABLE /;"	d
TIM_OCFAST_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_OCFAST_ENABLE /;"	d
TIM_OCIDLESTATE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_OCIDLESTATE_RESET /;"	d
TIM_OCIDLESTATE_SET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_OCIDLESTATE_SET /;"	d
TIM_OCMODE_ACTIVE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_OCMODE_ACTIVE /;"	d
TIM_OCMODE_FORCED_ACTIVE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_OCMODE_FORCED_ACTIVE /;"	d
TIM_OCMODE_FORCED_INACTIVE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_OCMODE_FORCED_INACTIVE /;"	d
TIM_OCMODE_INACTIVE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_OCMODE_INACTIVE /;"	d
TIM_OCMODE_PWM1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_OCMODE_PWM1 /;"	d
TIM_OCMODE_PWM2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_OCMODE_PWM2 /;"	d
TIM_OCMODE_TIMING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_OCMODE_TIMING /;"	d
TIM_OCMODE_TOGGLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_OCMODE_TOGGLE /;"	d
TIM_OCNIDLESTATE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_OCNIDLESTATE_RESET /;"	d
TIM_OCNIDLESTATE_SET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_OCNIDLESTATE_SET /;"	d
TIM_OCNPOLARITY_HIGH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_OCNPOLARITY_HIGH /;"	d
TIM_OCNPOLARITY_LOW	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_OCNPOLARITY_LOW /;"	d
TIM_OCPOLARITY_HIGH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_OCPOLARITY_HIGH /;"	d
TIM_OCPOLARITY_LOW	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_OCPOLARITY_LOW /;"	d
TIM_OC_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^} TIM_OC_InitTypeDef;  $/;"	t	typeref:struct:__anon294
TIM_OPMODE_REPETITIVE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_OPMODE_REPETITIVE /;"	d
TIM_OPMODE_SINGLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_OPMODE_SINGLE /;"	d
TIM_OSSI_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_OSSI_DISABLE /;"	d
TIM_OSSI_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_OSSI_ENABLE	/;"	d
TIM_OSSR_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_OSSR_DISABLE /;"	d
TIM_OSSR_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_OSSR_ENABLE /;"	d
TIM_OnePulse_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^} TIM_OnePulse_InitTypeDef;  $/;"	t	typeref:struct:__anon295
TIM_RESET_CAPTUREPOLARITY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_RESET_CAPTUREPOLARITY(/;"	d
TIM_RESET_ICPRESCALERVALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_RESET_ICPRESCALERVALUE(/;"	d
TIM_SET_CAPTUREPOLARITY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_SET_CAPTUREPOLARITY(/;"	d
TIM_SET_ICPRESCALERVALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_SET_ICPRESCALERVALUE(/;"	d
TIM_SLAVEMODE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_SLAVEMODE_DISABLE /;"	d
TIM_SLAVEMODE_EXTERNAL1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_SLAVEMODE_EXTERNAL1 /;"	d
TIM_SLAVEMODE_GATED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_SLAVEMODE_GATED /;"	d
TIM_SLAVEMODE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_SLAVEMODE_RESET /;"	d
TIM_SLAVEMODE_TRIGGER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_SLAVEMODE_TRIGGER /;"	d
TIM_SlaveConfigTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^}TIM_SlaveConfigTypeDef;$/;"	t	typeref:struct:__anon300
TIM_TI1SELECTION_CH1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_TI1SELECTION_CH1 /;"	d
TIM_TI1SELECTION_XORCOMBINATION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_TI1SELECTION_XORCOMBINATION /;"	d
TIM_TRGO_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define	TIM_TRGO_ENABLE /;"	d
TIM_TRGO_OC1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define	TIM_TRGO_OC1 /;"	d
TIM_TRGO_OC1REF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define	TIM_TRGO_OC1REF /;"	d
TIM_TRGO_OC2REF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define	TIM_TRGO_OC2REF /;"	d
TIM_TRGO_OC3REF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define	TIM_TRGO_OC3REF /;"	d
TIM_TRGO_OC4REF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define	TIM_TRGO_OC4REF /;"	d
TIM_TRGO_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define	TIM_TRGO_RESET /;"	d
TIM_TRGO_UPDATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define	TIM_TRGO_UPDATE /;"	d
TIM_TRIGGERPOLARITY_BOTHEDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_TRIGGERPOLARITY_BOTHEDGE /;"	d
TIM_TRIGGERPOLARITY_FALLING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_TRIGGERPOLARITY_FALLING /;"	d
TIM_TRIGGERPOLARITY_INVERTED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_TRIGGERPOLARITY_INVERTED /;"	d
TIM_TRIGGERPOLARITY_NONINVERTED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_TRIGGERPOLARITY_NONINVERTED /;"	d
TIM_TRIGGERPOLARITY_RISING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_TRIGGERPOLARITY_RISING /;"	d
TIM_TRIGGERPRESCALER_DIV1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_TRIGGERPRESCALER_DIV1 /;"	d
TIM_TRIGGERPRESCALER_DIV2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_TRIGGERPRESCALER_DIV2 /;"	d
TIM_TRIGGERPRESCALER_DIV4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_TRIGGERPRESCALER_DIV4 /;"	d
TIM_TRIGGERPRESCALER_DIV8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_TRIGGERPRESCALER_DIV8 /;"	d
TIM_TS_ETRF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_TS_ETRF /;"	d
TIM_TS_ITR0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_TS_ITR0 /;"	d
TIM_TS_ITR1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_TS_ITR1 /;"	d
TIM_TS_ITR2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_TS_ITR2 /;"	d
TIM_TS_ITR3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_TS_ITR3 /;"	d
TIM_TS_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_TS_NONE /;"	d
TIM_TS_TI1FP1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_TS_TI1FP1 /;"	d
TIM_TS_TI1F_ED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_TS_TI1F_ED /;"	d
TIM_TS_TI2FP2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define TIM_TS_TI2FP2 /;"	d
TriggerFilter	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t  TriggerFilter;     \/*!< Input trigger filter $/;"	m	struct:__anon300
TriggerPolarity	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t  TriggerPolarity;   \/*!< Input Trigger polarity $/;"	m	struct:__anon300
TriggerPrescaler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  uint32_t  TriggerPrescaler;  \/*!< Input trigger prescaler $/;"	m	struct:__anon300
__HAL_TIM_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define __HAL_TIM_CLEAR_FLAG(/;"	d
__HAL_TIM_CLEAR_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define __HAL_TIM_CLEAR_IT(/;"	d
__HAL_TIM_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define __HAL_TIM_DISABLE(/;"	d
__HAL_TIM_DISABLE_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define __HAL_TIM_DISABLE_DMA(/;"	d
__HAL_TIM_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define __HAL_TIM_DISABLE_IT(/;"	d
__HAL_TIM_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define __HAL_TIM_ENABLE(/;"	d
__HAL_TIM_ENABLE_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define __HAL_TIM_ENABLE_DMA(/;"	d
__HAL_TIM_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define __HAL_TIM_ENABLE_IT(/;"	d
__HAL_TIM_GET_AUTORELOAD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define __HAL_TIM_GET_AUTORELOAD(/;"	d
__HAL_TIM_GET_CLOCKDIVISION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define __HAL_TIM_GET_CLOCKDIVISION(/;"	d
__HAL_TIM_GET_COMPARE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define __HAL_TIM_GET_COMPARE(/;"	d
__HAL_TIM_GET_COUNTER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define __HAL_TIM_GET_COUNTER(/;"	d
__HAL_TIM_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define __HAL_TIM_GET_FLAG(/;"	d
__HAL_TIM_GET_ICPRESCALER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define __HAL_TIM_GET_ICPRESCALER(/;"	d
__HAL_TIM_GET_IT_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define __HAL_TIM_GET_IT_SOURCE(/;"	d
__HAL_TIM_IS_TIM_COUNTING_DOWN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define __HAL_TIM_IS_TIM_COUNTING_DOWN(/;"	d
__HAL_TIM_MOE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define __HAL_TIM_MOE_DISABLE(/;"	d
__HAL_TIM_MOE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define __HAL_TIM_MOE_ENABLE(/;"	d
__HAL_TIM_RESET_HANDLE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define __HAL_TIM_RESET_HANDLE_STATE(/;"	d
__HAL_TIM_SET_AUTORELOAD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define __HAL_TIM_SET_AUTORELOAD(/;"	d
__HAL_TIM_SET_CAPTUREPOLARITY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define __HAL_TIM_SET_CAPTUREPOLARITY(/;"	d
__HAL_TIM_SET_CLOCKDIVISION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define __HAL_TIM_SET_CLOCKDIVISION(/;"	d
__HAL_TIM_SET_COMPARE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define __HAL_TIM_SET_COMPARE(/;"	d
__HAL_TIM_SET_COUNTER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define __HAL_TIM_SET_COUNTER(/;"	d
__HAL_TIM_SET_ICPRESCALER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define __HAL_TIM_SET_ICPRESCALER(/;"	d
__HAL_TIM_SET_PRESCALER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define __HAL_TIM_SET_PRESCALER(/;"	d
__HAL_TIM_URS_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define __HAL_TIM_URS_DISABLE(/;"	d
__HAL_TIM_URS_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define __HAL_TIM_URS_ENABLE(/;"	d
__STM32F4xx_HAL_TIM_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^#define __STM32F4xx_HAL_TIM_H$/;"	d
hdma	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim.h	/^  DMA_HandleTypeDef           *hdma[7];      \/*!< DMA Handlers array$/;"	m	struct:__anon303
HAL_TIMEx_BreakCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.c	/^__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIMEx_CommutationCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.c	/^__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIMEx_ConfigBreakDeadTime	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim, $/;"	f
HAL_TIMEx_ConfigCommutationEvent	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_ConfigCommutationEvent(TIM_HandleTypeDef *htim, uint32_t  InputTrigger, uint32_t  CommutationSource)$/;"	f
HAL_TIMEx_ConfigCommutationEvent_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_ConfigCommutationEvent_DMA(TIM_HandleTypeDef *htim, uint32_t  InputTrigger, uint32_t  CommutationSource)$/;"	f
HAL_TIMEx_ConfigCommutationEvent_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_ConfigCommutationEvent_IT(TIM_HandleTypeDef *htim, uint32_t  InputTrigger, uint32_t  CommutationSource)$/;"	f
HAL_TIMEx_HallSensor_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_HallSensor_DeInit(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIMEx_HallSensor_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.c	/^HAL_TIM_StateTypeDef HAL_TIMEx_HallSensor_GetState(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIMEx_HallSensor_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, TIM_HallSensor_InitTypeDef* sConfig)$/;"	f
HAL_TIMEx_HallSensor_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.c	/^__weak void HAL_TIMEx_HallSensor_MspDeInit(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIMEx_HallSensor_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.c	/^__weak void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIMEx_HallSensor_Start	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIMEx_HallSensor_Start_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length)$/;"	f
HAL_TIMEx_HallSensor_Start_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_IT(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIMEx_HallSensor_Stop	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIMEx_HallSensor_Stop_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_DMA(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIMEx_HallSensor_Stop_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_IT(TIM_HandleTypeDef *htim)$/;"	f
HAL_TIMEx_MasterConfigSynchronization	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)$/;"	f
HAL_TIMEx_OCN_Start	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_OCN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f
HAL_TIMEx_OCN_Start_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_OCN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)$/;"	f
HAL_TIMEx_OCN_Start_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_OCN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f
HAL_TIMEx_OCN_Stop	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_OCN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f
HAL_TIMEx_OCN_Stop_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f
HAL_TIMEx_OCN_Stop_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f
HAL_TIMEx_OnePulseN_Start	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel)$/;"	f
HAL_TIMEx_OnePulseN_Start_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)$/;"	f
HAL_TIMEx_OnePulseN_Stop	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel)$/;"	f
HAL_TIMEx_OnePulseN_Stop_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)$/;"	f
HAL_TIMEx_PWMN_Start	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f
HAL_TIMEx_PWMN_Start_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)$/;"	f
HAL_TIMEx_PWMN_Start_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f
HAL_TIMEx_PWMN_Stop	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f
HAL_TIMEx_PWMN_Stop_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f
HAL_TIMEx_PWMN_Stop_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_IT (TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f
HAL_TIMEx_RemapConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap)$/;"	f
TIMEx_DMACommutationCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.c	/^void TIMEx_DMACommutationCplt(DMA_HandleTypeDef *hdma)$/;"	f
TIM_CCxNChannelCmd	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.c	/^static void TIM_CCxNChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelNState)$/;"	f	file:
AutomaticOutput	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.h	/^  uint32_t AutomaticOutput;               \/*!< TIM Automatic Output Enable state. $/;"	m	struct:__anon306
BreakPolarity	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.h	/^  uint32_t BreakPolarity;                 \/*!< TIM Break input polarity. $/;"	m	struct:__anon306
BreakState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.h	/^  uint32_t BreakState;                   \/*!< TIM Break State. $/;"	m	struct:__anon306
Commutation_Delay	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.h	/^  uint32_t Commutation_Delay;  \/*!< Specifies the pulse value to be loaded into the Capture Compare Register. $/;"	m	struct:__anon304
DeadTime	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.h	/^  uint32_t DeadTime;                     \/*!< TIM dead Time. $/;"	m	struct:__anon306
IC1Filter	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.h	/^  uint32_t IC1Filter;           \/*!< Specifies the input capture filter.$/;"	m	struct:__anon304
IC1Polarity	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.h	/^  uint32_t IC1Polarity;            \/*!< Specifies the active edge of the input signal.$/;"	m	struct:__anon304
IC1Prescaler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.h	/^  uint32_t IC1Prescaler;        \/*!< Specifies the Input Capture Prescaler.$/;"	m	struct:__anon304
IS_TIM_DEADTIME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.h	/^#define IS_TIM_DEADTIME(/;"	d
IS_TIM_REMAP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.h	/^#define IS_TIM_REMAP(/;"	d
LockLevel	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.h	/^  uint32_t LockLevel;                     \/*!< TIM Lock level.$/;"	m	struct:__anon306
MasterOutputTrigger	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.h	/^  uint32_t  MasterOutputTrigger;   \/*!< Trigger output (TRGO) selection. $/;"	m	struct:__anon305
MasterSlaveMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.h	/^  uint32_t  MasterSlaveMode;       \/*!< Master\/slave mode selection. $/;"	m	struct:__anon305
OffStateIDLEMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.h	/^  uint32_t OffStateIDLEMode;          \/*!< TIM off state in IDLE mode.$/;"	m	struct:__anon306
OffStateRunMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.h	/^  uint32_t OffStateRunMode;            \/*!< TIM off state in run mode.$/;"	m	struct:__anon306
TIM_BreakDeadTimeConfigTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.h	/^}TIM_BreakDeadTimeConfigTypeDef;$/;"	t	typeref:struct:__anon306
TIM_HallSensor_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.h	/^} TIM_HallSensor_InitTypeDef;$/;"	t	typeref:struct:__anon304
TIM_MasterConfigTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.h	/^}TIM_MasterConfigTypeDef;$/;"	t	typeref:struct:__anon305
TIM_TIM11_GPIO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.h	/^#define TIM_TIM11_GPIO /;"	d
TIM_TIM11_HSE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.h	/^#define TIM_TIM11_HSE /;"	d
TIM_TIM11_SPDIFRX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.h	/^#define TIM_TIM11_SPDIFRX /;"	d
TIM_TIM2_ETH_PTP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.h	/^#define TIM_TIM2_ETH_PTP /;"	d
TIM_TIM2_TIM8_TRGO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.h	/^#define TIM_TIM2_TIM8_TRGO /;"	d
TIM_TIM2_USBFS_SOF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.h	/^#define TIM_TIM2_USBFS_SOF /;"	d
TIM_TIM2_USBHS_SOF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.h	/^#define TIM_TIM2_USBHS_SOF /;"	d
TIM_TIM5_GPIO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.h	/^#define TIM_TIM5_GPIO /;"	d
TIM_TIM5_LSE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.h	/^#define TIM_TIM5_LSE /;"	d
TIM_TIM5_LSI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.h	/^#define TIM_TIM5_LSI /;"	d
TIM_TIM5_RTC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.h	/^#define TIM_TIM5_RTC /;"	d
__STM32F4xx_HAL_TIM_EX_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_tim_ex.h	/^#define __STM32F4xx_HAL_TIM_EX_H$/;"	d
HAL_HalfDuplex_EnableReceiver	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)$/;"	f
HAL_HalfDuplex_EnableTransmitter	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)$/;"	f
HAL_HalfDuplex_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)$/;"	f
HAL_LIN_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^HAL_StatusTypeDef HAL_LIN_Init(UART_HandleTypeDef *huart, uint32_t BreakDetectLength)$/;"	f
HAL_LIN_SendBreak	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^HAL_StatusTypeDef HAL_LIN_SendBreak(UART_HandleTypeDef *huart)$/;"	f
HAL_MultiProcessor_EnterMuteMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^HAL_StatusTypeDef HAL_MultiProcessor_EnterMuteMode(UART_HandleTypeDef *huart)$/;"	f
HAL_MultiProcessor_ExitMuteMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^HAL_StatusTypeDef HAL_MultiProcessor_ExitMuteMode(UART_HandleTypeDef *huart)$/;"	f
HAL_MultiProcessor_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^HAL_StatusTypeDef HAL_MultiProcessor_Init(UART_HandleTypeDef *huart, uint8_t Address, uint32_t WakeUpMethod)$/;"	f
HAL_UART_DMAPause	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart)$/;"	f
HAL_UART_DMAResume	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart)$/;"	f
HAL_UART_DMAStop	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)$/;"	f
HAL_UART_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)$/;"	f
HAL_UART_ErrorCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^ __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)$/;"	f
HAL_UART_GetError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^uint32_t HAL_UART_GetError(UART_HandleTypeDef *huart)$/;"	f
HAL_UART_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)$/;"	f
HAL_UART_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)$/;"	f
HAL_UART_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)$/;"	f
HAL_UART_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^ __weak void HAL_UART_MspDeInit(UART_HandleTypeDef *huart)$/;"	f
HAL_UART_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^ __weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)$/;"	f
HAL_UART_Receive	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)$/;"	f
HAL_UART_Receive_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)$/;"	f
HAL_UART_Receive_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)$/;"	f
HAL_UART_RxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)$/;"	f
HAL_UART_RxHalfCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)$/;"	f
HAL_UART_Transmit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)$/;"	f
HAL_UART_Transmit_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)$/;"	f
HAL_UART_Transmit_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)$/;"	f
HAL_UART_TxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^ __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)$/;"	f
HAL_UART_TxHalfCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^ __weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)$/;"	f
UART_DMAError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^static void UART_DMAError(DMA_HandleTypeDef *hdma)   $/;"	f	file:
UART_DMAReceiveCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)  $/;"	f	file:
UART_DMARxHalfCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)$/;"	f	file:
UART_DMATransmitCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)$/;"	f	file:
UART_DMATxHalfCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)$/;"	f	file:
UART_EndTransmit_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)$/;"	f	file:
UART_Receive_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)$/;"	f	file:
UART_SetConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^static void UART_SetConfig(UART_HandleTypeDef *huart)$/;"	f	file:
UART_TIMEOUT_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^#define UART_TIMEOUT_VALUE /;"	d	file:
UART_Transmit_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)$/;"	f	file:
UART_WaitOnFlagUntilTimeout	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.c	/^static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Timeout)$/;"	f	file:
BaudRate	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^  uint32_t BaudRate;                  \/*!< This member configures the UART communication baud rate.$/;"	m	struct:__anon307
ErrorCode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^  __IO uint32_t                 ErrorCode;        \/*!< UART Error code                    *\/$/;"	m	struct:__anon309
HAL_UART_ERROR_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define HAL_UART_ERROR_DMA /;"	d
HAL_UART_ERROR_FE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define HAL_UART_ERROR_FE /;"	d
HAL_UART_ERROR_NE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define HAL_UART_ERROR_NE /;"	d
HAL_UART_ERROR_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define HAL_UART_ERROR_NONE /;"	d
HAL_UART_ERROR_ORE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define HAL_UART_ERROR_ORE /;"	d
HAL_UART_ERROR_PE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define HAL_UART_ERROR_PE /;"	d
HAL_UART_STATE_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^  HAL_UART_STATE_BUSY              = 0x02,    \/*!< an internal process is ongoing                     *\/   $/;"	e	enum:__anon308
HAL_UART_STATE_BUSY_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^  HAL_UART_STATE_BUSY_RX           = 0x22,    \/*!< Data Reception process is ongoing                  *\/$/;"	e	enum:__anon308
HAL_UART_STATE_BUSY_TX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^  HAL_UART_STATE_BUSY_TX           = 0x12,    \/*!< Data Transmission process is ongoing               *\/ $/;"	e	enum:__anon308
HAL_UART_STATE_BUSY_TX_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^  HAL_UART_STATE_BUSY_TX_RX        = 0x32,    \/*!< Data Transmission and Reception process is ongoing *\/  $/;"	e	enum:__anon308
HAL_UART_STATE_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^  HAL_UART_STATE_ERROR             = 0x04     \/*!< Error                                              *\/      $/;"	e	enum:__anon308
HAL_UART_STATE_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^  HAL_UART_STATE_READY             = 0x01,    \/*!< Peripheral Initialized and ready for use           *\/$/;"	e	enum:__anon308
HAL_UART_STATE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^  HAL_UART_STATE_RESET             = 0x00,    \/*!< Peripheral is not yet Initialized                  *\/$/;"	e	enum:__anon308
HAL_UART_STATE_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^  HAL_UART_STATE_TIMEOUT           = 0x03,    \/*!< Timeout state                                      *\/$/;"	e	enum:__anon308
HAL_UART_StateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^}HAL_UART_StateTypeDef;$/;"	t	typeref:enum:__anon308
HwFlowCtl	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^  uint32_t HwFlowCtl;                 \/*!< Specifies whether the hardware flow control mode is enabled$/;"	m	struct:__anon307
IS_UART_ADDRESS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define IS_UART_ADDRESS(/;"	d
IS_UART_BAUDRATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define IS_UART_BAUDRATE(/;"	d
IS_UART_HARDWARE_FLOW_CONTROL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define IS_UART_HARDWARE_FLOW_CONTROL(/;"	d
IS_UART_LIN_BREAK_DETECT_LENGTH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define IS_UART_LIN_BREAK_DETECT_LENGTH(/;"	d
IS_UART_LIN_OVERSAMPLING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define IS_UART_LIN_OVERSAMPLING(/;"	d
IS_UART_LIN_WORD_LENGTH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define IS_UART_LIN_WORD_LENGTH(/;"	d
IS_UART_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define IS_UART_MODE(/;"	d
IS_UART_OVERSAMPLING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define IS_UART_OVERSAMPLING(/;"	d
IS_UART_PARITY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define IS_UART_PARITY(/;"	d
IS_UART_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define IS_UART_STATE(/;"	d
IS_UART_STOPBITS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define IS_UART_STOPBITS(/;"	d
IS_UART_WAKEUPMETHOD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define IS_UART_WAKEUPMETHOD(/;"	d
IS_UART_WORD_LENGTH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define IS_UART_WORD_LENGTH(/;"	d
Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^  UART_InitTypeDef              Init;             \/*!< UART communication parameters      *\/$/;"	m	struct:__anon309
Instance	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^  USART_TypeDef                 *Instance;        \/*!< UART registers base address        *\/$/;"	m	struct:__anon309
Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^  HAL_LockTypeDef               Lock;             \/*!< Locking object                     *\/$/;"	m	struct:__anon309
Mode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^  uint32_t Mode;                      \/*!< Specifies whether the Receive or Transmit mode is enabled or disabled.$/;"	m	struct:__anon307
OverSampling	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^  uint32_t OverSampling;              \/*!< Specifies whether the Over sampling 8 is enabled or disabled, to achieve higher speed (up to fPCLK\/8).$/;"	m	struct:__anon307
Parity	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^  uint32_t Parity;                    \/*!< Specifies the parity mode.$/;"	m	struct:__anon307
RxXferCount	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^  uint16_t                      RxXferCount;      \/*!< UART Rx Transfer Counter           *\/  $/;"	m	struct:__anon309
RxXferSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^  uint16_t                      RxXferSize;       \/*!< UART Rx Transfer size              *\/$/;"	m	struct:__anon309
State	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^  __IO HAL_UART_StateTypeDef    State;            \/*!< UART communication state           *\/$/;"	m	struct:__anon309
StopBits	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^  uint32_t StopBits;                  \/*!< Specifies the number of stop bits transmitted.$/;"	m	struct:__anon307
TxXferCount	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^  uint16_t                      TxXferCount;      \/*!< UART Tx Transfer Counter           *\/$/;"	m	struct:__anon309
TxXferSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^  uint16_t                      TxXferSize;       \/*!< UART Tx Transfer size              *\/$/;"	m	struct:__anon309
UART_BRR_SAMPLING16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_BRR_SAMPLING16(/;"	d
UART_BRR_SAMPLING8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_BRR_SAMPLING8(/;"	d
UART_CR1_REG_INDEX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_CR1_REG_INDEX /;"	d
UART_CR2_REG_INDEX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_CR2_REG_INDEX /;"	d
UART_CR3_REG_INDEX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_CR3_REG_INDEX /;"	d
UART_DIVFRAQ_SAMPLING16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_DIVFRAQ_SAMPLING16(/;"	d
UART_DIVFRAQ_SAMPLING8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_DIVFRAQ_SAMPLING8(/;"	d
UART_DIVMANT_SAMPLING16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_DIVMANT_SAMPLING16(/;"	d
UART_DIVMANT_SAMPLING8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_DIVMANT_SAMPLING8(/;"	d
UART_DIV_SAMPLING16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_DIV_SAMPLING16(/;"	d
UART_DIV_SAMPLING8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_DIV_SAMPLING8(/;"	d
UART_FLAG_CTS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_FLAG_CTS /;"	d
UART_FLAG_FE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_FLAG_FE /;"	d
UART_FLAG_IDLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_FLAG_IDLE /;"	d
UART_FLAG_LBD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_FLAG_LBD /;"	d
UART_FLAG_NE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_FLAG_NE /;"	d
UART_FLAG_ORE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_FLAG_ORE /;"	d
UART_FLAG_PE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_FLAG_PE /;"	d
UART_FLAG_RXNE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_FLAG_RXNE /;"	d
UART_FLAG_TC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_FLAG_TC /;"	d
UART_FLAG_TXE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_FLAG_TXE /;"	d
UART_HWCONTROL_CTS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_HWCONTROL_CTS /;"	d
UART_HWCONTROL_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_HWCONTROL_NONE /;"	d
UART_HWCONTROL_RTS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_HWCONTROL_RTS /;"	d
UART_HWCONTROL_RTS_CTS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_HWCONTROL_RTS_CTS /;"	d
UART_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^}UART_HandleTypeDef;$/;"	t	typeref:struct:__anon309
UART_IT_CTS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_IT_CTS /;"	d
UART_IT_ERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_IT_ERR /;"	d
UART_IT_IDLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_IT_IDLE /;"	d
UART_IT_LBD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_IT_LBD /;"	d
UART_IT_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_IT_MASK /;"	d
UART_IT_PE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_IT_PE /;"	d
UART_IT_RXNE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_IT_RXNE /;"	d
UART_IT_TC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_IT_TC /;"	d
UART_IT_TXE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_IT_TXE /;"	d
UART_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^}UART_InitTypeDef;$/;"	t	typeref:struct:__anon307
UART_LINBREAKDETECTLENGTH_10B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_LINBREAKDETECTLENGTH_10B /;"	d
UART_LINBREAKDETECTLENGTH_11B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_LINBREAKDETECTLENGTH_11B /;"	d
UART_MODE_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_MODE_RX /;"	d
UART_MODE_TX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_MODE_TX /;"	d
UART_MODE_TX_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_MODE_TX_RX /;"	d
UART_OVERSAMPLING_16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_OVERSAMPLING_16 /;"	d
UART_OVERSAMPLING_8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_OVERSAMPLING_8 /;"	d
UART_PARITY_EVEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_PARITY_EVEN /;"	d
UART_PARITY_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_PARITY_NONE /;"	d
UART_PARITY_ODD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_PARITY_ODD /;"	d
UART_STATE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_STATE_DISABLE /;"	d
UART_STATE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_STATE_ENABLE /;"	d
UART_STOPBITS_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_STOPBITS_1 /;"	d
UART_STOPBITS_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_STOPBITS_2 /;"	d
UART_WAKEUPMETHOD_ADDRESSMARK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_WAKEUPMETHOD_ADDRESSMARK /;"	d
UART_WAKEUPMETHOD_IDLELINE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_WAKEUPMETHOD_IDLELINE /;"	d
UART_WORDLENGTH_8B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_WORDLENGTH_8B /;"	d
UART_WORDLENGTH_9B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define UART_WORDLENGTH_9B /;"	d
WordLength	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^  uint32_t WordLength;                \/*!< Specifies the number of data bits transmitted or received in a frame.$/;"	m	struct:__anon307
__HAL_UART_CLEAR_FEFLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define __HAL_UART_CLEAR_FEFLAG(/;"	d
__HAL_UART_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define __HAL_UART_CLEAR_FLAG(/;"	d
__HAL_UART_CLEAR_IDLEFLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define __HAL_UART_CLEAR_IDLEFLAG(/;"	d
__HAL_UART_CLEAR_NEFLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define __HAL_UART_CLEAR_NEFLAG(/;"	d
__HAL_UART_CLEAR_OREFLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define __HAL_UART_CLEAR_OREFLAG(/;"	d
__HAL_UART_CLEAR_PEFLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define __HAL_UART_CLEAR_PEFLAG(/;"	d
__HAL_UART_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define __HAL_UART_DISABLE(/;"	d
__HAL_UART_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define __HAL_UART_DISABLE_IT(/;"	d
__HAL_UART_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define __HAL_UART_ENABLE(/;"	d
__HAL_UART_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define __HAL_UART_ENABLE_IT(/;"	d
__HAL_UART_FLUSH_DRREGISTER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define __HAL_UART_FLUSH_DRREGISTER(/;"	d
__HAL_UART_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define __HAL_UART_GET_FLAG(/;"	d
__HAL_UART_GET_IT_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define __HAL_UART_GET_IT_SOURCE(/;"	d
__HAL_UART_HWCONTROL_CTS_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define __HAL_UART_HWCONTROL_CTS_DISABLE(/;"	d
__HAL_UART_HWCONTROL_CTS_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define __HAL_UART_HWCONTROL_CTS_ENABLE(/;"	d
__HAL_UART_HWCONTROL_RTS_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define __HAL_UART_HWCONTROL_RTS_DISABLE(/;"	d
__HAL_UART_HWCONTROL_RTS_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define __HAL_UART_HWCONTROL_RTS_ENABLE(/;"	d
__HAL_UART_ONE_BIT_SAMPLE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define __HAL_UART_ONE_BIT_SAMPLE_DISABLE(/;"	d
__HAL_UART_ONE_BIT_SAMPLE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define __HAL_UART_ONE_BIT_SAMPLE_ENABLE(/;"	d
__HAL_UART_RESET_HANDLE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define __HAL_UART_RESET_HANDLE_STATE(/;"	d
__STM32F4xx_HAL_UART_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^#define __STM32F4xx_HAL_UART_H$/;"	d
hdmarx	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^  DMA_HandleTypeDef             *hdmarx;          \/*!< UART Rx DMA Handle parameters      *\/$/;"	m	struct:__anon309
hdmatx	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^  DMA_HandleTypeDef             *hdmatx;          \/*!< UART Tx DMA Handle parameters      *\/$/;"	m	struct:__anon309
pRxBuffPtr	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^  uint8_t                       *pRxBuffPtr;      \/*!< Pointer to UART Rx transfer Buffer *\/$/;"	m	struct:__anon309
pTxBuffPtr	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_uart.h	/^  uint8_t                       *pTxBuffPtr;      \/*!< Pointer to UART Tx transfer Buffer *\/$/;"	m	struct:__anon309
DUMMY_DATA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.c	/^#define DUMMY_DATA /;"	d	file:
HAL_USART_DMAPause	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.c	/^HAL_StatusTypeDef HAL_USART_DMAPause(USART_HandleTypeDef *husart)$/;"	f
HAL_USART_DMAResume	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.c	/^HAL_StatusTypeDef HAL_USART_DMAResume(USART_HandleTypeDef *husart)$/;"	f
HAL_USART_DMAStop	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.c	/^HAL_StatusTypeDef HAL_USART_DMAStop(USART_HandleTypeDef *husart)$/;"	f
HAL_USART_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.c	/^HAL_StatusTypeDef HAL_USART_DeInit(USART_HandleTypeDef *husart)$/;"	f
HAL_USART_ErrorCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.c	/^ __weak void HAL_USART_ErrorCallback(USART_HandleTypeDef *husart)$/;"	f
HAL_USART_GetError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.c	/^uint32_t HAL_USART_GetError(USART_HandleTypeDef *husart)$/;"	f
HAL_USART_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.c	/^HAL_USART_StateTypeDef HAL_USART_GetState(USART_HandleTypeDef *husart)$/;"	f
HAL_USART_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.c	/^void HAL_USART_IRQHandler(USART_HandleTypeDef *husart)$/;"	f
HAL_USART_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.c	/^HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)$/;"	f
HAL_USART_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.c	/^ __weak void HAL_USART_MspDeInit(USART_HandleTypeDef *husart)$/;"	f
HAL_USART_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.c	/^ __weak void HAL_USART_MspInit(USART_HandleTypeDef *husart)$/;"	f
HAL_USART_Receive	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.c	/^HAL_StatusTypeDef HAL_USART_Receive(USART_HandleTypeDef *husart, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)$/;"	f
HAL_USART_Receive_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.c	/^HAL_StatusTypeDef HAL_USART_Receive_DMA(USART_HandleTypeDef *husart, uint8_t *pRxData, uint16_t Size)$/;"	f
HAL_USART_Receive_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.c	/^HAL_StatusTypeDef HAL_USART_Receive_IT(USART_HandleTypeDef *husart, uint8_t *pRxData, uint16_t Size)$/;"	f
HAL_USART_RxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.c	/^__weak void HAL_USART_RxCpltCallback(USART_HandleTypeDef *husart)$/;"	f
HAL_USART_RxHalfCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.c	/^__weak void HAL_USART_RxHalfCpltCallback(USART_HandleTypeDef *husart)$/;"	f
HAL_USART_Transmit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.c	/^HAL_StatusTypeDef HAL_USART_Transmit(USART_HandleTypeDef *husart, uint8_t *pTxData, uint16_t Size, uint32_t Timeout)$/;"	f
HAL_USART_TransmitReceive	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.c	/^HAL_StatusTypeDef HAL_USART_TransmitReceive(USART_HandleTypeDef *husart, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)$/;"	f
HAL_USART_TransmitReceive_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.c	/^HAL_StatusTypeDef HAL_USART_TransmitReceive_DMA(USART_HandleTypeDef *husart, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)$/;"	f
HAL_USART_TransmitReceive_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.c	/^HAL_StatusTypeDef HAL_USART_TransmitReceive_IT(USART_HandleTypeDef *husart, uint8_t *pTxData, uint8_t *pRxData,  uint16_t Size)$/;"	f
HAL_USART_Transmit_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.c	/^HAL_StatusTypeDef HAL_USART_Transmit_DMA(USART_HandleTypeDef *husart, uint8_t *pTxData, uint16_t Size)$/;"	f
HAL_USART_Transmit_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.c	/^HAL_StatusTypeDef HAL_USART_Transmit_IT(USART_HandleTypeDef *husart, uint8_t *pTxData, uint16_t Size)$/;"	f
HAL_USART_TxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.c	/^ __weak void HAL_USART_TxCpltCallback(USART_HandleTypeDef *husart)$/;"	f
HAL_USART_TxHalfCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.c	/^ __weak void HAL_USART_TxHalfCpltCallback(USART_HandleTypeDef *husart)$/;"	f
HAL_USART_TxRxCpltCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.c	/^__weak void HAL_USART_TxRxCpltCallback(USART_HandleTypeDef *husart)$/;"	f
USART_DMAError	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.c	/^static void USART_DMAError(DMA_HandleTypeDef *hdma)$/;"	f	file:
USART_DMAReceiveCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.c	/^static void USART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)$/;"	f	file:
USART_DMARxHalfCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.c	/^static void USART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)$/;"	f	file:
USART_DMATransmitCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.c	/^static void USART_DMATransmitCplt(DMA_HandleTypeDef *hdma)$/;"	f	file:
USART_DMATxHalfCplt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.c	/^static void USART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)$/;"	f	file:
USART_EndTransmit_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.c	/^static HAL_StatusTypeDef USART_EndTransmit_IT(USART_HandleTypeDef *husart)$/;"	f	file:
USART_Receive_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.c	/^static HAL_StatusTypeDef USART_Receive_IT(USART_HandleTypeDef *husart)$/;"	f	file:
USART_SetConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.c	/^static void USART_SetConfig(USART_HandleTypeDef *husart)$/;"	f	file:
USART_TIMEOUT_VALUE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.c	/^#define USART_TIMEOUT_VALUE /;"	d	file:
USART_TransmitReceive_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.c	/^static HAL_StatusTypeDef USART_TransmitReceive_IT(USART_HandleTypeDef *husart)$/;"	f	file:
USART_Transmit_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.c	/^static HAL_StatusTypeDef USART_Transmit_IT(USART_HandleTypeDef *husart)$/;"	f	file:
USART_WaitOnFlagUntilTimeout	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.c	/^static HAL_StatusTypeDef USART_WaitOnFlagUntilTimeout(USART_HandleTypeDef *husart, uint32_t Flag, FlagStatus Status, uint32_t Timeout)$/;"	f	file:
BaudRate	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^  uint32_t BaudRate;                  \/*!< This member configures the Usart communication baud rate.$/;"	m	struct:__anon310
CLKLastBit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^  uint32_t CLKLastBit;                \/*!< Specifies whether the clock pulse corresponding to the last transmitted$/;"	m	struct:__anon310
CLKPhase	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^  uint32_t CLKPhase;                  \/*!< Specifies the clock transition on which the bit capture is made.$/;"	m	struct:__anon310
CLKPolarity	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^  uint32_t CLKPolarity;               \/*!< Specifies the steady state of the serial clock.$/;"	m	struct:__anon310
ErrorCode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^  __IO uint32_t                  ErrorCode;       \/* USART Error code                    *\/$/;"	m	struct:__anon312
HAL_USART_ERROR_DMA	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define HAL_USART_ERROR_DMA /;"	d
HAL_USART_ERROR_FE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define HAL_USART_ERROR_FE /;"	d
HAL_USART_ERROR_NE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define HAL_USART_ERROR_NE /;"	d
HAL_USART_ERROR_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define HAL_USART_ERROR_NONE /;"	d
HAL_USART_ERROR_ORE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define HAL_USART_ERROR_ORE /;"	d
HAL_USART_ERROR_PE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define HAL_USART_ERROR_PE /;"	d
HAL_USART_STATE_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^  HAL_USART_STATE_BUSY              = 0x02,    \/*!< an internal process is ongoing *\/   $/;"	e	enum:__anon311
HAL_USART_STATE_BUSY_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^  HAL_USART_STATE_BUSY_RX           = 0x22,    \/*!< Data Reception process is ongoing *\/$/;"	e	enum:__anon311
HAL_USART_STATE_BUSY_TX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^  HAL_USART_STATE_BUSY_TX           = 0x12,    \/*!< Data Transmission process is ongoing *\/ $/;"	e	enum:__anon311
HAL_USART_STATE_BUSY_TX_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^  HAL_USART_STATE_BUSY_TX_RX        = 0x32,    \/*!< Data Transmission Reception process is ongoing *\/$/;"	e	enum:__anon311
HAL_USART_STATE_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^  HAL_USART_STATE_ERROR             = 0x04     \/*!< Error *\/      $/;"	e	enum:__anon311
HAL_USART_STATE_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^  HAL_USART_STATE_READY             = 0x01,    \/*!< Peripheral Initialized and ready for use *\/$/;"	e	enum:__anon311
HAL_USART_STATE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^  HAL_USART_STATE_RESET             = 0x00,    \/*!< Peripheral is not yet Initialized   *\/$/;"	e	enum:__anon311
HAL_USART_STATE_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^  HAL_USART_STATE_TIMEOUT           = 0x03,    \/*!< Timeout state *\/$/;"	e	enum:__anon311
HAL_USART_StateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^}HAL_USART_StateTypeDef;$/;"	t	typeref:enum:__anon311
IS_USART_BAUDRATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define IS_USART_BAUDRATE(/;"	d
IS_USART_CLOCK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define IS_USART_CLOCK(/;"	d
IS_USART_LASTBIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define IS_USART_LASTBIT(/;"	d
IS_USART_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define IS_USART_MODE(/;"	d
IS_USART_NACK_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define IS_USART_NACK_STATE(/;"	d
IS_USART_PARITY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define IS_USART_PARITY(/;"	d
IS_USART_PHASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define IS_USART_PHASE(/;"	d
IS_USART_POLARITY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define IS_USART_POLARITY(/;"	d
IS_USART_STOPBITS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define IS_USART_STOPBITS(/;"	d
IS_USART_WORD_LENGTH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define IS_USART_WORD_LENGTH(/;"	d
Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^  USART_InitTypeDef             Init;             \/* Usart communication parameters      *\/$/;"	m	struct:__anon312
Instance	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^  USART_TypeDef                 *Instance;        \/* USART registers base address        *\/$/;"	m	struct:__anon312
Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^  HAL_LockTypeDef                Lock;            \/* Locking object                      *\/$/;"	m	struct:__anon312
Mode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^  uint32_t Mode;                      \/*!< Specifies whether the Receive or Transmit mode is enabled or disabled.$/;"	m	struct:__anon310
Parity	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^  uint32_t Parity;                   \/*!< Specifies the parity mode.$/;"	m	struct:__anon310
RxXferCount	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^  __IO uint16_t                 RxXferCount;      \/* Usart Rx Transfer Counter           *\/  $/;"	m	struct:__anon312
RxXferSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^  uint16_t                      RxXferSize;       \/* Usart Rx Transfer size              *\/$/;"	m	struct:__anon312
State	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^  __IO HAL_USART_StateTypeDef    State;           \/* Usart communication state           *\/$/;"	m	struct:__anon312
StopBits	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^  uint32_t StopBits;                  \/*!< Specifies the number of stop bits transmitted.$/;"	m	struct:__anon310
TxXferCount	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^  __IO uint16_t                 TxXferCount;      \/* Usart Tx Transfer Counter           *\/$/;"	m	struct:__anon312
TxXferSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^  uint16_t                      TxXferSize;       \/* Usart Tx Transfer size              *\/$/;"	m	struct:__anon312
USART_BRR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_BRR(/;"	d
USART_CLOCK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_CLOCK_DISABLE /;"	d
USART_CLOCK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_CLOCK_ENABLE /;"	d
USART_CR1_REG_INDEX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_CR1_REG_INDEX /;"	d
USART_CR2_REG_INDEX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_CR2_REG_INDEX /;"	d
USART_CR3_REG_INDEX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_CR3_REG_INDEX /;"	d
USART_DIV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_DIV(/;"	d
USART_DIVFRAQ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_DIVFRAQ(/;"	d
USART_DIVMANT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_DIVMANT(/;"	d
USART_FLAG_FE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_FLAG_FE /;"	d
USART_FLAG_IDLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_FLAG_IDLE /;"	d
USART_FLAG_NE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_FLAG_NE /;"	d
USART_FLAG_ORE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_FLAG_ORE /;"	d
USART_FLAG_PE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_FLAG_PE /;"	d
USART_FLAG_RXNE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_FLAG_RXNE /;"	d
USART_FLAG_TC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_FLAG_TC /;"	d
USART_FLAG_TXE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_FLAG_TXE /;"	d
USART_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^}USART_HandleTypeDef;$/;"	t	typeref:struct:__anon312
USART_IT_CTS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_IT_CTS /;"	d
USART_IT_ERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_IT_ERR /;"	d
USART_IT_IDLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_IT_IDLE /;"	d
USART_IT_LBD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_IT_LBD /;"	d
USART_IT_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_IT_MASK /;"	d
USART_IT_PE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_IT_PE /;"	d
USART_IT_RXNE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_IT_RXNE /;"	d
USART_IT_TC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_IT_TC /;"	d
USART_IT_TXE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_IT_TXE /;"	d
USART_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^}USART_InitTypeDef;$/;"	t	typeref:struct:__anon310
USART_LASTBIT_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_LASTBIT_DISABLE /;"	d
USART_LASTBIT_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_LASTBIT_ENABLE /;"	d
USART_MODE_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_MODE_RX /;"	d
USART_MODE_TX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_MODE_TX /;"	d
USART_MODE_TX_RX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_MODE_TX_RX /;"	d
USART_NACK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_NACK_DISABLE /;"	d
USART_NACK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_NACK_ENABLE /;"	d
USART_PARITY_EVEN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_PARITY_EVEN /;"	d
USART_PARITY_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_PARITY_NONE /;"	d
USART_PARITY_ODD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_PARITY_ODD /;"	d
USART_PHASE_1EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_PHASE_1EDGE /;"	d
USART_PHASE_2EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_PHASE_2EDGE /;"	d
USART_POLARITY_HIGH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_POLARITY_HIGH /;"	d
USART_POLARITY_LOW	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_POLARITY_LOW /;"	d
USART_STOPBITS_0_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_STOPBITS_0_5 /;"	d
USART_STOPBITS_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_STOPBITS_1 /;"	d
USART_STOPBITS_1_5	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_STOPBITS_1_5 /;"	d
USART_STOPBITS_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_STOPBITS_2 /;"	d
USART_WORDLENGTH_8B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_WORDLENGTH_8B /;"	d
USART_WORDLENGTH_9B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define USART_WORDLENGTH_9B /;"	d
WordLength	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^  uint32_t WordLength;                \/*!< Specifies the number of data bits transmitted or received in a frame.$/;"	m	struct:__anon310
__HAL_USART_CLEAR_FEFLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define __HAL_USART_CLEAR_FEFLAG(/;"	d
__HAL_USART_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define __HAL_USART_CLEAR_FLAG(/;"	d
__HAL_USART_CLEAR_IDLEFLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define __HAL_USART_CLEAR_IDLEFLAG(/;"	d
__HAL_USART_CLEAR_NEFLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define __HAL_USART_CLEAR_NEFLAG(/;"	d
__HAL_USART_CLEAR_OREFLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define __HAL_USART_CLEAR_OREFLAG(/;"	d
__HAL_USART_CLEAR_PEFLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define __HAL_USART_CLEAR_PEFLAG(/;"	d
__HAL_USART_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define __HAL_USART_DISABLE(/;"	d
__HAL_USART_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define __HAL_USART_DISABLE_IT(/;"	d
__HAL_USART_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define __HAL_USART_ENABLE(/;"	d
__HAL_USART_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define __HAL_USART_ENABLE_IT(/;"	d
__HAL_USART_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define __HAL_USART_GET_FLAG(/;"	d
__HAL_USART_GET_IT_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define __HAL_USART_GET_IT_SOURCE(/;"	d
__HAL_USART_ONE_BIT_SAMPLE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define __HAL_USART_ONE_BIT_SAMPLE_DISABLE(/;"	d
__HAL_USART_ONE_BIT_SAMPLE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define __HAL_USART_ONE_BIT_SAMPLE_ENABLE(/;"	d
__HAL_USART_RESET_HANDLE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define __HAL_USART_RESET_HANDLE_STATE(/;"	d
__STM32F4xx_HAL_USART_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^#define __STM32F4xx_HAL_USART_H$/;"	d
hdmarx	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^  DMA_HandleTypeDef             *hdmarx;          \/* Usart Rx DMA Handle parameters      *\/$/;"	m	struct:__anon312
hdmatx	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^  DMA_HandleTypeDef             *hdmatx;          \/* Usart Tx DMA Handle parameters      *\/$/;"	m	struct:__anon312
pRxBuffPtr	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^  uint8_t                       *pRxBuffPtr;      \/* Pointer to Usart Rx transfer Buffer *\/$/;"	m	struct:__anon312
pTxBuffPtr	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_usart.h	/^  uint8_t                       *pTxBuffPtr;      \/* Pointer to Usart Tx transfer Buffer *\/$/;"	m	struct:__anon312
HAL_WWDG_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.c	/^HAL_StatusTypeDef HAL_WWDG_DeInit(WWDG_HandleTypeDef *hwwdg)$/;"	f
HAL_WWDG_GetState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.c	/^HAL_WWDG_StateTypeDef HAL_WWDG_GetState(WWDG_HandleTypeDef *hwwdg)$/;"	f
HAL_WWDG_IRQHandler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.c	/^void HAL_WWDG_IRQHandler(WWDG_HandleTypeDef *hwwdg)$/;"	f
HAL_WWDG_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.c	/^HAL_StatusTypeDef HAL_WWDG_Init(WWDG_HandleTypeDef *hwwdg)$/;"	f
HAL_WWDG_MspDeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.c	/^__weak void HAL_WWDG_MspDeInit(WWDG_HandleTypeDef *hwwdg)$/;"	f
HAL_WWDG_MspInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.c	/^__weak void HAL_WWDG_MspInit(WWDG_HandleTypeDef *hwwdg)$/;"	f
HAL_WWDG_Refresh	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.c	/^HAL_StatusTypeDef HAL_WWDG_Refresh(WWDG_HandleTypeDef *hwwdg, uint32_t Counter)$/;"	f
HAL_WWDG_Start	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.c	/^HAL_StatusTypeDef HAL_WWDG_Start(WWDG_HandleTypeDef *hwwdg)$/;"	f
HAL_WWDG_Start_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.c	/^HAL_StatusTypeDef HAL_WWDG_Start_IT(WWDG_HandleTypeDef *hwwdg)$/;"	f
HAL_WWDG_WakeupCallback	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.c	/^__weak void HAL_WWDG_WakeupCallback(WWDG_HandleTypeDef* hwwdg)$/;"	f
Counter	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.h	/^  uint32_t Counter;    \/*!< Specifies the WWDG free-running downcounter value.$/;"	m	struct:__anon314
HAL_WWDG_STATE_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.h	/^  HAL_WWDG_STATE_BUSY      = 0x02,  \/*!< WWDG internal process is ongoing     *\/$/;"	e	enum:__anon313
HAL_WWDG_STATE_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.h	/^  HAL_WWDG_STATE_ERROR     = 0x04   \/*!< WWDG error state                     *\/$/;"	e	enum:__anon313
HAL_WWDG_STATE_READY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.h	/^  HAL_WWDG_STATE_READY     = 0x01,  \/*!< WWDG initialized and ready for use   *\/$/;"	e	enum:__anon313
HAL_WWDG_STATE_RESET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.h	/^  HAL_WWDG_STATE_RESET     = 0x00,  \/*!< WWDG not yet initialized or disabled *\/$/;"	e	enum:__anon313
HAL_WWDG_STATE_TIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.h	/^  HAL_WWDG_STATE_TIMEOUT   = 0x03,  \/*!< WWDG timeout state                   *\/$/;"	e	enum:__anon313
HAL_WWDG_StateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.h	/^}HAL_WWDG_StateTypeDef;$/;"	t	typeref:enum:__anon313
IS_WWDG_COUNTER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.h	/^#define IS_WWDG_COUNTER(/;"	d
IS_WWDG_PRESCALER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.h	/^#define IS_WWDG_PRESCALER(/;"	d
IS_WWDG_WINDOW	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.h	/^#define IS_WWDG_WINDOW(/;"	d
Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.h	/^  WWDG_InitTypeDef             Init;       \/*!< WWDG required parameters *\/$/;"	m	struct:__anon315
Instance	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.h	/^  WWDG_TypeDef                 *Instance;  \/*!< Register base address    *\/$/;"	m	struct:__anon315
Lock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.h	/^  HAL_LockTypeDef              Lock;       \/*!< WWDG locking object      *\/$/;"	m	struct:__anon315
Prescaler	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.h	/^  uint32_t Prescaler;  \/*!< Specifies the prescaler value of the WWDG.$/;"	m	struct:__anon314
State	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.h	/^  __IO HAL_WWDG_StateTypeDef   State;      \/*!< WWDG communication state *\/$/;"	m	struct:__anon315
WWDG_CFR_BASE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.h	/^#define WWDG_CFR_BASE /;"	d
WWDG_FLAG_EWIF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.h	/^#define WWDG_FLAG_EWIF /;"	d
WWDG_HandleTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.h	/^}WWDG_HandleTypeDef;$/;"	t	typeref:struct:__anon315
WWDG_IT_EWI	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.h	/^#define WWDG_IT_EWI /;"	d
WWDG_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.h	/^}WWDG_InitTypeDef;$/;"	t	typeref:struct:__anon314
WWDG_PRESCALER_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.h	/^#define WWDG_PRESCALER_1 /;"	d
WWDG_PRESCALER_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.h	/^#define WWDG_PRESCALER_2 /;"	d
WWDG_PRESCALER_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.h	/^#define WWDG_PRESCALER_4 /;"	d
WWDG_PRESCALER_8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.h	/^#define WWDG_PRESCALER_8 /;"	d
Window	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.h	/^  uint32_t Window;     \/*!< Specifies the WWDG window value to be compared to the downcounter.$/;"	m	struct:__anon314
__HAL_WWDG_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.h	/^#define __HAL_WWDG_CLEAR_FLAG(/;"	d
__HAL_WWDG_CLEAR_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.h	/^#define __HAL_WWDG_CLEAR_IT(/;"	d
__HAL_WWDG_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.h	/^#define __HAL_WWDG_DISABLE(/;"	d
__HAL_WWDG_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.h	/^#define __HAL_WWDG_DISABLE_IT(/;"	d
__HAL_WWDG_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.h	/^#define __HAL_WWDG_ENABLE(/;"	d
__HAL_WWDG_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.h	/^#define __HAL_WWDG_ENABLE_IT(/;"	d
__HAL_WWDG_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.h	/^#define __HAL_WWDG_GET_FLAG(/;"	d
__HAL_WWDG_GET_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.h	/^#define __HAL_WWDG_GET_IT(/;"	d
__HAL_WWDG_GET_IT_SOURCE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.h	/^#define __HAL_WWDG_GET_IT_SOURCE(/;"	d
__HAL_WWDG_RESET_HANDLE_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.h	/^#define __HAL_WWDG_RESET_HANDLE_STATE(/;"	d
__STM32F4xx_HAL_WWDG_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_hal_wwdg.h	/^#define __STM32F4xx_HAL_WWDG_H$/;"	d
FMC_NAND_AttributeSpace_Timing_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.c	/^HAL_StatusTypeDef FMC_NAND_AttributeSpace_Timing_Init(FMC_NAND_TypeDef *Device, FMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)$/;"	f
FMC_NAND_CommonSpace_Timing_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.c	/^HAL_StatusTypeDef FMC_NAND_CommonSpace_Timing_Init(FMC_NAND_TypeDef *Device, FMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)$/;"	f
FMC_NAND_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.c	/^HAL_StatusTypeDef FMC_NAND_DeInit(FMC_NAND_TypeDef *Device, uint32_t Bank)$/;"	f
FMC_NAND_ECC_Disable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.c	/^HAL_StatusTypeDef FMC_NAND_ECC_Disable(FMC_NAND_TypeDef *Device, uint32_t Bank)  $/;"	f
FMC_NAND_ECC_Enable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.c	/^HAL_StatusTypeDef FMC_NAND_ECC_Enable(FMC_NAND_TypeDef *Device, uint32_t Bank)$/;"	f
FMC_NAND_GetECC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.c	/^HAL_StatusTypeDef FMC_NAND_GetECC(FMC_NAND_TypeDef *Device, uint32_t *ECCval, uint32_t Bank, uint32_t Timeout)$/;"	f
FMC_NAND_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.c	/^HAL_StatusTypeDef FMC_NAND_Init(FMC_NAND_TypeDef *Device, FMC_NAND_InitTypeDef *Init)$/;"	f
FMC_NORSRAM_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.c	/^HAL_StatusTypeDef FMC_NORSRAM_DeInit(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_EXTENDED_TypeDef *ExDevice, uint32_t Bank)$/;"	f
FMC_NORSRAM_Extended_Timing_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.c	/^HAL_StatusTypeDef  FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device, FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)$/;"	f
FMC_NORSRAM_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.c	/^HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_InitTypeDef* Init)$/;"	f
FMC_NORSRAM_Timing_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.c	/^HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)$/;"	f
FMC_NORSRAM_WriteOperation_Disable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.c	/^HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Disable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)$/;"	f
FMC_NORSRAM_WriteOperation_Enable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.c	/^HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Enable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)$/;"	f
FMC_PCCARD_AttributeSpace_Timing_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.c	/^HAL_StatusTypeDef FMC_PCCARD_AttributeSpace_Timing_Init(FMC_PCCARD_TypeDef *Device, FMC_NAND_PCC_TimingTypeDef *Timing)$/;"	f
FMC_PCCARD_CommonSpace_Timing_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.c	/^HAL_StatusTypeDef FMC_PCCARD_CommonSpace_Timing_Init(FMC_PCCARD_TypeDef *Device, FMC_NAND_PCC_TimingTypeDef *Timing)$/;"	f
FMC_PCCARD_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.c	/^HAL_StatusTypeDef FMC_PCCARD_DeInit(FMC_PCCARD_TypeDef *Device)$/;"	f
FMC_PCCARD_IOSpace_Timing_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.c	/^HAL_StatusTypeDef FMC_PCCARD_IOSpace_Timing_Init(FMC_PCCARD_TypeDef *Device, FMC_NAND_PCC_TimingTypeDef *Timing)$/;"	f
FMC_PCCARD_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.c	/^HAL_StatusTypeDef FMC_PCCARD_Init(FMC_PCCARD_TypeDef *Device, FMC_PCCARD_InitTypeDef *Init)$/;"	f
FMC_SDRAM_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.c	/^HAL_StatusTypeDef FMC_SDRAM_DeInit(FMC_SDRAM_TypeDef *Device, uint32_t Bank)$/;"	f
FMC_SDRAM_GetModeStatus	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.c	/^uint32_t FMC_SDRAM_GetModeStatus(FMC_SDRAM_TypeDef *Device, uint32_t Bank)$/;"	f
FMC_SDRAM_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.c	/^HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)$/;"	f
FMC_SDRAM_ProgramRefreshRate	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.c	/^HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)$/;"	f
FMC_SDRAM_SendCommand	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.c	/^HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)$/;"	f
FMC_SDRAM_SetAutoRefreshNumber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.c	/^HAL_StatusTypeDef FMC_SDRAM_SetAutoRefreshNumber(FMC_SDRAM_TypeDef *Device, uint32_t AutoRefreshNumber)$/;"	f
FMC_SDRAM_Timing_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.c	/^HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)$/;"	f
FMC_SDRAM_WriteProtection_Disable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.c	/^HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Disable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)$/;"	f
FMC_SDRAM_WriteProtection_Enable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.c	/^HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Enable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)$/;"	f
AccessMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t AccessMode;                   \/*!< Specifies the asynchronous access mode. $/;"	m	struct:__anon317
AddressHoldTime	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t AddressHoldTime;              \/*!< Defines the number of HCLK cycles to configure$/;"	m	struct:__anon317
AddressSetupTime	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t AddressSetupTime;             \/*!< Defines the number of HCLK cycles to configure$/;"	m	struct:__anon317
AsynchronousWait	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t AsynchronousWait;             \/*!< Enables or disables wait signal during asynchronous transfers,$/;"	m	struct:__anon316
AutoRefreshNumber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t AutoRefreshNumber;            \/*!< Defines the number of consecutive auto refresh command issued$/;"	m	struct:__anon323
BurstAccessMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t BurstAccessMode;              \/*!< Enables or disables the burst access mode for Flash memory,$/;"	m	struct:__anon316
BusTurnAroundDuration	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t BusTurnAroundDuration;        \/*!< Defines the number of HCLK cycles to configure$/;"	m	struct:__anon317
CASLatency	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t CASLatency;                  \/*!< Defines the SDRAM CAS latency in number of memory clock cycles.$/;"	m	struct:__anon321
CLKDivision	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t CLKDivision;                  \/*!< Defines the period of CLK clock output signal, expressed in number of $/;"	m	struct:__anon317
ColumnBitsNumber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t ColumnBitsNumber;            \/*!< Defines the number of bits of column address.$/;"	m	struct:__anon321
CommandMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t CommandMode;                  \/*!< Defines the command issued to the SDRAM device.$/;"	m	struct:__anon323
CommandTarget	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t CommandTarget;                \/*!< Defines which device (1 or 2) the command will be issued to.$/;"	m	struct:__anon323
ContinuousClock	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t ContinuousClock;              \/*!< Enables or disables the FMC clock output to external memory devices.$/;"	m	struct:__anon316
DataAddressMux	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t DataAddressMux;               \/*!< Specifies whether the address and data values are$/;"	m	struct:__anon316
DataLatency	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t DataLatency;                  \/*!< Defines the number of memory clock cycles to issue$/;"	m	struct:__anon317
DataSetupTime	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t DataSetupTime;                \/*!< Defines the number of HCLK cycles to configure$/;"	m	struct:__anon317
ECCPageSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t ECCPageSize;            \/*!< Defines the page size for the extended ECC.$/;"	m	struct:__anon318
EccComputation	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t EccComputation;         \/*!< Enables or disables the ECC computation.$/;"	m	struct:__anon318
ExitSelfRefreshDelay	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t ExitSelfRefreshDelay;         \/*!< Defines the delay from releasing the self refresh command to $/;"	m	struct:__anon322
ExtendedMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t ExtendedMode;                 \/*!< Enables or disables the extended mode.$/;"	m	struct:__anon316
FMC_ACCESS_MODE_A	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_ACCESS_MODE_A /;"	d
FMC_ACCESS_MODE_B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_ACCESS_MODE_B /;"	d
FMC_ACCESS_MODE_C	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_ACCESS_MODE_C /;"	d
FMC_ACCESS_MODE_D	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_ACCESS_MODE_D /;"	d
FMC_ASYNCHRONOUS_WAIT_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_ASYNCHRONOUS_WAIT_DISABLE /;"	d
FMC_ASYNCHRONOUS_WAIT_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_ASYNCHRONOUS_WAIT_ENABLE /;"	d
FMC_BURST_ACCESS_MODE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_BURST_ACCESS_MODE_DISABLE /;"	d
FMC_BURST_ACCESS_MODE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_BURST_ACCESS_MODE_ENABLE /;"	d
FMC_CONTINUOUS_CLOCK_SYNC_ASYNC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_CONTINUOUS_CLOCK_SYNC_ASYNC /;"	d
FMC_CONTINUOUS_CLOCK_SYNC_ONLY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_CONTINUOUS_CLOCK_SYNC_ONLY /;"	d
FMC_DATA_ADDRESS_MUX_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_DATA_ADDRESS_MUX_DISABLE /;"	d
FMC_DATA_ADDRESS_MUX_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_DATA_ADDRESS_MUX_ENABLE /;"	d
FMC_EXTENDED_MODE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_EXTENDED_MODE_DISABLE /;"	d
FMC_EXTENDED_MODE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_EXTENDED_MODE_ENABLE /;"	d
FMC_FLAG_FALLING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_FLAG_FALLING_EDGE /;"	d
FMC_FLAG_FEMPT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_FLAG_FEMPT /;"	d
FMC_FLAG_LEVEL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_FLAG_LEVEL /;"	d
FMC_FLAG_RISING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_FLAG_RISING_EDGE /;"	d
FMC_IT_FALLING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_IT_FALLING_EDGE /;"	d
FMC_IT_LEVEL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_IT_LEVEL /;"	d
FMC_IT_REFRESH_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_IT_REFRESH_ERROR /;"	d
FMC_IT_RISING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_IT_RISING_EDGE /;"	d
FMC_MEMORY_TYPE_NOR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_MEMORY_TYPE_NOR /;"	d
FMC_MEMORY_TYPE_PSRAM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_MEMORY_TYPE_PSRAM /;"	d
FMC_MEMORY_TYPE_SRAM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_MEMORY_TYPE_SRAM /;"	d
FMC_NAND_BANK2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_NAND_BANK2 /;"	d
FMC_NAND_BANK3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_NAND_BANK3 /;"	d
FMC_NAND_DEVICE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^   #define FMC_NAND_DEVICE /;"	d
FMC_NAND_ECC_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_NAND_ECC_DISABLE /;"	d
FMC_NAND_ECC_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_NAND_ECC_ENABLE /;"	d
FMC_NAND_ECC_PAGE_SIZE_1024BYTE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_NAND_ECC_PAGE_SIZE_1024BYTE /;"	d
FMC_NAND_ECC_PAGE_SIZE_2048BYTE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_NAND_ECC_PAGE_SIZE_2048BYTE /;"	d
FMC_NAND_ECC_PAGE_SIZE_256BYTE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_NAND_ECC_PAGE_SIZE_256BYTE /;"	d
FMC_NAND_ECC_PAGE_SIZE_4096BYTE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_NAND_ECC_PAGE_SIZE_4096BYTE /;"	d
FMC_NAND_ECC_PAGE_SIZE_512BYTE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_NAND_ECC_PAGE_SIZE_512BYTE /;"	d
FMC_NAND_ECC_PAGE_SIZE_8192BYTE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_NAND_ECC_PAGE_SIZE_8192BYTE /;"	d
FMC_NAND_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^}FMC_NAND_InitTypeDef;$/;"	t	typeref:struct:__anon318
FMC_NAND_PCC_MEM_BUS_WIDTH_16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_NAND_PCC_MEM_BUS_WIDTH_16 /;"	d
FMC_NAND_PCC_MEM_BUS_WIDTH_8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_NAND_PCC_MEM_BUS_WIDTH_8 /;"	d
FMC_NAND_PCC_TimingTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^}FMC_NAND_PCC_TimingTypeDef;$/;"	t	typeref:struct:__anon319
FMC_NAND_PCC_WAIT_FEATURE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_NAND_PCC_WAIT_FEATURE_DISABLE /;"	d
FMC_NAND_PCC_WAIT_FEATURE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_NAND_PCC_WAIT_FEATURE_ENABLE /;"	d
FMC_NAND_TypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^   #define FMC_NAND_TypeDef /;"	d
FMC_NORSRAM_BANK1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_NORSRAM_BANK1 /;"	d
FMC_NORSRAM_BANK2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_NORSRAM_BANK2 /;"	d
FMC_NORSRAM_BANK3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_NORSRAM_BANK3 /;"	d
FMC_NORSRAM_BANK4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_NORSRAM_BANK4 /;"	d
FMC_NORSRAM_DEVICE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^   #define FMC_NORSRAM_DEVICE /;"	d
FMC_NORSRAM_EXTENDED_DEVICE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^   #define FMC_NORSRAM_EXTENDED_DEVICE /;"	d
FMC_NORSRAM_EXTENDED_TypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^   #define FMC_NORSRAM_EXTENDED_TypeDef /;"	d
FMC_NORSRAM_FLASH_ACCESS_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_NORSRAM_FLASH_ACCESS_DISABLE /;"	d
FMC_NORSRAM_FLASH_ACCESS_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_NORSRAM_FLASH_ACCESS_ENABLE /;"	d
FMC_NORSRAM_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^}FMC_NORSRAM_InitTypeDef;$/;"	t	typeref:struct:__anon316
FMC_NORSRAM_MEM_BUS_WIDTH_16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_NORSRAM_MEM_BUS_WIDTH_16 /;"	d
FMC_NORSRAM_MEM_BUS_WIDTH_32	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_NORSRAM_MEM_BUS_WIDTH_32 /;"	d
FMC_NORSRAM_MEM_BUS_WIDTH_8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_NORSRAM_MEM_BUS_WIDTH_8 /;"	d
FMC_NORSRAM_TimingTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^}FMC_NORSRAM_TimingTypeDef;$/;"	t	typeref:struct:__anon317
FMC_NORSRAM_TypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^   #define FMC_NORSRAM_TypeDef /;"	d
FMC_PAGE_SIZE_1024	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_PAGE_SIZE_1024 /;"	d
FMC_PAGE_SIZE_128	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_PAGE_SIZE_128 /;"	d
FMC_PAGE_SIZE_256	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_PAGE_SIZE_256 /;"	d
FMC_PAGE_SIZE_NONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_PAGE_SIZE_NONE /;"	d
FMC_PCCARD_DEVICE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^   #define FMC_PCCARD_DEVICE /;"	d
FMC_PCCARD_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^}FMC_PCCARD_InitTypeDef;$/;"	t	typeref:struct:__anon320
FMC_PCCARD_TypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^   #define FMC_PCCARD_TypeDef /;"	d
FMC_PCR_MEMORY_TYPE_NAND	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_PCR_MEMORY_TYPE_NAND /;"	d
FMC_PCR_MEMORY_TYPE_PCCARD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_PCR_MEMORY_TYPE_PCCARD /;"	d
FMC_SDRAM_BANK1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_BANK1 /;"	d
FMC_SDRAM_BANK2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_BANK2 /;"	d
FMC_SDRAM_CAS_LATENCY_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_CAS_LATENCY_1 /;"	d
FMC_SDRAM_CAS_LATENCY_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_CAS_LATENCY_2 /;"	d
FMC_SDRAM_CAS_LATENCY_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_CAS_LATENCY_3 /;"	d
FMC_SDRAM_CLOCK_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_CLOCK_DISABLE /;"	d
FMC_SDRAM_CLOCK_PERIOD_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_CLOCK_PERIOD_2 /;"	d
FMC_SDRAM_CLOCK_PERIOD_3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_CLOCK_PERIOD_3 /;"	d
FMC_SDRAM_CMD_AUTOREFRESH_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_CMD_AUTOREFRESH_MODE /;"	d
FMC_SDRAM_CMD_CLK_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_CMD_CLK_ENABLE /;"	d
FMC_SDRAM_CMD_LOAD_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_CMD_LOAD_MODE /;"	d
FMC_SDRAM_CMD_NORMAL_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_CMD_NORMAL_MODE /;"	d
FMC_SDRAM_CMD_PALL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_CMD_PALL /;"	d
FMC_SDRAM_CMD_POWERDOWN_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_CMD_POWERDOWN_MODE /;"	d
FMC_SDRAM_CMD_SELFREFRESH_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_CMD_SELFREFRESH_MODE /;"	d
FMC_SDRAM_CMD_TARGET_BANK1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_CMD_TARGET_BANK1 /;"	d
FMC_SDRAM_CMD_TARGET_BANK1_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_CMD_TARGET_BANK1_2 /;"	d
FMC_SDRAM_CMD_TARGET_BANK2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_CMD_TARGET_BANK2 /;"	d
FMC_SDRAM_COLUMN_BITS_NUM_10	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_COLUMN_BITS_NUM_10 /;"	d
FMC_SDRAM_COLUMN_BITS_NUM_11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_COLUMN_BITS_NUM_11 /;"	d
FMC_SDRAM_COLUMN_BITS_NUM_8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_COLUMN_BITS_NUM_8 /;"	d
FMC_SDRAM_COLUMN_BITS_NUM_9	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_COLUMN_BITS_NUM_9 /;"	d
FMC_SDRAM_CommandTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^}FMC_SDRAM_CommandTypeDef;$/;"	t	typeref:struct:__anon323
FMC_SDRAM_DEVICE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^   #define FMC_SDRAM_DEVICE /;"	d
FMC_SDRAM_FLAG_BUSY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_FLAG_BUSY /;"	d
FMC_SDRAM_FLAG_REFRESH_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_FLAG_REFRESH_ERROR /;"	d
FMC_SDRAM_FLAG_REFRESH_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_FLAG_REFRESH_IT /;"	d
FMC_SDRAM_INTERN_BANKS_NUM_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_INTERN_BANKS_NUM_2 /;"	d
FMC_SDRAM_INTERN_BANKS_NUM_4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_INTERN_BANKS_NUM_4 /;"	d
FMC_SDRAM_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^}FMC_SDRAM_InitTypeDef;$/;"	t	typeref:struct:__anon321
FMC_SDRAM_MEM_BUS_WIDTH_16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_MEM_BUS_WIDTH_16 /;"	d
FMC_SDRAM_MEM_BUS_WIDTH_32	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_MEM_BUS_WIDTH_32 /;"	d
FMC_SDRAM_MEM_BUS_WIDTH_8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_MEM_BUS_WIDTH_8 /;"	d
FMC_SDRAM_NORMAL_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_NORMAL_MODE /;"	d
FMC_SDRAM_POWER_DOWN_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_POWER_DOWN_MODE /;"	d
FMC_SDRAM_RBURST_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_RBURST_DISABLE /;"	d
FMC_SDRAM_RBURST_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_RBURST_ENABLE /;"	d
FMC_SDRAM_ROW_BITS_NUM_11	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_ROW_BITS_NUM_11 /;"	d
FMC_SDRAM_ROW_BITS_NUM_12	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_ROW_BITS_NUM_12 /;"	d
FMC_SDRAM_ROW_BITS_NUM_13	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_ROW_BITS_NUM_13 /;"	d
FMC_SDRAM_RPIPE_DELAY_0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_RPIPE_DELAY_0 /;"	d
FMC_SDRAM_RPIPE_DELAY_1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_RPIPE_DELAY_1 /;"	d
FMC_SDRAM_RPIPE_DELAY_2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_RPIPE_DELAY_2 /;"	d
FMC_SDRAM_SELF_REFRESH_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_SELF_REFRESH_MODE /;"	d
FMC_SDRAM_TimingTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^}FMC_SDRAM_TimingTypeDef;$/;"	t	typeref:struct:__anon322
FMC_SDRAM_TypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^   #define FMC_SDRAM_TypeDef /;"	d
FMC_SDRAM_WRITE_PROTECTION_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_WRITE_PROTECTION_DISABLE /;"	d
FMC_SDRAM_WRITE_PROTECTION_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_SDRAM_WRITE_PROTECTION_ENABLE /;"	d
FMC_WAIT_SIGNAL_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_WAIT_SIGNAL_DISABLE /;"	d
FMC_WAIT_SIGNAL_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_WAIT_SIGNAL_ENABLE /;"	d
FMC_WAIT_SIGNAL_POLARITY_HIGH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_WAIT_SIGNAL_POLARITY_HIGH /;"	d
FMC_WAIT_SIGNAL_POLARITY_LOW	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_WAIT_SIGNAL_POLARITY_LOW /;"	d
FMC_WAIT_TIMING_BEFORE_WS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_WAIT_TIMING_BEFORE_WS /;"	d
FMC_WAIT_TIMING_DURING_WS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_WAIT_TIMING_DURING_WS /;"	d
FMC_WRAP_MODE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_WRAP_MODE_DISABLE /;"	d
FMC_WRAP_MODE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_WRAP_MODE_ENABLE /;"	d
FMC_WRITE_BURST_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_WRITE_BURST_DISABLE /;"	d
FMC_WRITE_BURST_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_WRITE_BURST_ENABLE /;"	d
FMC_WRITE_FIFO_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_WRITE_FIFO_DISABLE /;"	d
FMC_WRITE_FIFO_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_WRITE_FIFO_ENABLE /;"	d
FMC_WRITE_OPERATION_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_WRITE_OPERATION_DISABLE /;"	d
FMC_WRITE_OPERATION_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define FMC_WRITE_OPERATION_ENABLE /;"	d
HiZSetupTime	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t HiZSetupTime;         \/*!< Defines the number of HCLK clock cycles during which the$/;"	m	struct:__anon319
HoldSetupTime	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t HoldSetupTime;        \/*!< Defines the number of HCLK clock cycles to hold address$/;"	m	struct:__anon319
IS_FMC_ACCESS_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_ACCESS_MODE(/;"	d
IS_FMC_ADDRESS_HOLD_TIME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_ADDRESS_HOLD_TIME(/;"	d
IS_FMC_ADDRESS_SETUP_TIME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_ADDRESS_SETUP_TIME(/;"	d
IS_FMC_ASYNWAIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_ASYNWAIT(/;"	d
IS_FMC_AUTOREFRESH_NUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_AUTOREFRESH_NUMBER(/;"	d
IS_FMC_BURSTMODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_BURSTMODE(/;"	d
IS_FMC_CAS_LATENCY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_CAS_LATENCY(/;"	d
IS_FMC_CLK_DIV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_CLK_DIV(/;"	d
IS_FMC_COLUMNBITS_NUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_COLUMNBITS_NUMBER(/;"	d
IS_FMC_COMMAND_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_COMMAND_MODE(/;"	d
IS_FMC_COMMAND_TARGET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_COMMAND_TARGET(/;"	d
IS_FMC_CONTINOUS_CLOCK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_CONTINOUS_CLOCK(/;"	d
IS_FMC_DATASETUP_TIME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_DATASETUP_TIME(/;"	d
IS_FMC_DATA_LATENCY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_DATA_LATENCY(/;"	d
IS_FMC_ECCPAGE_SIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_ECCPAGE_SIZE(/;"	d
IS_FMC_ECC_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_ECC_STATE(/;"	d
IS_FMC_EXITSELFREFRESH_DELAY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_EXITSELFREFRESH_DELAY(/;"	d
IS_FMC_EXTENDED_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_EXTENDED_MODE(/;"	d
IS_FMC_HIZ_TIME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_HIZ_TIME(/;"	d
IS_FMC_HOLD_TIME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_HOLD_TIME(/;"	d
IS_FMC_INTERNALBANK_NUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_INTERNALBANK_NUMBER(/;"	d
IS_FMC_LOADTOACTIVE_DELAY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_LOADTOACTIVE_DELAY(/;"	d
IS_FMC_MEMORY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_MEMORY(/;"	d
IS_FMC_MODE_REGISTER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_MODE_REGISTER(/;"	d
IS_FMC_MUX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_MUX(/;"	d
IS_FMC_NAND_BANK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_NAND_BANK(/;"	d
IS_FMC_NAND_DEVICE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_NAND_DEVICE(/;"	d
IS_FMC_NAND_MEMORY_WIDTH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_NAND_MEMORY_WIDTH(/;"	d
IS_FMC_NORSRAM_BANK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_NORSRAM_BANK(/;"	d
IS_FMC_NORSRAM_DEVICE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_NORSRAM_DEVICE(/;"	d
IS_FMC_NORSRAM_EXTENDED_DEVICE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_NORSRAM_EXTENDED_DEVICE(/;"	d
IS_FMC_NORSRAM_MEMORY_WIDTH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_NORSRAM_MEMORY_WIDTH(/;"	d
IS_FMC_PAGESIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_PAGESIZE(/;"	d
IS_FMC_PCCARD_DEVICE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_PCCARD_DEVICE(/;"	d
IS_FMC_RCD_DELAY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_RCD_DELAY(/;"	d
IS_FMC_READPIPE_DELAY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_READPIPE_DELAY(/;"	d
IS_FMC_READ_BURST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_READ_BURST(/;"	d
IS_FMC_REFRESH_RATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_REFRESH_RATE(/;"	d
IS_FMC_ROWBITS_NUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_ROWBITS_NUMBER(/;"	d
IS_FMC_ROWCYCLE_DELAY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_ROWCYCLE_DELAY(/;"	d
IS_FMC_RP_DELAY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_RP_DELAY(/;"	d
IS_FMC_SDCLOCK_PERIOD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_SDCLOCK_PERIOD(/;"	d
IS_FMC_SDMEMORY_WIDTH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_SDMEMORY_WIDTH(/;"	d
IS_FMC_SDRAM_BANK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_SDRAM_BANK(/;"	d
IS_FMC_SDRAM_DEVICE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_SDRAM_DEVICE(/;"	d
IS_FMC_SELFREFRESH_TIME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_SELFREFRESH_TIME(/;"	d
IS_FMC_SETUP_TIME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_SETUP_TIME(/;"	d
IS_FMC_TAR_TIME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_TAR_TIME(/;"	d
IS_FMC_TCLR_TIME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_TCLR_TIME(/;"	d
IS_FMC_TURNAROUND_TIME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_TURNAROUND_TIME(/;"	d
IS_FMC_WAITE_SIGNAL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_WAITE_SIGNAL(/;"	d
IS_FMC_WAIT_FEATURE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_WAIT_FEATURE(/;"	d
IS_FMC_WAIT_POLARITY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_WAIT_POLARITY(/;"	d
IS_FMC_WAIT_SIGNAL_ACTIVE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_WAIT_SIGNAL_ACTIVE(/;"	d
IS_FMC_WAIT_TIME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_WAIT_TIME(/;"	d
IS_FMC_WRAP_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_WRAP_MODE(/;"	d
IS_FMC_WRITE_BURST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_WRITE_BURST(/;"	d
IS_FMC_WRITE_FIFO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_WRITE_FIFO(/;"	d
IS_FMC_WRITE_OPERATION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_WRITE_OPERATION(/;"	d
IS_FMC_WRITE_PROTECTION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_WRITE_PROTECTION(/;"	d
IS_FMC_WRITE_RECOVERY_TIME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define IS_FMC_WRITE_RECOVERY_TIME(/;"	d
InternalBankNumber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t InternalBankNumber;          \/*!< Defines the number of the device's internal banks.$/;"	m	struct:__anon321
LoadToActiveDelay	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t LoadToActiveDelay;            \/*!< Defines the delay between a Load Mode Register command and $/;"	m	struct:__anon322
MemoryDataWidth	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t MemoryDataWidth;              \/*!< Specifies the external memory device width.$/;"	m	struct:__anon316
MemoryDataWidth	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t MemoryDataWidth;             \/*!< Defines the memory device width.$/;"	m	struct:__anon321
MemoryDataWidth	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t MemoryDataWidth;        \/*!< Specifies the external memory device width.$/;"	m	struct:__anon318
MemoryType	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t MemoryType;                   \/*!< Specifies the type of external memory attached to$/;"	m	struct:__anon316
ModeRegisterDefinition	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t ModeRegisterDefinition;       \/*!< Defines the SDRAM Mode register content                                *\/$/;"	m	struct:__anon323
NSBank	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t NSBank;                       \/*!< Specifies the NORSRAM memory device that will be used.$/;"	m	struct:__anon316
NandBank	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t NandBank;               \/*!< Specifies the NAND memory device that will be used.$/;"	m	struct:__anon318
PageSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t PageSize;                     \/*!< Specifies the memory page size.$/;"	m	struct:__anon316
RCDDelay	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t RCDDelay;                     \/*!< Defines the delay between the Activate Command and a Read\/Write $/;"	m	struct:__anon322
RPDelay	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t RPDelay;                      \/*!< Defines the delay between a Precharge Command and an other command $/;"	m	struct:__anon322
ReadBurst	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t ReadBurst;                   \/*!< This bit enable the SDRAM controller to anticipate the next read $/;"	m	struct:__anon321
ReadPipeDelay	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t ReadPipeDelay;               \/*!< Define the delay in system clock cycles on read data path.$/;"	m	struct:__anon321
RowBitsNumber	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t RowBitsNumber;               \/*!< Defines the number of bits of column address.$/;"	m	struct:__anon321
RowCycleDelay	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t RowCycleDelay;                \/*!< Defines the delay between the Refresh command and the Activate command$/;"	m	struct:__anon322
SDBank	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t SDBank;                      \/*!< Specifies the SDRAM memory device that will be used.$/;"	m	struct:__anon321
SDClockPeriod	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t SDClockPeriod;               \/*!< Define the SDRAM Clock Period for both SDRAM devices and they allow $/;"	m	struct:__anon321
SelfRefreshTime	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t SelfRefreshTime;              \/*!< Defines the minimum Self Refresh period in number of memory clock $/;"	m	struct:__anon322
SetupTime	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t SetupTime;            \/*!< Defines the number of HCLK cycles to setup address before$/;"	m	struct:__anon319
TARSetupTime	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t TARSetupTime;           \/*!< Defines the number of HCLK cycles to configure the$/;"	m	struct:__anon318
TARSetupTime	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t TARSetupTime;           \/*!< Defines the number of HCLK cycles to configure the$/;"	m	struct:__anon320
TCLRSetupTime	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t TCLRSetupTime;          \/*!< Defines the number of HCLK cycles to configure the$/;"	m	struct:__anon318
TCLRSetupTime	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t TCLRSetupTime;          \/*!< Defines the number of HCLK cycles to configure the$/;"	m	struct:__anon320
WaitSetupTime	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t WaitSetupTime;        \/*!< Defines the minimum number of HCLK cycles to assert the$/;"	m	struct:__anon319
WaitSignal	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t WaitSignal;                   \/*!< Enables or disables the wait state insertion via wait$/;"	m	struct:__anon316
WaitSignalActive	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t WaitSignalActive;             \/*!< Specifies if the wait signal is asserted by the memory one$/;"	m	struct:__anon316
WaitSignalPolarity	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t WaitSignalPolarity;           \/*!< Specifies the wait signal polarity, valid only when accessing$/;"	m	struct:__anon316
Waitfeature	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t Waitfeature;            \/*!< Enables or disables the Wait feature for the NAND Memory device.$/;"	m	struct:__anon318
Waitfeature	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t Waitfeature;            \/*!< Enables or disables the Wait feature for the PCCARD Memory device.$/;"	m	struct:__anon320
WrapMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t WrapMode;                     \/*!< Enables or disables the Wrapped burst access mode for Flash$/;"	m	struct:__anon316
WriteBurst	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t WriteBurst;                   \/*!< Enables or disables the write burst operation.$/;"	m	struct:__anon316
WriteFifo	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t WriteFifo;                    \/*!< Enables or disables the write FIFO used by the FMC controller.$/;"	m	struct:__anon316
WriteOperation	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t WriteOperation;               \/*!< Enables or disables the write operation in the selected device by the FMC. $/;"	m	struct:__anon316
WriteProtection	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t WriteProtection;             \/*!< Enables the SDRAM device to be accessed in write mode.$/;"	m	struct:__anon321
WriteRecoveryTime	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^  uint32_t WriteRecoveryTime;            \/*!< Defines the Write recovery Time in number of memory clock cycles.$/;"	m	struct:__anon322
__FMC_NAND_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define __FMC_NAND_CLEAR_FLAG(/;"	d
__FMC_NAND_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define __FMC_NAND_DISABLE(/;"	d
__FMC_NAND_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define __FMC_NAND_DISABLE_IT(/;"	d
__FMC_NAND_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define __FMC_NAND_ENABLE(/;"	d
__FMC_NAND_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define __FMC_NAND_ENABLE_IT(/;"	d
__FMC_NAND_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define __FMC_NAND_GET_FLAG(/;"	d
__FMC_NORSRAM_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define __FMC_NORSRAM_DISABLE(/;"	d
__FMC_NORSRAM_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define __FMC_NORSRAM_ENABLE(/;"	d
__FMC_PCCARD_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define __FMC_PCCARD_CLEAR_FLAG(/;"	d
__FMC_PCCARD_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define __FMC_PCCARD_DISABLE(/;"	d
__FMC_PCCARD_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define __FMC_PCCARD_DISABLE_IT(/;"	d
__FMC_PCCARD_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define __FMC_PCCARD_ENABLE(/;"	d
__FMC_PCCARD_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define __FMC_PCCARD_ENABLE_IT(/;"	d
__FMC_PCCARD_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define __FMC_PCCARD_GET_FLAG(/;"	d
__FMC_SDRAM_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define __FMC_SDRAM_CLEAR_FLAG(/;"	d
__FMC_SDRAM_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define __FMC_SDRAM_DISABLE_IT(/;"	d
__FMC_SDRAM_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define __FMC_SDRAM_ENABLE_IT(/;"	d
__FMC_SDRAM_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define __FMC_SDRAM_GET_FLAG(/;"	d
__STM32F4xx_LL_FMC_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fmc.h	/^#define __STM32F4xx_LL_FMC_H$/;"	d
FSMC_NAND_AttributeSpace_Timing_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.c	/^HAL_StatusTypeDef FSMC_NAND_AttributeSpace_Timing_Init(FSMC_NAND_TypeDef *Device, FSMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)$/;"	f
FSMC_NAND_CommonSpace_Timing_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.c	/^HAL_StatusTypeDef FSMC_NAND_CommonSpace_Timing_Init(FSMC_NAND_TypeDef *Device, FSMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)$/;"	f
FSMC_NAND_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.c	/^HAL_StatusTypeDef FSMC_NAND_DeInit(FSMC_NAND_TypeDef *Device, uint32_t Bank)$/;"	f
FSMC_NAND_ECC_Disable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.c	/^HAL_StatusTypeDef FSMC_NAND_ECC_Disable(FSMC_NAND_TypeDef *Device, uint32_t Bank)  $/;"	f
FSMC_NAND_ECC_Enable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.c	/^HAL_StatusTypeDef  FSMC_NAND_ECC_Enable(FSMC_NAND_TypeDef *Device, uint32_t Bank)$/;"	f
FSMC_NAND_GetECC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.c	/^HAL_StatusTypeDef FSMC_NAND_GetECC(FSMC_NAND_TypeDef *Device, uint32_t *ECCval, uint32_t Bank, uint32_t Timeout)$/;"	f
FSMC_NAND_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.c	/^HAL_StatusTypeDef FSMC_NAND_Init(FSMC_NAND_TypeDef *Device, FSMC_NAND_InitTypeDef *Init)$/;"	f
FSMC_NORSRAM_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.c	/^HAL_StatusTypeDef FSMC_NORSRAM_DeInit(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_EXTENDED_TypeDef *ExDevice, uint32_t Bank)$/;"	f
FSMC_NORSRAM_Extended_Timing_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.c	/^HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)$/;"	f
FSMC_NORSRAM_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.c	/^HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)$/;"	f
FSMC_NORSRAM_Timing_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.c	/^HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)$/;"	f
FSMC_NORSRAM_WriteOperation_Disable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.c	/^HAL_StatusTypeDef FSMC_NORSRAM_WriteOperation_Disable(FSMC_NORSRAM_TypeDef *Device, uint32_t Bank)$/;"	f
FSMC_NORSRAM_WriteOperation_Enable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.c	/^HAL_StatusTypeDef FSMC_NORSRAM_WriteOperation_Enable(FSMC_NORSRAM_TypeDef *Device, uint32_t Bank)$/;"	f
FSMC_PCCARD_AttributeSpace_Timing_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.c	/^HAL_StatusTypeDef FSMC_PCCARD_AttributeSpace_Timing_Init(FSMC_PCCARD_TypeDef *Device, FSMC_NAND_PCC_TimingTypeDef *Timing)$/;"	f
FSMC_PCCARD_CommonSpace_Timing_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.c	/^HAL_StatusTypeDef FSMC_PCCARD_CommonSpace_Timing_Init(FSMC_PCCARD_TypeDef *Device, FSMC_NAND_PCC_TimingTypeDef *Timing)$/;"	f
FSMC_PCCARD_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.c	/^HAL_StatusTypeDef FSMC_PCCARD_DeInit(FSMC_PCCARD_TypeDef *Device)$/;"	f
FSMC_PCCARD_IOSpace_Timing_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.c	/^HAL_StatusTypeDef FSMC_PCCARD_IOSpace_Timing_Init(FSMC_PCCARD_TypeDef *Device, FSMC_NAND_PCC_TimingTypeDef *Timing)$/;"	f
FSMC_PCCARD_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.c	/^HAL_StatusTypeDef FSMC_PCCARD_Init(FSMC_PCCARD_TypeDef *Device, FSMC_PCCARD_InitTypeDef *Init)$/;"	f
AccessMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^  uint32_t AccessMode;                   \/*!< Specifies the asynchronous access mode. $/;"	m	struct:__anon325
AddressHoldTime	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^  uint32_t AddressHoldTime;              \/*!< Defines the number of HCLK cycles to configure$/;"	m	struct:__anon325
AddressSetupTime	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^  uint32_t AddressSetupTime;             \/*!< Defines the number of HCLK cycles to configure$/;"	m	struct:__anon325
AsynchronousWait	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^  uint32_t AsynchronousWait;             \/*!< Enables or disables wait signal during asynchronous transfers,$/;"	m	struct:__anon324
BurstAccessMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^  uint32_t BurstAccessMode;              \/*!< Enables or disables the burst access mode for Flash memory,$/;"	m	struct:__anon324
BusTurnAroundDuration	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^  uint32_t BusTurnAroundDuration;        \/*!< Defines the number of HCLK cycles to configure$/;"	m	struct:__anon325
CLKDivision	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^  uint32_t CLKDivision;                  \/*!< Defines the period of CLK clock output signal, expressed in number of $/;"	m	struct:__anon325
DataAddressMux	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^  uint32_t DataAddressMux;               \/*!< Specifies whether the address and data values are$/;"	m	struct:__anon324
DataLatency	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^  uint32_t DataLatency;                  \/*!< Defines the number of memory clock cycles to issue$/;"	m	struct:__anon325
DataSetupTime	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^  uint32_t DataSetupTime;                \/*!< Defines the number of HCLK cycles to configure$/;"	m	struct:__anon325
ECCPageSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^  uint32_t ECCPageSize;            \/*!< Defines the page size for the extended ECC.$/;"	m	struct:__anon326
EccComputation	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^  uint32_t EccComputation;         \/*!< Enables or disables the ECC computation.$/;"	m	struct:__anon326
ExtendedMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^  uint32_t ExtendedMode;                 \/*!< Enables or disables the extended mode.$/;"	m	struct:__anon324
FMC_FLAG_FALLING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_FLAG_FALLING_EDGE /;"	d
FMC_FLAG_FEMPT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_FLAG_FEMPT /;"	d
FMC_FLAG_LEVEL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_FLAG_LEVEL /;"	d
FMC_FLAG_RISING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_FLAG_RISING_EDGE /;"	d
FMC_IT_FALLING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_IT_FALLING_EDGE /;"	d
FMC_IT_LEVEL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_IT_LEVEL /;"	d
FMC_IT_REFRESH_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_IT_REFRESH_ERROR /;"	d
FMC_IT_RISING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_IT_RISING_EDGE /;"	d
FMC_NAND_AttributeSpace_Timing_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_NAND_AttributeSpace_Timing_Init /;"	d
FMC_NAND_BANK2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_NAND_BANK2 /;"	d
FMC_NAND_CommonSpace_Timing_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_NAND_CommonSpace_Timing_Init /;"	d
FMC_NAND_DEVICE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_NAND_DEVICE /;"	d
FMC_NAND_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_NAND_DeInit /;"	d
FMC_NAND_ECC_Disable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_NAND_ECC_Disable /;"	d
FMC_NAND_ECC_Enable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_NAND_ECC_Enable /;"	d
FMC_NAND_GetECC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_NAND_GetECC /;"	d
FMC_NAND_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_NAND_Init /;"	d
FMC_NAND_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_NAND_InitTypeDef /;"	d
FMC_NAND_PCC_TimingTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_NAND_PCC_TimingTypeDef /;"	d
FMC_NAND_TypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_NAND_TypeDef /;"	d
FMC_NORSRAM_BANK1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_NORSRAM_BANK1 /;"	d
FMC_NORSRAM_BANK2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_NORSRAM_BANK2 /;"	d
FMC_NORSRAM_BANK3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_NORSRAM_BANK3 /;"	d
FMC_NORSRAM_DEVICE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_NORSRAM_DEVICE /;"	d
FMC_NORSRAM_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_NORSRAM_DeInit /;"	d
FMC_NORSRAM_EXTENDED_DEVICE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_NORSRAM_EXTENDED_DEVICE /;"	d
FMC_NORSRAM_EXTENDED_TypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_NORSRAM_EXTENDED_TypeDef /;"	d
FMC_NORSRAM_Extended_Timing_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_NORSRAM_Extended_Timing_Init /;"	d
FMC_NORSRAM_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_NORSRAM_Init /;"	d
FMC_NORSRAM_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_NORSRAM_InitTypeDef /;"	d
FMC_NORSRAM_TimingTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_NORSRAM_TimingTypeDef /;"	d
FMC_NORSRAM_Timing_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_NORSRAM_Timing_Init /;"	d
FMC_NORSRAM_TypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_NORSRAM_TypeDef /;"	d
FMC_NORSRAM_WriteOperation_Disable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_NORSRAM_WriteOperation_Disable /;"	d
FMC_NORSRAM_WriteOperation_Enable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_NORSRAM_WriteOperation_Enable /;"	d
FMC_PCCARD_AttributeSpace_Timing_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_PCCARD_AttributeSpace_Timing_Init /;"	d
FMC_PCCARD_CommonSpace_Timing_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_PCCARD_CommonSpace_Timing_Init /;"	d
FMC_PCCARD_DEVICE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_PCCARD_DEVICE /;"	d
FMC_PCCARD_DeInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_PCCARD_DeInit /;"	d
FMC_PCCARD_IOSpace_Timing_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_PCCARD_IOSpace_Timing_Init /;"	d
FMC_PCCARD_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_PCCARD_Init /;"	d
FMC_PCCARD_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_PCCARD_InitTypeDef /;"	d
FMC_PCCARD_TypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FMC_PCCARD_TypeDef /;"	d
FSMC_ACCESS_MODE_A	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_ACCESS_MODE_A /;"	d
FSMC_ACCESS_MODE_B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_ACCESS_MODE_B /;"	d
FSMC_ACCESS_MODE_C	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_ACCESS_MODE_C /;"	d
FSMC_ACCESS_MODE_D	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_ACCESS_MODE_D /;"	d
FSMC_ASYNCHRONOUS_WAIT_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_ASYNCHRONOUS_WAIT_DISABLE /;"	d
FSMC_ASYNCHRONOUS_WAIT_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_ASYNCHRONOUS_WAIT_ENABLE /;"	d
FSMC_BURST_ACCESS_MODE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_BURST_ACCESS_MODE_DISABLE /;"	d
FSMC_BURST_ACCESS_MODE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_BURST_ACCESS_MODE_ENABLE /;"	d
FSMC_CONTINUOUS_CLOCK_SYNC_ASYNC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_CONTINUOUS_CLOCK_SYNC_ASYNC /;"	d
FSMC_CONTINUOUS_CLOCK_SYNC_ONLY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_CONTINUOUS_CLOCK_SYNC_ONLY /;"	d
FSMC_DATA_ADDRESS_MUX_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_DATA_ADDRESS_MUX_DISABLE /;"	d
FSMC_DATA_ADDRESS_MUX_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_DATA_ADDRESS_MUX_ENABLE /;"	d
FSMC_EXTENDED_MODE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_EXTENDED_MODE_DISABLE /;"	d
FSMC_EXTENDED_MODE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_EXTENDED_MODE_ENABLE /;"	d
FSMC_FLAG_FALLING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_FLAG_FALLING_EDGE /;"	d
FSMC_FLAG_FEMPT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_FLAG_FEMPT /;"	d
FSMC_FLAG_LEVEL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_FLAG_LEVEL /;"	d
FSMC_FLAG_RISING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_FLAG_RISING_EDGE /;"	d
FSMC_IT_FALLING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_IT_FALLING_EDGE /;"	d
FSMC_IT_LEVEL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_IT_LEVEL /;"	d
FSMC_IT_REFRESH_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_IT_REFRESH_ERROR /;"	d
FSMC_IT_RISING_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_IT_RISING_EDGE /;"	d
FSMC_MEMORY_TYPE_NOR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_MEMORY_TYPE_NOR /;"	d
FSMC_MEMORY_TYPE_PSRAM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_MEMORY_TYPE_PSRAM /;"	d
FSMC_MEMORY_TYPE_SRAM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_MEMORY_TYPE_SRAM /;"	d
FSMC_NAND_BANK2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_NAND_BANK2 /;"	d
FSMC_NAND_BANK3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_NAND_BANK3 /;"	d
FSMC_NAND_DEVICE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_NAND_DEVICE /;"	d
FSMC_NAND_ECC_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_NAND_ECC_DISABLE /;"	d
FSMC_NAND_ECC_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_NAND_ECC_ENABLE /;"	d
FSMC_NAND_ECC_PAGE_SIZE_1024BYTE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_NAND_ECC_PAGE_SIZE_1024BYTE /;"	d
FSMC_NAND_ECC_PAGE_SIZE_2048BYTE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_NAND_ECC_PAGE_SIZE_2048BYTE /;"	d
FSMC_NAND_ECC_PAGE_SIZE_256BYTE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_NAND_ECC_PAGE_SIZE_256BYTE /;"	d
FSMC_NAND_ECC_PAGE_SIZE_4096BYTE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_NAND_ECC_PAGE_SIZE_4096BYTE /;"	d
FSMC_NAND_ECC_PAGE_SIZE_512BYTE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_NAND_ECC_PAGE_SIZE_512BYTE /;"	d
FSMC_NAND_ECC_PAGE_SIZE_8192BYTE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_NAND_ECC_PAGE_SIZE_8192BYTE /;"	d
FSMC_NAND_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^}FSMC_NAND_InitTypeDef;  $/;"	t	typeref:struct:__anon326
FSMC_NAND_PCC_MEM_BUS_WIDTH_16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_NAND_PCC_MEM_BUS_WIDTH_16 /;"	d
FSMC_NAND_PCC_MEM_BUS_WIDTH_8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_NAND_PCC_MEM_BUS_WIDTH_8 /;"	d
FSMC_NAND_PCC_TimingTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^}FSMC_NAND_PCC_TimingTypeDef;$/;"	t	typeref:struct:__anon327
FSMC_NAND_PCC_WAIT_FEATURE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_NAND_PCC_WAIT_FEATURE_DISABLE /;"	d
FSMC_NAND_PCC_WAIT_FEATURE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_NAND_PCC_WAIT_FEATURE_ENABLE /;"	d
FSMC_NAND_TypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_NAND_TypeDef /;"	d
FSMC_NORSRAM_BANK1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_NORSRAM_BANK1 /;"	d
FSMC_NORSRAM_BANK2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_NORSRAM_BANK2 /;"	d
FSMC_NORSRAM_BANK3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_NORSRAM_BANK3 /;"	d
FSMC_NORSRAM_BANK4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_NORSRAM_BANK4 /;"	d
FSMC_NORSRAM_DEVICE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_NORSRAM_DEVICE /;"	d
FSMC_NORSRAM_EXTENDED_DEVICE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_NORSRAM_EXTENDED_DEVICE /;"	d
FSMC_NORSRAM_EXTENDED_TypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_NORSRAM_EXTENDED_TypeDef /;"	d
FSMC_NORSRAM_FLASH_ACCESS_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_NORSRAM_FLASH_ACCESS_DISABLE /;"	d
FSMC_NORSRAM_FLASH_ACCESS_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_NORSRAM_FLASH_ACCESS_ENABLE /;"	d
FSMC_NORSRAM_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^}FSMC_NORSRAM_InitTypeDef;$/;"	t	typeref:struct:__anon324
FSMC_NORSRAM_MEM_BUS_WIDTH_16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_NORSRAM_MEM_BUS_WIDTH_16 /;"	d
FSMC_NORSRAM_MEM_BUS_WIDTH_32	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_NORSRAM_MEM_BUS_WIDTH_32 /;"	d
FSMC_NORSRAM_MEM_BUS_WIDTH_8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_NORSRAM_MEM_BUS_WIDTH_8 /;"	d
FSMC_NORSRAM_TimingTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^}FSMC_NORSRAM_TimingTypeDef;$/;"	t	typeref:struct:__anon325
FSMC_NORSRAM_TypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_NORSRAM_TypeDef /;"	d
FSMC_PCCARD_DEVICE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_PCCARD_DEVICE /;"	d
FSMC_PCCARD_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^}FSMC_PCCARD_InitTypeDef;$/;"	t	typeref:struct:__anon328
FSMC_PCCARD_TypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_PCCARD_TypeDef /;"	d
FSMC_PCR_MEMORY_TYPE_NAND	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_PCR_MEMORY_TYPE_NAND /;"	d
FSMC_PCR_MEMORY_TYPE_PCCARD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_PCR_MEMORY_TYPE_PCCARD /;"	d
FSMC_WAIT_SIGNAL_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_WAIT_SIGNAL_DISABLE /;"	d
FSMC_WAIT_SIGNAL_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_WAIT_SIGNAL_ENABLE /;"	d
FSMC_WAIT_SIGNAL_POLARITY_HIGH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_WAIT_SIGNAL_POLARITY_HIGH /;"	d
FSMC_WAIT_SIGNAL_POLARITY_LOW	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_WAIT_SIGNAL_POLARITY_LOW /;"	d
FSMC_WAIT_TIMING_BEFORE_WS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_WAIT_TIMING_BEFORE_WS /;"	d
FSMC_WAIT_TIMING_DURING_WS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_WAIT_TIMING_DURING_WS /;"	d
FSMC_WRAP_MODE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_WRAP_MODE_DISABLE /;"	d
FSMC_WRAP_MODE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_WRAP_MODE_ENABLE /;"	d
FSMC_WRITE_BURST_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_WRITE_BURST_DISABLE /;"	d
FSMC_WRITE_BURST_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_WRITE_BURST_ENABLE /;"	d
FSMC_WRITE_OPERATION_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_WRITE_OPERATION_DISABLE /;"	d
FSMC_WRITE_OPERATION_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define FSMC_WRITE_OPERATION_ENABLE /;"	d
HiZSetupTime	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^  uint32_t HiZSetupTime;         \/*!< Defines the number of HCLK clock cycles during which the$/;"	m	struct:__anon327
HoldSetupTime	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^  uint32_t HoldSetupTime;        \/*!< Defines the number of HCLK clock cycles to hold address$/;"	m	struct:__anon327
IS_FSMC_ACCESS_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define IS_FSMC_ACCESS_MODE(/;"	d
IS_FSMC_ADDRESS_HOLD_TIME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define IS_FSMC_ADDRESS_HOLD_TIME(/;"	d
IS_FSMC_ADDRESS_SETUP_TIME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define IS_FSMC_ADDRESS_SETUP_TIME(/;"	d
IS_FSMC_ASYNWAIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define IS_FSMC_ASYNWAIT(/;"	d
IS_FSMC_BURSTMODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define IS_FSMC_BURSTMODE(/;"	d
IS_FSMC_CLK_DIV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define IS_FSMC_CLK_DIV(/;"	d
IS_FSMC_CONTINOUS_CLOCK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define IS_FSMC_CONTINOUS_CLOCK(/;"	d
IS_FSMC_DATASETUP_TIME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define IS_FSMC_DATASETUP_TIME(/;"	d
IS_FSMC_DATA_LATENCY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define IS_FSMC_DATA_LATENCY(/;"	d
IS_FSMC_ECCPAGE_SIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define IS_FSMC_ECCPAGE_SIZE(/;"	d
IS_FSMC_ECC_STATE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define IS_FSMC_ECC_STATE(/;"	d
IS_FSMC_EXTENDED_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define IS_FSMC_EXTENDED_MODE(/;"	d
IS_FSMC_HIZ_TIME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define IS_FSMC_HIZ_TIME(/;"	d
IS_FSMC_HOLD_TIME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define IS_FSMC_HOLD_TIME(/;"	d
IS_FSMC_MEMORY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define IS_FSMC_MEMORY(/;"	d
IS_FSMC_MUX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define IS_FSMC_MUX(/;"	d
IS_FSMC_NAND_BANK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define IS_FSMC_NAND_BANK(/;"	d
IS_FSMC_NAND_DEVICE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define IS_FSMC_NAND_DEVICE(/;"	d
IS_FSMC_NAND_MEMORY_WIDTH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define IS_FSMC_NAND_MEMORY_WIDTH(/;"	d
IS_FSMC_NORSRAM_BANK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define IS_FSMC_NORSRAM_BANK(/;"	d
IS_FSMC_NORSRAM_DEVICE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define IS_FSMC_NORSRAM_DEVICE(/;"	d
IS_FSMC_NORSRAM_EXTENDED_DEVICE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define IS_FSMC_NORSRAM_EXTENDED_DEVICE(/;"	d
IS_FSMC_NORSRAM_MEMORY_WIDTH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define IS_FSMC_NORSRAM_MEMORY_WIDTH(/;"	d
IS_FSMC_PCCARD_DEVICE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define IS_FSMC_PCCARD_DEVICE(/;"	d
IS_FSMC_SETUP_TIME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define IS_FSMC_SETUP_TIME(/;"	d
IS_FSMC_TAR_TIME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define IS_FSMC_TAR_TIME(/;"	d
IS_FSMC_TCLR_TIME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define IS_FSMC_TCLR_TIME(/;"	d
IS_FSMC_TURNAROUND_TIME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define IS_FSMC_TURNAROUND_TIME(/;"	d
IS_FSMC_WAITE_SIGNAL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define IS_FSMC_WAITE_SIGNAL(/;"	d
IS_FSMC_WAIT_FEATURE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define IS_FSMC_WAIT_FEATURE(/;"	d
IS_FSMC_WAIT_POLARITY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define IS_FSMC_WAIT_POLARITY(/;"	d
IS_FSMC_WAIT_SIGNAL_ACTIVE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define IS_FSMC_WAIT_SIGNAL_ACTIVE(/;"	d
IS_FSMC_WAIT_TIME	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define IS_FSMC_WAIT_TIME(/;"	d
IS_FSMC_WRAP_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define IS_FSMC_WRAP_MODE(/;"	d
IS_FSMC_WRITE_BURST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define IS_FSMC_WRITE_BURST(/;"	d
IS_FSMC_WRITE_OPERATION	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define IS_FSMC_WRITE_OPERATION(/;"	d
MemoryDataWidth	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^  uint32_t MemoryDataWidth;              \/*!< Specifies the external memory device width.$/;"	m	struct:__anon324
MemoryDataWidth	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^  uint32_t MemoryDataWidth;        \/*!< Specifies the external memory device width.$/;"	m	struct:__anon326
MemoryType	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^  uint32_t MemoryType;                   \/*!< Specifies the type of external memory attached to$/;"	m	struct:__anon324
NSBank	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^  uint32_t NSBank;                       \/*!< Specifies the NORSRAM memory device that will be used.$/;"	m	struct:__anon324
NandBank	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^  uint32_t NandBank;               \/*!< Specifies the NAND memory device that will be used.$/;"	m	struct:__anon326
SetupTime	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^  uint32_t SetupTime;            \/*!< Defines the number of HCLK cycles to setup address before$/;"	m	struct:__anon327
TARSetupTime	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^  uint32_t TARSetupTime;           \/*!< Defines the number of HCLK cycles to configure the$/;"	m	struct:__anon326
TARSetupTime	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^  uint32_t TARSetupTime;           \/*!< Defines the number of HCLK cycles to configure the$/;"	m	struct:__anon328
TCLRSetupTime	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^  uint32_t TCLRSetupTime;          \/*!< Defines the number of HCLK cycles to configure the$/;"	m	struct:__anon326
TCLRSetupTime	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^  uint32_t TCLRSetupTime;          \/*!< Defines the number of HCLK cycles to configure the$/;"	m	struct:__anon328
WaitSetupTime	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^  uint32_t WaitSetupTime;        \/*!< Defines the minimum number of HCLK cycles to assert the$/;"	m	struct:__anon327
WaitSignal	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^  uint32_t WaitSignal;                   \/*!< Enables or disables the wait state insertion via wait$/;"	m	struct:__anon324
WaitSignalActive	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^  uint32_t WaitSignalActive;             \/*!< Specifies if the wait signal is asserted by the memory one$/;"	m	struct:__anon324
WaitSignalPolarity	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^  uint32_t WaitSignalPolarity;           \/*!< Specifies the wait signal polarity, valid only when accessing$/;"	m	struct:__anon324
Waitfeature	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^  uint32_t Waitfeature;            \/*!< Enables or disables the Wait feature for the NAND Memory device.$/;"	m	struct:__anon326
Waitfeature	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^  uint32_t Waitfeature;            \/*!< Enables or disables the Wait feature for the PCCARD Memory device.$/;"	m	struct:__anon328
WrapMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^  uint32_t WrapMode;                     \/*!< Enables or disables the Wrapped burst access mode for Flash$/;"	m	struct:__anon324
WriteBurst	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^  uint32_t WriteBurst;                   \/*!< Enables or disables the write burst operation.$/;"	m	struct:__anon324
WriteOperation	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^  uint32_t WriteOperation;               \/*!< Enables or disables the write operation in the selected device by the FSMC. $/;"	m	struct:__anon324
__FMC_NAND_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define __FMC_NAND_CLEAR_FLAG /;"	d
__FMC_NAND_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define __FMC_NAND_DISABLE /;"	d
__FMC_NAND_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define __FMC_NAND_DISABLE_IT /;"	d
__FMC_NAND_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define __FMC_NAND_ENABLE /;"	d
__FMC_NAND_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define __FMC_NAND_ENABLE_IT /;"	d
__FMC_NAND_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define __FMC_NAND_GET_FLAG /;"	d
__FMC_NORSRAM_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define __FMC_NORSRAM_DISABLE /;"	d
__FMC_NORSRAM_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define __FMC_NORSRAM_ENABLE /;"	d
__FMC_PCCARD_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define __FMC_PCCARD_CLEAR_FLAG /;"	d
__FMC_PCCARD_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define __FMC_PCCARD_DISABLE /;"	d
__FMC_PCCARD_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define __FMC_PCCARD_DISABLE_IT /;"	d
__FMC_PCCARD_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define __FMC_PCCARD_ENABLE /;"	d
__FMC_PCCARD_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define __FMC_PCCARD_ENABLE_IT /;"	d
__FMC_PCCARD_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define __FMC_PCCARD_GET_FLAG /;"	d
__FSMC_NAND_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define __FSMC_NAND_CLEAR_FLAG(/;"	d
__FSMC_NAND_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define __FSMC_NAND_DISABLE(/;"	d
__FSMC_NAND_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define __FSMC_NAND_DISABLE_IT(/;"	d
__FSMC_NAND_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define __FSMC_NAND_ENABLE(/;"	d
__FSMC_NAND_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define __FSMC_NAND_ENABLE_IT(/;"	d
__FSMC_NAND_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define __FSMC_NAND_GET_FLAG(/;"	d
__FSMC_NORSRAM_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define __FSMC_NORSRAM_DISABLE(/;"	d
__FSMC_NORSRAM_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define __FSMC_NORSRAM_ENABLE(/;"	d
__FSMC_PCCARD_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define __FSMC_PCCARD_CLEAR_FLAG(/;"	d
__FSMC_PCCARD_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define __FSMC_PCCARD_DISABLE(/;"	d
__FSMC_PCCARD_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define __FSMC_PCCARD_DISABLE_IT(/;"	d
__FSMC_PCCARD_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define __FSMC_PCCARD_ENABLE(/;"	d
__FSMC_PCCARD_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define __FSMC_PCCARD_ENABLE_IT(/;"	d
__FSMC_PCCARD_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define __FSMC_PCCARD_GET_FLAG(/;"	d
__STM32F4xx_LL_FSMC_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_fsmc.h	/^#define __STM32F4xx_LL_FSMC_H$/;"	d
SDIO_DataConfig	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.c	/^HAL_StatusTypeDef SDIO_DataConfig(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* SDIO_DataInitStruct)$/;"	f
SDIO_GetCommandResponse	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.c	/^uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)$/;"	f
SDIO_GetDataCounter	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.c	/^uint32_t SDIO_GetDataCounter(SDIO_TypeDef *SDIOx)$/;"	f
SDIO_GetFIFOCount	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.c	/^uint32_t SDIO_GetFIFOCount(SDIO_TypeDef *SDIOx)$/;"	f
SDIO_GetPowerState	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.c	/^uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  $/;"	f
SDIO_GetResponse	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.c	/^uint32_t SDIO_GetResponse(uint32_t SDIO_RESP)$/;"	f
SDIO_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.c	/^HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)$/;"	f
SDIO_PowerState_OFF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.c	/^HAL_StatusTypeDef SDIO_PowerState_OFF(SDIO_TypeDef *SDIOx)$/;"	f
SDIO_PowerState_ON	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.c	/^HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)$/;"	f
SDIO_ReadFIFO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.c	/^uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)$/;"	f
SDIO_SendCommand	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.c	/^HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *SDIO_CmdInitStruct)$/;"	f
SDIO_SetSDIOReadWaitMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.c	/^HAL_StatusTypeDef SDIO_SetSDIOReadWaitMode(uint32_t SDIO_ReadWaitMode)$/;"	f
SDIO_WriteFIFO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.c	/^HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)$/;"	f
ATACMD_BITNUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define ATACMD_BITNUMBER /;"	d
Argument	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^  uint32_t Argument;            \/*!< Specifies the SDIO command argument which is sent$/;"	m	struct:__anon330
BusWide	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^  uint32_t BusWide;              \/*!< Specifies the SDIO bus width.$/;"	m	struct:__anon329
CLKCR_CLEAR_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define CLKCR_CLEAR_MASK /;"	d
CLKCR_CLKEN_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define CLKCR_CLKEN_BB /;"	d
CLKCR_OFFSET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define CLKCR_OFFSET /;"	d
CLKEN_BITNUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define CLKEN_BITNUMBER /;"	d
CMD_ATACMD_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define CMD_ATACMD_BB /;"	d
CMD_CLEAR_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define CMD_CLEAR_MASK /;"	d
CMD_ENCMDCOMPL_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define CMD_ENCMDCOMPL_BB /;"	d
CMD_NIEN_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define CMD_NIEN_BB /;"	d
CMD_OFFSET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define CMD_OFFSET /;"	d
CMD_SDIOSUSPEND_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define CMD_SDIOSUSPEND_BB /;"	d
CPSM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^  uint32_t CPSM;                \/*!< Specifies whether SDIO Command path state machine (CPSM)$/;"	m	struct:__anon330
ClockBypass	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^  uint32_t ClockBypass;          \/*!< Specifies whether the SDIO Clock divider bypass is$/;"	m	struct:__anon329
ClockDiv	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^  uint32_t ClockDiv;             \/*!< Specifies the clock frequency of the SDIO controller.$/;"	m	struct:__anon329
ClockEdge	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^  uint32_t ClockEdge;            \/*!< Specifies the clock transition on which the bit capture is made.$/;"	m	struct:__anon329
ClockPowerSave	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^  uint32_t ClockPowerSave;       \/*!< Specifies whether SDIO Clock output is enabled or$/;"	m	struct:__anon329
CmdIndex	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^  uint32_t CmdIndex;            \/*!< Specifies the SDIO command index. It must be Min_Data = 0 and $/;"	m	struct:__anon330
DCTRL_CLEAR_MASK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define DCTRL_CLEAR_MASK /;"	d
DCTRL_DMAEN_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define DCTRL_DMAEN_BB /;"	d
DCTRL_OFFSET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define DCTRL_OFFSET /;"	d
DCTRL_RWMOD_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define DCTRL_RWMOD_BB /;"	d
DCTRL_RWSTART_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define DCTRL_RWSTART_BB /;"	d
DCTRL_RWSTOP_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define DCTRL_RWSTOP_BB /;"	d
DCTRL_SDIOEN_BB	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define DCTRL_SDIOEN_BB /;"	d
DMAEN_BITNUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define DMAEN_BITNUMBER /;"	d
DPSM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^  uint32_t DPSM;                \/*!< Specifies whether SDIO Data path state machine (DPSM)$/;"	m	struct:__anon331
DataBlockSize	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^  uint32_t DataBlockSize;       \/*!< Specifies the data block size for block transfer.$/;"	m	struct:__anon331
DataLength	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^  uint32_t DataLength;          \/*!< Specifies the number of data bytes to be transferred.         *\/$/;"	m	struct:__anon331
DataTimeOut	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^  uint32_t DataTimeOut;         \/*!< Specifies the data timeout period in card bus clock periods.  *\/$/;"	m	struct:__anon331
ENCMDCOMPL_BITNUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define ENCMDCOMPL_BITNUMBER /;"	d
HardwareFlowControl	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^  uint32_t HardwareFlowControl;  \/*!< Specifies whether the SDIO hardware flow control is enabled or disabled.$/;"	m	struct:__anon329
IS_SDIO_BLOCK_SIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define IS_SDIO_BLOCK_SIZE(/;"	d
IS_SDIO_BUS_WIDE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define IS_SDIO_BUS_WIDE(/;"	d
IS_SDIO_CLKDIV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define IS_SDIO_CLKDIV(/;"	d
IS_SDIO_CLOCK_BYPASS	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define IS_SDIO_CLOCK_BYPASS(/;"	d
IS_SDIO_CLOCK_EDGE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define IS_SDIO_CLOCK_EDGE(/;"	d
IS_SDIO_CLOCK_POWER_SAVE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define IS_SDIO_CLOCK_POWER_SAVE(/;"	d
IS_SDIO_CMD_INDEX	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define IS_SDIO_CMD_INDEX(/;"	d
IS_SDIO_CPSM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define IS_SDIO_CPSM(/;"	d
IS_SDIO_DATA_LENGTH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define IS_SDIO_DATA_LENGTH(/;"	d
IS_SDIO_DPSM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define IS_SDIO_DPSM(/;"	d
IS_SDIO_HARDWARE_FLOW_CONTROL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define IS_SDIO_HARDWARE_FLOW_CONTROL(/;"	d
IS_SDIO_READWAIT_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define IS_SDIO_READWAIT_MODE(/;"	d
IS_SDIO_RESP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define IS_SDIO_RESP(/;"	d
IS_SDIO_RESPONSE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define IS_SDIO_RESPONSE(/;"	d
IS_SDIO_TRANSFER_DIR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define IS_SDIO_TRANSFER_DIR(/;"	d
IS_SDIO_TRANSFER_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define IS_SDIO_TRANSFER_MODE(/;"	d
IS_SDIO_WAIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define IS_SDIO_WAIT(/;"	d
NIEN_BITNUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define NIEN_BITNUMBER /;"	d
RWMOD_BITNUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define RWMOD_BITNUMBER /;"	d
RWSTART_BITNUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define RWSTART_BITNUMBER /;"	d
RWSTOP_BITNUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define RWSTOP_BITNUMBER /;"	d
Response	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^  uint32_t Response;            \/*!< Specifies the SDIO response type.$/;"	m	struct:__anon330
SDIOEN_BITNUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIOEN_BITNUMBER /;"	d
SDIOSUSPEND_BITNUMBER	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIOSUSPEND_BITNUMBER /;"	d
SDIO_BUS_WIDE_1B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_BUS_WIDE_1B /;"	d
SDIO_BUS_WIDE_4B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_BUS_WIDE_4B /;"	d
SDIO_BUS_WIDE_8B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_BUS_WIDE_8B /;"	d
SDIO_CLOCK_BYPASS_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_CLOCK_BYPASS_DISABLE /;"	d
SDIO_CLOCK_BYPASS_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_CLOCK_BYPASS_ENABLE /;"	d
SDIO_CLOCK_EDGE_FALLING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_CLOCK_EDGE_FALLING /;"	d
SDIO_CLOCK_EDGE_RISING	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_CLOCK_EDGE_RISING /;"	d
SDIO_CLOCK_POWER_SAVE_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_CLOCK_POWER_SAVE_DISABLE /;"	d
SDIO_CLOCK_POWER_SAVE_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_CLOCK_POWER_SAVE_ENABLE /;"	d
SDIO_CPSM_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_CPSM_DISABLE /;"	d
SDIO_CPSM_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_CPSM_ENABLE /;"	d
SDIO_CmdInitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^}SDIO_CmdInitTypeDef;$/;"	t	typeref:struct:__anon330
SDIO_DATABLOCK_SIZE_1024B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_DATABLOCK_SIZE_1024B /;"	d
SDIO_DATABLOCK_SIZE_128B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_DATABLOCK_SIZE_128B /;"	d
SDIO_DATABLOCK_SIZE_16384B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_DATABLOCK_SIZE_16384B /;"	d
SDIO_DATABLOCK_SIZE_16B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_DATABLOCK_SIZE_16B /;"	d
SDIO_DATABLOCK_SIZE_1B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_DATABLOCK_SIZE_1B /;"	d
SDIO_DATABLOCK_SIZE_2048B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_DATABLOCK_SIZE_2048B /;"	d
SDIO_DATABLOCK_SIZE_256B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_DATABLOCK_SIZE_256B /;"	d
SDIO_DATABLOCK_SIZE_2B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_DATABLOCK_SIZE_2B /;"	d
SDIO_DATABLOCK_SIZE_32B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_DATABLOCK_SIZE_32B /;"	d
SDIO_DATABLOCK_SIZE_4096B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_DATABLOCK_SIZE_4096B /;"	d
SDIO_DATABLOCK_SIZE_4B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_DATABLOCK_SIZE_4B /;"	d
SDIO_DATABLOCK_SIZE_512B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_DATABLOCK_SIZE_512B /;"	d
SDIO_DATABLOCK_SIZE_64B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_DATABLOCK_SIZE_64B /;"	d
SDIO_DATABLOCK_SIZE_8192B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_DATABLOCK_SIZE_8192B /;"	d
SDIO_DATABLOCK_SIZE_8B	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_DATABLOCK_SIZE_8B /;"	d
SDIO_DPSM_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_DPSM_DISABLE /;"	d
SDIO_DPSM_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_DPSM_ENABLE /;"	d
SDIO_DataInitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^}SDIO_DataInitTypeDef;$/;"	t	typeref:struct:__anon331
SDIO_FLAG_CCRCFAIL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_FLAG_CCRCFAIL /;"	d
SDIO_FLAG_CEATAEND	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_FLAG_CEATAEND /;"	d
SDIO_FLAG_CMDACT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_FLAG_CMDACT /;"	d
SDIO_FLAG_CMDREND	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_FLAG_CMDREND /;"	d
SDIO_FLAG_CMDSENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_FLAG_CMDSENT /;"	d
SDIO_FLAG_CTIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_FLAG_CTIMEOUT /;"	d
SDIO_FLAG_DATAEND	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_FLAG_DATAEND /;"	d
SDIO_FLAG_DBCKEND	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_FLAG_DBCKEND /;"	d
SDIO_FLAG_DCRCFAIL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_FLAG_DCRCFAIL /;"	d
SDIO_FLAG_DTIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_FLAG_DTIMEOUT /;"	d
SDIO_FLAG_RXACT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_FLAG_RXACT /;"	d
SDIO_FLAG_RXDAVL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_FLAG_RXDAVL /;"	d
SDIO_FLAG_RXFIFOE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_FLAG_RXFIFOE /;"	d
SDIO_FLAG_RXFIFOF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_FLAG_RXFIFOF /;"	d
SDIO_FLAG_RXFIFOHF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_FLAG_RXFIFOHF /;"	d
SDIO_FLAG_RXOVERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_FLAG_RXOVERR /;"	d
SDIO_FLAG_SDIOIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_FLAG_SDIOIT /;"	d
SDIO_FLAG_STBITERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_FLAG_STBITERR /;"	d
SDIO_FLAG_TXACT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_FLAG_TXACT /;"	d
SDIO_FLAG_TXDAVL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_FLAG_TXDAVL /;"	d
SDIO_FLAG_TXFIFOE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_FLAG_TXFIFOE /;"	d
SDIO_FLAG_TXFIFOF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_FLAG_TXFIFOF /;"	d
SDIO_FLAG_TXFIFOHE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_FLAG_TXFIFOHE /;"	d
SDIO_FLAG_TXUNDERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_FLAG_TXUNDERR /;"	d
SDIO_HARDWARE_FLOW_CONTROL_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_HARDWARE_FLOW_CONTROL_DISABLE /;"	d
SDIO_HARDWARE_FLOW_CONTROL_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_HARDWARE_FLOW_CONTROL_ENABLE /;"	d
SDIO_INIT_CLK_DIV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_INIT_CLK_DIV /;"	d
SDIO_IT_CCRCFAIL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_IT_CCRCFAIL /;"	d
SDIO_IT_CEATAEND	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_IT_CEATAEND /;"	d
SDIO_IT_CMDACT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_IT_CMDACT /;"	d
SDIO_IT_CMDREND	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_IT_CMDREND /;"	d
SDIO_IT_CMDSENT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_IT_CMDSENT /;"	d
SDIO_IT_CTIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_IT_CTIMEOUT /;"	d
SDIO_IT_DATAEND	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_IT_DATAEND /;"	d
SDIO_IT_DBCKEND	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_IT_DBCKEND /;"	d
SDIO_IT_DCRCFAIL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_IT_DCRCFAIL /;"	d
SDIO_IT_DTIMEOUT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_IT_DTIMEOUT /;"	d
SDIO_IT_RXACT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_IT_RXACT /;"	d
SDIO_IT_RXDAVL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_IT_RXDAVL /;"	d
SDIO_IT_RXFIFOE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_IT_RXFIFOE /;"	d
SDIO_IT_RXFIFOF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_IT_RXFIFOF /;"	d
SDIO_IT_RXFIFOHF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_IT_RXFIFOHF /;"	d
SDIO_IT_RXOVERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_IT_RXOVERR /;"	d
SDIO_IT_SDIOIT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_IT_SDIOIT /;"	d
SDIO_IT_STBITERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_IT_STBITERR /;"	d
SDIO_IT_TXACT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_IT_TXACT /;"	d
SDIO_IT_TXDAVL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_IT_TXDAVL /;"	d
SDIO_IT_TXFIFOE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_IT_TXFIFOE /;"	d
SDIO_IT_TXFIFOF	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_IT_TXFIFOF /;"	d
SDIO_IT_TXFIFOHE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_IT_TXFIFOHE /;"	d
SDIO_IT_TXUNDERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_IT_TXUNDERR /;"	d
SDIO_InitTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^}SDIO_InitTypeDef;$/;"	t	typeref:struct:__anon329
SDIO_OFFSET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_OFFSET /;"	d
SDIO_READ_WAIT_MODE_CLK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_READ_WAIT_MODE_CLK /;"	d
SDIO_READ_WAIT_MODE_DATA2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_READ_WAIT_MODE_DATA2 /;"	d
SDIO_RESP1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_RESP1 /;"	d
SDIO_RESP2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_RESP2 /;"	d
SDIO_RESP3	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_RESP3 /;"	d
SDIO_RESP4	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_RESP4 /;"	d
SDIO_RESPONSE_LONG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_RESPONSE_LONG /;"	d
SDIO_RESPONSE_NO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_RESPONSE_NO /;"	d
SDIO_RESPONSE_SHORT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_RESPONSE_SHORT /;"	d
SDIO_RESP_ADDR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_RESP_ADDR /;"	d
SDIO_TRANSFER_CLK_DIV	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_TRANSFER_CLK_DIV /;"	d
SDIO_TRANSFER_DIR_TO_CARD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_TRANSFER_DIR_TO_CARD /;"	d
SDIO_TRANSFER_DIR_TO_SDIO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_TRANSFER_DIR_TO_SDIO /;"	d
SDIO_TRANSFER_MODE_BLOCK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_TRANSFER_MODE_BLOCK /;"	d
SDIO_TRANSFER_MODE_STREAM	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_TRANSFER_MODE_STREAM /;"	d
SDIO_WAIT_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_WAIT_IT /;"	d
SDIO_WAIT_NO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_WAIT_NO /;"	d
SDIO_WAIT_PEND	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define SDIO_WAIT_PEND /;"	d
TransferDir	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^  uint32_t TransferDir;         \/*!< Specifies the data transfer direction, whether the transfer$/;"	m	struct:__anon331
TransferMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^  uint32_t TransferMode;        \/*!< Specifies whether data transfer is in stream or block mode.$/;"	m	struct:__anon331
WaitForInterrupt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^  uint32_t WaitForInterrupt;    \/*!< Specifies whether SDIO wait for interrupt request is $/;"	m	struct:__anon330
__SDIO_CEATA_CMD_COMPLETION_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define __SDIO_CEATA_CMD_COMPLETION_DISABLE(/;"	d
__SDIO_CEATA_CMD_COMPLETION_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define __SDIO_CEATA_CMD_COMPLETION_ENABLE(/;"	d
__SDIO_CEATA_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define __SDIO_CEATA_DISABLE_IT(/;"	d
__SDIO_CEATA_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define __SDIO_CEATA_ENABLE_IT(/;"	d
__SDIO_CEATA_SENDCMD_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define __SDIO_CEATA_SENDCMD_DISABLE(/;"	d
__SDIO_CEATA_SENDCMD_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define __SDIO_CEATA_SENDCMD_ENABLE(/;"	d
__SDIO_CLEAR_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define __SDIO_CLEAR_FLAG(/;"	d
__SDIO_CLEAR_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define __SDIO_CLEAR_IT(/;"	d
__SDIO_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define __SDIO_DISABLE(/;"	d
__SDIO_DISABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define __SDIO_DISABLE_IT(/;"	d
__SDIO_DMA_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define __SDIO_DMA_DISABLE(/;"	d
__SDIO_DMA_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define __SDIO_DMA_ENABLE(/;"	d
__SDIO_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define __SDIO_ENABLE(/;"	d
__SDIO_ENABLE_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define __SDIO_ENABLE_IT(/;"	d
__SDIO_GET_FLAG	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define __SDIO_GET_FLAG(/;"	d
__SDIO_GET_IT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define __SDIO_GET_IT /;"	d
__SDIO_OPERATION_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define __SDIO_OPERATION_DISABLE(/;"	d
__SDIO_OPERATION_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define __SDIO_OPERATION_ENABLE(/;"	d
__SDIO_START_READWAIT_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define __SDIO_START_READWAIT_DISABLE(/;"	d
__SDIO_START_READWAIT_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define __SDIO_START_READWAIT_ENABLE(/;"	d
__SDIO_STOP_READWAIT_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define __SDIO_STOP_READWAIT_DISABLE(/;"	d
__SDIO_STOP_READWAIT_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define __SDIO_STOP_READWAIT_ENABLE(/;"	d
__SDIO_SUSPEND_CMD_DISABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define __SDIO_SUSPEND_CMD_DISABLE(/;"	d
__SDIO_SUSPEND_CMD_ENABLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define __SDIO_SUSPEND_CMD_ENABLE(/;"	d
__STM32F4xx_LL_SDMMC_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_sdmmc.h	/^#define __STM32F4xx_LL_SDMMC_H$/;"	d
USB_ActivateDedicatedEndpoint	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^HAL_StatusTypeDef USB_ActivateDedicatedEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)$/;"	f
USB_ActivateEndpoint	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)$/;"	f
USB_ActivateSetup	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^HAL_StatusTypeDef  USB_ActivateSetup (USB_OTG_GlobalTypeDef *USBx)$/;"	f
USB_ClearInterrupts	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^void  USB_ClearInterrupts (USB_OTG_GlobalTypeDef *USBx, uint32_t interrupt)$/;"	f
USB_CoreInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)$/;"	f
USB_CoreReset	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)$/;"	f	file:
USB_DeactivateDedicatedEndpoint	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^HAL_StatusTypeDef USB_DeactivateDedicatedEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)$/;"	f
USB_DeactivateEndpoint	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)$/;"	f
USB_DevConnect	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^HAL_StatusTypeDef  USB_DevConnect (USB_OTG_GlobalTypeDef *USBx)$/;"	f
USB_DevDisconnect	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^HAL_StatusTypeDef  USB_DevDisconnect (USB_OTG_GlobalTypeDef *USBx)$/;"	f
USB_DevInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^HAL_StatusTypeDef USB_DevInit (USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)$/;"	f
USB_DisableGlobalInt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)$/;"	f
USB_DoPing	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx , uint8_t ch_num)$/;"	f
USB_DriveVbus	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^HAL_StatusTypeDef USB_DriveVbus (USB_OTG_GlobalTypeDef *USBx, uint8_t state)$/;"	f
USB_EP0StartXfer	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)$/;"	f
USB_EP0_OutStart	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)$/;"	f
USB_EPClearStall	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)$/;"	f
USB_EPSetStall	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep)$/;"	f
USB_EPStartXfer	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)$/;"	f
USB_EnableGlobalInt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)$/;"	f
USB_FlushRxFifo	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)$/;"	f
USB_FlushTxFifo	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^HAL_StatusTypeDef USB_FlushTxFifo (USB_OTG_GlobalTypeDef *USBx, uint32_t num )$/;"	f
USB_GetCurrentFrame	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^uint32_t USB_GetCurrentFrame (USB_OTG_GlobalTypeDef *USBx)$/;"	f
USB_GetDevSpeed	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)$/;"	f
USB_GetHostSpeed	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^uint32_t USB_GetHostSpeed (USB_OTG_GlobalTypeDef *USBx)$/;"	f
USB_GetMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)$/;"	f
USB_HC_Halt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx , uint8_t hc_num)$/;"	f
USB_HC_Init	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx,  $/;"	f
USB_HC_ReadInterrupt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^uint32_t USB_HC_ReadInterrupt (USB_OTG_GlobalTypeDef *USBx)$/;"	f
USB_HC_StartXfer	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)$/;"	f
USB_HostInit	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^HAL_StatusTypeDef USB_HostInit (USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)$/;"	f
USB_InitFSLSPClkSel	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx , uint8_t freq)$/;"	f
USB_ReadDevAllInEpInterrupt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^uint32_t USB_ReadDevAllInEpInterrupt (USB_OTG_GlobalTypeDef *USBx)$/;"	f
USB_ReadDevAllOutEpInterrupt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^uint32_t USB_ReadDevAllOutEpInterrupt (USB_OTG_GlobalTypeDef *USBx)$/;"	f
USB_ReadDevInEPInterrupt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^uint32_t USB_ReadDevInEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)$/;"	f
USB_ReadDevOutEPInterrupt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^uint32_t USB_ReadDevOutEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)$/;"	f
USB_ReadInterrupts	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^uint32_t  USB_ReadInterrupts (USB_OTG_GlobalTypeDef *USBx)$/;"	f
USB_ReadPacket	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)$/;"	f
USB_ResetPort	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)$/;"	f
USB_SetCurrentMode	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx , USB_OTG_ModeTypeDef mode)$/;"	f
USB_SetDevAddress	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^HAL_StatusTypeDef  USB_SetDevAddress (USB_OTG_GlobalTypeDef *USBx, uint8_t address)$/;"	f
USB_SetDevSpeed	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx , uint8_t speed)$/;"	f
USB_StopDevice	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^HAL_StatusTypeDef USB_StopDevice(USB_OTG_GlobalTypeDef *USBx)$/;"	f
USB_StopHost	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)$/;"	f
USB_WritePacket	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.c	/^HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)$/;"	f
CLEAR_IN_EP_INTR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define CLEAR_IN_EP_INTR(/;"	d
CLEAR_OUT_EP_INTR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define CLEAR_OUT_EP_INTR(/;"	d
DCFG_FRAME_INTERVAL_80	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define DCFG_FRAME_INTERVAL_80 /;"	d
DCFG_FRAME_INTERVAL_85	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define DCFG_FRAME_INTERVAL_85 /;"	d
DCFG_FRAME_INTERVAL_90	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define DCFG_FRAME_INTERVAL_90 /;"	d
DCFG_FRAME_INTERVAL_95	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define DCFG_FRAME_INTERVAL_95 /;"	d
DEP0CTL_MPS_16	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define DEP0CTL_MPS_16 /;"	d
DEP0CTL_MPS_32	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define DEP0CTL_MPS_32 /;"	d
DEP0CTL_MPS_64	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define DEP0CTL_MPS_64 /;"	d
DEP0CTL_MPS_8	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define DEP0CTL_MPS_8 /;"	d
DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ /;"	d
DSTS_ENUMSPD_FS_PHY_48MHZ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define DSTS_ENUMSPD_FS_PHY_48MHZ /;"	d
DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ /;"	d
DSTS_ENUMSPD_LS_PHY_6MHZ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define DSTS_ENUMSPD_LS_PHY_6MHZ /;"	d
EP_SPEED_FULL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define EP_SPEED_FULL /;"	d
EP_SPEED_HIGH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define EP_SPEED_HIGH /;"	d
EP_SPEED_LOW	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define EP_SPEED_LOW /;"	d
EP_TYPE_BULK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define EP_TYPE_BULK /;"	d
EP_TYPE_CTRL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define EP_TYPE_CTRL /;"	d
EP_TYPE_INTR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define EP_TYPE_INTR /;"	d
EP_TYPE_ISOC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define EP_TYPE_ISOC /;"	d
EP_TYPE_MSK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define EP_TYPE_MSK /;"	d
ErrCnt	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint32_t  ErrCnt;        \/*!< Host channel error count.*\/$/;"	m	struct:__anon337
GRXSTS_PKTSTS_CH_HALTED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define GRXSTS_PKTSTS_CH_HALTED /;"	d
GRXSTS_PKTSTS_DATA_TOGGLE_ERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define GRXSTS_PKTSTS_DATA_TOGGLE_ERR /;"	d
GRXSTS_PKTSTS_IN	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define GRXSTS_PKTSTS_IN /;"	d
GRXSTS_PKTSTS_IN_XFER_COMP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define GRXSTS_PKTSTS_IN_XFER_COMP /;"	d
HCCHAR_BULK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define HCCHAR_BULK /;"	d
HCCHAR_CTRL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define HCCHAR_CTRL /;"	d
HCCHAR_INTR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define HCCHAR_INTR /;"	d
HCCHAR_ISOC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define HCCHAR_ISOC /;"	d
HCFG_30_60_MHZ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define HCFG_30_60_MHZ /;"	d
HCFG_48_MHZ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define HCFG_48_MHZ /;"	d
HCFG_6_MHZ	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define HCFG_6_MHZ /;"	d
HC_BBLERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  HC_BBLERR,   $/;"	e	enum:__anon334
HC_DATATGLERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  HC_DATATGLERR$/;"	e	enum:__anon334
HC_HALTED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  HC_HALTED,$/;"	e	enum:__anon334
HC_IDLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  HC_IDLE = 0,$/;"	e	enum:__anon334
HC_NAK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  HC_NAK,$/;"	e	enum:__anon334
HC_NYET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  HC_NYET,$/;"	e	enum:__anon334
HC_PID_DATA0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define HC_PID_DATA0 /;"	d
HC_PID_DATA1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define HC_PID_DATA1 /;"	d
HC_PID_DATA2	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define HC_PID_DATA2 /;"	d
HC_PID_SETUP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define HC_PID_SETUP /;"	d
HC_STALL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  HC_STALL,$/;"	e	enum:__anon334
HC_XACTERR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  HC_XACTERR,  $/;"	e	enum:__anon334
HC_XFRC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  HC_XFRC,$/;"	e	enum:__anon334
HPRT0_PRTSPD_FULL_SPEED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define HPRT0_PRTSPD_FULL_SPEED /;"	d
HPRT0_PRTSPD_HIGH_SPEED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define HPRT0_PRTSPD_HIGH_SPEED /;"	d
HPRT0_PRTSPD_LOW_SPEED	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define HPRT0_PRTSPD_LOW_SPEED /;"	d
Host_channels	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint32_t Host_channels;        \/*!< Host Channels number.$/;"	m	struct:__anon335
STS_DATA_UPDT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define STS_DATA_UPDT /;"	d
STS_GOUT_NAK	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define STS_GOUT_NAK /;"	d
STS_SETUP_COMP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define STS_SETUP_COMP /;"	d
STS_SETUP_UPDT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define STS_SETUP_UPDT /;"	d
STS_XFER_COMP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define STS_XFER_COMP /;"	d
Sof_enable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint32_t Sof_enable;           \/*!< Enable or disable the output of the SOF signal.                        *\/     $/;"	m	struct:__anon335
URB_DONE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  URB_DONE,$/;"	e	enum:__anon333
URB_ERROR	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  URB_ERROR,$/;"	e	enum:__anon333
URB_IDLE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  URB_IDLE = 0,$/;"	e	enum:__anon333
URB_NOTREADY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  URB_NOTREADY,$/;"	e	enum:__anon333
URB_NYET	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  URB_NYET,$/;"	e	enum:__anon333
URB_STALL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  URB_STALL$/;"	e	enum:__anon333
USB_MASK_INTERRUPT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define USB_MASK_INTERRUPT(/;"	d
USB_OTG_CfgTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^}USB_OTG_CfgTypeDef;$/;"	t	typeref:struct:__anon335
USB_OTG_DEVICE_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^   USB_OTG_DEVICE_MODE  = 0,$/;"	e	enum:__anon332
USB_OTG_DRD_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^   USB_OTG_DRD_MODE     = 2$/;"	e	enum:__anon332
USB_OTG_EMBEDDED_PHY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define USB_OTG_EMBEDDED_PHY /;"	d
USB_OTG_EPTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^}USB_OTG_EPTypeDef;$/;"	t	typeref:struct:__anon336
USB_OTG_FS_MAX_PACKET_SIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define USB_OTG_FS_MAX_PACKET_SIZE /;"	d
USB_OTG_HCStateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^}USB_OTG_HCStateTypeDef;$/;"	t	typeref:enum:__anon334
USB_OTG_HCTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^}USB_OTG_HCTypeDef;$/;"	t	typeref:struct:__anon337
USB_OTG_HOST_MODE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^   USB_OTG_HOST_MODE    = 1,$/;"	e	enum:__anon332
USB_OTG_HS_MAX_PACKET_SIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define USB_OTG_HS_MAX_PACKET_SIZE /;"	d
USB_OTG_MAX_EP0_SIZE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define USB_OTG_MAX_EP0_SIZE /;"	d
USB_OTG_MODE_DEVICE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define USB_OTG_MODE_DEVICE /;"	d
USB_OTG_MODE_DRD	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define USB_OTG_MODE_DRD /;"	d
USB_OTG_MODE_HOST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define USB_OTG_MODE_HOST /;"	d
USB_OTG_ModeTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^}USB_OTG_ModeTypeDef;$/;"	t	typeref:enum:__anon332
USB_OTG_SPEED_FULL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define USB_OTG_SPEED_FULL /;"	d
USB_OTG_SPEED_HIGH	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define USB_OTG_SPEED_HIGH /;"	d
USB_OTG_SPEED_HIGH_IN_FULL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define USB_OTG_SPEED_HIGH_IN_FULL /;"	d
USB_OTG_SPEED_LOW	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define USB_OTG_SPEED_LOW /;"	d
USB_OTG_ULPI_PHY	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define USB_OTG_ULPI_PHY /;"	d
USB_OTG_URBStateTypeDef	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^}USB_OTG_URBStateTypeDef;$/;"	t	typeref:enum:__anon333
USB_UNMASK_INTERRUPT	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define USB_UNMASK_INTERRUPT(/;"	d
USBx_DEVICE	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define USBx_DEVICE /;"	d
USBx_DFIFO	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define USBx_DFIFO(/;"	d
USBx_HC	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define USBx_HC(/;"	d
USBx_HOST	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define USBx_HOST /;"	d
USBx_HPRT0	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define USBx_HPRT0 /;"	d
USBx_INEP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define USBx_INEP(/;"	d
USBx_OUTEP	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define USBx_OUTEP(/;"	d
USBx_PCGCCTL	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define USBx_PCGCCTL /;"	d
__STM32F4xx_LL_USB_H	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^#define __STM32F4xx_LL_USB_H$/;"	d
ch_num	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint8_t   ch_num;        \/*!< Host channel number.$/;"	m	struct:__anon337
data_pid	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint8_t   data_pid;      \/*!< Initial data PID.$/;"	m	struct:__anon337
data_pid_start	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint8_t   data_pid_start; \/*!< Initial data PID$/;"	m	struct:__anon336
dev_addr	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint8_t   dev_addr ;     \/*!< USB device address.$/;"	m	struct:__anon337
dev_endpoints	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint32_t dev_endpoints;        \/*!< Device Endpoints number.$/;"	m	struct:__anon335
dma_addr	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint32_t  dma_addr;       \/*!< 32 bits aligned transfer buffer address                                  *\/$/;"	m	struct:__anon336
dma_addr	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint32_t  dma_addr;      \/*!< 32 bits aligned transfer buffer address.                                   *\/$/;"	m	struct:__anon337
dma_enable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint32_t dma_enable;           \/*!< Enable or disable of the USB embedded DMA.                             *\/            $/;"	m	struct:__anon335
do_ping	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint8_t   do_ping;       \/*!< Enable or disable the use of the PING protocol for HS mode.                *\/$/;"	m	struct:__anon337
ep0_mps	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint32_t ep0_mps;              \/*!< Set the Endpoint 0 Max Packet size. $/;"	m	struct:__anon335
ep_is_in	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint8_t   ep_is_in;      \/*!< Endpoint direction$/;"	m	struct:__anon337
ep_num	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint8_t   ep_num;        \/*!< Endpoint number.$/;"	m	struct:__anon337
ep_type	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint8_t   ep_type;       \/*!< Endpoint Type.$/;"	m	struct:__anon337
even_odd_frame	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint8_t   even_odd_frame; \/*!< IFrame parity$/;"	m	struct:__anon336
is_in	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint8_t   is_in;          \/*!< Endpoint direction$/;"	m	struct:__anon336
is_stall	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint8_t   is_stall;       \/*!< Endpoint stall condition$/;"	m	struct:__anon336
low_power_enable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint32_t low_power_enable;     \/*!< Enable or disable the low power mode.                                  *\/$/;"	m	struct:__anon335
lpm_enable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint32_t lpm_enable;           \/*!< Enable or disable Link Power Management.                               *\/$/;"	m	struct:__anon335
max_packet	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint16_t  max_packet;    \/*!< Endpoint Max packet size.$/;"	m	struct:__anon337
maxpacket	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint32_t  maxpacket;      \/*!< Endpoint Max packet size$/;"	m	struct:__anon336
num	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint8_t   num;            \/*!< Endpoint number$/;"	m	struct:__anon336
phy_itface	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint32_t phy_itface;           \/*!< Select the used PHY interface.$/;"	m	struct:__anon335
process_ping	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint8_t   process_ping;  \/*!< Execute the PING protocol for HS mode.                                     *\/$/;"	m	struct:__anon337
speed	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint32_t speed;                \/*!< USB Core speed.$/;"	m	struct:__anon335
speed	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint8_t   speed;         \/*!< USB Host speed.$/;"	m	struct:__anon337
state	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  USB_OTG_HCStateTypeDef   state;     \/*!< Host Channel state. $/;"	m	struct:__anon337
toggle_in	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint8_t   toggle_in;     \/*!< IN transfer current toggle flag.$/;"	m	struct:__anon337
toggle_out	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint8_t   toggle_out;    \/*!< OUT transfer current toggle flag$/;"	m	struct:__anon337
tx_fifo_num	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint16_t  tx_fifo_num;    \/*!< Transmission FIFO number$/;"	m	struct:__anon336
type	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint8_t   type;           \/*!< Endpoint type$/;"	m	struct:__anon336
urb_state	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  USB_OTG_URBStateTypeDef  urb_state;  \/*!< URB state. $/;"	m	struct:__anon337
use_dedicated_ep1	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint32_t use_dedicated_ep1;    \/*!< Enable or disable the use of the dedicated EP1 interrupt.              *\/      $/;"	m	struct:__anon335
use_external_vbus	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint32_t use_external_vbus;    \/*!< Enable or disable the use of the external VBUS.                        *\/   $/;"	m	struct:__anon335
vbus_sensing_enable	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint32_t vbus_sensing_enable;  \/*!< Enable or disable the VBUS Sensing feature.                            *\/ $/;"	m	struct:__anon335
xfer_buff	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint8_t   *xfer_buff;     \/*!< Pointer to transfer buffer                                               *\/$/;"	m	struct:__anon336
xfer_buff	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint8_t   *xfer_buff;    \/*!< Pointer to transfer buffer.                                                *\/$/;"	m	struct:__anon337
xfer_count	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint32_t  xfer_count;     \/*!< Partial transfer length in case of multi packet transfer                 *\/$/;"	m	struct:__anon336
xfer_count	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint32_t  xfer_count;    \/*!< Partial transfer length in case of multi packet transfer.                  *\/$/;"	m	struct:__anon337
xfer_len	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint32_t  xfer_len;       \/*!< Current transfer length                                                  *\/$/;"	m	struct:__anon336
xfer_len	mbed-src/targets/cmsis/TARGET_STM/TARGET_STM32F4/stm32f4xx_ll_usb.h	/^  uint32_t  xfer_len;      \/*!< Current transfer length.                                                   *\/$/;"	m	struct:__anon337
APSR_Type	mbed-src/targets/cmsis/core_ca9.h	/^} APSR_Type;$/;"	t	typeref:union:__anon50
C	mbed-src/targets/cmsis/core_ca9.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon50::__anon51
GE	mbed-src/targets/cmsis/core_ca9.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon50::__anon51
N	mbed-src/targets/cmsis/core_ca9.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon50::__anon51
Q	mbed-src/targets/cmsis/core_ca9.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon50::__anon51
V	mbed-src/targets/cmsis/core_ca9.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon50::__anon51
Z	mbed-src/targets/cmsis/core_ca9.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon50::__anon51
__ASM	mbed-src/targets/cmsis/core_ca9.h	/^  #define __ASM /;"	d
__CA9_CMSIS_VERSION	mbed-src/targets/cmsis/core_ca9.h	/^#define __CA9_CMSIS_VERSION /;"	d
__CA9_CMSIS_VERSION_MAIN	mbed-src/targets/cmsis/core_ca9.h	/^#define __CA9_CMSIS_VERSION_MAIN /;"	d
__CA9_CMSIS_VERSION_SUB	mbed-src/targets/cmsis/core_ca9.h	/^#define __CA9_CMSIS_VERSION_SUB /;"	d
__CA9_REV	mbed-src/targets/cmsis/core_ca9.h	/^    #define __CA9_REV /;"	d
__CORE_CA9_H_DEPENDANT	mbed-src/targets/cmsis/core_ca9.h	/^#define __CORE_CA9_H_DEPENDANT$/;"	d
__CORE_CA9_H_GENERIC	mbed-src/targets/cmsis/core_ca9.h	/^#define __CORE_CA9_H_GENERIC$/;"	d
__CORTEX_A	mbed-src/targets/cmsis/core_ca9.h	/^#define __CORTEX_A /;"	d
__FPU_PRESENT	mbed-src/targets/cmsis/core_ca9.h	/^    #define __FPU_PRESENT /;"	d
__FPU_USED	mbed-src/targets/cmsis/core_ca9.h	/^      #define __FPU_USED /;"	d
__FPU_USED	mbed-src/targets/cmsis/core_ca9.h	/^    #define __FPU_USED /;"	d
__I	mbed-src/targets/cmsis/core_ca9.h	/^  #define   __I /;"	d
__INLINE	mbed-src/targets/cmsis/core_ca9.h	/^  #define __INLINE /;"	d
__IO	mbed-src/targets/cmsis/core_ca9.h	/^#define     __IO /;"	d
__O	mbed-src/targets/cmsis/core_ca9.h	/^#define     __O /;"	d
__STATIC_ASM	mbed-src/targets/cmsis/core_ca9.h	/^  #define __STATIC_ASM /;"	d
__STATIC_INLINE	mbed-src/targets/cmsis/core_ca9.h	/^  #define __STATIC_INLINE /;"	d
__Vendor_SysTickConfig	mbed-src/targets/cmsis/core_ca9.h	/^    #define __Vendor_SysTickConfig /;"	d
_reserved0	mbed-src/targets/cmsis/core_ca9.h	/^    uint32_t _reserved0:16;              \/*!< bit:  0..15  Reserved                           *\/$/;"	m	struct:__anon50::__anon51
b	mbed-src/targets/cmsis/core_ca9.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon50	typeref:struct:__anon50::__anon51
reserved1	mbed-src/targets/cmsis/core_ca9.h	/^    uint32_t reserved1:7;                \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon50::__anon51
w	mbed-src/targets/cmsis/core_ca9.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/ $/;"	m	union:__anon50
MODE_ABT	mbed-src/targets/cmsis/core_caFunc.h	/^#define MODE_ABT /;"	d
MODE_FIQ	mbed-src/targets/cmsis/core_caFunc.h	/^#define MODE_FIQ /;"	d
MODE_HYP	mbed-src/targets/cmsis/core_caFunc.h	/^#define MODE_HYP /;"	d
MODE_IRQ	mbed-src/targets/cmsis/core_caFunc.h	/^#define MODE_IRQ /;"	d
MODE_MON	mbed-src/targets/cmsis/core_caFunc.h	/^#define MODE_MON /;"	d
MODE_SVC	mbed-src/targets/cmsis/core_caFunc.h	/^#define MODE_SVC /;"	d
MODE_SYS	mbed-src/targets/cmsis/core_caFunc.h	/^#define MODE_SYS /;"	d
MODE_UND	mbed-src/targets/cmsis/core_caFunc.h	/^#define MODE_UND /;"	d
MODE_USR	mbed-src/targets/cmsis/core_caFunc.h	/^#define MODE_USR /;"	d
__CORE_CAFUNC_H__	mbed-src/targets/cmsis/core_caFunc.h	/^#define __CORE_CAFUNC_H__$/;"	d
__ca9u_inv_tlb_all	mbed-src/targets/cmsis/core_caFunc.h	/^__STATIC_INLINE void __ca9u_inv_tlb_all(void) {$/;"	f
__ca9u_inv_tlb_all	mbed-src/targets/cmsis/core_caFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __ca9u_inv_tlb_all(void) {$/;"	f
__disable_btac	mbed-src/targets/cmsis/core_caFunc.h	/^__STATIC_INLINE void __disable_btac(void) {$/;"	f
__disable_btac	mbed-src/targets/cmsis/core_caFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_btac(void) {$/;"	f
__disable_caches	mbed-src/targets/cmsis/core_caFunc.h	/^__STATIC_INLINE void __disable_caches(void) {$/;"	f
__disable_caches	mbed-src/targets/cmsis/core_caFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_caches(void) {$/;"	f
__disable_fault_irq	mbed-src/targets/cmsis/core_caFunc.h	/^#define __disable_fault_irq /;"	d
__disable_irq	mbed-src/targets/cmsis/core_caFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __disable_irq(void)$/;"	f
__disable_mmu	mbed-src/targets/cmsis/core_caFunc.h	/^__STATIC_INLINE void __disable_mmu(void) {$/;"	f
__disable_mmu	mbed-src/targets/cmsis/core_caFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_mmu(void) {$/;"	f
__enable_btac	mbed-src/targets/cmsis/core_caFunc.h	/^__STATIC_INLINE void __enable_btac(void) {$/;"	f
__enable_btac	mbed-src/targets/cmsis/core_caFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_btac(void) {$/;"	f
__enable_caches	mbed-src/targets/cmsis/core_caFunc.h	/^__STATIC_INLINE void __enable_caches(void) {$/;"	f
__enable_caches	mbed-src/targets/cmsis/core_caFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_caches(void) {$/;"	f
__enable_fault_irq	mbed-src/targets/cmsis/core_caFunc.h	/^#define __enable_fault_irq /;"	d
__enable_irq	mbed-src/targets/cmsis/core_caFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)$/;"	f
__enable_mmu	mbed-src/targets/cmsis/core_caFunc.h	/^__STATIC_INLINE void __enable_mmu(void) {$/;"	f
__enable_mmu	mbed-src/targets/cmsis/core_caFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_mmu(void) {$/;"	f
__get_APSR	mbed-src/targets/cmsis/core_caFunc.h	/^__STATIC_INLINE uint32_t __get_APSR(void)$/;"	f
__get_APSR	mbed-src/targets/cmsis/core_caFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)$/;"	f
__get_CBAR	mbed-src/targets/cmsis/core_caFunc.h	/^__STATIC_INLINE uint32_t __get_CBAR() {$/;"	f
__get_CBAR	mbed-src/targets/cmsis/core_caFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CBAR() {$/;"	f
__get_CPACR	mbed-src/targets/cmsis/core_caFunc.h	/^__STATIC_INLINE uint32_t __get_CPACR(void)$/;"	f
__get_CPACR	mbed-src/targets/cmsis/core_caFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CPACR(void)$/;"	f
__get_CPSR	mbed-src/targets/cmsis/core_caFunc.h	/^__STATIC_INLINE uint32_t __get_CPSR(void)$/;"	f
__get_CPSR	mbed-src/targets/cmsis/core_caFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CPSR(void)$/;"	f
__get_DACR	mbed-src/targets/cmsis/core_caFunc.h	/^__STATIC_INLINE uint32_t __get_DACR() {$/;"	f
__get_DACR	mbed-src/targets/cmsis/core_caFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_DACR() {$/;"	f
__get_FPEXC	mbed-src/targets/cmsis/core_caFunc.h	/^__STATIC_INLINE uint32_t __get_FPEXC(void)$/;"	f
__get_FPEXC	mbed-src/targets/cmsis/core_caFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPEXC(void)$/;"	f
__get_FPSCR	mbed-src/targets/cmsis/core_caFunc.h	/^__STATIC_INLINE uint32_t __get_FPSCR(void)$/;"	f
__get_FPSCR	mbed-src/targets/cmsis/core_caFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)$/;"	f
__get_LR	mbed-src/targets/cmsis/core_caFunc.h	/^__STATIC_INLINE uint32_t __get_LR(void)$/;"	f
__get_LR	mbed-src/targets/cmsis/core_caFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_LR(void)$/;"	f
__get_SCTLR	mbed-src/targets/cmsis/core_caFunc.h	/^__STATIC_INLINE uint32_t __get_SCTLR() {$/;"	f
__get_SCTLR	mbed-src/targets/cmsis/core_caFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_SCTLR() {$/;"	f
__get_TTBR0	mbed-src/targets/cmsis/core_caFunc.h	/^__STATIC_INLINE uint32_t __get_TTBR0() {$/;"	f
__get_TTBR0	mbed-src/targets/cmsis/core_caFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_TTBR0() {$/;"	f
__set_CPACR	mbed-src/targets/cmsis/core_caFunc.h	/^__STATIC_INLINE void __set_CPACR(uint32_t cpacr)$/;"	f
__set_CPACR	mbed-src/targets/cmsis/core_caFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CPACR(uint32_t cpacr)$/;"	f
__set_CPS_USR	mbed-src/targets/cmsis/core_caFunc.h	/^__STATIC_ASM void __set_CPS_USR(void)$/;"	f
__set_DACR	mbed-src/targets/cmsis/core_caFunc.h	/^__STATIC_INLINE void __set_DACR(uint32_t dacr) {$/;"	f
__set_DACR	mbed-src/targets/cmsis/core_caFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_DACR(uint32_t dacr) {$/;"	f
__set_FPEXC	mbed-src/targets/cmsis/core_caFunc.h	/^__STATIC_INLINE void __set_FPEXC(uint32_t fpexc)$/;"	f
__set_FPEXC	mbed-src/targets/cmsis/core_caFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPEXC(uint32_t fpexc)$/;"	f
__set_FPSCR	mbed-src/targets/cmsis/core_caFunc.h	/^__STATIC_INLINE void __set_FPSCR(uint32_t fpscr)$/;"	f
__set_FPSCR	mbed-src/targets/cmsis/core_caFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)$/;"	f
__set_LR	mbed-src/targets/cmsis/core_caFunc.h	/^__STATIC_INLINE void __set_LR(uint32_t lr)$/;"	f
__set_PSP	mbed-src/targets/cmsis/core_caFunc.h	/^__STATIC_ASM void __set_PSP(uint32_t topOfProcStack)$/;"	f
__set_SCTLR	mbed-src/targets/cmsis/core_caFunc.h	/^__STATIC_INLINE void __set_SCTLR(uint32_t sctlr)$/;"	f
__set_SCTLR	mbed-src/targets/cmsis/core_caFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_SCTLR(uint32_t sctlr)$/;"	f
__set_SP	mbed-src/targets/cmsis/core_caFunc.h	/^__STATIC_INLINE void __set_SP(uint32_t topOfStack)$/;"	f
__set_TTBR0	mbed-src/targets/cmsis/core_caFunc.h	/^__STATIC_INLINE void __set_TTBR0(uint32_t ttbr0) {$/;"	f
__set_TTBR0	mbed-src/targets/cmsis/core_caFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_TTBR0(uint32_t ttbr0) {$/;"	f
__v7_all_cache	mbed-src/targets/cmsis/core_caFunc.h	/^__STATIC_ASM void __v7_all_cache(uint32_t op) {$/;"	f
__v7_clean_dcache_all	mbed-src/targets/cmsis/core_caFunc.h	/^__STATIC_INLINE void __v7_clean_dcache_all(void) {$/;"	f
__v7_clean_dcache_all	mbed-src/targets/cmsis/core_caFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __v7_clean_dcache_all(void) {$/;"	f
__v7_clean_dcache_mva	mbed-src/targets/cmsis/core_caFunc.h	/^__STATIC_INLINE void __v7_clean_dcache_mva(void *va) {$/;"	f
__v7_clean_dcache_mva	mbed-src/targets/cmsis/core_caFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __v7_clean_dcache_mva(void *va) {$/;"	f
__v7_clean_inv_dcache_all	mbed-src/targets/cmsis/core_caFunc.h	/^__STATIC_INLINE void __v7_clean_inv_dcache_all(void) {$/;"	f
__v7_clean_inv_dcache_all	mbed-src/targets/cmsis/core_caFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __v7_clean_inv_dcache_all(void) {$/;"	f
__v7_clean_inv_dcache_mva	mbed-src/targets/cmsis/core_caFunc.h	/^__STATIC_INLINE void __v7_clean_inv_dcache_mva(void *va) {$/;"	f
__v7_clean_inv_dcache_mva	mbed-src/targets/cmsis/core_caFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __v7_clean_inv_dcache_mva(void *va) {$/;"	f
__v7_inv_btac	mbed-src/targets/cmsis/core_caFunc.h	/^__STATIC_INLINE void __v7_inv_btac(void) {$/;"	f
__v7_inv_btac	mbed-src/targets/cmsis/core_caFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __v7_inv_btac(void) {$/;"	f
__v7_inv_dcache_all	mbed-src/targets/cmsis/core_caFunc.h	/^__STATIC_INLINE void __v7_inv_dcache_all(void) {$/;"	f
__v7_inv_dcache_all	mbed-src/targets/cmsis/core_caFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __v7_inv_dcache_all(void) {$/;"	f
__v7_inv_dcache_mva	mbed-src/targets/cmsis/core_caFunc.h	/^__STATIC_INLINE void __v7_inv_dcache_mva(void *va) {$/;"	f
__v7_inv_dcache_mva	mbed-src/targets/cmsis/core_caFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __v7_inv_dcache_mva(void *va) {$/;"	f
__v7_inv_icache_all	mbed-src/targets/cmsis/core_caFunc.h	/^__STATIC_INLINE void __v7_inv_icache_all(void) {$/;"	f
__v7_inv_icache_all	mbed-src/targets/cmsis/core_caFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __v7_inv_icache_all(void) {$/;"	f
__CORE_CAINSTR_H__	mbed-src/targets/cmsis/core_caInstr.h	/^#define __CORE_CAINSTR_H__$/;"	d
__CORTEX_M	mbed-src/targets/cmsis/core_caInstr.h	/^#define __CORTEX_M /;"	d
__CORTEX_M	mbed-src/targets/cmsis/core_caInstr.h	/^#undef  __CORTEX_M$/;"	d
DESCRIPTOR_FAULT	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define DESCRIPTOR_FAULT /;"	d
DEVICE	mbed-src/targets/cmsis/core_ca_mmu.h	/^   DEVICE,$/;"	e	enum:__anon53
ECC_DISABLED	mbed-src/targets/cmsis/core_ca_mmu.h	/^   ECC_DISABLED,$/;"	e	enum:__anon55
ECC_ENABLED	mbed-src/targets/cmsis/core_ca_mmu.h	/^   ECC_ENABLED,$/;"	e	enum:__anon55
EXECUTE	mbed-src/targets/cmsis/core_ca_mmu.h	/^   EXECUTE,$/;"	e	enum:__anon56
GLOBAL	mbed-src/targets/cmsis/core_ca_mmu.h	/^   GLOBAL,$/;"	e	enum:__anon57
NON_CACHEABLE	mbed-src/targets/cmsis/core_ca_mmu.h	/^   NON_CACHEABLE,$/;"	e	enum:__anon54
NON_EXECUTE	mbed-src/targets/cmsis/core_ca_mmu.h	/^   NON_EXECUTE,$/;"	e	enum:__anon56
NON_GLOBAL	mbed-src/targets/cmsis/core_ca_mmu.h	/^   NON_GLOBAL,$/;"	e	enum:__anon57
NON_SECURE	mbed-src/targets/cmsis/core_ca_mmu.h	/^   NON_SECURE,$/;"	e	enum:__anon59
NON_SHARED	mbed-src/targets/cmsis/core_ca_mmu.h	/^   NON_SHARED,$/;"	e	enum:__anon58
NON_SHARED_DEVICE	mbed-src/targets/cmsis/core_ca_mmu.h	/^   NON_SHARED_DEVICE,$/;"	e	enum:__anon53
NORMAL	mbed-src/targets/cmsis/core_ca_mmu.h	/^   NORMAL,$/;"	e	enum:__anon53
NO_ACCESS	mbed-src/targets/cmsis/core_ca_mmu.h	/^   NO_ACCESS,$/;"	e	enum:__anon60
OFFSET_1M	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define OFFSET_1M /;"	d
OFFSET_4K	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define OFFSET_4K /;"	d
OFFSET_64K	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define OFFSET_64K /;"	d
PAGE_4K_B_SHIFT	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_4K_B_SHIFT /;"	d
PAGE_4K_C_SHIFT	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_4K_C_SHIFT /;"	d
PAGE_4K_TEX0_SHIFT	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_4K_TEX0_SHIFT /;"	d
PAGE_4K_TEX1_SHIFT	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_4K_TEX1_SHIFT /;"	d
PAGE_4K_TEX2_SHIFT	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_4K_TEX2_SHIFT /;"	d
PAGE_4K_TEXCB_MASK	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_4K_TEXCB_MASK /;"	d
PAGE_4k	mbed-src/targets/cmsis/core_ca_mmu.h	/^   PAGE_4k,$/;"	e	enum:__anon52
PAGE_64K_B_SHIFT	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_64K_B_SHIFT /;"	d
PAGE_64K_C_SHIFT	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_64K_C_SHIFT /;"	d
PAGE_64K_TEX0_SHIFT	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_64K_TEX0_SHIFT /;"	d
PAGE_64K_TEX1_SHIFT	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_64K_TEX1_SHIFT /;"	d
PAGE_64K_TEX2_SHIFT	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_64K_TEX2_SHIFT /;"	d
PAGE_64K_TEXCB_MASK	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_64K_TEXCB_MASK /;"	d
PAGE_64k	mbed-src/targets/cmsis/core_ca_mmu.h	/^   PAGE_64k,$/;"	e	enum:__anon52
PAGE_AP2_SHIFT	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_AP2_SHIFT /;"	d
PAGE_AP_MASK	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_AP_MASK /;"	d
PAGE_AP_SHIFT	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_AP_SHIFT /;"	d
PAGE_B_SHIFT	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_B_SHIFT /;"	d
PAGE_C_SHIFT	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_C_SHIFT /;"	d
PAGE_DOMAIN_MASK	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_DOMAIN_MASK /;"	d
PAGE_DOMAIN_SHIFT	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_DOMAIN_SHIFT /;"	d
PAGE_L1_DESCRIPTOR	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_L1_DESCRIPTOR /;"	d
PAGE_L1_MASK	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_L1_MASK /;"	d
PAGE_L2_4K_DESC	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_L2_4K_DESC /;"	d
PAGE_L2_4K_MASK	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_L2_4K_MASK /;"	d
PAGE_L2_64K_DESC	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_L2_64K_DESC /;"	d
PAGE_L2_64K_MASK	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_L2_64K_MASK /;"	d
PAGE_NG_MASK	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_NG_MASK /;"	d
PAGE_NG_SHIFT	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_NG_SHIFT /;"	d
PAGE_NS_MASK	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_NS_MASK /;"	d
PAGE_NS_SHIFT	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_NS_SHIFT /;"	d
PAGE_P_MASK	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_P_MASK /;"	d
PAGE_P_SHIFT	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_P_SHIFT /;"	d
PAGE_S_MASK	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_S_MASK /;"	d
PAGE_S_SHIFT	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_S_SHIFT /;"	d
PAGE_TEXCB_MASK	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_TEXCB_MASK /;"	d
PAGE_TEX_SHIFT	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_TEX_SHIFT /;"	d
PAGE_XN_4K_MASK	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_XN_4K_MASK /;"	d
PAGE_XN_4K_SHIFT	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_XN_4K_SHIFT /;"	d
PAGE_XN_64K_MASK	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_XN_64K_MASK /;"	d
PAGE_XN_64K_SHIFT	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define PAGE_XN_64K_SHIFT /;"	d
READ	mbed-src/targets/cmsis/core_ca_mmu.h	/^   READ,$/;"	e	enum:__anon60
RW	mbed-src/targets/cmsis/core_ca_mmu.h	/^   RW,$/;"	e	enum:__anon60
RegionStruct	mbed-src/targets/cmsis/core_ca_mmu.h	/^typedef struct RegionStruct {$/;"	s
SECTION	mbed-src/targets/cmsis/core_ca_mmu.h	/^   SECTION,$/;"	e	enum:__anon52
SECTION_AP2_SHIFT	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define SECTION_AP2_SHIFT /;"	d
SECTION_AP_MASK	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define SECTION_AP_MASK /;"	d
SECTION_AP_SHIFT	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define SECTION_AP_SHIFT /;"	d
SECTION_B_SHIFT	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define SECTION_B_SHIFT /;"	d
SECTION_C_SHIFT	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define SECTION_C_SHIFT /;"	d
SECTION_DESCRIPTOR	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define SECTION_DESCRIPTOR /;"	d
SECTION_DOMAIN_MASK	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define SECTION_DOMAIN_MASK /;"	d
SECTION_DOMAIN_SHIFT	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define SECTION_DOMAIN_SHIFT /;"	d
SECTION_MASK	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define SECTION_MASK /;"	d
SECTION_NG_MASK	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define SECTION_NG_MASK /;"	d
SECTION_NG_SHIFT	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define SECTION_NG_SHIFT /;"	d
SECTION_NS_MASK	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define SECTION_NS_MASK /;"	d
SECTION_NS_SHIFT	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define SECTION_NS_SHIFT /;"	d
SECTION_P_MASK	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define SECTION_P_MASK /;"	d
SECTION_P_SHIFT	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define SECTION_P_SHIFT /;"	d
SECTION_S_MASK	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define SECTION_S_MASK /;"	d
SECTION_S_SHIFT	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define SECTION_S_SHIFT /;"	d
SECTION_TEX0_SHIFT	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define SECTION_TEX0_SHIFT /;"	d
SECTION_TEX1_SHIFT	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define SECTION_TEX1_SHIFT /;"	d
SECTION_TEX2_SHIFT	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define SECTION_TEX2_SHIFT /;"	d
SECTION_TEXCB_MASK	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define SECTION_TEXCB_MASK /;"	d
SECTION_XN_MASK	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define SECTION_XN_MASK /;"	d
SECTION_XN_SHIFT	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define SECTION_XN_SHIFT /;"	d
SECURE	mbed-src/targets/cmsis/core_ca_mmu.h	/^   SECURE,$/;"	e	enum:__anon59
SHARED	mbed-src/targets/cmsis/core_ca_mmu.h	/^   SHARED,$/;"	e	enum:__anon58
SHARED_DEVICE	mbed-src/targets/cmsis/core_ca_mmu.h	/^   SHARED_DEVICE,$/;"	e	enum:__anon53
STRONGLY_ORDERED	mbed-src/targets/cmsis/core_ca_mmu.h	/^   STRONGLY_ORDERED$/;"	e	enum:__anon53
WB_NO_WA	mbed-src/targets/cmsis/core_ca_mmu.h	/^   WB_NO_WA,$/;"	e	enum:__anon54
WB_WA	mbed-src/targets/cmsis/core_ca_mmu.h	/^   WB_WA,$/;"	e	enum:__anon54
WT	mbed-src/targets/cmsis/core_ca_mmu.h	/^   WT,$/;"	e	enum:__anon54
_MMU_FUNC_H	mbed-src/targets/cmsis/core_ca_mmu.h	/^#define _MMU_FUNC_H$/;"	d
__TTPage_4k	mbed-src/targets/cmsis/core_ca_mmu.h	/^__STATIC_INLINE void __TTPage_4k(uint32_t *ttb, uint32_t base_address, uint32_t count, uint32_t descriptor_l1, uint32_t *ttb_l2, uint32_t descriptor_l2 )$/;"	f
__TTPage_64k	mbed-src/targets/cmsis/core_ca_mmu.h	/^__STATIC_INLINE void __TTPage_64k(uint32_t *ttb, uint32_t base_address, uint32_t count, uint32_t descriptor_l1, uint32_t *ttb_l2, uint32_t descriptor_l2 )$/;"	f
__TTSection	mbed-src/targets/cmsis/core_ca_mmu.h	/^__STATIC_INLINE void __TTSection(uint32_t *ttb, uint32_t base_address, uint32_t count, uint32_t descriptor_l1)$/;"	f
__ap_page	mbed-src/targets/cmsis/core_ca_mmu.h	/^__STATIC_INLINE int __ap_page(uint32_t *descriptor_l2, mmu_access_Type user, mmu_access_Type priv,  uint32_t afe)$/;"	f
__ap_section	mbed-src/targets/cmsis/core_ca_mmu.h	/^__STATIC_INLINE int __ap_section(uint32_t *descriptor_l1, mmu_access_Type user, mmu_access_Type priv,  uint32_t afe)$/;"	f
__domain_page	mbed-src/targets/cmsis/core_ca_mmu.h	/^__STATIC_INLINE int __domain_page(uint32_t *descriptor_l1, uint8_t domain)$/;"	f
__domain_section	mbed-src/targets/cmsis/core_ca_mmu.h	/^__STATIC_INLINE int __domain_section(uint32_t *descriptor_l1, uint8_t domain)$/;"	f
__get_page_descriptor	mbed-src/targets/cmsis/core_ca_mmu.h	/^__STATIC_INLINE int __get_page_descriptor(uint32_t *descriptor, uint32_t *descriptor2, mmu_region_attributes_Type reg)$/;"	f
__get_section_descriptor	mbed-src/targets/cmsis/core_ca_mmu.h	/^__STATIC_INLINE int __get_section_descriptor(uint32_t *descriptor, mmu_region_attributes_Type reg)$/;"	f
__global_page	mbed-src/targets/cmsis/core_ca_mmu.h	/^__STATIC_INLINE int __global_page(uint32_t *descriptor_l2, mmu_global_Type g_bit)$/;"	f
__global_section	mbed-src/targets/cmsis/core_ca_mmu.h	/^__STATIC_INLINE int __global_section(uint32_t *descriptor_l1, mmu_global_Type g_bit)$/;"	f
__memory_page	mbed-src/targets/cmsis/core_ca_mmu.h	/^__STATIC_INLINE int __memory_page(uint32_t *descriptor_l2, mmu_memory_Type mem, mmu_cacheability_Type outer, mmu_cacheability_Type inner, mmu_region_size_Type page)$/;"	f
__memory_section	mbed-src/targets/cmsis/core_ca_mmu.h	/^__STATIC_INLINE int __memory_section(uint32_t *descriptor_l1, mmu_memory_Type mem, mmu_cacheability_Type outer, mmu_cacheability_Type inner)$/;"	f
__p_page	mbed-src/targets/cmsis/core_ca_mmu.h	/^__STATIC_INLINE int __p_page(uint32_t *descriptor_l1, mmu_ecc_check_Type p_bit)$/;"	f
__p_section	mbed-src/targets/cmsis/core_ca_mmu.h	/^__STATIC_INLINE int __p_section(uint32_t *descriptor_l1, mmu_ecc_check_Type p_bit)$/;"	f
__secure_page	mbed-src/targets/cmsis/core_ca_mmu.h	/^__STATIC_INLINE int __secure_page(uint32_t *descriptor_l1, mmu_secure_Type s_bit)$/;"	f
__secure_section	mbed-src/targets/cmsis/core_ca_mmu.h	/^__STATIC_INLINE int __secure_section(uint32_t *descriptor_l1, mmu_secure_Type s_bit)$/;"	f
__shared_page	mbed-src/targets/cmsis/core_ca_mmu.h	/^__STATIC_INLINE int __shared_page(uint32_t *descriptor_l2, mmu_shared_Type s_bit)$/;"	f
__shared_section	mbed-src/targets/cmsis/core_ca_mmu.h	/^__STATIC_INLINE int __shared_section(uint32_t *descriptor_l1, mmu_shared_Type s_bit)$/;"	f
__xn_page	mbed-src/targets/cmsis/core_ca_mmu.h	/^__STATIC_INLINE int __xn_page(uint32_t *descriptor_l2, mmu_execute_Type xn, mmu_region_size_Type page)$/;"	f
__xn_section	mbed-src/targets/cmsis/core_ca_mmu.h	/^__STATIC_INLINE int __xn_section(uint32_t *descriptor_l1, mmu_execute_Type xn)$/;"	f
domain	mbed-src/targets/cmsis/core_ca_mmu.h	/^    uint8_t domain;$/;"	m	struct:RegionStruct
e_t	mbed-src/targets/cmsis/core_ca_mmu.h	/^    mmu_ecc_check_Type e_t;$/;"	m	struct:RegionStruct
g_t	mbed-src/targets/cmsis/core_ca_mmu.h	/^    mmu_global_Type g_t;$/;"	m	struct:RegionStruct
inner_norm_t	mbed-src/targets/cmsis/core_ca_mmu.h	/^    mmu_cacheability_Type inner_norm_t;$/;"	m	struct:RegionStruct
mem_t	mbed-src/targets/cmsis/core_ca_mmu.h	/^    mmu_memory_Type mem_t;$/;"	m	struct:RegionStruct
mmu_access_Type	mbed-src/targets/cmsis/core_ca_mmu.h	/^} mmu_access_Type;$/;"	t	typeref:enum:__anon60
mmu_cacheability_Type	mbed-src/targets/cmsis/core_ca_mmu.h	/^} mmu_cacheability_Type;$/;"	t	typeref:enum:__anon54
mmu_ecc_check_Type	mbed-src/targets/cmsis/core_ca_mmu.h	/^} mmu_ecc_check_Type;$/;"	t	typeref:enum:__anon55
mmu_execute_Type	mbed-src/targets/cmsis/core_ca_mmu.h	/^} mmu_execute_Type;$/;"	t	typeref:enum:__anon56
mmu_global_Type	mbed-src/targets/cmsis/core_ca_mmu.h	/^} mmu_global_Type;$/;"	t	typeref:enum:__anon57
mmu_memory_Type	mbed-src/targets/cmsis/core_ca_mmu.h	/^} mmu_memory_Type;$/;"	t	typeref:enum:__anon53
mmu_region_attributes_Type	mbed-src/targets/cmsis/core_ca_mmu.h	/^} mmu_region_attributes_Type;$/;"	t	typeref:struct:RegionStruct
mmu_region_size_Type	mbed-src/targets/cmsis/core_ca_mmu.h	/^} mmu_region_size_Type;$/;"	t	typeref:enum:__anon52
mmu_secure_Type	mbed-src/targets/cmsis/core_ca_mmu.h	/^} mmu_secure_Type;$/;"	t	typeref:enum:__anon59
mmu_shared_Type	mbed-src/targets/cmsis/core_ca_mmu.h	/^} mmu_shared_Type;$/;"	t	typeref:enum:__anon58
outer_norm_t	mbed-src/targets/cmsis/core_ca_mmu.h	/^    mmu_cacheability_Type outer_norm_t;$/;"	m	struct:RegionStruct
priv_t	mbed-src/targets/cmsis/core_ca_mmu.h	/^    mmu_access_Type priv_t;$/;"	m	struct:RegionStruct
rg_t	mbed-src/targets/cmsis/core_ca_mmu.h	/^    mmu_region_size_Type rg_t;$/;"	m	struct:RegionStruct
sec_t	mbed-src/targets/cmsis/core_ca_mmu.h	/^    mmu_secure_Type sec_t;$/;"	m	struct:RegionStruct
sh_t	mbed-src/targets/cmsis/core_ca_mmu.h	/^    mmu_shared_Type sh_t;$/;"	m	struct:RegionStruct
user_t	mbed-src/targets/cmsis/core_ca_mmu.h	/^    mmu_access_Type user_t;$/;"	m	struct:RegionStruct
xn_t	mbed-src/targets/cmsis/core_ca_mmu.h	/^    mmu_execute_Type xn_t;$/;"	m	struct:RegionStruct
AIRCR	mbed-src/targets/cmsis/core_cm0.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon70
APSR_Type	mbed-src/targets/cmsis/core_cm0.h	/^} APSR_Type;$/;"	t	typeref:union:__anon61
C	mbed-src/targets/cmsis/core_cm0.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon61::__anon62
C	mbed-src/targets/cmsis/core_cm0.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon65::__anon66
CALIB	mbed-src/targets/cmsis/core_cm0.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon71
CCR	mbed-src/targets/cmsis/core_cm0.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon70
CONTROL_Type	mbed-src/targets/cmsis/core_cm0.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon67
CPUID	mbed-src/targets/cmsis/core_cm0.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon70
CTRL	mbed-src/targets/cmsis/core_cm0.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon71
FPCA	mbed-src/targets/cmsis/core_cm0.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon67::__anon68
GE	mbed-src/targets/cmsis/core_cm0.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon65::__anon66
ICER	mbed-src/targets/cmsis/core_cm0.h	/^  __IO uint32_t ICER[1];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register          *\/$/;"	m	struct:__anon69
ICPR	mbed-src/targets/cmsis/core_cm0.h	/^  __IO uint32_t ICPR[1];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register         *\/$/;"	m	struct:__anon69
ICSR	mbed-src/targets/cmsis/core_cm0.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon70
IP	mbed-src/targets/cmsis/core_cm0.h	/^  __IO uint32_t IP[8];                   \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register              *\/$/;"	m	struct:__anon69
IPSR_Type	mbed-src/targets/cmsis/core_cm0.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon63
ISER	mbed-src/targets/cmsis/core_cm0.h	/^  __IO uint32_t ISER[1];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon69
ISPR	mbed-src/targets/cmsis/core_cm0.h	/^  __IO uint32_t ISPR[1];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register           *\/$/;"	m	struct:__anon69
ISR	mbed-src/targets/cmsis/core_cm0.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon63::__anon64
ISR	mbed-src/targets/cmsis/core_cm0.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon65::__anon66
IT	mbed-src/targets/cmsis/core_cm0.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon65::__anon66
LOAD	mbed-src/targets/cmsis/core_cm0.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon71
N	mbed-src/targets/cmsis/core_cm0.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon61::__anon62
N	mbed-src/targets/cmsis/core_cm0.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon65::__anon66
NVIC	mbed-src/targets/cmsis/core_cm0.h	/^#define NVIC /;"	d
NVIC_BASE	mbed-src/targets/cmsis/core_cm0.h	/^#define NVIC_BASE /;"	d
NVIC_ClearPendingIRQ	mbed-src/targets/cmsis/core_cm0.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DisableIRQ	mbed-src/targets/cmsis/core_cm0.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	mbed-src/targets/cmsis/core_cm0.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	mbed-src/targets/cmsis/core_cm0.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	mbed-src/targets/cmsis/core_cm0.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_SetPendingIRQ	mbed-src/targets/cmsis/core_cm0.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPriority	mbed-src/targets/cmsis/core_cm0.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SystemReset	mbed-src/targets/cmsis/core_cm0.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_Type	mbed-src/targets/cmsis/core_cm0.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon69
Q	mbed-src/targets/cmsis/core_cm0.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon61::__anon62
Q	mbed-src/targets/cmsis/core_cm0.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon65::__anon66
RESERVED0	mbed-src/targets/cmsis/core_cm0.h	/^       uint32_t RESERVED0;$/;"	m	struct:__anon70
RESERVED0	mbed-src/targets/cmsis/core_cm0.h	/^       uint32_t RESERVED0[31];$/;"	m	struct:__anon69
RESERVED1	mbed-src/targets/cmsis/core_cm0.h	/^       uint32_t RESERVED1;$/;"	m	struct:__anon70
RESERVED2	mbed-src/targets/cmsis/core_cm0.h	/^       uint32_t RESERVED2[31];$/;"	m	struct:__anon69
RESERVED3	mbed-src/targets/cmsis/core_cm0.h	/^       uint32_t RESERVED3[31];$/;"	m	struct:__anon69
RESERVED4	mbed-src/targets/cmsis/core_cm0.h	/^       uint32_t RESERVED4[64];$/;"	m	struct:__anon69
RSERVED1	mbed-src/targets/cmsis/core_cm0.h	/^       uint32_t RSERVED1[31];$/;"	m	struct:__anon69
SCB	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB /;"	d
SCB_AIRCR_ENDIANESS_Msk	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_AIRCR_ENDIANESS_Msk /;"	d
SCB_AIRCR_ENDIANESS_Pos	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_AIRCR_ENDIANESS_Pos /;"	d
SCB_AIRCR_SYSRESETREQ_Msk	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_AIRCR_SYSRESETREQ_Msk /;"	d
SCB_AIRCR_SYSRESETREQ_Pos	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_AIRCR_SYSRESETREQ_Pos /;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Msk /;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Pos /;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_AIRCR_VECTKEYSTAT_Msk /;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_AIRCR_VECTKEYSTAT_Pos /;"	d
SCB_AIRCR_VECTKEY_Msk	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_AIRCR_VECTKEY_Msk /;"	d
SCB_AIRCR_VECTKEY_Pos	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_AIRCR_VECTKEY_Pos /;"	d
SCB_BASE	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_BASE /;"	d
SCB_CCR_STKALIGN_Msk	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_CCR_STKALIGN_Msk /;"	d
SCB_CCR_STKALIGN_Pos	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_CCR_STKALIGN_Pos /;"	d
SCB_CCR_UNALIGN_TRP_Msk	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_CCR_UNALIGN_TRP_Msk /;"	d
SCB_CCR_UNALIGN_TRP_Pos	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_CCR_UNALIGN_TRP_Pos /;"	d
SCB_CPUID_ARCHITECTURE_Msk	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_CPUID_ARCHITECTURE_Msk /;"	d
SCB_CPUID_ARCHITECTURE_Pos	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_CPUID_ARCHITECTURE_Pos /;"	d
SCB_CPUID_IMPLEMENTER_Msk	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_CPUID_IMPLEMENTER_Msk /;"	d
SCB_CPUID_IMPLEMENTER_Pos	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_CPUID_IMPLEMENTER_Pos /;"	d
SCB_CPUID_PARTNO_Msk	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_CPUID_PARTNO_Msk /;"	d
SCB_CPUID_PARTNO_Pos	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_CPUID_PARTNO_Pos /;"	d
SCB_CPUID_REVISION_Msk	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_CPUID_REVISION_Msk /;"	d
SCB_CPUID_REVISION_Pos	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_CPUID_REVISION_Pos /;"	d
SCB_CPUID_VARIANT_Msk	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_CPUID_VARIANT_Msk /;"	d
SCB_CPUID_VARIANT_Pos	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_CPUID_VARIANT_Pos /;"	d
SCB_ICSR_ISRPENDING_Msk	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_ICSR_ISRPENDING_Msk /;"	d
SCB_ICSR_ISRPENDING_Pos	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_ICSR_ISRPENDING_Pos /;"	d
SCB_ICSR_ISRPREEMPT_Msk	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_ICSR_ISRPREEMPT_Msk /;"	d
SCB_ICSR_ISRPREEMPT_Pos	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_ICSR_ISRPREEMPT_Pos /;"	d
SCB_ICSR_NMIPENDSET_Msk	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_ICSR_NMIPENDSET_Msk /;"	d
SCB_ICSR_NMIPENDSET_Pos	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_ICSR_NMIPENDSET_Pos /;"	d
SCB_ICSR_PENDSTCLR_Msk	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_ICSR_PENDSTCLR_Msk /;"	d
SCB_ICSR_PENDSTCLR_Pos	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_ICSR_PENDSTCLR_Pos /;"	d
SCB_ICSR_PENDSTSET_Msk	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_ICSR_PENDSTSET_Msk /;"	d
SCB_ICSR_PENDSTSET_Pos	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_ICSR_PENDSTSET_Pos /;"	d
SCB_ICSR_PENDSVCLR_Msk	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_ICSR_PENDSVCLR_Msk /;"	d
SCB_ICSR_PENDSVCLR_Pos	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_ICSR_PENDSVCLR_Pos /;"	d
SCB_ICSR_PENDSVSET_Msk	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_ICSR_PENDSVSET_Msk /;"	d
SCB_ICSR_PENDSVSET_Pos	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_ICSR_PENDSVSET_Pos /;"	d
SCB_ICSR_VECTACTIVE_Msk	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_ICSR_VECTACTIVE_Msk /;"	d
SCB_ICSR_VECTACTIVE_Pos	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_ICSR_VECTACTIVE_Pos /;"	d
SCB_ICSR_VECTPENDING_Msk	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_ICSR_VECTPENDING_Msk /;"	d
SCB_ICSR_VECTPENDING_Pos	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_ICSR_VECTPENDING_Pos /;"	d
SCB_SCR_SEVONPEND_Msk	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_SCR_SEVONPEND_Msk /;"	d
SCB_SCR_SEVONPEND_Pos	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_SCR_SEVONPEND_Pos /;"	d
SCB_SCR_SLEEPDEEP_Msk	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_SCR_SLEEPDEEP_Msk /;"	d
SCB_SCR_SLEEPDEEP_Pos	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_SCR_SLEEPDEEP_Pos /;"	d
SCB_SCR_SLEEPONEXIT_Msk	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_SCR_SLEEPONEXIT_Msk /;"	d
SCB_SCR_SLEEPONEXIT_Pos	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_SCR_SLEEPONEXIT_Pos /;"	d
SCB_SHCSR_SVCALLPENDED_Msk	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_SHCSR_SVCALLPENDED_Msk /;"	d
SCB_SHCSR_SVCALLPENDED_Pos	mbed-src/targets/cmsis/core_cm0.h	/^#define SCB_SHCSR_SVCALLPENDED_Pos /;"	d
SCB_Type	mbed-src/targets/cmsis/core_cm0.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon70
SCR	mbed-src/targets/cmsis/core_cm0.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon70
SCS_BASE	mbed-src/targets/cmsis/core_cm0.h	/^#define SCS_BASE /;"	d
SHCSR	mbed-src/targets/cmsis/core_cm0.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon70
SHP	mbed-src/targets/cmsis/core_cm0.h	/^  __IO uint32_t SHP[2];                  \/*!< Offset: 0x01C (R\/W)  System Handlers Priority Registers. [0] is RESERVED   *\/$/;"	m	struct:__anon70
SPSEL	mbed-src/targets/cmsis/core_cm0.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon67::__anon68
SysTick	mbed-src/targets/cmsis/core_cm0.h	/^#define SysTick /;"	d
SysTick_BASE	mbed-src/targets/cmsis/core_cm0.h	/^#define SysTick_BASE /;"	d
SysTick_CALIB_NOREF_Msk	mbed-src/targets/cmsis/core_cm0.h	/^#define SysTick_CALIB_NOREF_Msk /;"	d
SysTick_CALIB_NOREF_Pos	mbed-src/targets/cmsis/core_cm0.h	/^#define SysTick_CALIB_NOREF_Pos /;"	d
SysTick_CALIB_SKEW_Msk	mbed-src/targets/cmsis/core_cm0.h	/^#define SysTick_CALIB_SKEW_Msk /;"	d
SysTick_CALIB_SKEW_Pos	mbed-src/targets/cmsis/core_cm0.h	/^#define SysTick_CALIB_SKEW_Pos /;"	d
SysTick_CALIB_TENMS_Msk	mbed-src/targets/cmsis/core_cm0.h	/^#define SysTick_CALIB_TENMS_Msk /;"	d
SysTick_CALIB_TENMS_Pos	mbed-src/targets/cmsis/core_cm0.h	/^#define SysTick_CALIB_TENMS_Pos /;"	d
SysTick_CTRL_CLKSOURCE_Msk	mbed-src/targets/cmsis/core_cm0.h	/^#define SysTick_CTRL_CLKSOURCE_Msk /;"	d
SysTick_CTRL_CLKSOURCE_Pos	mbed-src/targets/cmsis/core_cm0.h	/^#define SysTick_CTRL_CLKSOURCE_Pos /;"	d
SysTick_CTRL_COUNTFLAG_Msk	mbed-src/targets/cmsis/core_cm0.h	/^#define SysTick_CTRL_COUNTFLAG_Msk /;"	d
SysTick_CTRL_COUNTFLAG_Pos	mbed-src/targets/cmsis/core_cm0.h	/^#define SysTick_CTRL_COUNTFLAG_Pos /;"	d
SysTick_CTRL_ENABLE_Msk	mbed-src/targets/cmsis/core_cm0.h	/^#define SysTick_CTRL_ENABLE_Msk /;"	d
SysTick_CTRL_ENABLE_Pos	mbed-src/targets/cmsis/core_cm0.h	/^#define SysTick_CTRL_ENABLE_Pos /;"	d
SysTick_CTRL_TICKINT_Msk	mbed-src/targets/cmsis/core_cm0.h	/^#define SysTick_CTRL_TICKINT_Msk /;"	d
SysTick_CTRL_TICKINT_Pos	mbed-src/targets/cmsis/core_cm0.h	/^#define SysTick_CTRL_TICKINT_Pos /;"	d
SysTick_Config	mbed-src/targets/cmsis/core_cm0.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_LOAD_RELOAD_Msk	mbed-src/targets/cmsis/core_cm0.h	/^#define SysTick_LOAD_RELOAD_Msk /;"	d
SysTick_LOAD_RELOAD_Pos	mbed-src/targets/cmsis/core_cm0.h	/^#define SysTick_LOAD_RELOAD_Pos /;"	d
SysTick_Type	mbed-src/targets/cmsis/core_cm0.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon71
SysTick_VAL_CURRENT_Msk	mbed-src/targets/cmsis/core_cm0.h	/^#define SysTick_VAL_CURRENT_Msk /;"	d
SysTick_VAL_CURRENT_Pos	mbed-src/targets/cmsis/core_cm0.h	/^#define SysTick_VAL_CURRENT_Pos /;"	d
T	mbed-src/targets/cmsis/core_cm0.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon65::__anon66
V	mbed-src/targets/cmsis/core_cm0.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon61::__anon62
V	mbed-src/targets/cmsis/core_cm0.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon65::__anon66
VAL	mbed-src/targets/cmsis/core_cm0.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon71
Z	mbed-src/targets/cmsis/core_cm0.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon61::__anon62
Z	mbed-src/targets/cmsis/core_cm0.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon65::__anon66
_BIT_SHIFT	mbed-src/targets/cmsis/core_cm0.h	/^#define _BIT_SHIFT(/;"	d
_IP_IDX	mbed-src/targets/cmsis/core_cm0.h	/^#define _IP_IDX(/;"	d
_SHP_IDX	mbed-src/targets/cmsis/core_cm0.h	/^#define _SHP_IDX(/;"	d
__ASM	mbed-src/targets/cmsis/core_cm0.h	/^  #define __ASM /;"	d
__CM0_CMSIS_VERSION	mbed-src/targets/cmsis/core_cm0.h	/^#define __CM0_CMSIS_VERSION /;"	d
__CM0_CMSIS_VERSION_MAIN	mbed-src/targets/cmsis/core_cm0.h	/^#define __CM0_CMSIS_VERSION_MAIN /;"	d
__CM0_CMSIS_VERSION_SUB	mbed-src/targets/cmsis/core_cm0.h	/^#define __CM0_CMSIS_VERSION_SUB /;"	d
__CM0_REV	mbed-src/targets/cmsis/core_cm0.h	/^    #define __CM0_REV /;"	d
__CORE_CM0_H_DEPENDANT	mbed-src/targets/cmsis/core_cm0.h	/^#define __CORE_CM0_H_DEPENDANT$/;"	d
__CORE_CM0_H_GENERIC	mbed-src/targets/cmsis/core_cm0.h	/^#define __CORE_CM0_H_GENERIC$/;"	d
__CORTEX_M	mbed-src/targets/cmsis/core_cm0.h	/^#define __CORTEX_M /;"	d
__FPU_USED	mbed-src/targets/cmsis/core_cm0.h	/^#define __FPU_USED /;"	d
__I	mbed-src/targets/cmsis/core_cm0.h	/^  #define   __I /;"	d
__INLINE	mbed-src/targets/cmsis/core_cm0.h	/^  #define __INLINE /;"	d
__IO	mbed-src/targets/cmsis/core_cm0.h	/^#define     __IO /;"	d
__NVIC_PRIO_BITS	mbed-src/targets/cmsis/core_cm0.h	/^    #define __NVIC_PRIO_BITS /;"	d
__O	mbed-src/targets/cmsis/core_cm0.h	/^#define     __O /;"	d
__STATIC_INLINE	mbed-src/targets/cmsis/core_cm0.h	/^  #define __STATIC_INLINE /;"	d
__Vendor_SysTickConfig	mbed-src/targets/cmsis/core_cm0.h	/^    #define __Vendor_SysTickConfig /;"	d
_reserved0	mbed-src/targets/cmsis/core_cm0.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon65::__anon66
_reserved0	mbed-src/targets/cmsis/core_cm0.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon63::__anon64
_reserved0	mbed-src/targets/cmsis/core_cm0.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon61::__anon62
_reserved0	mbed-src/targets/cmsis/core_cm0.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon67::__anon68
_reserved0	mbed-src/targets/cmsis/core_cm0.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon65::__anon66
_reserved1	mbed-src/targets/cmsis/core_cm0.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon65::__anon66
b	mbed-src/targets/cmsis/core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon61	typeref:struct:__anon61::__anon62
b	mbed-src/targets/cmsis/core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon63	typeref:struct:__anon63::__anon64
b	mbed-src/targets/cmsis/core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon65	typeref:struct:__anon65::__anon66
b	mbed-src/targets/cmsis/core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon67	typeref:struct:__anon67::__anon68
nPRIV	mbed-src/targets/cmsis/core_cm0.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon67::__anon68
w	mbed-src/targets/cmsis/core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon61
w	mbed-src/targets/cmsis/core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon63
w	mbed-src/targets/cmsis/core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon65
w	mbed-src/targets/cmsis/core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon67
xPSR_Type	mbed-src/targets/cmsis/core_cm0.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon65
AIRCR	mbed-src/targets/cmsis/core_cm0plus.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon81
APSR_Type	mbed-src/targets/cmsis/core_cm0plus.h	/^} APSR_Type;$/;"	t	typeref:union:__anon72
C	mbed-src/targets/cmsis/core_cm0plus.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon72::__anon73
C	mbed-src/targets/cmsis/core_cm0plus.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon76::__anon77
CALIB	mbed-src/targets/cmsis/core_cm0plus.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon82
CCR	mbed-src/targets/cmsis/core_cm0plus.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon81
CONTROL_Type	mbed-src/targets/cmsis/core_cm0plus.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon78
CPUID	mbed-src/targets/cmsis/core_cm0plus.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon81
CTRL	mbed-src/targets/cmsis/core_cm0plus.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon82
CTRL	mbed-src/targets/cmsis/core_cm0plus.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register                           *\/$/;"	m	struct:__anon83
FPCA	mbed-src/targets/cmsis/core_cm0plus.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon78::__anon79
GE	mbed-src/targets/cmsis/core_cm0plus.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon76::__anon77
ICER	mbed-src/targets/cmsis/core_cm0plus.h	/^  __IO uint32_t ICER[1];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register          *\/$/;"	m	struct:__anon80
ICPR	mbed-src/targets/cmsis/core_cm0plus.h	/^  __IO uint32_t ICPR[1];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register         *\/$/;"	m	struct:__anon80
ICSR	mbed-src/targets/cmsis/core_cm0plus.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon81
IP	mbed-src/targets/cmsis/core_cm0plus.h	/^  __IO uint32_t IP[8];                   \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register              *\/$/;"	m	struct:__anon80
IPSR_Type	mbed-src/targets/cmsis/core_cm0plus.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon74
ISER	mbed-src/targets/cmsis/core_cm0plus.h	/^  __IO uint32_t ISER[1];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon80
ISPR	mbed-src/targets/cmsis/core_cm0plus.h	/^  __IO uint32_t ISPR[1];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register           *\/$/;"	m	struct:__anon80
ISR	mbed-src/targets/cmsis/core_cm0plus.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon74::__anon75
ISR	mbed-src/targets/cmsis/core_cm0plus.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon76::__anon77
IT	mbed-src/targets/cmsis/core_cm0plus.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon76::__anon77
LOAD	mbed-src/targets/cmsis/core_cm0plus.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon82
MPU	mbed-src/targets/cmsis/core_cm0plus.h	/^  #define MPU /;"	d
MPU_BASE	mbed-src/targets/cmsis/core_cm0plus.h	/^  #define MPU_BASE /;"	d
MPU_CTRL_ENABLE_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_CTRL_ENABLE_Msk /;"	d
MPU_CTRL_ENABLE_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_CTRL_ENABLE_Pos /;"	d
MPU_CTRL_HFNMIENA_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_CTRL_HFNMIENA_Msk /;"	d
MPU_CTRL_HFNMIENA_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_CTRL_HFNMIENA_Pos /;"	d
MPU_CTRL_PRIVDEFENA_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_CTRL_PRIVDEFENA_Msk /;"	d
MPU_CTRL_PRIVDEFENA_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_CTRL_PRIVDEFENA_Pos /;"	d
MPU_RASR_AP_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_RASR_AP_Msk /;"	d
MPU_RASR_AP_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_RASR_AP_Pos /;"	d
MPU_RASR_ATTRS_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_RASR_ATTRS_Msk /;"	d
MPU_RASR_ATTRS_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_RASR_ATTRS_Pos /;"	d
MPU_RASR_B_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_RASR_B_Msk /;"	d
MPU_RASR_B_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_RASR_B_Pos /;"	d
MPU_RASR_C_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_RASR_C_Msk /;"	d
MPU_RASR_C_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_RASR_C_Pos /;"	d
MPU_RASR_ENABLE_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_RASR_ENABLE_Msk /;"	d
MPU_RASR_ENABLE_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_RASR_ENABLE_Pos /;"	d
MPU_RASR_SIZE_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_RASR_SIZE_Msk /;"	d
MPU_RASR_SIZE_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_RASR_SIZE_Pos /;"	d
MPU_RASR_SRD_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_RASR_SRD_Msk /;"	d
MPU_RASR_SRD_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_RASR_SRD_Pos /;"	d
MPU_RASR_S_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_RASR_S_Msk /;"	d
MPU_RASR_S_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_RASR_S_Pos /;"	d
MPU_RASR_TEX_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_RASR_TEX_Msk /;"	d
MPU_RASR_TEX_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_RASR_TEX_Pos /;"	d
MPU_RASR_XN_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_RASR_XN_Msk /;"	d
MPU_RASR_XN_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_RASR_XN_Pos /;"	d
MPU_RBAR_ADDR_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_RBAR_ADDR_Msk /;"	d
MPU_RBAR_ADDR_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_RBAR_ADDR_Pos /;"	d
MPU_RBAR_REGION_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_RBAR_REGION_Msk /;"	d
MPU_RBAR_REGION_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_RBAR_REGION_Pos /;"	d
MPU_RBAR_VALID_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_RBAR_VALID_Msk /;"	d
MPU_RBAR_VALID_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_RBAR_VALID_Pos /;"	d
MPU_RNR_REGION_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_RNR_REGION_Msk /;"	d
MPU_RNR_REGION_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_RNR_REGION_Pos /;"	d
MPU_TYPE_DREGION_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_TYPE_DREGION_Msk /;"	d
MPU_TYPE_DREGION_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_TYPE_DREGION_Pos /;"	d
MPU_TYPE_IREGION_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_TYPE_IREGION_Msk /;"	d
MPU_TYPE_IREGION_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_TYPE_IREGION_Pos /;"	d
MPU_TYPE_SEPARATE_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_TYPE_SEPARATE_Msk /;"	d
MPU_TYPE_SEPARATE_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define MPU_TYPE_SEPARATE_Pos /;"	d
MPU_Type	mbed-src/targets/cmsis/core_cm0plus.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon83
N	mbed-src/targets/cmsis/core_cm0plus.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon72::__anon73
N	mbed-src/targets/cmsis/core_cm0plus.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon76::__anon77
NVIC	mbed-src/targets/cmsis/core_cm0plus.h	/^#define NVIC /;"	d
NVIC_BASE	mbed-src/targets/cmsis/core_cm0plus.h	/^#define NVIC_BASE /;"	d
NVIC_ClearPendingIRQ	mbed-src/targets/cmsis/core_cm0plus.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DisableIRQ	mbed-src/targets/cmsis/core_cm0plus.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	mbed-src/targets/cmsis/core_cm0plus.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	mbed-src/targets/cmsis/core_cm0plus.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	mbed-src/targets/cmsis/core_cm0plus.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_SetPendingIRQ	mbed-src/targets/cmsis/core_cm0plus.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPriority	mbed-src/targets/cmsis/core_cm0plus.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SystemReset	mbed-src/targets/cmsis/core_cm0plus.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_Type	mbed-src/targets/cmsis/core_cm0plus.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon80
Q	mbed-src/targets/cmsis/core_cm0plus.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon72::__anon73
Q	mbed-src/targets/cmsis/core_cm0plus.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon76::__anon77
RASR	mbed-src/targets/cmsis/core_cm0plus.h	/^  __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register         *\/$/;"	m	struct:__anon83
RBAR	mbed-src/targets/cmsis/core_cm0plus.h	/^  __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register               *\/$/;"	m	struct:__anon83
RESERVED0	mbed-src/targets/cmsis/core_cm0plus.h	/^       uint32_t RESERVED0;$/;"	m	struct:__anon81
RESERVED0	mbed-src/targets/cmsis/core_cm0plus.h	/^       uint32_t RESERVED0[31];$/;"	m	struct:__anon80
RESERVED1	mbed-src/targets/cmsis/core_cm0plus.h	/^       uint32_t RESERVED1;$/;"	m	struct:__anon81
RESERVED2	mbed-src/targets/cmsis/core_cm0plus.h	/^       uint32_t RESERVED2[31];$/;"	m	struct:__anon80
RESERVED3	mbed-src/targets/cmsis/core_cm0plus.h	/^       uint32_t RESERVED3[31];$/;"	m	struct:__anon80
RESERVED4	mbed-src/targets/cmsis/core_cm0plus.h	/^       uint32_t RESERVED4[64];$/;"	m	struct:__anon80
RNR	mbed-src/targets/cmsis/core_cm0plus.h	/^  __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register                     *\/$/;"	m	struct:__anon83
RSERVED1	mbed-src/targets/cmsis/core_cm0plus.h	/^       uint32_t RSERVED1[31];$/;"	m	struct:__anon80
SCB	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB /;"	d
SCB_AIRCR_ENDIANESS_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_AIRCR_ENDIANESS_Msk /;"	d
SCB_AIRCR_ENDIANESS_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_AIRCR_ENDIANESS_Pos /;"	d
SCB_AIRCR_SYSRESETREQ_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_AIRCR_SYSRESETREQ_Msk /;"	d
SCB_AIRCR_SYSRESETREQ_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_AIRCR_SYSRESETREQ_Pos /;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Msk /;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Pos /;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_AIRCR_VECTKEYSTAT_Msk /;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_AIRCR_VECTKEYSTAT_Pos /;"	d
SCB_AIRCR_VECTKEY_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_AIRCR_VECTKEY_Msk /;"	d
SCB_AIRCR_VECTKEY_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_AIRCR_VECTKEY_Pos /;"	d
SCB_BASE	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_BASE /;"	d
SCB_CCR_STKALIGN_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_CCR_STKALIGN_Msk /;"	d
SCB_CCR_STKALIGN_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_CCR_STKALIGN_Pos /;"	d
SCB_CCR_UNALIGN_TRP_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_CCR_UNALIGN_TRP_Msk /;"	d
SCB_CCR_UNALIGN_TRP_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_CCR_UNALIGN_TRP_Pos /;"	d
SCB_CPUID_ARCHITECTURE_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_CPUID_ARCHITECTURE_Msk /;"	d
SCB_CPUID_ARCHITECTURE_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_CPUID_ARCHITECTURE_Pos /;"	d
SCB_CPUID_IMPLEMENTER_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_CPUID_IMPLEMENTER_Msk /;"	d
SCB_CPUID_IMPLEMENTER_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_CPUID_IMPLEMENTER_Pos /;"	d
SCB_CPUID_PARTNO_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_CPUID_PARTNO_Msk /;"	d
SCB_CPUID_PARTNO_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_CPUID_PARTNO_Pos /;"	d
SCB_CPUID_REVISION_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_CPUID_REVISION_Msk /;"	d
SCB_CPUID_REVISION_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_CPUID_REVISION_Pos /;"	d
SCB_CPUID_VARIANT_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_CPUID_VARIANT_Msk /;"	d
SCB_CPUID_VARIANT_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_CPUID_VARIANT_Pos /;"	d
SCB_ICSR_ISRPENDING_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_ICSR_ISRPENDING_Msk /;"	d
SCB_ICSR_ISRPENDING_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_ICSR_ISRPENDING_Pos /;"	d
SCB_ICSR_ISRPREEMPT_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_ICSR_ISRPREEMPT_Msk /;"	d
SCB_ICSR_ISRPREEMPT_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_ICSR_ISRPREEMPT_Pos /;"	d
SCB_ICSR_NMIPENDSET_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_ICSR_NMIPENDSET_Msk /;"	d
SCB_ICSR_NMIPENDSET_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_ICSR_NMIPENDSET_Pos /;"	d
SCB_ICSR_PENDSTCLR_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_ICSR_PENDSTCLR_Msk /;"	d
SCB_ICSR_PENDSTCLR_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_ICSR_PENDSTCLR_Pos /;"	d
SCB_ICSR_PENDSTSET_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_ICSR_PENDSTSET_Msk /;"	d
SCB_ICSR_PENDSTSET_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_ICSR_PENDSTSET_Pos /;"	d
SCB_ICSR_PENDSVCLR_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_ICSR_PENDSVCLR_Msk /;"	d
SCB_ICSR_PENDSVCLR_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_ICSR_PENDSVCLR_Pos /;"	d
SCB_ICSR_PENDSVSET_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_ICSR_PENDSVSET_Msk /;"	d
SCB_ICSR_PENDSVSET_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_ICSR_PENDSVSET_Pos /;"	d
SCB_ICSR_VECTACTIVE_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_ICSR_VECTACTIVE_Msk /;"	d
SCB_ICSR_VECTACTIVE_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_ICSR_VECTACTIVE_Pos /;"	d
SCB_ICSR_VECTPENDING_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_ICSR_VECTPENDING_Msk /;"	d
SCB_ICSR_VECTPENDING_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_ICSR_VECTPENDING_Pos /;"	d
SCB_SCR_SEVONPEND_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_SCR_SEVONPEND_Msk /;"	d
SCB_SCR_SEVONPEND_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_SCR_SEVONPEND_Pos /;"	d
SCB_SCR_SLEEPDEEP_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_SCR_SLEEPDEEP_Msk /;"	d
SCB_SCR_SLEEPDEEP_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_SCR_SLEEPDEEP_Pos /;"	d
SCB_SCR_SLEEPONEXIT_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_SCR_SLEEPONEXIT_Msk /;"	d
SCB_SCR_SLEEPONEXIT_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_SCR_SLEEPONEXIT_Pos /;"	d
SCB_SHCSR_SVCALLPENDED_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_SHCSR_SVCALLPENDED_Msk /;"	d
SCB_SHCSR_SVCALLPENDED_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_SHCSR_SVCALLPENDED_Pos /;"	d
SCB_Type	mbed-src/targets/cmsis/core_cm0plus.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon81
SCB_VTOR_TBLOFF_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_VTOR_TBLOFF_Msk /;"	d
SCB_VTOR_TBLOFF_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCB_VTOR_TBLOFF_Pos /;"	d
SCR	mbed-src/targets/cmsis/core_cm0plus.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon81
SCS_BASE	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SCS_BASE /;"	d
SHCSR	mbed-src/targets/cmsis/core_cm0plus.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon81
SHP	mbed-src/targets/cmsis/core_cm0plus.h	/^  __IO uint32_t SHP[2];                  \/*!< Offset: 0x01C (R\/W)  System Handlers Priority Registers. [0] is RESERVED   *\/$/;"	m	struct:__anon81
SPSEL	mbed-src/targets/cmsis/core_cm0plus.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon78::__anon79
SysTick	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SysTick /;"	d
SysTick_BASE	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SysTick_BASE /;"	d
SysTick_CALIB_NOREF_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SysTick_CALIB_NOREF_Msk /;"	d
SysTick_CALIB_NOREF_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SysTick_CALIB_NOREF_Pos /;"	d
SysTick_CALIB_SKEW_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SysTick_CALIB_SKEW_Msk /;"	d
SysTick_CALIB_SKEW_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SysTick_CALIB_SKEW_Pos /;"	d
SysTick_CALIB_TENMS_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SysTick_CALIB_TENMS_Msk /;"	d
SysTick_CALIB_TENMS_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SysTick_CALIB_TENMS_Pos /;"	d
SysTick_CTRL_CLKSOURCE_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SysTick_CTRL_CLKSOURCE_Msk /;"	d
SysTick_CTRL_CLKSOURCE_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SysTick_CTRL_CLKSOURCE_Pos /;"	d
SysTick_CTRL_COUNTFLAG_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SysTick_CTRL_COUNTFLAG_Msk /;"	d
SysTick_CTRL_COUNTFLAG_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SysTick_CTRL_COUNTFLAG_Pos /;"	d
SysTick_CTRL_ENABLE_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SysTick_CTRL_ENABLE_Msk /;"	d
SysTick_CTRL_ENABLE_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SysTick_CTRL_ENABLE_Pos /;"	d
SysTick_CTRL_TICKINT_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SysTick_CTRL_TICKINT_Msk /;"	d
SysTick_CTRL_TICKINT_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SysTick_CTRL_TICKINT_Pos /;"	d
SysTick_Config	mbed-src/targets/cmsis/core_cm0plus.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_LOAD_RELOAD_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SysTick_LOAD_RELOAD_Msk /;"	d
SysTick_LOAD_RELOAD_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SysTick_LOAD_RELOAD_Pos /;"	d
SysTick_Type	mbed-src/targets/cmsis/core_cm0plus.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon82
SysTick_VAL_CURRENT_Msk	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SysTick_VAL_CURRENT_Msk /;"	d
SysTick_VAL_CURRENT_Pos	mbed-src/targets/cmsis/core_cm0plus.h	/^#define SysTick_VAL_CURRENT_Pos /;"	d
T	mbed-src/targets/cmsis/core_cm0plus.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon76::__anon77
TYPE	mbed-src/targets/cmsis/core_cm0plus.h	/^  __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register                              *\/$/;"	m	struct:__anon83
V	mbed-src/targets/cmsis/core_cm0plus.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon72::__anon73
V	mbed-src/targets/cmsis/core_cm0plus.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon76::__anon77
VAL	mbed-src/targets/cmsis/core_cm0plus.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon82
VTOR	mbed-src/targets/cmsis/core_cm0plus.h	/^  __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register                          *\/$/;"	m	struct:__anon81
Z	mbed-src/targets/cmsis/core_cm0plus.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon72::__anon73
Z	mbed-src/targets/cmsis/core_cm0plus.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon76::__anon77
_BIT_SHIFT	mbed-src/targets/cmsis/core_cm0plus.h	/^#define _BIT_SHIFT(/;"	d
_IP_IDX	mbed-src/targets/cmsis/core_cm0plus.h	/^#define _IP_IDX(/;"	d
_SHP_IDX	mbed-src/targets/cmsis/core_cm0plus.h	/^#define _SHP_IDX(/;"	d
__ASM	mbed-src/targets/cmsis/core_cm0plus.h	/^  #define __ASM /;"	d
__CM0PLUS_CMSIS_VERSION	mbed-src/targets/cmsis/core_cm0plus.h	/^#define __CM0PLUS_CMSIS_VERSION /;"	d
__CM0PLUS_CMSIS_VERSION_MAIN	mbed-src/targets/cmsis/core_cm0plus.h	/^#define __CM0PLUS_CMSIS_VERSION_MAIN /;"	d
__CM0PLUS_CMSIS_VERSION_SUB	mbed-src/targets/cmsis/core_cm0plus.h	/^#define __CM0PLUS_CMSIS_VERSION_SUB /;"	d
__CM0PLUS_REV	mbed-src/targets/cmsis/core_cm0plus.h	/^    #define __CM0PLUS_REV /;"	d
__CORE_CM0PLUS_H_DEPENDANT	mbed-src/targets/cmsis/core_cm0plus.h	/^#define __CORE_CM0PLUS_H_DEPENDANT$/;"	d
__CORE_CM0PLUS_H_GENERIC	mbed-src/targets/cmsis/core_cm0plus.h	/^#define __CORE_CM0PLUS_H_GENERIC$/;"	d
__CORTEX_M	mbed-src/targets/cmsis/core_cm0plus.h	/^#define __CORTEX_M /;"	d
__FPU_USED	mbed-src/targets/cmsis/core_cm0plus.h	/^#define __FPU_USED /;"	d
__I	mbed-src/targets/cmsis/core_cm0plus.h	/^  #define   __I /;"	d
__INLINE	mbed-src/targets/cmsis/core_cm0plus.h	/^  #define __INLINE /;"	d
__IO	mbed-src/targets/cmsis/core_cm0plus.h	/^#define     __IO /;"	d
__MPU_PRESENT	mbed-src/targets/cmsis/core_cm0plus.h	/^    #define __MPU_PRESENT /;"	d
__NVIC_PRIO_BITS	mbed-src/targets/cmsis/core_cm0plus.h	/^    #define __NVIC_PRIO_BITS /;"	d
__O	mbed-src/targets/cmsis/core_cm0plus.h	/^#define     __O /;"	d
__STATIC_INLINE	mbed-src/targets/cmsis/core_cm0plus.h	/^  #define __STATIC_INLINE /;"	d
__VTOR_PRESENT	mbed-src/targets/cmsis/core_cm0plus.h	/^    #define __VTOR_PRESENT /;"	d
__Vendor_SysTickConfig	mbed-src/targets/cmsis/core_cm0plus.h	/^    #define __Vendor_SysTickConfig /;"	d
_reserved0	mbed-src/targets/cmsis/core_cm0plus.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon76::__anon77
_reserved0	mbed-src/targets/cmsis/core_cm0plus.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon74::__anon75
_reserved0	mbed-src/targets/cmsis/core_cm0plus.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon72::__anon73
_reserved0	mbed-src/targets/cmsis/core_cm0plus.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon78::__anon79
_reserved0	mbed-src/targets/cmsis/core_cm0plus.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon76::__anon77
_reserved1	mbed-src/targets/cmsis/core_cm0plus.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon76::__anon77
b	mbed-src/targets/cmsis/core_cm0plus.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon72	typeref:struct:__anon72::__anon73
b	mbed-src/targets/cmsis/core_cm0plus.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon74	typeref:struct:__anon74::__anon75
b	mbed-src/targets/cmsis/core_cm0plus.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon76	typeref:struct:__anon76::__anon77
b	mbed-src/targets/cmsis/core_cm0plus.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon78	typeref:struct:__anon78::__anon79
nPRIV	mbed-src/targets/cmsis/core_cm0plus.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon78::__anon79
w	mbed-src/targets/cmsis/core_cm0plus.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon72
w	mbed-src/targets/cmsis/core_cm0plus.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon74
w	mbed-src/targets/cmsis/core_cm0plus.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon76
w	mbed-src/targets/cmsis/core_cm0plus.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon78
xPSR_Type	mbed-src/targets/cmsis/core_cm0plus.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon76
ACPR	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t ACPR;                    \/*!< Offset: 0x010 (R\/W)  Asynchronous Clock Prescaler Register *\/$/;"	m	struct:__anon99
ACTLR	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t ACTLR;                   \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register      *\/$/;"	m	struct:__anon94
ADR	mbed-src/targets/cmsis/core_cm3.h	/^  __I  uint32_t ADR;                     \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register                            *\/$/;"	m	struct:__anon93
AFSR	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t AFSR;                    \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Register                       *\/$/;"	m	struct:__anon93
AIRCR	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon93
APSR_Type	mbed-src/targets/cmsis/core_cm3.h	/^} APSR_Type;$/;"	t	typeref:union:__anon84
BFAR	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t BFAR;                    \/*!< Offset: 0x038 (R\/W)  BusFault Address Register                             *\/$/;"	m	struct:__anon93
C	mbed-src/targets/cmsis/core_cm3.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon84::__anon85
C	mbed-src/targets/cmsis/core_cm3.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon88::__anon89
CALIB	mbed-src/targets/cmsis/core_cm3.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon95
CCR	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon93
CFSR	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t CFSR;                    \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status Register                    *\/$/;"	m	struct:__anon93
CID0	mbed-src/targets/cmsis/core_cm3.h	/^  __I  uint32_t CID0;                    \/*!< Offset: 0xFF0 (R\/ )  ITM Component  Identification Register #0 *\/$/;"	m	struct:__anon96
CID1	mbed-src/targets/cmsis/core_cm3.h	/^  __I  uint32_t CID1;                    \/*!< Offset: 0xFF4 (R\/ )  ITM Component  Identification Register #1 *\/$/;"	m	struct:__anon96
CID2	mbed-src/targets/cmsis/core_cm3.h	/^  __I  uint32_t CID2;                    \/*!< Offset: 0xFF8 (R\/ )  ITM Component  Identification Register #2 *\/$/;"	m	struct:__anon96
CID3	mbed-src/targets/cmsis/core_cm3.h	/^  __I  uint32_t CID3;                    \/*!< Offset: 0xFFC (R\/ )  ITM Component  Identification Register #3 *\/$/;"	m	struct:__anon96
CLAIMCLR	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t CLAIMCLR;                \/*!< Offset: 0xFA4 (R\/W)  Claim tag clear *\/$/;"	m	struct:__anon99
CLAIMSET	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t CLAIMSET;                \/*!< Offset: 0xFA0 (R\/W)  Claim tag set *\/$/;"	m	struct:__anon99
COMP0	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t COMP0;                   \/*!< Offset: 0x020 (R\/W)  Comparator Register 0                     *\/$/;"	m	struct:__anon98
COMP1	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t COMP1;                   \/*!< Offset: 0x030 (R\/W)  Comparator Register 1                     *\/$/;"	m	struct:__anon98
COMP2	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t COMP2;                   \/*!< Offset: 0x040 (R\/W)  Comparator Register 2                     *\/$/;"	m	struct:__anon98
COMP3	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t COMP3;                   \/*!< Offset: 0x050 (R\/W)  Comparator Register 3                     *\/$/;"	m	struct:__anon98
CONTROL_Type	mbed-src/targets/cmsis/core_cm3.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon90
CPACR	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t CPACR;                   \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control Register                   *\/$/;"	m	struct:__anon93
CPICNT	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t CPICNT;                  \/*!< Offset: 0x008 (R\/W)  CPI Count Register                        *\/$/;"	m	struct:__anon98
CPUID	mbed-src/targets/cmsis/core_cm3.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon93
CSPSR	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t CSPSR;                   \/*!< Offset: 0x004 (R\/W)  Current Parallel Port Size Register *\/$/;"	m	struct:__anon99
CTRL	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  Control Register                          *\/$/;"	m	struct:__anon98
CTRL	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon95
CTRL	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register                           *\/$/;"	m	struct:__anon100
CYCCNT	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t CYCCNT;                  \/*!< Offset: 0x004 (R\/W)  Cycle Count Register                      *\/$/;"	m	struct:__anon98
CoreDebug	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug /;"	d
CoreDebug_BASE	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_BASE /;"	d
CoreDebug_DCRSR_REGSEL_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DCRSR_REGSEL_Msk /;"	d
CoreDebug_DCRSR_REGSEL_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DCRSR_REGSEL_Pos /;"	d
CoreDebug_DCRSR_REGWnR_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DCRSR_REGWnR_Msk /;"	d
CoreDebug_DCRSR_REGWnR_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DCRSR_REGWnR_Pos /;"	d
CoreDebug_DEMCR_MON_EN_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DEMCR_MON_EN_Msk /;"	d
CoreDebug_DEMCR_MON_EN_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DEMCR_MON_EN_Pos /;"	d
CoreDebug_DEMCR_MON_PEND_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DEMCR_MON_PEND_Msk /;"	d
CoreDebug_DEMCR_MON_PEND_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DEMCR_MON_PEND_Pos /;"	d
CoreDebug_DEMCR_MON_REQ_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DEMCR_MON_REQ_Msk /;"	d
CoreDebug_DEMCR_MON_REQ_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DEMCR_MON_REQ_Pos /;"	d
CoreDebug_DEMCR_MON_STEP_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DEMCR_MON_STEP_Msk /;"	d
CoreDebug_DEMCR_MON_STEP_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DEMCR_MON_STEP_Pos /;"	d
CoreDebug_DEMCR_TRCENA_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DEMCR_TRCENA_Msk /;"	d
CoreDebug_DEMCR_TRCENA_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DEMCR_TRCENA_Pos /;"	d
CoreDebug_DEMCR_VC_BUSERR_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DEMCR_VC_BUSERR_Msk /;"	d
CoreDebug_DEMCR_VC_BUSERR_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DEMCR_VC_BUSERR_Pos /;"	d
CoreDebug_DEMCR_VC_CHKERR_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DEMCR_VC_CHKERR_Msk /;"	d
CoreDebug_DEMCR_VC_CHKERR_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DEMCR_VC_CHKERR_Pos /;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DEMCR_VC_CORERESET_Msk /;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DEMCR_VC_CORERESET_Pos /;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DEMCR_VC_HARDERR_Msk /;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DEMCR_VC_HARDERR_Pos /;"	d
CoreDebug_DEMCR_VC_INTERR_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DEMCR_VC_INTERR_Msk /;"	d
CoreDebug_DEMCR_VC_INTERR_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DEMCR_VC_INTERR_Pos /;"	d
CoreDebug_DEMCR_VC_MMERR_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DEMCR_VC_MMERR_Msk /;"	d
CoreDebug_DEMCR_VC_MMERR_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DEMCR_VC_MMERR_Pos /;"	d
CoreDebug_DEMCR_VC_NOCPERR_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DEMCR_VC_NOCPERR_Msk /;"	d
CoreDebug_DEMCR_VC_NOCPERR_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DEMCR_VC_NOCPERR_Pos /;"	d
CoreDebug_DEMCR_VC_STATERR_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DEMCR_VC_STATERR_Msk /;"	d
CoreDebug_DEMCR_VC_STATERR_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DEMCR_VC_STATERR_Pos /;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DHCSR_C_DEBUGEN_Msk /;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DHCSR_C_DEBUGEN_Pos /;"	d
CoreDebug_DHCSR_C_HALT_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DHCSR_C_HALT_Msk /;"	d
CoreDebug_DHCSR_C_HALT_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DHCSR_C_HALT_Pos /;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DHCSR_C_MASKINTS_Msk /;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DHCSR_C_MASKINTS_Pos /;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DHCSR_C_SNAPSTALL_Msk /;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DHCSR_C_SNAPSTALL_Pos /;"	d
CoreDebug_DHCSR_C_STEP_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DHCSR_C_STEP_Msk /;"	d
CoreDebug_DHCSR_C_STEP_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DHCSR_C_STEP_Pos /;"	d
CoreDebug_DHCSR_DBGKEY_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DHCSR_DBGKEY_Msk /;"	d
CoreDebug_DHCSR_DBGKEY_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DHCSR_DBGKEY_Pos /;"	d
CoreDebug_DHCSR_S_HALT_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DHCSR_S_HALT_Msk /;"	d
CoreDebug_DHCSR_S_HALT_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DHCSR_S_HALT_Pos /;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DHCSR_S_LOCKUP_Msk /;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DHCSR_S_LOCKUP_Pos /;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DHCSR_S_REGRDY_Msk /;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DHCSR_S_REGRDY_Pos /;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DHCSR_S_RESET_ST_Msk /;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DHCSR_S_RESET_ST_Pos /;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DHCSR_S_RETIRE_ST_Msk /;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DHCSR_S_RETIRE_ST_Pos /;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DHCSR_S_SLEEP_Msk /;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define CoreDebug_DHCSR_S_SLEEP_Pos /;"	d
CoreDebug_Type	mbed-src/targets/cmsis/core_cm3.h	/^} CoreDebug_Type;$/;"	t	typeref:struct:__anon101
DCRDR	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t DCRDR;                   \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Register            *\/$/;"	m	struct:__anon101
DCRSR	mbed-src/targets/cmsis/core_cm3.h	/^  __O  uint32_t DCRSR;                   \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selector Register        *\/$/;"	m	struct:__anon101
DEMCR	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t DEMCR;                   \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor Control Register *\/$/;"	m	struct:__anon101
DEVID	mbed-src/targets/cmsis/core_cm3.h	/^  __I  uint32_t DEVID;                   \/*!< Offset: 0xFC8 (R\/ )  TPIU_DEVID *\/$/;"	m	struct:__anon99
DEVTYPE	mbed-src/targets/cmsis/core_cm3.h	/^  __I  uint32_t DEVTYPE;                 \/*!< Offset: 0xFCC (R\/ )  TPIU_DEVTYPE *\/$/;"	m	struct:__anon99
DFR	mbed-src/targets/cmsis/core_cm3.h	/^  __I  uint32_t DFR;                     \/*!< Offset: 0x048 (R\/ )  Debug Feature Register                                *\/$/;"	m	struct:__anon93
DFSR	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t DFSR;                    \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register                           *\/$/;"	m	struct:__anon93
DHCSR	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t DHCSR;                   \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and Status Register    *\/$/;"	m	struct:__anon101
DWT	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT /;"	d
DWT_BASE	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_BASE /;"	d
DWT_CPICNT_CPICNT_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_CPICNT_CPICNT_Msk /;"	d
DWT_CPICNT_CPICNT_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_CPICNT_CPICNT_Pos /;"	d
DWT_CTRL_CPIEVTENA_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_CTRL_CPIEVTENA_Msk /;"	d
DWT_CTRL_CPIEVTENA_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_CTRL_CPIEVTENA_Pos /;"	d
DWT_CTRL_CYCCNTENA_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_CTRL_CYCCNTENA_Msk /;"	d
DWT_CTRL_CYCCNTENA_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_CTRL_CYCCNTENA_Pos /;"	d
DWT_CTRL_CYCEVTENA_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_CTRL_CYCEVTENA_Msk /;"	d
DWT_CTRL_CYCEVTENA_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_CTRL_CYCEVTENA_Pos /;"	d
DWT_CTRL_CYCTAP_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_CTRL_CYCTAP_Msk /;"	d
DWT_CTRL_CYCTAP_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_CTRL_CYCTAP_Pos /;"	d
DWT_CTRL_EXCEVTENA_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_CTRL_EXCEVTENA_Msk /;"	d
DWT_CTRL_EXCEVTENA_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_CTRL_EXCEVTENA_Pos /;"	d
DWT_CTRL_EXCTRCENA_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_CTRL_EXCTRCENA_Msk /;"	d
DWT_CTRL_EXCTRCENA_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_CTRL_EXCTRCENA_Pos /;"	d
DWT_CTRL_FOLDEVTENA_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_CTRL_FOLDEVTENA_Msk /;"	d
DWT_CTRL_FOLDEVTENA_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_CTRL_FOLDEVTENA_Pos /;"	d
DWT_CTRL_LSUEVTENA_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_CTRL_LSUEVTENA_Msk /;"	d
DWT_CTRL_LSUEVTENA_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_CTRL_LSUEVTENA_Pos /;"	d
DWT_CTRL_NOCYCCNT_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_CTRL_NOCYCCNT_Msk /;"	d
DWT_CTRL_NOCYCCNT_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_CTRL_NOCYCCNT_Pos /;"	d
DWT_CTRL_NOEXTTRIG_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_CTRL_NOEXTTRIG_Msk /;"	d
DWT_CTRL_NOEXTTRIG_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_CTRL_NOEXTTRIG_Pos /;"	d
DWT_CTRL_NOPRFCNT_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_CTRL_NOPRFCNT_Msk /;"	d
DWT_CTRL_NOPRFCNT_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_CTRL_NOPRFCNT_Pos /;"	d
DWT_CTRL_NOTRCPKT_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_CTRL_NOTRCPKT_Msk /;"	d
DWT_CTRL_NOTRCPKT_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_CTRL_NOTRCPKT_Pos /;"	d
DWT_CTRL_NUMCOMP_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_CTRL_NUMCOMP_Msk /;"	d
DWT_CTRL_NUMCOMP_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_CTRL_NUMCOMP_Pos /;"	d
DWT_CTRL_PCSAMPLENA_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_CTRL_PCSAMPLENA_Msk /;"	d
DWT_CTRL_PCSAMPLENA_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_CTRL_PCSAMPLENA_Pos /;"	d
DWT_CTRL_POSTINIT_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_CTRL_POSTINIT_Msk /;"	d
DWT_CTRL_POSTINIT_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_CTRL_POSTINIT_Pos /;"	d
DWT_CTRL_POSTPRESET_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_CTRL_POSTPRESET_Msk /;"	d
DWT_CTRL_POSTPRESET_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_CTRL_POSTPRESET_Pos /;"	d
DWT_CTRL_SLEEPEVTENA_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_CTRL_SLEEPEVTENA_Msk /;"	d
DWT_CTRL_SLEEPEVTENA_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_CTRL_SLEEPEVTENA_Pos /;"	d
DWT_CTRL_SYNCTAP_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_CTRL_SYNCTAP_Msk /;"	d
DWT_CTRL_SYNCTAP_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_CTRL_SYNCTAP_Pos /;"	d
DWT_EXCCNT_EXCCNT_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_EXCCNT_EXCCNT_Msk /;"	d
DWT_EXCCNT_EXCCNT_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_EXCCNT_EXCCNT_Pos /;"	d
DWT_FOLDCNT_FOLDCNT_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_FOLDCNT_FOLDCNT_Msk /;"	d
DWT_FOLDCNT_FOLDCNT_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_FOLDCNT_FOLDCNT_Pos /;"	d
DWT_FUNCTION_CYCMATCH_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_FUNCTION_CYCMATCH_Msk /;"	d
DWT_FUNCTION_CYCMATCH_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_FUNCTION_CYCMATCH_Pos /;"	d
DWT_FUNCTION_DATAVADDR0_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_FUNCTION_DATAVADDR0_Msk /;"	d
DWT_FUNCTION_DATAVADDR0_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_FUNCTION_DATAVADDR0_Pos /;"	d
DWT_FUNCTION_DATAVADDR1_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_FUNCTION_DATAVADDR1_Msk /;"	d
DWT_FUNCTION_DATAVADDR1_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_FUNCTION_DATAVADDR1_Pos /;"	d
DWT_FUNCTION_DATAVMATCH_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_FUNCTION_DATAVMATCH_Msk /;"	d
DWT_FUNCTION_DATAVMATCH_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_FUNCTION_DATAVMATCH_Pos /;"	d
DWT_FUNCTION_DATAVSIZE_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_FUNCTION_DATAVSIZE_Msk /;"	d
DWT_FUNCTION_DATAVSIZE_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_FUNCTION_DATAVSIZE_Pos /;"	d
DWT_FUNCTION_EMITRANGE_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_FUNCTION_EMITRANGE_Msk /;"	d
DWT_FUNCTION_EMITRANGE_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_FUNCTION_EMITRANGE_Pos /;"	d
DWT_FUNCTION_FUNCTION_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_FUNCTION_FUNCTION_Msk /;"	d
DWT_FUNCTION_FUNCTION_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_FUNCTION_FUNCTION_Pos /;"	d
DWT_FUNCTION_LNK1ENA_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_FUNCTION_LNK1ENA_Msk /;"	d
DWT_FUNCTION_LNK1ENA_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_FUNCTION_LNK1ENA_Pos /;"	d
DWT_FUNCTION_MATCHED_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_FUNCTION_MATCHED_Msk /;"	d
DWT_FUNCTION_MATCHED_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_FUNCTION_MATCHED_Pos /;"	d
DWT_LSUCNT_LSUCNT_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_LSUCNT_LSUCNT_Msk /;"	d
DWT_LSUCNT_LSUCNT_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_LSUCNT_LSUCNT_Pos /;"	d
DWT_MASK_MASK_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_MASK_MASK_Msk /;"	d
DWT_MASK_MASK_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_MASK_MASK_Pos /;"	d
DWT_SLEEPCNT_SLEEPCNT_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_SLEEPCNT_SLEEPCNT_Msk /;"	d
DWT_SLEEPCNT_SLEEPCNT_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define DWT_SLEEPCNT_SLEEPCNT_Pos /;"	d
DWT_Type	mbed-src/targets/cmsis/core_cm3.h	/^} DWT_Type;$/;"	t	typeref:struct:__anon98
EXCCNT	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t EXCCNT;                  \/*!< Offset: 0x00C (R\/W)  Exception Overhead Count Register         *\/$/;"	m	struct:__anon98
FFCR	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t FFCR;                    \/*!< Offset: 0x304 (R\/W)  Formatter and Flush Control Register *\/$/;"	m	struct:__anon99
FFSR	mbed-src/targets/cmsis/core_cm3.h	/^  __I  uint32_t FFSR;                    \/*!< Offset: 0x300 (R\/ )  Formatter and Flush Status Register *\/$/;"	m	struct:__anon99
FIFO0	mbed-src/targets/cmsis/core_cm3.h	/^  __I  uint32_t FIFO0;                   \/*!< Offset: 0xEEC (R\/ )  Integration ETM Data *\/$/;"	m	struct:__anon99
FIFO1	mbed-src/targets/cmsis/core_cm3.h	/^  __I  uint32_t FIFO1;                   \/*!< Offset: 0xEFC (R\/ )  Integration ITM Data *\/$/;"	m	struct:__anon99
FOLDCNT	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t FOLDCNT;                 \/*!< Offset: 0x018 (R\/W)  Folded-instruction Count Register         *\/$/;"	m	struct:__anon98
FPCA	mbed-src/targets/cmsis/core_cm3.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon90::__anon91
FSCR	mbed-src/targets/cmsis/core_cm3.h	/^  __I  uint32_t FSCR;                    \/*!< Offset: 0x308 (R\/ )  Formatter Synchronization Counter Register *\/$/;"	m	struct:__anon99
FUNCTION0	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t FUNCTION0;               \/*!< Offset: 0x028 (R\/W)  Function Register 0                       *\/$/;"	m	struct:__anon98
FUNCTION1	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t FUNCTION1;               \/*!< Offset: 0x038 (R\/W)  Function Register 1                       *\/$/;"	m	struct:__anon98
FUNCTION2	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t FUNCTION2;               \/*!< Offset: 0x048 (R\/W)  Function Register 2                       *\/$/;"	m	struct:__anon98
FUNCTION3	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t FUNCTION3;               \/*!< Offset: 0x058 (R\/W)  Function Register 3                       *\/$/;"	m	struct:__anon98
GE	mbed-src/targets/cmsis/core_cm3.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon88::__anon89
HFSR	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t HFSR;                    \/*!< Offset: 0x02C (R\/W)  HardFault Status Register                             *\/$/;"	m	struct:__anon93
IABR	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t IABR[8];                 \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Register           *\/$/;"	m	struct:__anon92
ICER	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t ICER[8];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register         *\/$/;"	m	struct:__anon92
ICPR	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t ICPR[8];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register        *\/$/;"	m	struct:__anon92
ICSR	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon93
ICTR	mbed-src/targets/cmsis/core_cm3.h	/^  __I  uint32_t ICTR;                    \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type Register      *\/$/;"	m	struct:__anon94
IMCR	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t IMCR;                    \/*!< Offset: 0xF00 (R\/W)  ITM Integration Mode Control Register     *\/$/;"	m	struct:__anon96
IP	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint8_t  IP[240];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register (8Bit wide) *\/$/;"	m	struct:__anon92
IPSR_Type	mbed-src/targets/cmsis/core_cm3.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon86
IRR	mbed-src/targets/cmsis/core_cm3.h	/^  __I  uint32_t IRR;                     \/*!< Offset: 0xEFC (R\/ )  ITM Integration Read Register             *\/$/;"	m	struct:__anon96
ISAR	mbed-src/targets/cmsis/core_cm3.h	/^  __I  uint32_t ISAR[5];                 \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes Register                   *\/$/;"	m	struct:__anon93
ISER	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t ISER[8];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon92
ISPR	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t ISPR[8];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register          *\/$/;"	m	struct:__anon92
ISR	mbed-src/targets/cmsis/core_cm3.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon86::__anon87
ISR	mbed-src/targets/cmsis/core_cm3.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon88::__anon89
IT	mbed-src/targets/cmsis/core_cm3.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon88::__anon89
ITATBCTR0	mbed-src/targets/cmsis/core_cm3.h	/^  __I  uint32_t ITATBCTR0;               \/*!< Offset: 0xEF8 (R\/ )  ITATBCTR0 *\/$/;"	m	struct:__anon99
ITATBCTR2	mbed-src/targets/cmsis/core_cm3.h	/^  __I  uint32_t ITATBCTR2;               \/*!< Offset: 0xEF0 (R\/ )  ITATBCTR2 *\/$/;"	m	struct:__anon99
ITCTRL	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t ITCTRL;                  \/*!< Offset: 0xF00 (R\/W)  Integration Mode Control *\/$/;"	m	struct:__anon99
ITM	mbed-src/targets/cmsis/core_cm3.h	/^#define ITM /;"	d
ITM_BASE	mbed-src/targets/cmsis/core_cm3.h	/^#define ITM_BASE /;"	d
ITM_CheckChar	mbed-src/targets/cmsis/core_cm3.h	/^__STATIC_INLINE int32_t ITM_CheckChar (void) {$/;"	f
ITM_IMCR_INTEGRATION_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define ITM_IMCR_INTEGRATION_Msk /;"	d
ITM_IMCR_INTEGRATION_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define ITM_IMCR_INTEGRATION_Pos /;"	d
ITM_IRR_ATREADYM_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define ITM_IRR_ATREADYM_Msk /;"	d
ITM_IRR_ATREADYM_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define ITM_IRR_ATREADYM_Pos /;"	d
ITM_IWR_ATVALIDM_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define ITM_IWR_ATVALIDM_Msk /;"	d
ITM_IWR_ATVALIDM_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define ITM_IWR_ATVALIDM_Pos /;"	d
ITM_LSR_Access_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define ITM_LSR_Access_Msk /;"	d
ITM_LSR_Access_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define ITM_LSR_Access_Pos /;"	d
ITM_LSR_ByteAcc_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define ITM_LSR_ByteAcc_Msk /;"	d
ITM_LSR_ByteAcc_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define ITM_LSR_ByteAcc_Pos /;"	d
ITM_LSR_Present_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define ITM_LSR_Present_Msk /;"	d
ITM_LSR_Present_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define ITM_LSR_Present_Pos /;"	d
ITM_RXBUFFER_EMPTY	mbed-src/targets/cmsis/core_cm3.h	/^#define                 ITM_RXBUFFER_EMPTY /;"	d
ITM_ReceiveChar	mbed-src/targets/cmsis/core_cm3.h	/^__STATIC_INLINE int32_t ITM_ReceiveChar (void) {$/;"	f
ITM_SendChar	mbed-src/targets/cmsis/core_cm3.h	/^__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	f
ITM_TCR_BUSY_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define ITM_TCR_BUSY_Msk /;"	d
ITM_TCR_BUSY_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define ITM_TCR_BUSY_Pos /;"	d
ITM_TCR_DWTENA_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define ITM_TCR_DWTENA_Msk /;"	d
ITM_TCR_DWTENA_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define ITM_TCR_DWTENA_Pos /;"	d
ITM_TCR_GTSFREQ_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define ITM_TCR_GTSFREQ_Msk /;"	d
ITM_TCR_GTSFREQ_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define ITM_TCR_GTSFREQ_Pos /;"	d
ITM_TCR_ITMENA_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define ITM_TCR_ITMENA_Msk /;"	d
ITM_TCR_ITMENA_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define ITM_TCR_ITMENA_Pos /;"	d
ITM_TCR_SWOENA_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define ITM_TCR_SWOENA_Msk /;"	d
ITM_TCR_SWOENA_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define ITM_TCR_SWOENA_Pos /;"	d
ITM_TCR_SYNCENA_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define ITM_TCR_SYNCENA_Msk /;"	d
ITM_TCR_SYNCENA_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define ITM_TCR_SYNCENA_Pos /;"	d
ITM_TCR_TSENA_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define ITM_TCR_TSENA_Msk /;"	d
ITM_TCR_TSENA_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define ITM_TCR_TSENA_Pos /;"	d
ITM_TCR_TSPrescale_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define ITM_TCR_TSPrescale_Msk /;"	d
ITM_TCR_TSPrescale_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define ITM_TCR_TSPrescale_Pos /;"	d
ITM_TCR_TraceBusID_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define ITM_TCR_TraceBusID_Msk /;"	d
ITM_TCR_TraceBusID_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define ITM_TCR_TraceBusID_Pos /;"	d
ITM_TPR_PRIVMASK_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define ITM_TPR_PRIVMASK_Msk /;"	d
ITM_TPR_PRIVMASK_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define ITM_TPR_PRIVMASK_Pos /;"	d
ITM_Type	mbed-src/targets/cmsis/core_cm3.h	/^} ITM_Type;$/;"	t	typeref:struct:__anon96
IWR	mbed-src/targets/cmsis/core_cm3.h	/^  __O  uint32_t IWR;                     \/*!< Offset: 0xEF8 ( \/W)  ITM Integration Write Register            *\/$/;"	m	struct:__anon96
LAR	mbed-src/targets/cmsis/core_cm3.h	/^  __O  uint32_t LAR;                     \/*!< Offset: 0xFB0 ( \/W)  ITM Lock Access Register                  *\/$/;"	m	struct:__anon96
LOAD	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon95
LSR	mbed-src/targets/cmsis/core_cm3.h	/^  __I  uint32_t LSR;                     \/*!< Offset: 0xFB4 (R\/ )  ITM Lock Status Register                  *\/$/;"	m	struct:__anon96
LSUCNT	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t LSUCNT;                  \/*!< Offset: 0x014 (R\/W)  LSU Count Register                        *\/$/;"	m	struct:__anon98
MASK0	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t MASK0;                   \/*!< Offset: 0x024 (R\/W)  Mask Register 0                           *\/$/;"	m	struct:__anon98
MASK1	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t MASK1;                   \/*!< Offset: 0x034 (R\/W)  Mask Register 1                           *\/$/;"	m	struct:__anon98
MASK2	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t MASK2;                   \/*!< Offset: 0x044 (R\/W)  Mask Register 2                           *\/$/;"	m	struct:__anon98
MASK3	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t MASK3;                   \/*!< Offset: 0x054 (R\/W)  Mask Register 3                           *\/$/;"	m	struct:__anon98
MMFAR	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t MMFAR;                   \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Register                      *\/$/;"	m	struct:__anon93
MMFR	mbed-src/targets/cmsis/core_cm3.h	/^  __I  uint32_t MMFR[4];                 \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Register                         *\/$/;"	m	struct:__anon93
MPU	mbed-src/targets/cmsis/core_cm3.h	/^  #define MPU /;"	d
MPU_BASE	mbed-src/targets/cmsis/core_cm3.h	/^  #define MPU_BASE /;"	d
MPU_CTRL_ENABLE_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_CTRL_ENABLE_Msk /;"	d
MPU_CTRL_ENABLE_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_CTRL_ENABLE_Pos /;"	d
MPU_CTRL_HFNMIENA_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_CTRL_HFNMIENA_Msk /;"	d
MPU_CTRL_HFNMIENA_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_CTRL_HFNMIENA_Pos /;"	d
MPU_CTRL_PRIVDEFENA_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_CTRL_PRIVDEFENA_Msk /;"	d
MPU_CTRL_PRIVDEFENA_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_CTRL_PRIVDEFENA_Pos /;"	d
MPU_RASR_AP_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_RASR_AP_Msk /;"	d
MPU_RASR_AP_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_RASR_AP_Pos /;"	d
MPU_RASR_ATTRS_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_RASR_ATTRS_Msk /;"	d
MPU_RASR_ATTRS_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_RASR_ATTRS_Pos /;"	d
MPU_RASR_B_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_RASR_B_Msk /;"	d
MPU_RASR_B_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_RASR_B_Pos /;"	d
MPU_RASR_C_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_RASR_C_Msk /;"	d
MPU_RASR_C_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_RASR_C_Pos /;"	d
MPU_RASR_ENABLE_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_RASR_ENABLE_Msk /;"	d
MPU_RASR_ENABLE_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_RASR_ENABLE_Pos /;"	d
MPU_RASR_SIZE_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_RASR_SIZE_Msk /;"	d
MPU_RASR_SIZE_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_RASR_SIZE_Pos /;"	d
MPU_RASR_SRD_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_RASR_SRD_Msk /;"	d
MPU_RASR_SRD_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_RASR_SRD_Pos /;"	d
MPU_RASR_S_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_RASR_S_Msk /;"	d
MPU_RASR_S_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_RASR_S_Pos /;"	d
MPU_RASR_TEX_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_RASR_TEX_Msk /;"	d
MPU_RASR_TEX_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_RASR_TEX_Pos /;"	d
MPU_RASR_XN_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_RASR_XN_Msk /;"	d
MPU_RASR_XN_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_RASR_XN_Pos /;"	d
MPU_RBAR_ADDR_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_RBAR_ADDR_Msk /;"	d
MPU_RBAR_ADDR_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_RBAR_ADDR_Pos /;"	d
MPU_RBAR_REGION_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_RBAR_REGION_Msk /;"	d
MPU_RBAR_REGION_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_RBAR_REGION_Pos /;"	d
MPU_RBAR_VALID_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_RBAR_VALID_Msk /;"	d
MPU_RBAR_VALID_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_RBAR_VALID_Pos /;"	d
MPU_RNR_REGION_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_RNR_REGION_Msk /;"	d
MPU_RNR_REGION_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_RNR_REGION_Pos /;"	d
MPU_TYPE_DREGION_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_TYPE_DREGION_Msk /;"	d
MPU_TYPE_DREGION_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_TYPE_DREGION_Pos /;"	d
MPU_TYPE_IREGION_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_TYPE_IREGION_Msk /;"	d
MPU_TYPE_IREGION_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_TYPE_IREGION_Pos /;"	d
MPU_TYPE_SEPARATE_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_TYPE_SEPARATE_Msk /;"	d
MPU_TYPE_SEPARATE_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define MPU_TYPE_SEPARATE_Pos /;"	d
MPU_Type	mbed-src/targets/cmsis/core_cm3.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon100
N	mbed-src/targets/cmsis/core_cm3.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon84::__anon85
N	mbed-src/targets/cmsis/core_cm3.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon88::__anon89
NVIC	mbed-src/targets/cmsis/core_cm3.h	/^#define NVIC /;"	d
NVIC_BASE	mbed-src/targets/cmsis/core_cm3.h	/^#define NVIC_BASE /;"	d
NVIC_ClearPendingIRQ	mbed-src/targets/cmsis/core_cm3.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DecodePriority	mbed-src/targets/cmsis/core_cm3.h	/^__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)$/;"	f
NVIC_DisableIRQ	mbed-src/targets/cmsis/core_cm3.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	mbed-src/targets/cmsis/core_cm3.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EncodePriority	mbed-src/targets/cmsis/core_cm3.h	/^__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)$/;"	f
NVIC_GetActive	mbed-src/targets/cmsis/core_cm3.h	/^__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	mbed-src/targets/cmsis/core_cm3.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	mbed-src/targets/cmsis/core_cm3.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_GetPriorityGrouping	mbed-src/targets/cmsis/core_cm3.h	/^__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)$/;"	f
NVIC_STIR_INTID_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define NVIC_STIR_INTID_Msk /;"	d
NVIC_STIR_INTID_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define NVIC_STIR_INTID_Pos /;"	d
NVIC_SetPendingIRQ	mbed-src/targets/cmsis/core_cm3.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPriority	mbed-src/targets/cmsis/core_cm3.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SetPriorityGrouping	mbed-src/targets/cmsis/core_cm3.h	/^__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f
NVIC_SystemReset	mbed-src/targets/cmsis/core_cm3.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_Type	mbed-src/targets/cmsis/core_cm3.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon92
PCSR	mbed-src/targets/cmsis/core_cm3.h	/^  __I  uint32_t PCSR;                    \/*!< Offset: 0x01C (R\/ )  Program Counter Sample Register           *\/$/;"	m	struct:__anon98
PFR	mbed-src/targets/cmsis/core_cm3.h	/^  __I  uint32_t PFR[2];                  \/*!< Offset: 0x040 (R\/ )  Processor Feature Register                            *\/$/;"	m	struct:__anon93
PID0	mbed-src/targets/cmsis/core_cm3.h	/^  __I  uint32_t PID0;                    \/*!< Offset: 0xFE0 (R\/ )  ITM Peripheral Identification Register #0 *\/$/;"	m	struct:__anon96
PID1	mbed-src/targets/cmsis/core_cm3.h	/^  __I  uint32_t PID1;                    \/*!< Offset: 0xFE4 (R\/ )  ITM Peripheral Identification Register #1 *\/$/;"	m	struct:__anon96
PID2	mbed-src/targets/cmsis/core_cm3.h	/^  __I  uint32_t PID2;                    \/*!< Offset: 0xFE8 (R\/ )  ITM Peripheral Identification Register #2 *\/$/;"	m	struct:__anon96
PID3	mbed-src/targets/cmsis/core_cm3.h	/^  __I  uint32_t PID3;                    \/*!< Offset: 0xFEC (R\/ )  ITM Peripheral Identification Register #3 *\/$/;"	m	struct:__anon96
PID4	mbed-src/targets/cmsis/core_cm3.h	/^  __I  uint32_t PID4;                    \/*!< Offset: 0xFD0 (R\/ )  ITM Peripheral Identification Register #4 *\/$/;"	m	struct:__anon96
PID5	mbed-src/targets/cmsis/core_cm3.h	/^  __I  uint32_t PID5;                    \/*!< Offset: 0xFD4 (R\/ )  ITM Peripheral Identification Register #5 *\/$/;"	m	struct:__anon96
PID6	mbed-src/targets/cmsis/core_cm3.h	/^  __I  uint32_t PID6;                    \/*!< Offset: 0xFD8 (R\/ )  ITM Peripheral Identification Register #6 *\/$/;"	m	struct:__anon96
PID7	mbed-src/targets/cmsis/core_cm3.h	/^  __I  uint32_t PID7;                    \/*!< Offset: 0xFDC (R\/ )  ITM Peripheral Identification Register #7 *\/$/;"	m	struct:__anon96
PORT	mbed-src/targets/cmsis/core_cm3.h	/^  }  PORT [32];                          \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers               *\/$/;"	m	struct:__anon96	typeref:union:__anon96::__anon97
Q	mbed-src/targets/cmsis/core_cm3.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon84::__anon85
Q	mbed-src/targets/cmsis/core_cm3.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon88::__anon89
RASR	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register         *\/$/;"	m	struct:__anon100
RASR_A1	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t RASR_A1;                 \/*!< Offset: 0x018 (R\/W)  MPU Alias 1 Region Attribute and Size Register *\/$/;"	m	struct:__anon100
RASR_A2	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t RASR_A2;                 \/*!< Offset: 0x020 (R\/W)  MPU Alias 2 Region Attribute and Size Register *\/$/;"	m	struct:__anon100
RASR_A3	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t RASR_A3;                 \/*!< Offset: 0x028 (R\/W)  MPU Alias 3 Region Attribute and Size Register *\/$/;"	m	struct:__anon100
RBAR	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register               *\/$/;"	m	struct:__anon100
RBAR_A1	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t RBAR_A1;                 \/*!< Offset: 0x014 (R\/W)  MPU Alias 1 Region Base Address Register       *\/$/;"	m	struct:__anon100
RBAR_A2	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t RBAR_A2;                 \/*!< Offset: 0x01C (R\/W)  MPU Alias 2 Region Base Address Register       *\/$/;"	m	struct:__anon100
RBAR_A3	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t RBAR_A3;                 \/*!< Offset: 0x024 (R\/W)  MPU Alias 3 Region Base Address Register       *\/$/;"	m	struct:__anon100
RESERVED0	mbed-src/targets/cmsis/core_cm3.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon94
RESERVED0	mbed-src/targets/cmsis/core_cm3.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon98
RESERVED0	mbed-src/targets/cmsis/core_cm3.h	/^       uint32_t RESERVED0[24];$/;"	m	struct:__anon92
RESERVED0	mbed-src/targets/cmsis/core_cm3.h	/^       uint32_t RESERVED0[2];$/;"	m	struct:__anon99
RESERVED0	mbed-src/targets/cmsis/core_cm3.h	/^       uint32_t RESERVED0[5];$/;"	m	struct:__anon93
RESERVED0	mbed-src/targets/cmsis/core_cm3.h	/^       uint32_t RESERVED0[864];$/;"	m	struct:__anon96
RESERVED1	mbed-src/targets/cmsis/core_cm3.h	/^       uint32_t RESERVED1[15];$/;"	m	struct:__anon96
RESERVED1	mbed-src/targets/cmsis/core_cm3.h	/^       uint32_t RESERVED1[1];$/;"	m	struct:__anon94
RESERVED1	mbed-src/targets/cmsis/core_cm3.h	/^       uint32_t RESERVED1[1];$/;"	m	struct:__anon98
RESERVED1	mbed-src/targets/cmsis/core_cm3.h	/^       uint32_t RESERVED1[55];$/;"	m	struct:__anon99
RESERVED2	mbed-src/targets/cmsis/core_cm3.h	/^       uint32_t RESERVED2[131];$/;"	m	struct:__anon99
RESERVED2	mbed-src/targets/cmsis/core_cm3.h	/^       uint32_t RESERVED2[15];$/;"	m	struct:__anon96
RESERVED2	mbed-src/targets/cmsis/core_cm3.h	/^       uint32_t RESERVED2[1];$/;"	m	struct:__anon98
RESERVED2	mbed-src/targets/cmsis/core_cm3.h	/^       uint32_t RESERVED2[24];$/;"	m	struct:__anon92
RESERVED3	mbed-src/targets/cmsis/core_cm3.h	/^       uint32_t RESERVED3[24];$/;"	m	struct:__anon92
RESERVED3	mbed-src/targets/cmsis/core_cm3.h	/^       uint32_t RESERVED3[29];$/;"	m	struct:__anon96
RESERVED3	mbed-src/targets/cmsis/core_cm3.h	/^       uint32_t RESERVED3[759];$/;"	m	struct:__anon99
RESERVED4	mbed-src/targets/cmsis/core_cm3.h	/^       uint32_t RESERVED4[1];$/;"	m	struct:__anon99
RESERVED4	mbed-src/targets/cmsis/core_cm3.h	/^       uint32_t RESERVED4[43];$/;"	m	struct:__anon96
RESERVED4	mbed-src/targets/cmsis/core_cm3.h	/^       uint32_t RESERVED4[56];$/;"	m	struct:__anon92
RESERVED5	mbed-src/targets/cmsis/core_cm3.h	/^       uint32_t RESERVED5[39];$/;"	m	struct:__anon99
RESERVED5	mbed-src/targets/cmsis/core_cm3.h	/^       uint32_t RESERVED5[644];$/;"	m	struct:__anon92
RESERVED5	mbed-src/targets/cmsis/core_cm3.h	/^       uint32_t RESERVED5[6];$/;"	m	struct:__anon96
RESERVED7	mbed-src/targets/cmsis/core_cm3.h	/^       uint32_t RESERVED7[8];$/;"	m	struct:__anon99
RNR	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register                     *\/$/;"	m	struct:__anon100
RSERVED1	mbed-src/targets/cmsis/core_cm3.h	/^       uint32_t RSERVED1[24];$/;"	m	struct:__anon92
SCB	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB /;"	d
SCB_AIRCR_ENDIANESS_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_AIRCR_ENDIANESS_Msk /;"	d
SCB_AIRCR_ENDIANESS_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_AIRCR_ENDIANESS_Pos /;"	d
SCB_AIRCR_PRIGROUP_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_AIRCR_PRIGROUP_Msk /;"	d
SCB_AIRCR_PRIGROUP_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_AIRCR_PRIGROUP_Pos /;"	d
SCB_AIRCR_SYSRESETREQ_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_AIRCR_SYSRESETREQ_Msk /;"	d
SCB_AIRCR_SYSRESETREQ_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_AIRCR_SYSRESETREQ_Pos /;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Msk /;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Pos /;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_AIRCR_VECTKEYSTAT_Msk /;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_AIRCR_VECTKEYSTAT_Pos /;"	d
SCB_AIRCR_VECTKEY_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_AIRCR_VECTKEY_Msk /;"	d
SCB_AIRCR_VECTKEY_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_AIRCR_VECTKEY_Pos /;"	d
SCB_AIRCR_VECTRESET_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_AIRCR_VECTRESET_Msk /;"	d
SCB_AIRCR_VECTRESET_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_AIRCR_VECTRESET_Pos /;"	d
SCB_BASE	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_BASE /;"	d
SCB_CCR_BFHFNMIGN_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_CCR_BFHFNMIGN_Msk /;"	d
SCB_CCR_BFHFNMIGN_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_CCR_BFHFNMIGN_Pos /;"	d
SCB_CCR_DIV_0_TRP_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_CCR_DIV_0_TRP_Msk /;"	d
SCB_CCR_DIV_0_TRP_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_CCR_DIV_0_TRP_Pos /;"	d
SCB_CCR_NONBASETHRDENA_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_CCR_NONBASETHRDENA_Msk /;"	d
SCB_CCR_NONBASETHRDENA_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_CCR_NONBASETHRDENA_Pos /;"	d
SCB_CCR_STKALIGN_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_CCR_STKALIGN_Msk /;"	d
SCB_CCR_STKALIGN_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_CCR_STKALIGN_Pos /;"	d
SCB_CCR_UNALIGN_TRP_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_CCR_UNALIGN_TRP_Msk /;"	d
SCB_CCR_UNALIGN_TRP_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_CCR_UNALIGN_TRP_Pos /;"	d
SCB_CCR_USERSETMPEND_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_CCR_USERSETMPEND_Msk /;"	d
SCB_CCR_USERSETMPEND_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_CCR_USERSETMPEND_Pos /;"	d
SCB_CFSR_BUSFAULTSR_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_CFSR_BUSFAULTSR_Msk /;"	d
SCB_CFSR_BUSFAULTSR_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_CFSR_BUSFAULTSR_Pos /;"	d
SCB_CFSR_MEMFAULTSR_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_CFSR_MEMFAULTSR_Msk /;"	d
SCB_CFSR_MEMFAULTSR_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_CFSR_MEMFAULTSR_Pos /;"	d
SCB_CFSR_USGFAULTSR_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_CFSR_USGFAULTSR_Msk /;"	d
SCB_CFSR_USGFAULTSR_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_CFSR_USGFAULTSR_Pos /;"	d
SCB_CPUID_ARCHITECTURE_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_CPUID_ARCHITECTURE_Msk /;"	d
SCB_CPUID_ARCHITECTURE_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_CPUID_ARCHITECTURE_Pos /;"	d
SCB_CPUID_IMPLEMENTER_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_CPUID_IMPLEMENTER_Msk /;"	d
SCB_CPUID_IMPLEMENTER_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_CPUID_IMPLEMENTER_Pos /;"	d
SCB_CPUID_PARTNO_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_CPUID_PARTNO_Msk /;"	d
SCB_CPUID_PARTNO_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_CPUID_PARTNO_Pos /;"	d
SCB_CPUID_REVISION_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_CPUID_REVISION_Msk /;"	d
SCB_CPUID_REVISION_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_CPUID_REVISION_Pos /;"	d
SCB_CPUID_VARIANT_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_CPUID_VARIANT_Msk /;"	d
SCB_CPUID_VARIANT_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_CPUID_VARIANT_Pos /;"	d
SCB_DFSR_BKPT_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_DFSR_BKPT_Msk /;"	d
SCB_DFSR_BKPT_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_DFSR_BKPT_Pos /;"	d
SCB_DFSR_DWTTRAP_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_DFSR_DWTTRAP_Msk /;"	d
SCB_DFSR_DWTTRAP_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_DFSR_DWTTRAP_Pos /;"	d
SCB_DFSR_EXTERNAL_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_DFSR_EXTERNAL_Msk /;"	d
SCB_DFSR_EXTERNAL_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_DFSR_EXTERNAL_Pos /;"	d
SCB_DFSR_HALTED_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_DFSR_HALTED_Msk /;"	d
SCB_DFSR_HALTED_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_DFSR_HALTED_Pos /;"	d
SCB_DFSR_VCATCH_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_DFSR_VCATCH_Msk /;"	d
SCB_DFSR_VCATCH_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_DFSR_VCATCH_Pos /;"	d
SCB_HFSR_DEBUGEVT_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_HFSR_DEBUGEVT_Msk /;"	d
SCB_HFSR_DEBUGEVT_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_HFSR_DEBUGEVT_Pos /;"	d
SCB_HFSR_FORCED_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_HFSR_FORCED_Msk /;"	d
SCB_HFSR_FORCED_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_HFSR_FORCED_Pos /;"	d
SCB_HFSR_VECTTBL_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_HFSR_VECTTBL_Msk /;"	d
SCB_HFSR_VECTTBL_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_HFSR_VECTTBL_Pos /;"	d
SCB_ICSR_ISRPENDING_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_ICSR_ISRPENDING_Msk /;"	d
SCB_ICSR_ISRPENDING_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_ICSR_ISRPENDING_Pos /;"	d
SCB_ICSR_ISRPREEMPT_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_ICSR_ISRPREEMPT_Msk /;"	d
SCB_ICSR_ISRPREEMPT_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_ICSR_ISRPREEMPT_Pos /;"	d
SCB_ICSR_NMIPENDSET_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_ICSR_NMIPENDSET_Msk /;"	d
SCB_ICSR_NMIPENDSET_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_ICSR_NMIPENDSET_Pos /;"	d
SCB_ICSR_PENDSTCLR_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_ICSR_PENDSTCLR_Msk /;"	d
SCB_ICSR_PENDSTCLR_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_ICSR_PENDSTCLR_Pos /;"	d
SCB_ICSR_PENDSTSET_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_ICSR_PENDSTSET_Msk /;"	d
SCB_ICSR_PENDSTSET_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_ICSR_PENDSTSET_Pos /;"	d
SCB_ICSR_PENDSVCLR_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_ICSR_PENDSVCLR_Msk /;"	d
SCB_ICSR_PENDSVCLR_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_ICSR_PENDSVCLR_Pos /;"	d
SCB_ICSR_PENDSVSET_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_ICSR_PENDSVSET_Msk /;"	d
SCB_ICSR_PENDSVSET_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_ICSR_PENDSVSET_Pos /;"	d
SCB_ICSR_RETTOBASE_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_ICSR_RETTOBASE_Msk /;"	d
SCB_ICSR_RETTOBASE_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_ICSR_RETTOBASE_Pos /;"	d
SCB_ICSR_VECTACTIVE_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_ICSR_VECTACTIVE_Msk /;"	d
SCB_ICSR_VECTACTIVE_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_ICSR_VECTACTIVE_Pos /;"	d
SCB_ICSR_VECTPENDING_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_ICSR_VECTPENDING_Msk /;"	d
SCB_ICSR_VECTPENDING_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_ICSR_VECTPENDING_Pos /;"	d
SCB_SCR_SEVONPEND_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_SCR_SEVONPEND_Msk /;"	d
SCB_SCR_SEVONPEND_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_SCR_SEVONPEND_Pos /;"	d
SCB_SCR_SLEEPDEEP_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_SCR_SLEEPDEEP_Msk /;"	d
SCB_SCR_SLEEPDEEP_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_SCR_SLEEPDEEP_Pos /;"	d
SCB_SCR_SLEEPONEXIT_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_SCR_SLEEPONEXIT_Msk /;"	d
SCB_SCR_SLEEPONEXIT_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_SCR_SLEEPONEXIT_Pos /;"	d
SCB_SHCSR_BUSFAULTACT_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_SHCSR_BUSFAULTACT_Msk /;"	d
SCB_SHCSR_BUSFAULTACT_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_SHCSR_BUSFAULTACT_Pos /;"	d
SCB_SHCSR_BUSFAULTENA_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_SHCSR_BUSFAULTENA_Msk /;"	d
SCB_SHCSR_BUSFAULTENA_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_SHCSR_BUSFAULTENA_Pos /;"	d
SCB_SHCSR_BUSFAULTPENDED_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_SHCSR_BUSFAULTPENDED_Msk /;"	d
SCB_SHCSR_BUSFAULTPENDED_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_SHCSR_BUSFAULTPENDED_Pos /;"	d
SCB_SHCSR_MEMFAULTACT_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_SHCSR_MEMFAULTACT_Msk /;"	d
SCB_SHCSR_MEMFAULTACT_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_SHCSR_MEMFAULTACT_Pos /;"	d
SCB_SHCSR_MEMFAULTENA_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_SHCSR_MEMFAULTENA_Msk /;"	d
SCB_SHCSR_MEMFAULTENA_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_SHCSR_MEMFAULTENA_Pos /;"	d
SCB_SHCSR_MEMFAULTPENDED_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_SHCSR_MEMFAULTPENDED_Msk /;"	d
SCB_SHCSR_MEMFAULTPENDED_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_SHCSR_MEMFAULTPENDED_Pos /;"	d
SCB_SHCSR_MONITORACT_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_SHCSR_MONITORACT_Msk /;"	d
SCB_SHCSR_MONITORACT_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_SHCSR_MONITORACT_Pos /;"	d
SCB_SHCSR_PENDSVACT_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_SHCSR_PENDSVACT_Msk /;"	d
SCB_SHCSR_PENDSVACT_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_SHCSR_PENDSVACT_Pos /;"	d
SCB_SHCSR_SVCALLACT_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_SHCSR_SVCALLACT_Msk /;"	d
SCB_SHCSR_SVCALLACT_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_SHCSR_SVCALLACT_Pos /;"	d
SCB_SHCSR_SVCALLPENDED_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_SHCSR_SVCALLPENDED_Msk /;"	d
SCB_SHCSR_SVCALLPENDED_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_SHCSR_SVCALLPENDED_Pos /;"	d
SCB_SHCSR_SYSTICKACT_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_SHCSR_SYSTICKACT_Msk /;"	d
SCB_SHCSR_SYSTICKACT_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_SHCSR_SYSTICKACT_Pos /;"	d
SCB_SHCSR_USGFAULTACT_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_SHCSR_USGFAULTACT_Msk /;"	d
SCB_SHCSR_USGFAULTACT_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_SHCSR_USGFAULTACT_Pos /;"	d
SCB_SHCSR_USGFAULTENA_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_SHCSR_USGFAULTENA_Msk /;"	d
SCB_SHCSR_USGFAULTENA_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_SHCSR_USGFAULTENA_Pos /;"	d
SCB_SHCSR_USGFAULTPENDED_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_SHCSR_USGFAULTPENDED_Msk /;"	d
SCB_SHCSR_USGFAULTPENDED_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_SHCSR_USGFAULTPENDED_Pos /;"	d
SCB_Type	mbed-src/targets/cmsis/core_cm3.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon93
SCB_VTOR_TBLBASE_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_VTOR_TBLBASE_Msk /;"	d
SCB_VTOR_TBLBASE_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_VTOR_TBLBASE_Pos /;"	d
SCB_VTOR_TBLOFF_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_VTOR_TBLOFF_Msk /;"	d
SCB_VTOR_TBLOFF_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCB_VTOR_TBLOFF_Pos /;"	d
SCR	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon93
SCS_BASE	mbed-src/targets/cmsis/core_cm3.h	/^#define SCS_BASE /;"	d
SCnSCB	mbed-src/targets/cmsis/core_cm3.h	/^#define SCnSCB /;"	d
SCnSCB_ACTLR_DISDEFWBUF_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCnSCB_ACTLR_DISDEFWBUF_Msk /;"	d
SCnSCB_ACTLR_DISDEFWBUF_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCnSCB_ACTLR_DISDEFWBUF_Pos /;"	d
SCnSCB_ACTLR_DISFOLD_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCnSCB_ACTLR_DISFOLD_Msk /;"	d
SCnSCB_ACTLR_DISFOLD_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCnSCB_ACTLR_DISFOLD_Pos /;"	d
SCnSCB_ACTLR_DISMCYCINT_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCnSCB_ACTLR_DISMCYCINT_Msk /;"	d
SCnSCB_ACTLR_DISMCYCINT_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCnSCB_ACTLR_DISMCYCINT_Pos /;"	d
SCnSCB_ICTR_INTLINESNUM_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SCnSCB_ICTR_INTLINESNUM_Msk /;"	d
SCnSCB_ICTR_INTLINESNUM_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SCnSCB_ICTR_INTLINESNUM_Pos /;"	d
SCnSCB_Type	mbed-src/targets/cmsis/core_cm3.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anon94
SHCSR	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon93
SHP	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint8_t  SHP[12];                 \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) *\/$/;"	m	struct:__anon93
SLEEPCNT	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t SLEEPCNT;                \/*!< Offset: 0x010 (R\/W)  Sleep Count Register                      *\/$/;"	m	struct:__anon98
SPPR	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t SPPR;                    \/*!< Offset: 0x0F0 (R\/W)  Selected Pin Protocol Register *\/$/;"	m	struct:__anon99
SPSEL	mbed-src/targets/cmsis/core_cm3.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon90::__anon91
SSPSR	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t SSPSR;                   \/*!< Offset: 0x000 (R\/ )  Supported Parallel Port Size Register     *\/$/;"	m	struct:__anon99
STIR	mbed-src/targets/cmsis/core_cm3.h	/^  __O  uint32_t STIR;                    \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt Register     *\/$/;"	m	struct:__anon92
SysTick	mbed-src/targets/cmsis/core_cm3.h	/^#define SysTick /;"	d
SysTick_BASE	mbed-src/targets/cmsis/core_cm3.h	/^#define SysTick_BASE /;"	d
SysTick_CALIB_NOREF_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SysTick_CALIB_NOREF_Msk /;"	d
SysTick_CALIB_NOREF_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SysTick_CALIB_NOREF_Pos /;"	d
SysTick_CALIB_SKEW_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SysTick_CALIB_SKEW_Msk /;"	d
SysTick_CALIB_SKEW_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SysTick_CALIB_SKEW_Pos /;"	d
SysTick_CALIB_TENMS_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SysTick_CALIB_TENMS_Msk /;"	d
SysTick_CALIB_TENMS_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SysTick_CALIB_TENMS_Pos /;"	d
SysTick_CTRL_CLKSOURCE_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SysTick_CTRL_CLKSOURCE_Msk /;"	d
SysTick_CTRL_CLKSOURCE_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SysTick_CTRL_CLKSOURCE_Pos /;"	d
SysTick_CTRL_COUNTFLAG_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SysTick_CTRL_COUNTFLAG_Msk /;"	d
SysTick_CTRL_COUNTFLAG_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SysTick_CTRL_COUNTFLAG_Pos /;"	d
SysTick_CTRL_ENABLE_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SysTick_CTRL_ENABLE_Msk /;"	d
SysTick_CTRL_ENABLE_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SysTick_CTRL_ENABLE_Pos /;"	d
SysTick_CTRL_TICKINT_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SysTick_CTRL_TICKINT_Msk /;"	d
SysTick_CTRL_TICKINT_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SysTick_CTRL_TICKINT_Pos /;"	d
SysTick_Config	mbed-src/targets/cmsis/core_cm3.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_LOAD_RELOAD_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SysTick_LOAD_RELOAD_Msk /;"	d
SysTick_LOAD_RELOAD_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SysTick_LOAD_RELOAD_Pos /;"	d
SysTick_Type	mbed-src/targets/cmsis/core_cm3.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon95
SysTick_VAL_CURRENT_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define SysTick_VAL_CURRENT_Msk /;"	d
SysTick_VAL_CURRENT_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define SysTick_VAL_CURRENT_Pos /;"	d
T	mbed-src/targets/cmsis/core_cm3.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon88::__anon89
TCR	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t TCR;                     \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register                *\/$/;"	m	struct:__anon96
TER	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t TER;                     \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register                 *\/$/;"	m	struct:__anon96
TPI	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI /;"	d
TPI_ACPR_PRESCALER_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_ACPR_PRESCALER_Msk /;"	d
TPI_ACPR_PRESCALER_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_ACPR_PRESCALER_Pos /;"	d
TPI_BASE	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_BASE /;"	d
TPI_DEVID_AsynClkIn_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_DEVID_AsynClkIn_Msk /;"	d
TPI_DEVID_AsynClkIn_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_DEVID_AsynClkIn_Pos /;"	d
TPI_DEVID_MANCVALID_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_DEVID_MANCVALID_Msk /;"	d
TPI_DEVID_MANCVALID_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_DEVID_MANCVALID_Pos /;"	d
TPI_DEVID_MinBufSz_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_DEVID_MinBufSz_Msk /;"	d
TPI_DEVID_MinBufSz_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_DEVID_MinBufSz_Pos /;"	d
TPI_DEVID_NRZVALID_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_DEVID_NRZVALID_Msk /;"	d
TPI_DEVID_NRZVALID_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_DEVID_NRZVALID_Pos /;"	d
TPI_DEVID_NrTraceInput_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_DEVID_NrTraceInput_Msk /;"	d
TPI_DEVID_NrTraceInput_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_DEVID_NrTraceInput_Pos /;"	d
TPI_DEVID_PTINVALID_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_DEVID_PTINVALID_Msk /;"	d
TPI_DEVID_PTINVALID_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_DEVID_PTINVALID_Pos /;"	d
TPI_DEVTYPE_MajorType_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_DEVTYPE_MajorType_Msk /;"	d
TPI_DEVTYPE_MajorType_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_DEVTYPE_MajorType_Pos /;"	d
TPI_DEVTYPE_SubType_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_DEVTYPE_SubType_Msk /;"	d
TPI_DEVTYPE_SubType_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_DEVTYPE_SubType_Pos /;"	d
TPI_FFCR_EnFCont_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FFCR_EnFCont_Msk /;"	d
TPI_FFCR_EnFCont_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FFCR_EnFCont_Pos /;"	d
TPI_FFCR_TrigIn_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FFCR_TrigIn_Msk /;"	d
TPI_FFCR_TrigIn_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FFCR_TrigIn_Pos /;"	d
TPI_FFSR_FlInProg_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FFSR_FlInProg_Msk /;"	d
TPI_FFSR_FlInProg_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FFSR_FlInProg_Pos /;"	d
TPI_FFSR_FtNonStop_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FFSR_FtNonStop_Msk /;"	d
TPI_FFSR_FtNonStop_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FFSR_FtNonStop_Pos /;"	d
TPI_FFSR_FtStopped_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FFSR_FtStopped_Msk /;"	d
TPI_FFSR_FtStopped_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FFSR_FtStopped_Pos /;"	d
TPI_FFSR_TCPresent_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FFSR_TCPresent_Msk /;"	d
TPI_FFSR_TCPresent_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FFSR_TCPresent_Pos /;"	d
TPI_FIFO0_ETM0_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FIFO0_ETM0_Msk /;"	d
TPI_FIFO0_ETM0_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FIFO0_ETM0_Pos /;"	d
TPI_FIFO0_ETM1_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FIFO0_ETM1_Msk /;"	d
TPI_FIFO0_ETM1_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FIFO0_ETM1_Pos /;"	d
TPI_FIFO0_ETM2_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FIFO0_ETM2_Msk /;"	d
TPI_FIFO0_ETM2_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FIFO0_ETM2_Pos /;"	d
TPI_FIFO0_ETM_ATVALID_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FIFO0_ETM_ATVALID_Msk /;"	d
TPI_FIFO0_ETM_ATVALID_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FIFO0_ETM_ATVALID_Pos /;"	d
TPI_FIFO0_ETM_bytecount_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FIFO0_ETM_bytecount_Msk /;"	d
TPI_FIFO0_ETM_bytecount_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FIFO0_ETM_bytecount_Pos /;"	d
TPI_FIFO0_ITM_ATVALID_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FIFO0_ITM_ATVALID_Msk /;"	d
TPI_FIFO0_ITM_ATVALID_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FIFO0_ITM_ATVALID_Pos /;"	d
TPI_FIFO0_ITM_bytecount_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FIFO0_ITM_bytecount_Msk /;"	d
TPI_FIFO0_ITM_bytecount_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FIFO0_ITM_bytecount_Pos /;"	d
TPI_FIFO1_ETM_ATVALID_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FIFO1_ETM_ATVALID_Msk /;"	d
TPI_FIFO1_ETM_ATVALID_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FIFO1_ETM_ATVALID_Pos /;"	d
TPI_FIFO1_ETM_bytecount_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FIFO1_ETM_bytecount_Msk /;"	d
TPI_FIFO1_ETM_bytecount_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FIFO1_ETM_bytecount_Pos /;"	d
TPI_FIFO1_ITM0_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FIFO1_ITM0_Msk /;"	d
TPI_FIFO1_ITM0_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FIFO1_ITM0_Pos /;"	d
TPI_FIFO1_ITM1_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FIFO1_ITM1_Msk /;"	d
TPI_FIFO1_ITM1_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FIFO1_ITM1_Pos /;"	d
TPI_FIFO1_ITM2_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FIFO1_ITM2_Msk /;"	d
TPI_FIFO1_ITM2_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FIFO1_ITM2_Pos /;"	d
TPI_FIFO1_ITM_ATVALID_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FIFO1_ITM_ATVALID_Msk /;"	d
TPI_FIFO1_ITM_ATVALID_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FIFO1_ITM_ATVALID_Pos /;"	d
TPI_FIFO1_ITM_bytecount_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FIFO1_ITM_bytecount_Msk /;"	d
TPI_FIFO1_ITM_bytecount_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_FIFO1_ITM_bytecount_Pos /;"	d
TPI_ITATBCTR0_ATREADY_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_ITATBCTR0_ATREADY_Msk /;"	d
TPI_ITATBCTR0_ATREADY_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_ITATBCTR0_ATREADY_Pos /;"	d
TPI_ITATBCTR2_ATREADY_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_ITATBCTR2_ATREADY_Msk /;"	d
TPI_ITATBCTR2_ATREADY_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_ITATBCTR2_ATREADY_Pos /;"	d
TPI_ITCTRL_Mode_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_ITCTRL_Mode_Msk /;"	d
TPI_ITCTRL_Mode_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_ITCTRL_Mode_Pos /;"	d
TPI_SPPR_TXMODE_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_SPPR_TXMODE_Msk /;"	d
TPI_SPPR_TXMODE_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_SPPR_TXMODE_Pos /;"	d
TPI_TRIGGER_TRIGGER_Msk	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_TRIGGER_TRIGGER_Msk /;"	d
TPI_TRIGGER_TRIGGER_Pos	mbed-src/targets/cmsis/core_cm3.h	/^#define TPI_TRIGGER_TRIGGER_Pos /;"	d
TPI_Type	mbed-src/targets/cmsis/core_cm3.h	/^} TPI_Type;$/;"	t	typeref:struct:__anon99
TPR	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t TPR;                     \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Register              *\/$/;"	m	struct:__anon96
TRIGGER	mbed-src/targets/cmsis/core_cm3.h	/^  __I  uint32_t TRIGGER;                 \/*!< Offset: 0xEE8 (R\/ )  TRIGGER *\/$/;"	m	struct:__anon99
TYPE	mbed-src/targets/cmsis/core_cm3.h	/^  __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register                              *\/$/;"	m	struct:__anon100
V	mbed-src/targets/cmsis/core_cm3.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon84::__anon85
V	mbed-src/targets/cmsis/core_cm3.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon88::__anon89
VAL	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon95
VTOR	mbed-src/targets/cmsis/core_cm3.h	/^  __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register                          *\/$/;"	m	struct:__anon93
Z	mbed-src/targets/cmsis/core_cm3.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon84::__anon85
Z	mbed-src/targets/cmsis/core_cm3.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon88::__anon89
__ASM	mbed-src/targets/cmsis/core_cm3.h	/^  #define __ASM /;"	d
__CM3_CMSIS_VERSION	mbed-src/targets/cmsis/core_cm3.h	/^#define __CM3_CMSIS_VERSION /;"	d
__CM3_CMSIS_VERSION_MAIN	mbed-src/targets/cmsis/core_cm3.h	/^#define __CM3_CMSIS_VERSION_MAIN /;"	d
__CM3_CMSIS_VERSION_SUB	mbed-src/targets/cmsis/core_cm3.h	/^#define __CM3_CMSIS_VERSION_SUB /;"	d
__CM3_REV	mbed-src/targets/cmsis/core_cm3.h	/^    #define __CM3_REV /;"	d
__CORE_CM3_H_DEPENDANT	mbed-src/targets/cmsis/core_cm3.h	/^#define __CORE_CM3_H_DEPENDANT$/;"	d
__CORE_CM3_H_GENERIC	mbed-src/targets/cmsis/core_cm3.h	/^#define __CORE_CM3_H_GENERIC$/;"	d
__CORTEX_M	mbed-src/targets/cmsis/core_cm3.h	/^#define __CORTEX_M /;"	d
__FPU_USED	mbed-src/targets/cmsis/core_cm3.h	/^#define __FPU_USED /;"	d
__I	mbed-src/targets/cmsis/core_cm3.h	/^  #define   __I /;"	d
__INLINE	mbed-src/targets/cmsis/core_cm3.h	/^  #define __INLINE /;"	d
__IO	mbed-src/targets/cmsis/core_cm3.h	/^#define     __IO /;"	d
__MPU_PRESENT	mbed-src/targets/cmsis/core_cm3.h	/^    #define __MPU_PRESENT /;"	d
__NVIC_PRIO_BITS	mbed-src/targets/cmsis/core_cm3.h	/^    #define __NVIC_PRIO_BITS /;"	d
__O	mbed-src/targets/cmsis/core_cm3.h	/^#define     __O /;"	d
__STATIC_INLINE	mbed-src/targets/cmsis/core_cm3.h	/^  #define __STATIC_INLINE /;"	d
__Vendor_SysTickConfig	mbed-src/targets/cmsis/core_cm3.h	/^    #define __Vendor_SysTickConfig /;"	d
_reserved0	mbed-src/targets/cmsis/core_cm3.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon88::__anon89
_reserved0	mbed-src/targets/cmsis/core_cm3.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon86::__anon87
_reserved0	mbed-src/targets/cmsis/core_cm3.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon84::__anon85
_reserved0	mbed-src/targets/cmsis/core_cm3.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon90::__anon91
_reserved0	mbed-src/targets/cmsis/core_cm3.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon88::__anon89
_reserved1	mbed-src/targets/cmsis/core_cm3.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon88::__anon89
b	mbed-src/targets/cmsis/core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon84	typeref:struct:__anon84::__anon85
b	mbed-src/targets/cmsis/core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon86	typeref:struct:__anon86::__anon87
b	mbed-src/targets/cmsis/core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon88	typeref:struct:__anon88::__anon89
b	mbed-src/targets/cmsis/core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon90	typeref:struct:__anon90::__anon91
nPRIV	mbed-src/targets/cmsis/core_cm3.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon90::__anon91
u16	mbed-src/targets/cmsis/core_cm3.h	/^    __O  uint16_t   u16;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit                  *\/$/;"	m	union:__anon96::__anon97
u32	mbed-src/targets/cmsis/core_cm3.h	/^    __O  uint32_t   u32;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit                  *\/$/;"	m	union:__anon96::__anon97
u8	mbed-src/targets/cmsis/core_cm3.h	/^    __O  uint8_t    u8;                  \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit                   *\/$/;"	m	union:__anon96::__anon97
w	mbed-src/targets/cmsis/core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon84
w	mbed-src/targets/cmsis/core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon86
w	mbed-src/targets/cmsis/core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon88
w	mbed-src/targets/cmsis/core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon90
xPSR_Type	mbed-src/targets/cmsis/core_cm3.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon88
ACPR	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t ACPR;                    \/*!< Offset: 0x010 (R\/W)  Asynchronous Clock Prescaler Register *\/$/;"	m	struct:__anon117
ACTLR	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t ACTLR;                   \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register              *\/$/;"	m	struct:__anon112
ADR	mbed-src/targets/cmsis/core_cm4.h	/^  __I  uint32_t ADR;                     \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register                            *\/$/;"	m	struct:__anon111
AFSR	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t AFSR;                    \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Register                       *\/$/;"	m	struct:__anon111
AIRCR	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon111
APSR_Type	mbed-src/targets/cmsis/core_cm4.h	/^} APSR_Type;$/;"	t	typeref:union:__anon102
BFAR	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t BFAR;                    \/*!< Offset: 0x038 (R\/W)  BusFault Address Register                             *\/$/;"	m	struct:__anon111
C	mbed-src/targets/cmsis/core_cm4.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon102::__anon103
C	mbed-src/targets/cmsis/core_cm4.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon106::__anon107
CALIB	mbed-src/targets/cmsis/core_cm4.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon113
CCR	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon111
CFSR	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t CFSR;                    \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status Register                    *\/$/;"	m	struct:__anon111
CID0	mbed-src/targets/cmsis/core_cm4.h	/^  __I  uint32_t CID0;                    \/*!< Offset: 0xFF0 (R\/ )  ITM Component  Identification Register #0 *\/$/;"	m	struct:__anon114
CID1	mbed-src/targets/cmsis/core_cm4.h	/^  __I  uint32_t CID1;                    \/*!< Offset: 0xFF4 (R\/ )  ITM Component  Identification Register #1 *\/$/;"	m	struct:__anon114
CID2	mbed-src/targets/cmsis/core_cm4.h	/^  __I  uint32_t CID2;                    \/*!< Offset: 0xFF8 (R\/ )  ITM Component  Identification Register #2 *\/$/;"	m	struct:__anon114
CID3	mbed-src/targets/cmsis/core_cm4.h	/^  __I  uint32_t CID3;                    \/*!< Offset: 0xFFC (R\/ )  ITM Component  Identification Register #3 *\/$/;"	m	struct:__anon114
CLAIMCLR	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t CLAIMCLR;                \/*!< Offset: 0xFA4 (R\/W)  Claim tag clear *\/$/;"	m	struct:__anon117
CLAIMSET	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t CLAIMSET;                \/*!< Offset: 0xFA0 (R\/W)  Claim tag set *\/$/;"	m	struct:__anon117
COMP0	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t COMP0;                   \/*!< Offset: 0x020 (R\/W)  Comparator Register 0                     *\/$/;"	m	struct:__anon116
COMP1	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t COMP1;                   \/*!< Offset: 0x030 (R\/W)  Comparator Register 1                     *\/$/;"	m	struct:__anon116
COMP2	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t COMP2;                   \/*!< Offset: 0x040 (R\/W)  Comparator Register 2                     *\/$/;"	m	struct:__anon116
COMP3	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t COMP3;                   \/*!< Offset: 0x050 (R\/W)  Comparator Register 3                     *\/$/;"	m	struct:__anon116
CONTROL_Type	mbed-src/targets/cmsis/core_cm4.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon108
CPACR	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t CPACR;                   \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control Register                   *\/$/;"	m	struct:__anon111
CPICNT	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t CPICNT;                  \/*!< Offset: 0x008 (R\/W)  CPI Count Register                        *\/$/;"	m	struct:__anon116
CPUID	mbed-src/targets/cmsis/core_cm4.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon111
CSPSR	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t CSPSR;                   \/*!< Offset: 0x004 (R\/W)  Current Parallel Port Size Register *\/$/;"	m	struct:__anon117
CTRL	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  Control Register                          *\/$/;"	m	struct:__anon116
CTRL	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon113
CTRL	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register                           *\/$/;"	m	struct:__anon118
CYCCNT	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t CYCCNT;                  \/*!< Offset: 0x004 (R\/W)  Cycle Count Register                      *\/$/;"	m	struct:__anon116
CoreDebug	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug /;"	d
CoreDebug_BASE	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_BASE /;"	d
CoreDebug_DCRSR_REGSEL_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DCRSR_REGSEL_Msk /;"	d
CoreDebug_DCRSR_REGSEL_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DCRSR_REGSEL_Pos /;"	d
CoreDebug_DCRSR_REGWnR_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DCRSR_REGWnR_Msk /;"	d
CoreDebug_DCRSR_REGWnR_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DCRSR_REGWnR_Pos /;"	d
CoreDebug_DEMCR_MON_EN_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DEMCR_MON_EN_Msk /;"	d
CoreDebug_DEMCR_MON_EN_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DEMCR_MON_EN_Pos /;"	d
CoreDebug_DEMCR_MON_PEND_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DEMCR_MON_PEND_Msk /;"	d
CoreDebug_DEMCR_MON_PEND_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DEMCR_MON_PEND_Pos /;"	d
CoreDebug_DEMCR_MON_REQ_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DEMCR_MON_REQ_Msk /;"	d
CoreDebug_DEMCR_MON_REQ_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DEMCR_MON_REQ_Pos /;"	d
CoreDebug_DEMCR_MON_STEP_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DEMCR_MON_STEP_Msk /;"	d
CoreDebug_DEMCR_MON_STEP_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DEMCR_MON_STEP_Pos /;"	d
CoreDebug_DEMCR_TRCENA_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DEMCR_TRCENA_Msk /;"	d
CoreDebug_DEMCR_TRCENA_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DEMCR_TRCENA_Pos /;"	d
CoreDebug_DEMCR_VC_BUSERR_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DEMCR_VC_BUSERR_Msk /;"	d
CoreDebug_DEMCR_VC_BUSERR_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DEMCR_VC_BUSERR_Pos /;"	d
CoreDebug_DEMCR_VC_CHKERR_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DEMCR_VC_CHKERR_Msk /;"	d
CoreDebug_DEMCR_VC_CHKERR_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DEMCR_VC_CHKERR_Pos /;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DEMCR_VC_CORERESET_Msk /;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DEMCR_VC_CORERESET_Pos /;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DEMCR_VC_HARDERR_Msk /;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DEMCR_VC_HARDERR_Pos /;"	d
CoreDebug_DEMCR_VC_INTERR_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DEMCR_VC_INTERR_Msk /;"	d
CoreDebug_DEMCR_VC_INTERR_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DEMCR_VC_INTERR_Pos /;"	d
CoreDebug_DEMCR_VC_MMERR_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DEMCR_VC_MMERR_Msk /;"	d
CoreDebug_DEMCR_VC_MMERR_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DEMCR_VC_MMERR_Pos /;"	d
CoreDebug_DEMCR_VC_NOCPERR_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DEMCR_VC_NOCPERR_Msk /;"	d
CoreDebug_DEMCR_VC_NOCPERR_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DEMCR_VC_NOCPERR_Pos /;"	d
CoreDebug_DEMCR_VC_STATERR_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DEMCR_VC_STATERR_Msk /;"	d
CoreDebug_DEMCR_VC_STATERR_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DEMCR_VC_STATERR_Pos /;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DHCSR_C_DEBUGEN_Msk /;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DHCSR_C_DEBUGEN_Pos /;"	d
CoreDebug_DHCSR_C_HALT_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DHCSR_C_HALT_Msk /;"	d
CoreDebug_DHCSR_C_HALT_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DHCSR_C_HALT_Pos /;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DHCSR_C_MASKINTS_Msk /;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DHCSR_C_MASKINTS_Pos /;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DHCSR_C_SNAPSTALL_Msk /;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DHCSR_C_SNAPSTALL_Pos /;"	d
CoreDebug_DHCSR_C_STEP_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DHCSR_C_STEP_Msk /;"	d
CoreDebug_DHCSR_C_STEP_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DHCSR_C_STEP_Pos /;"	d
CoreDebug_DHCSR_DBGKEY_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DHCSR_DBGKEY_Msk /;"	d
CoreDebug_DHCSR_DBGKEY_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DHCSR_DBGKEY_Pos /;"	d
CoreDebug_DHCSR_S_HALT_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DHCSR_S_HALT_Msk /;"	d
CoreDebug_DHCSR_S_HALT_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DHCSR_S_HALT_Pos /;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DHCSR_S_LOCKUP_Msk /;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DHCSR_S_LOCKUP_Pos /;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DHCSR_S_REGRDY_Msk /;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DHCSR_S_REGRDY_Pos /;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DHCSR_S_RESET_ST_Msk /;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DHCSR_S_RESET_ST_Pos /;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DHCSR_S_RETIRE_ST_Msk /;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DHCSR_S_RETIRE_ST_Pos /;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DHCSR_S_SLEEP_Msk /;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define CoreDebug_DHCSR_S_SLEEP_Pos /;"	d
CoreDebug_Type	mbed-src/targets/cmsis/core_cm4.h	/^} CoreDebug_Type;$/;"	t	typeref:struct:__anon120
DCRDR	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t DCRDR;                   \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Register            *\/$/;"	m	struct:__anon120
DCRSR	mbed-src/targets/cmsis/core_cm4.h	/^  __O  uint32_t DCRSR;                   \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selector Register        *\/$/;"	m	struct:__anon120
DEMCR	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t DEMCR;                   \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor Control Register *\/$/;"	m	struct:__anon120
DEVID	mbed-src/targets/cmsis/core_cm4.h	/^  __I  uint32_t DEVID;                   \/*!< Offset: 0xFC8 (R\/ )  TPIU_DEVID *\/$/;"	m	struct:__anon117
DEVTYPE	mbed-src/targets/cmsis/core_cm4.h	/^  __I  uint32_t DEVTYPE;                 \/*!< Offset: 0xFCC (R\/ )  TPIU_DEVTYPE *\/$/;"	m	struct:__anon117
DFR	mbed-src/targets/cmsis/core_cm4.h	/^  __I  uint32_t DFR;                     \/*!< Offset: 0x048 (R\/ )  Debug Feature Register                                *\/$/;"	m	struct:__anon111
DFSR	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t DFSR;                    \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register                           *\/$/;"	m	struct:__anon111
DHCSR	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t DHCSR;                   \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and Status Register    *\/$/;"	m	struct:__anon120
DWT	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT /;"	d
DWT_BASE	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_BASE /;"	d
DWT_CPICNT_CPICNT_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_CPICNT_CPICNT_Msk /;"	d
DWT_CPICNT_CPICNT_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_CPICNT_CPICNT_Pos /;"	d
DWT_CTRL_CPIEVTENA_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_CTRL_CPIEVTENA_Msk /;"	d
DWT_CTRL_CPIEVTENA_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_CTRL_CPIEVTENA_Pos /;"	d
DWT_CTRL_CYCCNTENA_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_CTRL_CYCCNTENA_Msk /;"	d
DWT_CTRL_CYCCNTENA_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_CTRL_CYCCNTENA_Pos /;"	d
DWT_CTRL_CYCEVTENA_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_CTRL_CYCEVTENA_Msk /;"	d
DWT_CTRL_CYCEVTENA_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_CTRL_CYCEVTENA_Pos /;"	d
DWT_CTRL_CYCTAP_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_CTRL_CYCTAP_Msk /;"	d
DWT_CTRL_CYCTAP_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_CTRL_CYCTAP_Pos /;"	d
DWT_CTRL_EXCEVTENA_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_CTRL_EXCEVTENA_Msk /;"	d
DWT_CTRL_EXCEVTENA_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_CTRL_EXCEVTENA_Pos /;"	d
DWT_CTRL_EXCTRCENA_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_CTRL_EXCTRCENA_Msk /;"	d
DWT_CTRL_EXCTRCENA_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_CTRL_EXCTRCENA_Pos /;"	d
DWT_CTRL_FOLDEVTENA_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_CTRL_FOLDEVTENA_Msk /;"	d
DWT_CTRL_FOLDEVTENA_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_CTRL_FOLDEVTENA_Pos /;"	d
DWT_CTRL_LSUEVTENA_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_CTRL_LSUEVTENA_Msk /;"	d
DWT_CTRL_LSUEVTENA_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_CTRL_LSUEVTENA_Pos /;"	d
DWT_CTRL_NOCYCCNT_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_CTRL_NOCYCCNT_Msk /;"	d
DWT_CTRL_NOCYCCNT_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_CTRL_NOCYCCNT_Pos /;"	d
DWT_CTRL_NOEXTTRIG_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_CTRL_NOEXTTRIG_Msk /;"	d
DWT_CTRL_NOEXTTRIG_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_CTRL_NOEXTTRIG_Pos /;"	d
DWT_CTRL_NOPRFCNT_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_CTRL_NOPRFCNT_Msk /;"	d
DWT_CTRL_NOPRFCNT_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_CTRL_NOPRFCNT_Pos /;"	d
DWT_CTRL_NOTRCPKT_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_CTRL_NOTRCPKT_Msk /;"	d
DWT_CTRL_NOTRCPKT_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_CTRL_NOTRCPKT_Pos /;"	d
DWT_CTRL_NUMCOMP_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_CTRL_NUMCOMP_Msk /;"	d
DWT_CTRL_NUMCOMP_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_CTRL_NUMCOMP_Pos /;"	d
DWT_CTRL_PCSAMPLENA_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_CTRL_PCSAMPLENA_Msk /;"	d
DWT_CTRL_PCSAMPLENA_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_CTRL_PCSAMPLENA_Pos /;"	d
DWT_CTRL_POSTINIT_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_CTRL_POSTINIT_Msk /;"	d
DWT_CTRL_POSTINIT_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_CTRL_POSTINIT_Pos /;"	d
DWT_CTRL_POSTPRESET_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_CTRL_POSTPRESET_Msk /;"	d
DWT_CTRL_POSTPRESET_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_CTRL_POSTPRESET_Pos /;"	d
DWT_CTRL_SLEEPEVTENA_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_CTRL_SLEEPEVTENA_Msk /;"	d
DWT_CTRL_SLEEPEVTENA_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_CTRL_SLEEPEVTENA_Pos /;"	d
DWT_CTRL_SYNCTAP_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_CTRL_SYNCTAP_Msk /;"	d
DWT_CTRL_SYNCTAP_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_CTRL_SYNCTAP_Pos /;"	d
DWT_EXCCNT_EXCCNT_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_EXCCNT_EXCCNT_Msk /;"	d
DWT_EXCCNT_EXCCNT_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_EXCCNT_EXCCNT_Pos /;"	d
DWT_FOLDCNT_FOLDCNT_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_FOLDCNT_FOLDCNT_Msk /;"	d
DWT_FOLDCNT_FOLDCNT_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_FOLDCNT_FOLDCNT_Pos /;"	d
DWT_FUNCTION_CYCMATCH_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_FUNCTION_CYCMATCH_Msk /;"	d
DWT_FUNCTION_CYCMATCH_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_FUNCTION_CYCMATCH_Pos /;"	d
DWT_FUNCTION_DATAVADDR0_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_FUNCTION_DATAVADDR0_Msk /;"	d
DWT_FUNCTION_DATAVADDR0_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_FUNCTION_DATAVADDR0_Pos /;"	d
DWT_FUNCTION_DATAVADDR1_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_FUNCTION_DATAVADDR1_Msk /;"	d
DWT_FUNCTION_DATAVADDR1_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_FUNCTION_DATAVADDR1_Pos /;"	d
DWT_FUNCTION_DATAVMATCH_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_FUNCTION_DATAVMATCH_Msk /;"	d
DWT_FUNCTION_DATAVMATCH_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_FUNCTION_DATAVMATCH_Pos /;"	d
DWT_FUNCTION_DATAVSIZE_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_FUNCTION_DATAVSIZE_Msk /;"	d
DWT_FUNCTION_DATAVSIZE_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_FUNCTION_DATAVSIZE_Pos /;"	d
DWT_FUNCTION_EMITRANGE_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_FUNCTION_EMITRANGE_Msk /;"	d
DWT_FUNCTION_EMITRANGE_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_FUNCTION_EMITRANGE_Pos /;"	d
DWT_FUNCTION_FUNCTION_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_FUNCTION_FUNCTION_Msk /;"	d
DWT_FUNCTION_FUNCTION_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_FUNCTION_FUNCTION_Pos /;"	d
DWT_FUNCTION_LNK1ENA_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_FUNCTION_LNK1ENA_Msk /;"	d
DWT_FUNCTION_LNK1ENA_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_FUNCTION_LNK1ENA_Pos /;"	d
DWT_FUNCTION_MATCHED_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_FUNCTION_MATCHED_Msk /;"	d
DWT_FUNCTION_MATCHED_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_FUNCTION_MATCHED_Pos /;"	d
DWT_LSUCNT_LSUCNT_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_LSUCNT_LSUCNT_Msk /;"	d
DWT_LSUCNT_LSUCNT_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_LSUCNT_LSUCNT_Pos /;"	d
DWT_MASK_MASK_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_MASK_MASK_Msk /;"	d
DWT_MASK_MASK_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_MASK_MASK_Pos /;"	d
DWT_SLEEPCNT_SLEEPCNT_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_SLEEPCNT_SLEEPCNT_Msk /;"	d
DWT_SLEEPCNT_SLEEPCNT_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define DWT_SLEEPCNT_SLEEPCNT_Pos /;"	d
DWT_Type	mbed-src/targets/cmsis/core_cm4.h	/^} DWT_Type;$/;"	t	typeref:struct:__anon116
EXCCNT	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t EXCCNT;                  \/*!< Offset: 0x00C (R\/W)  Exception Overhead Count Register         *\/$/;"	m	struct:__anon116
FFCR	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t FFCR;                    \/*!< Offset: 0x304 (R\/W)  Formatter and Flush Control Register *\/$/;"	m	struct:__anon117
FFSR	mbed-src/targets/cmsis/core_cm4.h	/^  __I  uint32_t FFSR;                    \/*!< Offset: 0x300 (R\/ )  Formatter and Flush Status Register *\/$/;"	m	struct:__anon117
FIFO0	mbed-src/targets/cmsis/core_cm4.h	/^  __I  uint32_t FIFO0;                   \/*!< Offset: 0xEEC (R\/ )  Integration ETM Data *\/$/;"	m	struct:__anon117
FIFO1	mbed-src/targets/cmsis/core_cm4.h	/^  __I  uint32_t FIFO1;                   \/*!< Offset: 0xEFC (R\/ )  Integration ITM Data *\/$/;"	m	struct:__anon117
FOLDCNT	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t FOLDCNT;                 \/*!< Offset: 0x018 (R\/W)  Folded-instruction Count Register         *\/$/;"	m	struct:__anon116
FPCA	mbed-src/targets/cmsis/core_cm4.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon108::__anon109
FPCAR	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t FPCAR;                   \/*!< Offset: 0x008 (R\/W)  Floating-Point Context Address Register               *\/$/;"	m	struct:__anon119
FPCCR	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t FPCCR;                   \/*!< Offset: 0x004 (R\/W)  Floating-Point Context Control Register               *\/$/;"	m	struct:__anon119
FPDSCR	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t FPDSCR;                  \/*!< Offset: 0x00C (R\/W)  Floating-Point Default Status Control Register        *\/$/;"	m	struct:__anon119
FPU	mbed-src/targets/cmsis/core_cm4.h	/^  #define FPU /;"	d
FPU_BASE	mbed-src/targets/cmsis/core_cm4.h	/^  #define FPU_BASE /;"	d
FPU_FPCAR_ADDRESS_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_FPCAR_ADDRESS_Msk /;"	d
FPU_FPCAR_ADDRESS_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_FPCAR_ADDRESS_Pos /;"	d
FPU_FPCCR_ASPEN_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_FPCCR_ASPEN_Msk /;"	d
FPU_FPCCR_ASPEN_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_FPCCR_ASPEN_Pos /;"	d
FPU_FPCCR_BFRDY_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_FPCCR_BFRDY_Msk /;"	d
FPU_FPCCR_BFRDY_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_FPCCR_BFRDY_Pos /;"	d
FPU_FPCCR_HFRDY_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_FPCCR_HFRDY_Msk /;"	d
FPU_FPCCR_HFRDY_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_FPCCR_HFRDY_Pos /;"	d
FPU_FPCCR_LSPACT_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_FPCCR_LSPACT_Msk /;"	d
FPU_FPCCR_LSPACT_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_FPCCR_LSPACT_Pos /;"	d
FPU_FPCCR_LSPEN_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_FPCCR_LSPEN_Msk /;"	d
FPU_FPCCR_LSPEN_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_FPCCR_LSPEN_Pos /;"	d
FPU_FPCCR_MMRDY_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_FPCCR_MMRDY_Msk /;"	d
FPU_FPCCR_MMRDY_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_FPCCR_MMRDY_Pos /;"	d
FPU_FPCCR_MONRDY_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_FPCCR_MONRDY_Msk /;"	d
FPU_FPCCR_MONRDY_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_FPCCR_MONRDY_Pos /;"	d
FPU_FPCCR_THREAD_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_FPCCR_THREAD_Msk /;"	d
FPU_FPCCR_THREAD_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_FPCCR_THREAD_Pos /;"	d
FPU_FPCCR_USER_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_FPCCR_USER_Msk /;"	d
FPU_FPCCR_USER_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_FPCCR_USER_Pos /;"	d
FPU_FPDSCR_AHP_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_FPDSCR_AHP_Msk /;"	d
FPU_FPDSCR_AHP_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_FPDSCR_AHP_Pos /;"	d
FPU_FPDSCR_DN_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_FPDSCR_DN_Msk /;"	d
FPU_FPDSCR_DN_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_FPDSCR_DN_Pos /;"	d
FPU_FPDSCR_FZ_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_FPDSCR_FZ_Msk /;"	d
FPU_FPDSCR_FZ_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_FPDSCR_FZ_Pos /;"	d
FPU_FPDSCR_RMode_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_FPDSCR_RMode_Msk /;"	d
FPU_FPDSCR_RMode_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_FPDSCR_RMode_Pos /;"	d
FPU_MVFR0_A_SIMD_registers_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_MVFR0_A_SIMD_registers_Msk /;"	d
FPU_MVFR0_A_SIMD_registers_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_MVFR0_A_SIMD_registers_Pos /;"	d
FPU_MVFR0_Divide_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_MVFR0_Divide_Msk /;"	d
FPU_MVFR0_Divide_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_MVFR0_Divide_Pos /;"	d
FPU_MVFR0_Double_precision_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_MVFR0_Double_precision_Msk /;"	d
FPU_MVFR0_Double_precision_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_MVFR0_Double_precision_Pos /;"	d
FPU_MVFR0_FP_excep_trapping_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_MVFR0_FP_excep_trapping_Msk /;"	d
FPU_MVFR0_FP_excep_trapping_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_MVFR0_FP_excep_trapping_Pos /;"	d
FPU_MVFR0_FP_rounding_modes_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_MVFR0_FP_rounding_modes_Msk /;"	d
FPU_MVFR0_FP_rounding_modes_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_MVFR0_FP_rounding_modes_Pos /;"	d
FPU_MVFR0_Short_vectors_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_MVFR0_Short_vectors_Msk /;"	d
FPU_MVFR0_Short_vectors_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_MVFR0_Short_vectors_Pos /;"	d
FPU_MVFR0_Single_precision_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_MVFR0_Single_precision_Msk /;"	d
FPU_MVFR0_Single_precision_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_MVFR0_Single_precision_Pos /;"	d
FPU_MVFR0_Square_root_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_MVFR0_Square_root_Msk /;"	d
FPU_MVFR0_Square_root_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_MVFR0_Square_root_Pos /;"	d
FPU_MVFR1_D_NaN_mode_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_MVFR1_D_NaN_mode_Msk /;"	d
FPU_MVFR1_D_NaN_mode_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_MVFR1_D_NaN_mode_Pos /;"	d
FPU_MVFR1_FP_HPFP_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_MVFR1_FP_HPFP_Msk /;"	d
FPU_MVFR1_FP_HPFP_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_MVFR1_FP_HPFP_Pos /;"	d
FPU_MVFR1_FP_fused_MAC_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_MVFR1_FP_fused_MAC_Msk /;"	d
FPU_MVFR1_FP_fused_MAC_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_MVFR1_FP_fused_MAC_Pos /;"	d
FPU_MVFR1_FtZ_mode_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_MVFR1_FtZ_mode_Msk /;"	d
FPU_MVFR1_FtZ_mode_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define FPU_MVFR1_FtZ_mode_Pos /;"	d
FPU_Type	mbed-src/targets/cmsis/core_cm4.h	/^} FPU_Type;$/;"	t	typeref:struct:__anon119
FSCR	mbed-src/targets/cmsis/core_cm4.h	/^  __I  uint32_t FSCR;                    \/*!< Offset: 0x308 (R\/ )  Formatter Synchronization Counter Register *\/$/;"	m	struct:__anon117
FUNCTION0	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t FUNCTION0;               \/*!< Offset: 0x028 (R\/W)  Function Register 0                       *\/$/;"	m	struct:__anon116
FUNCTION1	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t FUNCTION1;               \/*!< Offset: 0x038 (R\/W)  Function Register 1                       *\/$/;"	m	struct:__anon116
FUNCTION2	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t FUNCTION2;               \/*!< Offset: 0x048 (R\/W)  Function Register 2                       *\/$/;"	m	struct:__anon116
FUNCTION3	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t FUNCTION3;               \/*!< Offset: 0x058 (R\/W)  Function Register 3                       *\/$/;"	m	struct:__anon116
GE	mbed-src/targets/cmsis/core_cm4.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon106::__anon107
HFSR	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t HFSR;                    \/*!< Offset: 0x02C (R\/W)  HardFault Status Register                             *\/$/;"	m	struct:__anon111
IABR	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t IABR[8];                 \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Register           *\/$/;"	m	struct:__anon110
ICER	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t ICER[8];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register         *\/$/;"	m	struct:__anon110
ICPR	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t ICPR[8];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register        *\/$/;"	m	struct:__anon110
ICSR	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon111
ICTR	mbed-src/targets/cmsis/core_cm4.h	/^  __I  uint32_t ICTR;                    \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type Register      *\/$/;"	m	struct:__anon112
IMCR	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t IMCR;                    \/*!< Offset: 0xF00 (R\/W)  ITM Integration Mode Control Register     *\/$/;"	m	struct:__anon114
IP	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint8_t  IP[240];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register (8Bit wide) *\/$/;"	m	struct:__anon110
IPSR_Type	mbed-src/targets/cmsis/core_cm4.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon104
IRR	mbed-src/targets/cmsis/core_cm4.h	/^  __I  uint32_t IRR;                     \/*!< Offset: 0xEFC (R\/ )  ITM Integration Read Register             *\/$/;"	m	struct:__anon114
ISAR	mbed-src/targets/cmsis/core_cm4.h	/^  __I  uint32_t ISAR[5];                 \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes Register                   *\/$/;"	m	struct:__anon111
ISER	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t ISER[8];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon110
ISPR	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t ISPR[8];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register          *\/$/;"	m	struct:__anon110
ISR	mbed-src/targets/cmsis/core_cm4.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon104::__anon105
ISR	mbed-src/targets/cmsis/core_cm4.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon106::__anon107
IT	mbed-src/targets/cmsis/core_cm4.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon106::__anon107
ITATBCTR0	mbed-src/targets/cmsis/core_cm4.h	/^  __I  uint32_t ITATBCTR0;               \/*!< Offset: 0xEF8 (R\/ )  ITATBCTR0 *\/$/;"	m	struct:__anon117
ITATBCTR2	mbed-src/targets/cmsis/core_cm4.h	/^  __I  uint32_t ITATBCTR2;               \/*!< Offset: 0xEF0 (R\/ )  ITATBCTR2 *\/$/;"	m	struct:__anon117
ITCTRL	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t ITCTRL;                  \/*!< Offset: 0xF00 (R\/W)  Integration Mode Control *\/$/;"	m	struct:__anon117
ITM	mbed-src/targets/cmsis/core_cm4.h	/^#define ITM /;"	d
ITM_BASE	mbed-src/targets/cmsis/core_cm4.h	/^#define ITM_BASE /;"	d
ITM_CheckChar	mbed-src/targets/cmsis/core_cm4.h	/^__STATIC_INLINE int32_t ITM_CheckChar (void) {$/;"	f
ITM_IMCR_INTEGRATION_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define ITM_IMCR_INTEGRATION_Msk /;"	d
ITM_IMCR_INTEGRATION_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define ITM_IMCR_INTEGRATION_Pos /;"	d
ITM_IRR_ATREADYM_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define ITM_IRR_ATREADYM_Msk /;"	d
ITM_IRR_ATREADYM_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define ITM_IRR_ATREADYM_Pos /;"	d
ITM_IWR_ATVALIDM_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define ITM_IWR_ATVALIDM_Msk /;"	d
ITM_IWR_ATVALIDM_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define ITM_IWR_ATVALIDM_Pos /;"	d
ITM_LSR_Access_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define ITM_LSR_Access_Msk /;"	d
ITM_LSR_Access_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define ITM_LSR_Access_Pos /;"	d
ITM_LSR_ByteAcc_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define ITM_LSR_ByteAcc_Msk /;"	d
ITM_LSR_ByteAcc_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define ITM_LSR_ByteAcc_Pos /;"	d
ITM_LSR_Present_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define ITM_LSR_Present_Msk /;"	d
ITM_LSR_Present_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define ITM_LSR_Present_Pos /;"	d
ITM_RXBUFFER_EMPTY	mbed-src/targets/cmsis/core_cm4.h	/^#define                 ITM_RXBUFFER_EMPTY /;"	d
ITM_ReceiveChar	mbed-src/targets/cmsis/core_cm4.h	/^__STATIC_INLINE int32_t ITM_ReceiveChar (void) {$/;"	f
ITM_SendChar	mbed-src/targets/cmsis/core_cm4.h	/^__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	f
ITM_TCR_BUSY_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define ITM_TCR_BUSY_Msk /;"	d
ITM_TCR_BUSY_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define ITM_TCR_BUSY_Pos /;"	d
ITM_TCR_DWTENA_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define ITM_TCR_DWTENA_Msk /;"	d
ITM_TCR_DWTENA_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define ITM_TCR_DWTENA_Pos /;"	d
ITM_TCR_GTSFREQ_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define ITM_TCR_GTSFREQ_Msk /;"	d
ITM_TCR_GTSFREQ_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define ITM_TCR_GTSFREQ_Pos /;"	d
ITM_TCR_ITMENA_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define ITM_TCR_ITMENA_Msk /;"	d
ITM_TCR_ITMENA_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define ITM_TCR_ITMENA_Pos /;"	d
ITM_TCR_SWOENA_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define ITM_TCR_SWOENA_Msk /;"	d
ITM_TCR_SWOENA_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define ITM_TCR_SWOENA_Pos /;"	d
ITM_TCR_SYNCENA_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define ITM_TCR_SYNCENA_Msk /;"	d
ITM_TCR_SYNCENA_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define ITM_TCR_SYNCENA_Pos /;"	d
ITM_TCR_TSENA_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define ITM_TCR_TSENA_Msk /;"	d
ITM_TCR_TSENA_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define ITM_TCR_TSENA_Pos /;"	d
ITM_TCR_TSPrescale_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define ITM_TCR_TSPrescale_Msk /;"	d
ITM_TCR_TSPrescale_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define ITM_TCR_TSPrescale_Pos /;"	d
ITM_TCR_TraceBusID_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define ITM_TCR_TraceBusID_Msk /;"	d
ITM_TCR_TraceBusID_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define ITM_TCR_TraceBusID_Pos /;"	d
ITM_TPR_PRIVMASK_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define ITM_TPR_PRIVMASK_Msk /;"	d
ITM_TPR_PRIVMASK_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define ITM_TPR_PRIVMASK_Pos /;"	d
ITM_Type	mbed-src/targets/cmsis/core_cm4.h	/^} ITM_Type;$/;"	t	typeref:struct:__anon114
IWR	mbed-src/targets/cmsis/core_cm4.h	/^  __O  uint32_t IWR;                     \/*!< Offset: 0xEF8 ( \/W)  ITM Integration Write Register            *\/$/;"	m	struct:__anon114
LAR	mbed-src/targets/cmsis/core_cm4.h	/^  __O  uint32_t LAR;                     \/*!< Offset: 0xFB0 ( \/W)  ITM Lock Access Register                  *\/$/;"	m	struct:__anon114
LOAD	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon113
LSR	mbed-src/targets/cmsis/core_cm4.h	/^  __I  uint32_t LSR;                     \/*!< Offset: 0xFB4 (R\/ )  ITM Lock Status Register                  *\/$/;"	m	struct:__anon114
LSUCNT	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t LSUCNT;                  \/*!< Offset: 0x014 (R\/W)  LSU Count Register                        *\/$/;"	m	struct:__anon116
MASK0	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t MASK0;                   \/*!< Offset: 0x024 (R\/W)  Mask Register 0                           *\/$/;"	m	struct:__anon116
MASK1	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t MASK1;                   \/*!< Offset: 0x034 (R\/W)  Mask Register 1                           *\/$/;"	m	struct:__anon116
MASK2	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t MASK2;                   \/*!< Offset: 0x044 (R\/W)  Mask Register 2                           *\/$/;"	m	struct:__anon116
MASK3	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t MASK3;                   \/*!< Offset: 0x054 (R\/W)  Mask Register 3                           *\/$/;"	m	struct:__anon116
MMFAR	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t MMFAR;                   \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Register                      *\/$/;"	m	struct:__anon111
MMFR	mbed-src/targets/cmsis/core_cm4.h	/^  __I  uint32_t MMFR[4];                 \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Register                         *\/$/;"	m	struct:__anon111
MPU	mbed-src/targets/cmsis/core_cm4.h	/^  #define MPU /;"	d
MPU_BASE	mbed-src/targets/cmsis/core_cm4.h	/^  #define MPU_BASE /;"	d
MPU_CTRL_ENABLE_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_CTRL_ENABLE_Msk /;"	d
MPU_CTRL_ENABLE_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_CTRL_ENABLE_Pos /;"	d
MPU_CTRL_HFNMIENA_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_CTRL_HFNMIENA_Msk /;"	d
MPU_CTRL_HFNMIENA_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_CTRL_HFNMIENA_Pos /;"	d
MPU_CTRL_PRIVDEFENA_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_CTRL_PRIVDEFENA_Msk /;"	d
MPU_CTRL_PRIVDEFENA_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_CTRL_PRIVDEFENA_Pos /;"	d
MPU_RASR_AP_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_RASR_AP_Msk /;"	d
MPU_RASR_AP_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_RASR_AP_Pos /;"	d
MPU_RASR_ATTRS_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_RASR_ATTRS_Msk /;"	d
MPU_RASR_ATTRS_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_RASR_ATTRS_Pos /;"	d
MPU_RASR_B_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_RASR_B_Msk /;"	d
MPU_RASR_B_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_RASR_B_Pos /;"	d
MPU_RASR_C_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_RASR_C_Msk /;"	d
MPU_RASR_C_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_RASR_C_Pos /;"	d
MPU_RASR_ENABLE_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_RASR_ENABLE_Msk /;"	d
MPU_RASR_ENABLE_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_RASR_ENABLE_Pos /;"	d
MPU_RASR_SIZE_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_RASR_SIZE_Msk /;"	d
MPU_RASR_SIZE_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_RASR_SIZE_Pos /;"	d
MPU_RASR_SRD_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_RASR_SRD_Msk /;"	d
MPU_RASR_SRD_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_RASR_SRD_Pos /;"	d
MPU_RASR_S_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_RASR_S_Msk /;"	d
MPU_RASR_S_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_RASR_S_Pos /;"	d
MPU_RASR_TEX_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_RASR_TEX_Msk /;"	d
MPU_RASR_TEX_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_RASR_TEX_Pos /;"	d
MPU_RASR_XN_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_RASR_XN_Msk /;"	d
MPU_RASR_XN_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_RASR_XN_Pos /;"	d
MPU_RBAR_ADDR_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_RBAR_ADDR_Msk /;"	d
MPU_RBAR_ADDR_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_RBAR_ADDR_Pos /;"	d
MPU_RBAR_REGION_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_RBAR_REGION_Msk /;"	d
MPU_RBAR_REGION_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_RBAR_REGION_Pos /;"	d
MPU_RBAR_VALID_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_RBAR_VALID_Msk /;"	d
MPU_RBAR_VALID_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_RBAR_VALID_Pos /;"	d
MPU_RNR_REGION_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_RNR_REGION_Msk /;"	d
MPU_RNR_REGION_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_RNR_REGION_Pos /;"	d
MPU_TYPE_DREGION_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_TYPE_DREGION_Msk /;"	d
MPU_TYPE_DREGION_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_TYPE_DREGION_Pos /;"	d
MPU_TYPE_IREGION_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_TYPE_IREGION_Msk /;"	d
MPU_TYPE_IREGION_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_TYPE_IREGION_Pos /;"	d
MPU_TYPE_SEPARATE_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_TYPE_SEPARATE_Msk /;"	d
MPU_TYPE_SEPARATE_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define MPU_TYPE_SEPARATE_Pos /;"	d
MPU_Type	mbed-src/targets/cmsis/core_cm4.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon118
MVFR0	mbed-src/targets/cmsis/core_cm4.h	/^  __I  uint32_t MVFR0;                   \/*!< Offset: 0x010 (R\/ )  Media and FP Feature Register 0                       *\/$/;"	m	struct:__anon119
MVFR1	mbed-src/targets/cmsis/core_cm4.h	/^  __I  uint32_t MVFR1;                   \/*!< Offset: 0x014 (R\/ )  Media and FP Feature Register 1                       *\/$/;"	m	struct:__anon119
N	mbed-src/targets/cmsis/core_cm4.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon102::__anon103
N	mbed-src/targets/cmsis/core_cm4.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon106::__anon107
NVIC	mbed-src/targets/cmsis/core_cm4.h	/^#define NVIC /;"	d
NVIC_BASE	mbed-src/targets/cmsis/core_cm4.h	/^#define NVIC_BASE /;"	d
NVIC_ClearPendingIRQ	mbed-src/targets/cmsis/core_cm4.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DecodePriority	mbed-src/targets/cmsis/core_cm4.h	/^__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)$/;"	f
NVIC_DisableIRQ	mbed-src/targets/cmsis/core_cm4.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	mbed-src/targets/cmsis/core_cm4.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EncodePriority	mbed-src/targets/cmsis/core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)$/;"	f
NVIC_GetActive	mbed-src/targets/cmsis/core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	mbed-src/targets/cmsis/core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	mbed-src/targets/cmsis/core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_GetPriorityGrouping	mbed-src/targets/cmsis/core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)$/;"	f
NVIC_STIR_INTID_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define NVIC_STIR_INTID_Msk /;"	d
NVIC_STIR_INTID_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define NVIC_STIR_INTID_Pos /;"	d
NVIC_SetPendingIRQ	mbed-src/targets/cmsis/core_cm4.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPriority	mbed-src/targets/cmsis/core_cm4.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SetPriorityGrouping	mbed-src/targets/cmsis/core_cm4.h	/^__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f
NVIC_SystemReset	mbed-src/targets/cmsis/core_cm4.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_Type	mbed-src/targets/cmsis/core_cm4.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon110
PCSR	mbed-src/targets/cmsis/core_cm4.h	/^  __I  uint32_t PCSR;                    \/*!< Offset: 0x01C (R\/ )  Program Counter Sample Register           *\/$/;"	m	struct:__anon116
PFR	mbed-src/targets/cmsis/core_cm4.h	/^  __I  uint32_t PFR[2];                  \/*!< Offset: 0x040 (R\/ )  Processor Feature Register                            *\/$/;"	m	struct:__anon111
PID0	mbed-src/targets/cmsis/core_cm4.h	/^  __I  uint32_t PID0;                    \/*!< Offset: 0xFE0 (R\/ )  ITM Peripheral Identification Register #0 *\/$/;"	m	struct:__anon114
PID1	mbed-src/targets/cmsis/core_cm4.h	/^  __I  uint32_t PID1;                    \/*!< Offset: 0xFE4 (R\/ )  ITM Peripheral Identification Register #1 *\/$/;"	m	struct:__anon114
PID2	mbed-src/targets/cmsis/core_cm4.h	/^  __I  uint32_t PID2;                    \/*!< Offset: 0xFE8 (R\/ )  ITM Peripheral Identification Register #2 *\/$/;"	m	struct:__anon114
PID3	mbed-src/targets/cmsis/core_cm4.h	/^  __I  uint32_t PID3;                    \/*!< Offset: 0xFEC (R\/ )  ITM Peripheral Identification Register #3 *\/$/;"	m	struct:__anon114
PID4	mbed-src/targets/cmsis/core_cm4.h	/^  __I  uint32_t PID4;                    \/*!< Offset: 0xFD0 (R\/ )  ITM Peripheral Identification Register #4 *\/$/;"	m	struct:__anon114
PID5	mbed-src/targets/cmsis/core_cm4.h	/^  __I  uint32_t PID5;                    \/*!< Offset: 0xFD4 (R\/ )  ITM Peripheral Identification Register #5 *\/$/;"	m	struct:__anon114
PID6	mbed-src/targets/cmsis/core_cm4.h	/^  __I  uint32_t PID6;                    \/*!< Offset: 0xFD8 (R\/ )  ITM Peripheral Identification Register #6 *\/$/;"	m	struct:__anon114
PID7	mbed-src/targets/cmsis/core_cm4.h	/^  __I  uint32_t PID7;                    \/*!< Offset: 0xFDC (R\/ )  ITM Peripheral Identification Register #7 *\/$/;"	m	struct:__anon114
PORT	mbed-src/targets/cmsis/core_cm4.h	/^  }  PORT [32];                          \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers               *\/$/;"	m	struct:__anon114	typeref:union:__anon114::__anon115
Q	mbed-src/targets/cmsis/core_cm4.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon102::__anon103
Q	mbed-src/targets/cmsis/core_cm4.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon106::__anon107
RASR	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register         *\/$/;"	m	struct:__anon118
RASR_A1	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t RASR_A1;                 \/*!< Offset: 0x018 (R\/W)  MPU Alias 1 Region Attribute and Size Register *\/$/;"	m	struct:__anon118
RASR_A2	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t RASR_A2;                 \/*!< Offset: 0x020 (R\/W)  MPU Alias 2 Region Attribute and Size Register *\/$/;"	m	struct:__anon118
RASR_A3	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t RASR_A3;                 \/*!< Offset: 0x028 (R\/W)  MPU Alias 3 Region Attribute and Size Register *\/$/;"	m	struct:__anon118
RBAR	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register               *\/$/;"	m	struct:__anon118
RBAR_A1	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t RBAR_A1;                 \/*!< Offset: 0x014 (R\/W)  MPU Alias 1 Region Base Address Register       *\/$/;"	m	struct:__anon118
RBAR_A2	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t RBAR_A2;                 \/*!< Offset: 0x01C (R\/W)  MPU Alias 2 Region Base Address Register       *\/$/;"	m	struct:__anon118
RBAR_A3	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t RBAR_A3;                 \/*!< Offset: 0x024 (R\/W)  MPU Alias 3 Region Base Address Register       *\/$/;"	m	struct:__anon118
RESERVED0	mbed-src/targets/cmsis/core_cm4.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon112
RESERVED0	mbed-src/targets/cmsis/core_cm4.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon116
RESERVED0	mbed-src/targets/cmsis/core_cm4.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon119
RESERVED0	mbed-src/targets/cmsis/core_cm4.h	/^       uint32_t RESERVED0[24];$/;"	m	struct:__anon110
RESERVED0	mbed-src/targets/cmsis/core_cm4.h	/^       uint32_t RESERVED0[2];$/;"	m	struct:__anon117
RESERVED0	mbed-src/targets/cmsis/core_cm4.h	/^       uint32_t RESERVED0[5];$/;"	m	struct:__anon111
RESERVED0	mbed-src/targets/cmsis/core_cm4.h	/^       uint32_t RESERVED0[864];$/;"	m	struct:__anon114
RESERVED1	mbed-src/targets/cmsis/core_cm4.h	/^       uint32_t RESERVED1[15];$/;"	m	struct:__anon114
RESERVED1	mbed-src/targets/cmsis/core_cm4.h	/^       uint32_t RESERVED1[1];$/;"	m	struct:__anon116
RESERVED1	mbed-src/targets/cmsis/core_cm4.h	/^       uint32_t RESERVED1[55];$/;"	m	struct:__anon117
RESERVED2	mbed-src/targets/cmsis/core_cm4.h	/^       uint32_t RESERVED2[131];$/;"	m	struct:__anon117
RESERVED2	mbed-src/targets/cmsis/core_cm4.h	/^       uint32_t RESERVED2[15];$/;"	m	struct:__anon114
RESERVED2	mbed-src/targets/cmsis/core_cm4.h	/^       uint32_t RESERVED2[1];$/;"	m	struct:__anon116
RESERVED2	mbed-src/targets/cmsis/core_cm4.h	/^       uint32_t RESERVED2[24];$/;"	m	struct:__anon110
RESERVED3	mbed-src/targets/cmsis/core_cm4.h	/^       uint32_t RESERVED3[24];$/;"	m	struct:__anon110
RESERVED3	mbed-src/targets/cmsis/core_cm4.h	/^       uint32_t RESERVED3[29];$/;"	m	struct:__anon114
RESERVED3	mbed-src/targets/cmsis/core_cm4.h	/^       uint32_t RESERVED3[759];$/;"	m	struct:__anon117
RESERVED4	mbed-src/targets/cmsis/core_cm4.h	/^       uint32_t RESERVED4[1];$/;"	m	struct:__anon117
RESERVED4	mbed-src/targets/cmsis/core_cm4.h	/^       uint32_t RESERVED4[43];$/;"	m	struct:__anon114
RESERVED4	mbed-src/targets/cmsis/core_cm4.h	/^       uint32_t RESERVED4[56];$/;"	m	struct:__anon110
RESERVED5	mbed-src/targets/cmsis/core_cm4.h	/^       uint32_t RESERVED5[39];$/;"	m	struct:__anon117
RESERVED5	mbed-src/targets/cmsis/core_cm4.h	/^       uint32_t RESERVED5[644];$/;"	m	struct:__anon110
RESERVED5	mbed-src/targets/cmsis/core_cm4.h	/^       uint32_t RESERVED5[6];$/;"	m	struct:__anon114
RESERVED7	mbed-src/targets/cmsis/core_cm4.h	/^       uint32_t RESERVED7[8];$/;"	m	struct:__anon117
RNR	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register                     *\/$/;"	m	struct:__anon118
RSERVED1	mbed-src/targets/cmsis/core_cm4.h	/^       uint32_t RSERVED1[24];$/;"	m	struct:__anon110
SCB	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB /;"	d
SCB_AIRCR_ENDIANESS_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_AIRCR_ENDIANESS_Msk /;"	d
SCB_AIRCR_ENDIANESS_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_AIRCR_ENDIANESS_Pos /;"	d
SCB_AIRCR_PRIGROUP_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_AIRCR_PRIGROUP_Msk /;"	d
SCB_AIRCR_PRIGROUP_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_AIRCR_PRIGROUP_Pos /;"	d
SCB_AIRCR_SYSRESETREQ_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_AIRCR_SYSRESETREQ_Msk /;"	d
SCB_AIRCR_SYSRESETREQ_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_AIRCR_SYSRESETREQ_Pos /;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Msk /;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Pos /;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_AIRCR_VECTKEYSTAT_Msk /;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_AIRCR_VECTKEYSTAT_Pos /;"	d
SCB_AIRCR_VECTKEY_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_AIRCR_VECTKEY_Msk /;"	d
SCB_AIRCR_VECTKEY_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_AIRCR_VECTKEY_Pos /;"	d
SCB_AIRCR_VECTRESET_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_AIRCR_VECTRESET_Msk /;"	d
SCB_AIRCR_VECTRESET_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_AIRCR_VECTRESET_Pos /;"	d
SCB_BASE	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_BASE /;"	d
SCB_CCR_BFHFNMIGN_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_CCR_BFHFNMIGN_Msk /;"	d
SCB_CCR_BFHFNMIGN_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_CCR_BFHFNMIGN_Pos /;"	d
SCB_CCR_DIV_0_TRP_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_CCR_DIV_0_TRP_Msk /;"	d
SCB_CCR_DIV_0_TRP_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_CCR_DIV_0_TRP_Pos /;"	d
SCB_CCR_NONBASETHRDENA_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_CCR_NONBASETHRDENA_Msk /;"	d
SCB_CCR_NONBASETHRDENA_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_CCR_NONBASETHRDENA_Pos /;"	d
SCB_CCR_STKALIGN_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_CCR_STKALIGN_Msk /;"	d
SCB_CCR_STKALIGN_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_CCR_STKALIGN_Pos /;"	d
SCB_CCR_UNALIGN_TRP_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_CCR_UNALIGN_TRP_Msk /;"	d
SCB_CCR_UNALIGN_TRP_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_CCR_UNALIGN_TRP_Pos /;"	d
SCB_CCR_USERSETMPEND_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_CCR_USERSETMPEND_Msk /;"	d
SCB_CCR_USERSETMPEND_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_CCR_USERSETMPEND_Pos /;"	d
SCB_CFSR_BUSFAULTSR_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_CFSR_BUSFAULTSR_Msk /;"	d
SCB_CFSR_BUSFAULTSR_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_CFSR_BUSFAULTSR_Pos /;"	d
SCB_CFSR_MEMFAULTSR_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_CFSR_MEMFAULTSR_Msk /;"	d
SCB_CFSR_MEMFAULTSR_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_CFSR_MEMFAULTSR_Pos /;"	d
SCB_CFSR_USGFAULTSR_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_CFSR_USGFAULTSR_Msk /;"	d
SCB_CFSR_USGFAULTSR_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_CFSR_USGFAULTSR_Pos /;"	d
SCB_CPUID_ARCHITECTURE_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_CPUID_ARCHITECTURE_Msk /;"	d
SCB_CPUID_ARCHITECTURE_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_CPUID_ARCHITECTURE_Pos /;"	d
SCB_CPUID_IMPLEMENTER_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_CPUID_IMPLEMENTER_Msk /;"	d
SCB_CPUID_IMPLEMENTER_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_CPUID_IMPLEMENTER_Pos /;"	d
SCB_CPUID_PARTNO_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_CPUID_PARTNO_Msk /;"	d
SCB_CPUID_PARTNO_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_CPUID_PARTNO_Pos /;"	d
SCB_CPUID_REVISION_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_CPUID_REVISION_Msk /;"	d
SCB_CPUID_REVISION_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_CPUID_REVISION_Pos /;"	d
SCB_CPUID_VARIANT_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_CPUID_VARIANT_Msk /;"	d
SCB_CPUID_VARIANT_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_CPUID_VARIANT_Pos /;"	d
SCB_DFSR_BKPT_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_DFSR_BKPT_Msk /;"	d
SCB_DFSR_BKPT_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_DFSR_BKPT_Pos /;"	d
SCB_DFSR_DWTTRAP_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_DFSR_DWTTRAP_Msk /;"	d
SCB_DFSR_DWTTRAP_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_DFSR_DWTTRAP_Pos /;"	d
SCB_DFSR_EXTERNAL_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_DFSR_EXTERNAL_Msk /;"	d
SCB_DFSR_EXTERNAL_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_DFSR_EXTERNAL_Pos /;"	d
SCB_DFSR_HALTED_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_DFSR_HALTED_Msk /;"	d
SCB_DFSR_HALTED_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_DFSR_HALTED_Pos /;"	d
SCB_DFSR_VCATCH_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_DFSR_VCATCH_Msk /;"	d
SCB_DFSR_VCATCH_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_DFSR_VCATCH_Pos /;"	d
SCB_HFSR_DEBUGEVT_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_HFSR_DEBUGEVT_Msk /;"	d
SCB_HFSR_DEBUGEVT_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_HFSR_DEBUGEVT_Pos /;"	d
SCB_HFSR_FORCED_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_HFSR_FORCED_Msk /;"	d
SCB_HFSR_FORCED_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_HFSR_FORCED_Pos /;"	d
SCB_HFSR_VECTTBL_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_HFSR_VECTTBL_Msk /;"	d
SCB_HFSR_VECTTBL_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_HFSR_VECTTBL_Pos /;"	d
SCB_ICSR_ISRPENDING_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_ICSR_ISRPENDING_Msk /;"	d
SCB_ICSR_ISRPENDING_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_ICSR_ISRPENDING_Pos /;"	d
SCB_ICSR_ISRPREEMPT_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_ICSR_ISRPREEMPT_Msk /;"	d
SCB_ICSR_ISRPREEMPT_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_ICSR_ISRPREEMPT_Pos /;"	d
SCB_ICSR_NMIPENDSET_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_ICSR_NMIPENDSET_Msk /;"	d
SCB_ICSR_NMIPENDSET_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_ICSR_NMIPENDSET_Pos /;"	d
SCB_ICSR_PENDSTCLR_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_ICSR_PENDSTCLR_Msk /;"	d
SCB_ICSR_PENDSTCLR_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_ICSR_PENDSTCLR_Pos /;"	d
SCB_ICSR_PENDSTSET_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_ICSR_PENDSTSET_Msk /;"	d
SCB_ICSR_PENDSTSET_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_ICSR_PENDSTSET_Pos /;"	d
SCB_ICSR_PENDSVCLR_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_ICSR_PENDSVCLR_Msk /;"	d
SCB_ICSR_PENDSVCLR_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_ICSR_PENDSVCLR_Pos /;"	d
SCB_ICSR_PENDSVSET_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_ICSR_PENDSVSET_Msk /;"	d
SCB_ICSR_PENDSVSET_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_ICSR_PENDSVSET_Pos /;"	d
SCB_ICSR_RETTOBASE_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_ICSR_RETTOBASE_Msk /;"	d
SCB_ICSR_RETTOBASE_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_ICSR_RETTOBASE_Pos /;"	d
SCB_ICSR_VECTACTIVE_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_ICSR_VECTACTIVE_Msk /;"	d
SCB_ICSR_VECTACTIVE_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_ICSR_VECTACTIVE_Pos /;"	d
SCB_ICSR_VECTPENDING_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_ICSR_VECTPENDING_Msk /;"	d
SCB_ICSR_VECTPENDING_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_ICSR_VECTPENDING_Pos /;"	d
SCB_SCR_SEVONPEND_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_SCR_SEVONPEND_Msk /;"	d
SCB_SCR_SEVONPEND_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_SCR_SEVONPEND_Pos /;"	d
SCB_SCR_SLEEPDEEP_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_SCR_SLEEPDEEP_Msk /;"	d
SCB_SCR_SLEEPDEEP_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_SCR_SLEEPDEEP_Pos /;"	d
SCB_SCR_SLEEPONEXIT_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_SCR_SLEEPONEXIT_Msk /;"	d
SCB_SCR_SLEEPONEXIT_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_SCR_SLEEPONEXIT_Pos /;"	d
SCB_SHCSR_BUSFAULTACT_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_SHCSR_BUSFAULTACT_Msk /;"	d
SCB_SHCSR_BUSFAULTACT_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_SHCSR_BUSFAULTACT_Pos /;"	d
SCB_SHCSR_BUSFAULTENA_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_SHCSR_BUSFAULTENA_Msk /;"	d
SCB_SHCSR_BUSFAULTENA_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_SHCSR_BUSFAULTENA_Pos /;"	d
SCB_SHCSR_BUSFAULTPENDED_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_SHCSR_BUSFAULTPENDED_Msk /;"	d
SCB_SHCSR_BUSFAULTPENDED_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_SHCSR_BUSFAULTPENDED_Pos /;"	d
SCB_SHCSR_MEMFAULTACT_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_SHCSR_MEMFAULTACT_Msk /;"	d
SCB_SHCSR_MEMFAULTACT_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_SHCSR_MEMFAULTACT_Pos /;"	d
SCB_SHCSR_MEMFAULTENA_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_SHCSR_MEMFAULTENA_Msk /;"	d
SCB_SHCSR_MEMFAULTENA_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_SHCSR_MEMFAULTENA_Pos /;"	d
SCB_SHCSR_MEMFAULTPENDED_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_SHCSR_MEMFAULTPENDED_Msk /;"	d
SCB_SHCSR_MEMFAULTPENDED_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_SHCSR_MEMFAULTPENDED_Pos /;"	d
SCB_SHCSR_MONITORACT_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_SHCSR_MONITORACT_Msk /;"	d
SCB_SHCSR_MONITORACT_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_SHCSR_MONITORACT_Pos /;"	d
SCB_SHCSR_PENDSVACT_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_SHCSR_PENDSVACT_Msk /;"	d
SCB_SHCSR_PENDSVACT_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_SHCSR_PENDSVACT_Pos /;"	d
SCB_SHCSR_SVCALLACT_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_SHCSR_SVCALLACT_Msk /;"	d
SCB_SHCSR_SVCALLACT_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_SHCSR_SVCALLACT_Pos /;"	d
SCB_SHCSR_SVCALLPENDED_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_SHCSR_SVCALLPENDED_Msk /;"	d
SCB_SHCSR_SVCALLPENDED_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_SHCSR_SVCALLPENDED_Pos /;"	d
SCB_SHCSR_SYSTICKACT_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_SHCSR_SYSTICKACT_Msk /;"	d
SCB_SHCSR_SYSTICKACT_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_SHCSR_SYSTICKACT_Pos /;"	d
SCB_SHCSR_USGFAULTACT_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_SHCSR_USGFAULTACT_Msk /;"	d
SCB_SHCSR_USGFAULTACT_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_SHCSR_USGFAULTACT_Pos /;"	d
SCB_SHCSR_USGFAULTENA_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_SHCSR_USGFAULTENA_Msk /;"	d
SCB_SHCSR_USGFAULTENA_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_SHCSR_USGFAULTENA_Pos /;"	d
SCB_SHCSR_USGFAULTPENDED_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_SHCSR_USGFAULTPENDED_Msk /;"	d
SCB_SHCSR_USGFAULTPENDED_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_SHCSR_USGFAULTPENDED_Pos /;"	d
SCB_Type	mbed-src/targets/cmsis/core_cm4.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon111
SCB_VTOR_TBLOFF_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_VTOR_TBLOFF_Msk /;"	d
SCB_VTOR_TBLOFF_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCB_VTOR_TBLOFF_Pos /;"	d
SCR	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon111
SCS_BASE	mbed-src/targets/cmsis/core_cm4.h	/^#define SCS_BASE /;"	d
SCnSCB	mbed-src/targets/cmsis/core_cm4.h	/^#define SCnSCB /;"	d
SCnSCB_ACTLR_DISDEFWBUF_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCnSCB_ACTLR_DISDEFWBUF_Msk /;"	d
SCnSCB_ACTLR_DISDEFWBUF_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCnSCB_ACTLR_DISDEFWBUF_Pos /;"	d
SCnSCB_ACTLR_DISFOLD_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCnSCB_ACTLR_DISFOLD_Msk /;"	d
SCnSCB_ACTLR_DISFOLD_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCnSCB_ACTLR_DISFOLD_Pos /;"	d
SCnSCB_ACTLR_DISFPCA_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCnSCB_ACTLR_DISFPCA_Msk /;"	d
SCnSCB_ACTLR_DISFPCA_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCnSCB_ACTLR_DISFPCA_Pos /;"	d
SCnSCB_ACTLR_DISMCYCINT_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCnSCB_ACTLR_DISMCYCINT_Msk /;"	d
SCnSCB_ACTLR_DISMCYCINT_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCnSCB_ACTLR_DISMCYCINT_Pos /;"	d
SCnSCB_ACTLR_DISOOFP_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCnSCB_ACTLR_DISOOFP_Msk /;"	d
SCnSCB_ACTLR_DISOOFP_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCnSCB_ACTLR_DISOOFP_Pos /;"	d
SCnSCB_ICTR_INTLINESNUM_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SCnSCB_ICTR_INTLINESNUM_Msk /;"	d
SCnSCB_ICTR_INTLINESNUM_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SCnSCB_ICTR_INTLINESNUM_Pos /;"	d
SCnSCB_Type	mbed-src/targets/cmsis/core_cm4.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anon112
SHCSR	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon111
SHP	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint8_t  SHP[12];                 \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) *\/$/;"	m	struct:__anon111
SLEEPCNT	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t SLEEPCNT;                \/*!< Offset: 0x010 (R\/W)  Sleep Count Register                      *\/$/;"	m	struct:__anon116
SPPR	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t SPPR;                    \/*!< Offset: 0x0F0 (R\/W)  Selected Pin Protocol Register *\/$/;"	m	struct:__anon117
SPSEL	mbed-src/targets/cmsis/core_cm4.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon108::__anon109
SSPSR	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t SSPSR;                   \/*!< Offset: 0x000 (R\/ )  Supported Parallel Port Size Register     *\/$/;"	m	struct:__anon117
STIR	mbed-src/targets/cmsis/core_cm4.h	/^  __O  uint32_t STIR;                    \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt Register     *\/$/;"	m	struct:__anon110
SysTick	mbed-src/targets/cmsis/core_cm4.h	/^#define SysTick /;"	d
SysTick_BASE	mbed-src/targets/cmsis/core_cm4.h	/^#define SysTick_BASE /;"	d
SysTick_CALIB_NOREF_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SysTick_CALIB_NOREF_Msk /;"	d
SysTick_CALIB_NOREF_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SysTick_CALIB_NOREF_Pos /;"	d
SysTick_CALIB_SKEW_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SysTick_CALIB_SKEW_Msk /;"	d
SysTick_CALIB_SKEW_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SysTick_CALIB_SKEW_Pos /;"	d
SysTick_CALIB_TENMS_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SysTick_CALIB_TENMS_Msk /;"	d
SysTick_CALIB_TENMS_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SysTick_CALIB_TENMS_Pos /;"	d
SysTick_CTRL_CLKSOURCE_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SysTick_CTRL_CLKSOURCE_Msk /;"	d
SysTick_CTRL_CLKSOURCE_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SysTick_CTRL_CLKSOURCE_Pos /;"	d
SysTick_CTRL_COUNTFLAG_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SysTick_CTRL_COUNTFLAG_Msk /;"	d
SysTick_CTRL_COUNTFLAG_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SysTick_CTRL_COUNTFLAG_Pos /;"	d
SysTick_CTRL_ENABLE_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SysTick_CTRL_ENABLE_Msk /;"	d
SysTick_CTRL_ENABLE_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SysTick_CTRL_ENABLE_Pos /;"	d
SysTick_CTRL_TICKINT_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SysTick_CTRL_TICKINT_Msk /;"	d
SysTick_CTRL_TICKINT_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SysTick_CTRL_TICKINT_Pos /;"	d
SysTick_Config	mbed-src/targets/cmsis/core_cm4.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_LOAD_RELOAD_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SysTick_LOAD_RELOAD_Msk /;"	d
SysTick_LOAD_RELOAD_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SysTick_LOAD_RELOAD_Pos /;"	d
SysTick_Type	mbed-src/targets/cmsis/core_cm4.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon113
SysTick_VAL_CURRENT_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define SysTick_VAL_CURRENT_Msk /;"	d
SysTick_VAL_CURRENT_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define SysTick_VAL_CURRENT_Pos /;"	d
T	mbed-src/targets/cmsis/core_cm4.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon106::__anon107
TCR	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t TCR;                     \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register                *\/$/;"	m	struct:__anon114
TER	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t TER;                     \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register                 *\/$/;"	m	struct:__anon114
TPI	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI /;"	d
TPI_ACPR_PRESCALER_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_ACPR_PRESCALER_Msk /;"	d
TPI_ACPR_PRESCALER_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_ACPR_PRESCALER_Pos /;"	d
TPI_BASE	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_BASE /;"	d
TPI_DEVID_AsynClkIn_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_DEVID_AsynClkIn_Msk /;"	d
TPI_DEVID_AsynClkIn_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_DEVID_AsynClkIn_Pos /;"	d
TPI_DEVID_MANCVALID_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_DEVID_MANCVALID_Msk /;"	d
TPI_DEVID_MANCVALID_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_DEVID_MANCVALID_Pos /;"	d
TPI_DEVID_MinBufSz_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_DEVID_MinBufSz_Msk /;"	d
TPI_DEVID_MinBufSz_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_DEVID_MinBufSz_Pos /;"	d
TPI_DEVID_NRZVALID_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_DEVID_NRZVALID_Msk /;"	d
TPI_DEVID_NRZVALID_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_DEVID_NRZVALID_Pos /;"	d
TPI_DEVID_NrTraceInput_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_DEVID_NrTraceInput_Msk /;"	d
TPI_DEVID_NrTraceInput_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_DEVID_NrTraceInput_Pos /;"	d
TPI_DEVID_PTINVALID_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_DEVID_PTINVALID_Msk /;"	d
TPI_DEVID_PTINVALID_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_DEVID_PTINVALID_Pos /;"	d
TPI_DEVTYPE_MajorType_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_DEVTYPE_MajorType_Msk /;"	d
TPI_DEVTYPE_MajorType_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_DEVTYPE_MajorType_Pos /;"	d
TPI_DEVTYPE_SubType_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_DEVTYPE_SubType_Msk /;"	d
TPI_DEVTYPE_SubType_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_DEVTYPE_SubType_Pos /;"	d
TPI_FFCR_EnFCont_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FFCR_EnFCont_Msk /;"	d
TPI_FFCR_EnFCont_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FFCR_EnFCont_Pos /;"	d
TPI_FFCR_TrigIn_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FFCR_TrigIn_Msk /;"	d
TPI_FFCR_TrigIn_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FFCR_TrigIn_Pos /;"	d
TPI_FFSR_FlInProg_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FFSR_FlInProg_Msk /;"	d
TPI_FFSR_FlInProg_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FFSR_FlInProg_Pos /;"	d
TPI_FFSR_FtNonStop_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FFSR_FtNonStop_Msk /;"	d
TPI_FFSR_FtNonStop_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FFSR_FtNonStop_Pos /;"	d
TPI_FFSR_FtStopped_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FFSR_FtStopped_Msk /;"	d
TPI_FFSR_FtStopped_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FFSR_FtStopped_Pos /;"	d
TPI_FFSR_TCPresent_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FFSR_TCPresent_Msk /;"	d
TPI_FFSR_TCPresent_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FFSR_TCPresent_Pos /;"	d
TPI_FIFO0_ETM0_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FIFO0_ETM0_Msk /;"	d
TPI_FIFO0_ETM0_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FIFO0_ETM0_Pos /;"	d
TPI_FIFO0_ETM1_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FIFO0_ETM1_Msk /;"	d
TPI_FIFO0_ETM1_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FIFO0_ETM1_Pos /;"	d
TPI_FIFO0_ETM2_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FIFO0_ETM2_Msk /;"	d
TPI_FIFO0_ETM2_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FIFO0_ETM2_Pos /;"	d
TPI_FIFO0_ETM_ATVALID_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FIFO0_ETM_ATVALID_Msk /;"	d
TPI_FIFO0_ETM_ATVALID_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FIFO0_ETM_ATVALID_Pos /;"	d
TPI_FIFO0_ETM_bytecount_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FIFO0_ETM_bytecount_Msk /;"	d
TPI_FIFO0_ETM_bytecount_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FIFO0_ETM_bytecount_Pos /;"	d
TPI_FIFO0_ITM_ATVALID_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FIFO0_ITM_ATVALID_Msk /;"	d
TPI_FIFO0_ITM_ATVALID_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FIFO0_ITM_ATVALID_Pos /;"	d
TPI_FIFO0_ITM_bytecount_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FIFO0_ITM_bytecount_Msk /;"	d
TPI_FIFO0_ITM_bytecount_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FIFO0_ITM_bytecount_Pos /;"	d
TPI_FIFO1_ETM_ATVALID_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FIFO1_ETM_ATVALID_Msk /;"	d
TPI_FIFO1_ETM_ATVALID_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FIFO1_ETM_ATVALID_Pos /;"	d
TPI_FIFO1_ETM_bytecount_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FIFO1_ETM_bytecount_Msk /;"	d
TPI_FIFO1_ETM_bytecount_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FIFO1_ETM_bytecount_Pos /;"	d
TPI_FIFO1_ITM0_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FIFO1_ITM0_Msk /;"	d
TPI_FIFO1_ITM0_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FIFO1_ITM0_Pos /;"	d
TPI_FIFO1_ITM1_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FIFO1_ITM1_Msk /;"	d
TPI_FIFO1_ITM1_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FIFO1_ITM1_Pos /;"	d
TPI_FIFO1_ITM2_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FIFO1_ITM2_Msk /;"	d
TPI_FIFO1_ITM2_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FIFO1_ITM2_Pos /;"	d
TPI_FIFO1_ITM_ATVALID_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FIFO1_ITM_ATVALID_Msk /;"	d
TPI_FIFO1_ITM_ATVALID_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FIFO1_ITM_ATVALID_Pos /;"	d
TPI_FIFO1_ITM_bytecount_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FIFO1_ITM_bytecount_Msk /;"	d
TPI_FIFO1_ITM_bytecount_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_FIFO1_ITM_bytecount_Pos /;"	d
TPI_ITATBCTR0_ATREADY_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_ITATBCTR0_ATREADY_Msk /;"	d
TPI_ITATBCTR0_ATREADY_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_ITATBCTR0_ATREADY_Pos /;"	d
TPI_ITATBCTR2_ATREADY_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_ITATBCTR2_ATREADY_Msk /;"	d
TPI_ITATBCTR2_ATREADY_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_ITATBCTR2_ATREADY_Pos /;"	d
TPI_ITCTRL_Mode_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_ITCTRL_Mode_Msk /;"	d
TPI_ITCTRL_Mode_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_ITCTRL_Mode_Pos /;"	d
TPI_SPPR_TXMODE_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_SPPR_TXMODE_Msk /;"	d
TPI_SPPR_TXMODE_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_SPPR_TXMODE_Pos /;"	d
TPI_TRIGGER_TRIGGER_Msk	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_TRIGGER_TRIGGER_Msk /;"	d
TPI_TRIGGER_TRIGGER_Pos	mbed-src/targets/cmsis/core_cm4.h	/^#define TPI_TRIGGER_TRIGGER_Pos /;"	d
TPI_Type	mbed-src/targets/cmsis/core_cm4.h	/^} TPI_Type;$/;"	t	typeref:struct:__anon117
TPR	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t TPR;                     \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Register              *\/$/;"	m	struct:__anon114
TRIGGER	mbed-src/targets/cmsis/core_cm4.h	/^  __I  uint32_t TRIGGER;                 \/*!< Offset: 0xEE8 (R\/ )  TRIGGER *\/$/;"	m	struct:__anon117
TYPE	mbed-src/targets/cmsis/core_cm4.h	/^  __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register                              *\/$/;"	m	struct:__anon118
V	mbed-src/targets/cmsis/core_cm4.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon102::__anon103
V	mbed-src/targets/cmsis/core_cm4.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon106::__anon107
VAL	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon113
VTOR	mbed-src/targets/cmsis/core_cm4.h	/^  __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register                          *\/$/;"	m	struct:__anon111
Z	mbed-src/targets/cmsis/core_cm4.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon102::__anon103
Z	mbed-src/targets/cmsis/core_cm4.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon106::__anon107
__ASM	mbed-src/targets/cmsis/core_cm4.h	/^  #define __ASM /;"	d
__CM4_CMSIS_VERSION	mbed-src/targets/cmsis/core_cm4.h	/^#define __CM4_CMSIS_VERSION /;"	d
__CM4_CMSIS_VERSION_MAIN	mbed-src/targets/cmsis/core_cm4.h	/^#define __CM4_CMSIS_VERSION_MAIN /;"	d
__CM4_CMSIS_VERSION_SUB	mbed-src/targets/cmsis/core_cm4.h	/^#define __CM4_CMSIS_VERSION_SUB /;"	d
__CM4_REV	mbed-src/targets/cmsis/core_cm4.h	/^    #define __CM4_REV /;"	d
__CORE_CM4_H_DEPENDANT	mbed-src/targets/cmsis/core_cm4.h	/^#define __CORE_CM4_H_DEPENDANT$/;"	d
__CORE_CM4_H_GENERIC	mbed-src/targets/cmsis/core_cm4.h	/^#define __CORE_CM4_H_GENERIC$/;"	d
__CORTEX_M	mbed-src/targets/cmsis/core_cm4.h	/^#define __CORTEX_M /;"	d
__FPU_PRESENT	mbed-src/targets/cmsis/core_cm4.h	/^    #define __FPU_PRESENT /;"	d
__FPU_USED	mbed-src/targets/cmsis/core_cm4.h	/^      #define __FPU_USED /;"	d
__FPU_USED	mbed-src/targets/cmsis/core_cm4.h	/^    #define __FPU_USED /;"	d
__I	mbed-src/targets/cmsis/core_cm4.h	/^  #define   __I /;"	d
__INLINE	mbed-src/targets/cmsis/core_cm4.h	/^  #define __INLINE /;"	d
__IO	mbed-src/targets/cmsis/core_cm4.h	/^#define     __IO /;"	d
__MPU_PRESENT	mbed-src/targets/cmsis/core_cm4.h	/^    #define __MPU_PRESENT /;"	d
__NVIC_PRIO_BITS	mbed-src/targets/cmsis/core_cm4.h	/^    #define __NVIC_PRIO_BITS /;"	d
__O	mbed-src/targets/cmsis/core_cm4.h	/^#define     __O /;"	d
__STATIC_INLINE	mbed-src/targets/cmsis/core_cm4.h	/^  #define __STATIC_INLINE /;"	d
__Vendor_SysTickConfig	mbed-src/targets/cmsis/core_cm4.h	/^    #define __Vendor_SysTickConfig /;"	d
_reserved0	mbed-src/targets/cmsis/core_cm4.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon106::__anon107
_reserved0	mbed-src/targets/cmsis/core_cm4.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon104::__anon105
_reserved0	mbed-src/targets/cmsis/core_cm4.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon102::__anon103
_reserved0	mbed-src/targets/cmsis/core_cm4.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon108::__anon109
_reserved0	mbed-src/targets/cmsis/core_cm4.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon106::__anon107
_reserved1	mbed-src/targets/cmsis/core_cm4.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon106::__anon107
b	mbed-src/targets/cmsis/core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon102	typeref:struct:__anon102::__anon103
b	mbed-src/targets/cmsis/core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon104	typeref:struct:__anon104::__anon105
b	mbed-src/targets/cmsis/core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon106	typeref:struct:__anon106::__anon107
b	mbed-src/targets/cmsis/core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon108	typeref:struct:__anon108::__anon109
nPRIV	mbed-src/targets/cmsis/core_cm4.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon108::__anon109
u16	mbed-src/targets/cmsis/core_cm4.h	/^    __O  uint16_t   u16;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit                  *\/$/;"	m	union:__anon114::__anon115
u32	mbed-src/targets/cmsis/core_cm4.h	/^    __O  uint32_t   u32;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit                  *\/$/;"	m	union:__anon114::__anon115
u8	mbed-src/targets/cmsis/core_cm4.h	/^    __O  uint8_t    u8;                  \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit                   *\/$/;"	m	union:__anon114::__anon115
w	mbed-src/targets/cmsis/core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon102
w	mbed-src/targets/cmsis/core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon104
w	mbed-src/targets/cmsis/core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon106
w	mbed-src/targets/cmsis/core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon108
xPSR_Type	mbed-src/targets/cmsis/core_cm4.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon106
__CORE_CM4_SIMD_H	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __CORE_CM4_SIMD_H$/;"	d
__PKHBT	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __PKHBT(/;"	d
__PKHTB	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __PKHTB(/;"	d
__QADD	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __QADD /;"	d
__QADD	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD(uint32_t op1, uint32_t op2)$/;"	f
__QADD16	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __QADD16 /;"	d
__QADD16	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)$/;"	f
__QADD8	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __QADD8 /;"	d
__QADD8	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)$/;"	f
__QASX	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __QASX /;"	d
__QASX	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QASX(uint32_t op1, uint32_t op2)$/;"	f
__QSAX	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __QSAX /;"	d
__QSAX	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)$/;"	f
__QSUB	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __QSUB /;"	d
__QSUB	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB(uint32_t op1, uint32_t op2)$/;"	f
__QSUB16	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __QSUB16 /;"	d
__QSUB16	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)$/;"	f
__QSUB8	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __QSUB8 /;"	d
__QSUB8	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)$/;"	f
__SADD16	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __SADD16 /;"	d
__SADD16	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)$/;"	f
__SADD8	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __SADD8 /;"	d
__SADD8	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)$/;"	f
__SASX	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __SASX /;"	d
__SASX	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SASX(uint32_t op1, uint32_t op2)$/;"	f
__SEL	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __SEL /;"	d
__SEL	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SEL  (uint32_t op1, uint32_t op2)$/;"	f
__SHADD16	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __SHADD16 /;"	d
__SHADD16	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)$/;"	f
__SHADD8	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __SHADD8 /;"	d
__SHADD8	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)$/;"	f
__SHASX	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __SHASX /;"	d
__SHASX	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)$/;"	f
__SHSAX	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __SHSAX /;"	d
__SHSAX	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)$/;"	f
__SHSUB16	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __SHSUB16 /;"	d
__SHSUB16	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)$/;"	f
__SHSUB8	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __SHSUB8 /;"	d
__SHSUB8	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)$/;"	f
__SMLAD	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __SMLAD /;"	d
__SMLAD	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLADX	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __SMLADX /;"	d
__SMLADX	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLALD	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __SMLALD /;"	d
__SMLALD	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __SMLALD(/;"	d
__SMLALDX	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __SMLALDX /;"	d
__SMLALDX	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __SMLALDX(/;"	d
__SMLSD	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __SMLSD /;"	d
__SMLSD	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLSDX	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __SMLSDX /;"	d
__SMLSDX	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLSLD	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __SMLSLD /;"	d
__SMLSLD	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __SMLSLD(/;"	d
__SMLSLDX	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __SMLSLDX /;"	d
__SMLSLDX	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __SMLSLDX(/;"	d
__SMMLA	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __SMMLA(/;"	d
__SMMLA	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3)$/;"	f
__SMUAD	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __SMUAD /;"	d
__SMUAD	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)$/;"	f
__SMUADX	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __SMUADX /;"	d
__SMUADX	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)$/;"	f
__SMUSD	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __SMUSD /;"	d
__SMUSD	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)$/;"	f
__SMUSDX	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __SMUSDX /;"	d
__SMUSDX	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)$/;"	f
__SSAT16	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __SSAT16 /;"	d
__SSAT16	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __SSAT16(/;"	d
__SSAX	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __SSAX /;"	d
__SSAX	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)$/;"	f
__SSUB16	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __SSUB16 /;"	d
__SSUB16	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)$/;"	f
__SSUB8	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __SSUB8 /;"	d
__SSUB8	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)$/;"	f
__SXTAB16	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __SXTAB16 /;"	d
__SXTAB16	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)$/;"	f
__SXTB16	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __SXTB16 /;"	d
__SXTB16	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTB16(uint32_t op1)$/;"	f
__UADD16	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __UADD16 /;"	d
__UADD16	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)$/;"	f
__UADD8	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __UADD8 /;"	d
__UADD8	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)$/;"	f
__UASX	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __UASX /;"	d
__UASX	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UASX(uint32_t op1, uint32_t op2)$/;"	f
__UHADD16	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __UHADD16 /;"	d
__UHADD16	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)$/;"	f
__UHADD8	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __UHADD8 /;"	d
__UHADD8	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)$/;"	f
__UHASX	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __UHASX /;"	d
__UHASX	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)$/;"	f
__UHSAX	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __UHSAX /;"	d
__UHSAX	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)$/;"	f
__UHSUB16	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __UHSUB16 /;"	d
__UHSUB16	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)$/;"	f
__UHSUB8	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __UHSUB8 /;"	d
__UHSUB8	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)$/;"	f
__UQADD16	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __UQADD16 /;"	d
__UQADD16	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)$/;"	f
__UQADD8	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __UQADD8 /;"	d
__UQADD8	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)$/;"	f
__UQASX	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __UQASX /;"	d
__UQASX	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)$/;"	f
__UQSAX	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __UQSAX /;"	d
__UQSAX	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)$/;"	f
__UQSUB16	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __UQSUB16 /;"	d
__UQSUB16	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)$/;"	f
__UQSUB8	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __UQSUB8 /;"	d
__UQSUB8	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)$/;"	f
__USAD8	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __USAD8 /;"	d
__USAD8	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)$/;"	f
__USADA8	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __USADA8 /;"	d
__USADA8	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__USAT16	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __USAT16 /;"	d
__USAT16	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __USAT16(/;"	d
__USAX	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __USAX /;"	d
__USAX	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAX(uint32_t op1, uint32_t op2)$/;"	f
__USUB16	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __USUB16 /;"	d
__USUB16	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)$/;"	f
__USUB8	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __USUB8 /;"	d
__USUB8	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)$/;"	f
__UXTAB16	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __UXTAB16 /;"	d
__UXTAB16	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)$/;"	f
__UXTB16	mbed-src/targets/cmsis/core_cm4_simd.h	/^#define __UXTB16 /;"	d
__UXTB16	mbed-src/targets/cmsis/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTB16(uint32_t op1)$/;"	f
ABFSR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t ABFSR;                   \/*!< Offset: 0x2A8 (R\/W)  Auxiliary Bus Fault Status Register                   *\/$/;"	m	struct:__anon130
ACPR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t ACPR;                    \/*!< Offset: 0x010 (R\/W)  Asynchronous Clock Prescaler Register *\/$/;"	m	struct:__anon136
ACTLR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t ACTLR;                   \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register              *\/$/;"	m	struct:__anon131
AFSR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t AFSR;                    \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Register                       *\/$/;"	m	struct:__anon130
AHBPCR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t AHBPCR;                  \/*!< Offset: 0x298 (R\/W)  AHBP Control Register                                 *\/$/;"	m	struct:__anon130
AHBSCR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t AHBSCR;                  \/*!< Offset: 0x2A0 (R\/W)  AHB Slave Control Register                            *\/$/;"	m	struct:__anon130
AIRCR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon130
APSR_C_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define APSR_C_Msk /;"	d
APSR_C_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define APSR_C_Pos /;"	d
APSR_GE_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define APSR_GE_Msk /;"	d
APSR_GE_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define APSR_GE_Pos /;"	d
APSR_N_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define APSR_N_Msk /;"	d
APSR_N_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define APSR_N_Pos /;"	d
APSR_Q_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define APSR_Q_Msk /;"	d
APSR_Q_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define APSR_Q_Pos /;"	d
APSR_Type	mbed-src/targets/cmsis/core_cm7.h	/^} APSR_Type;$/;"	t	typeref:union:__anon121
APSR_V_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define APSR_V_Msk /;"	d
APSR_V_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define APSR_V_Pos /;"	d
APSR_Z_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define APSR_Z_Msk /;"	d
APSR_Z_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define APSR_Z_Pos /;"	d
BFAR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t BFAR;                    \/*!< Offset: 0x038 (R\/W)  BusFault Address Register                             *\/$/;"	m	struct:__anon130
C	mbed-src/targets/cmsis/core_cm7.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon121::__anon122
C	mbed-src/targets/cmsis/core_cm7.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon125::__anon126
CACR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t CACR;                    \/*!< Offset: 0x29C (R\/W)  L1 Cache Control Register                             *\/$/;"	m	struct:__anon130
CALIB	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon132
CCR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon130
CCSIDR	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t CCSIDR;                  \/*!< Offset: 0x080 (R\/ )  Cache Size ID Register                                *\/$/;"	m	struct:__anon130
CCSIDR_LSSHIFT	mbed-src/targets/cmsis/core_cm7.h	/^#define CCSIDR_LSSHIFT(/;"	d
CCSIDR_SETS	mbed-src/targets/cmsis/core_cm7.h	/^#define CCSIDR_SETS(/;"	d
CCSIDR_WAYS	mbed-src/targets/cmsis/core_cm7.h	/^#define CCSIDR_WAYS(/;"	d
CFSR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t CFSR;                    \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status Register                    *\/$/;"	m	struct:__anon130
CID0	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t CID0;                    \/*!< Offset: 0xFF0 (R\/ )  ITM Component  Identification Register #0 *\/$/;"	m	struct:__anon133
CID1	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t CID1;                    \/*!< Offset: 0xFF4 (R\/ )  ITM Component  Identification Register #1 *\/$/;"	m	struct:__anon133
CID2	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t CID2;                    \/*!< Offset: 0xFF8 (R\/ )  ITM Component  Identification Register #2 *\/$/;"	m	struct:__anon133
CID3	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t CID3;                    \/*!< Offset: 0xFFC (R\/ )  ITM Component  Identification Register #3 *\/$/;"	m	struct:__anon133
CLAIMCLR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t CLAIMCLR;                \/*!< Offset: 0xFA4 (R\/W)  Claim tag clear *\/$/;"	m	struct:__anon136
CLAIMSET	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t CLAIMSET;                \/*!< Offset: 0xFA0 (R\/W)  Claim tag set *\/$/;"	m	struct:__anon136
CLIDR	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t CLIDR;                   \/*!< Offset: 0x078 (R\/ )  Cache Level ID register                               *\/$/;"	m	struct:__anon130
COMP0	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t COMP0;                   \/*!< Offset: 0x020 (R\/W)  Comparator Register 0                     *\/$/;"	m	struct:__anon135
COMP1	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t COMP1;                   \/*!< Offset: 0x030 (R\/W)  Comparator Register 1                     *\/$/;"	m	struct:__anon135
COMP2	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t COMP2;                   \/*!< Offset: 0x040 (R\/W)  Comparator Register 2                     *\/$/;"	m	struct:__anon135
COMP3	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t COMP3;                   \/*!< Offset: 0x050 (R\/W)  Comparator Register 3                     *\/$/;"	m	struct:__anon135
CONTROL_FPCA_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define CONTROL_FPCA_Msk /;"	d
CONTROL_FPCA_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define CONTROL_FPCA_Pos /;"	d
CONTROL_SPSEL_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define CONTROL_SPSEL_Msk /;"	d
CONTROL_SPSEL_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define CONTROL_SPSEL_Pos /;"	d
CONTROL_Type	mbed-src/targets/cmsis/core_cm7.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon127
CONTROL_nPRIV_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define CONTROL_nPRIV_Msk /;"	d
CONTROL_nPRIV_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define CONTROL_nPRIV_Pos /;"	d
CPACR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t CPACR;                   \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control Register                   *\/$/;"	m	struct:__anon130
CPICNT	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t CPICNT;                  \/*!< Offset: 0x008 (R\/W)  CPI Count Register                        *\/$/;"	m	struct:__anon135
CPUID	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon130
CSPSR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t CSPSR;                   \/*!< Offset: 0x004 (R\/W)  Current Parallel Port Size Register *\/$/;"	m	struct:__anon136
CSSELR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t CSSELR;                  \/*!< Offset: 0x084 (R\/W)  Cache Size Selection Register                         *\/$/;"	m	struct:__anon130
CTR	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t CTR;                     \/*!< Offset: 0x07C (R\/ )  Cache Type register                                   *\/$/;"	m	struct:__anon130
CTRL	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  Control Register                          *\/$/;"	m	struct:__anon135
CTRL	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon132
CTRL	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register                           *\/$/;"	m	struct:__anon137
CYCCNT	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t CYCCNT;                  \/*!< Offset: 0x004 (R\/W)  Cycle Count Register                      *\/$/;"	m	struct:__anon135
CoreDebug	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug /;"	d
CoreDebug_BASE	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_BASE /;"	d
CoreDebug_DCRSR_REGSEL_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DCRSR_REGSEL_Msk /;"	d
CoreDebug_DCRSR_REGSEL_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DCRSR_REGSEL_Pos /;"	d
CoreDebug_DCRSR_REGWnR_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DCRSR_REGWnR_Msk /;"	d
CoreDebug_DCRSR_REGWnR_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DCRSR_REGWnR_Pos /;"	d
CoreDebug_DEMCR_MON_EN_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DEMCR_MON_EN_Msk /;"	d
CoreDebug_DEMCR_MON_EN_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DEMCR_MON_EN_Pos /;"	d
CoreDebug_DEMCR_MON_PEND_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DEMCR_MON_PEND_Msk /;"	d
CoreDebug_DEMCR_MON_PEND_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DEMCR_MON_PEND_Pos /;"	d
CoreDebug_DEMCR_MON_REQ_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DEMCR_MON_REQ_Msk /;"	d
CoreDebug_DEMCR_MON_REQ_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DEMCR_MON_REQ_Pos /;"	d
CoreDebug_DEMCR_MON_STEP_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DEMCR_MON_STEP_Msk /;"	d
CoreDebug_DEMCR_MON_STEP_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DEMCR_MON_STEP_Pos /;"	d
CoreDebug_DEMCR_TRCENA_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DEMCR_TRCENA_Msk /;"	d
CoreDebug_DEMCR_TRCENA_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DEMCR_TRCENA_Pos /;"	d
CoreDebug_DEMCR_VC_BUSERR_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DEMCR_VC_BUSERR_Msk /;"	d
CoreDebug_DEMCR_VC_BUSERR_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DEMCR_VC_BUSERR_Pos /;"	d
CoreDebug_DEMCR_VC_CHKERR_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DEMCR_VC_CHKERR_Msk /;"	d
CoreDebug_DEMCR_VC_CHKERR_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DEMCR_VC_CHKERR_Pos /;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DEMCR_VC_CORERESET_Msk /;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DEMCR_VC_CORERESET_Pos /;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DEMCR_VC_HARDERR_Msk /;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DEMCR_VC_HARDERR_Pos /;"	d
CoreDebug_DEMCR_VC_INTERR_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DEMCR_VC_INTERR_Msk /;"	d
CoreDebug_DEMCR_VC_INTERR_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DEMCR_VC_INTERR_Pos /;"	d
CoreDebug_DEMCR_VC_MMERR_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DEMCR_VC_MMERR_Msk /;"	d
CoreDebug_DEMCR_VC_MMERR_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DEMCR_VC_MMERR_Pos /;"	d
CoreDebug_DEMCR_VC_NOCPERR_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DEMCR_VC_NOCPERR_Msk /;"	d
CoreDebug_DEMCR_VC_NOCPERR_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DEMCR_VC_NOCPERR_Pos /;"	d
CoreDebug_DEMCR_VC_STATERR_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DEMCR_VC_STATERR_Msk /;"	d
CoreDebug_DEMCR_VC_STATERR_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DEMCR_VC_STATERR_Pos /;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DHCSR_C_DEBUGEN_Msk /;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DHCSR_C_DEBUGEN_Pos /;"	d
CoreDebug_DHCSR_C_HALT_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DHCSR_C_HALT_Msk /;"	d
CoreDebug_DHCSR_C_HALT_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DHCSR_C_HALT_Pos /;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DHCSR_C_MASKINTS_Msk /;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DHCSR_C_MASKINTS_Pos /;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DHCSR_C_SNAPSTALL_Msk /;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DHCSR_C_SNAPSTALL_Pos /;"	d
CoreDebug_DHCSR_C_STEP_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DHCSR_C_STEP_Msk /;"	d
CoreDebug_DHCSR_C_STEP_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DHCSR_C_STEP_Pos /;"	d
CoreDebug_DHCSR_DBGKEY_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DHCSR_DBGKEY_Msk /;"	d
CoreDebug_DHCSR_DBGKEY_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DHCSR_DBGKEY_Pos /;"	d
CoreDebug_DHCSR_S_HALT_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DHCSR_S_HALT_Msk /;"	d
CoreDebug_DHCSR_S_HALT_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DHCSR_S_HALT_Pos /;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DHCSR_S_LOCKUP_Msk /;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DHCSR_S_LOCKUP_Pos /;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DHCSR_S_REGRDY_Msk /;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DHCSR_S_REGRDY_Pos /;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DHCSR_S_RESET_ST_Msk /;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DHCSR_S_RESET_ST_Pos /;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DHCSR_S_RETIRE_ST_Msk /;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DHCSR_S_RETIRE_ST_Pos /;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DHCSR_S_SLEEP_Msk /;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define CoreDebug_DHCSR_S_SLEEP_Pos /;"	d
CoreDebug_Type	mbed-src/targets/cmsis/core_cm7.h	/^} CoreDebug_Type;$/;"	t	typeref:struct:__anon139
DCCIMVAC	mbed-src/targets/cmsis/core_cm7.h	/^  __O  uint32_t DCCIMVAC;                \/*!< Offset: 0x270 ( \/W)  D-Cache Clean and Invalidate by MVA to PoC            *\/$/;"	m	struct:__anon130
DCCISW	mbed-src/targets/cmsis/core_cm7.h	/^  __O  uint32_t DCCISW;                  \/*!< Offset: 0x274 ( \/W)  D-Cache Clean and Invalidate by Set-way               *\/$/;"	m	struct:__anon130
DCCMVAC	mbed-src/targets/cmsis/core_cm7.h	/^  __O  uint32_t DCCMVAC;                 \/*!< Offset: 0x268 ( \/W)  D-Cache Clean by MVA to PoC                           *\/$/;"	m	struct:__anon130
DCCMVAU	mbed-src/targets/cmsis/core_cm7.h	/^  __O  uint32_t DCCMVAU;                 \/*!< Offset: 0x264 ( \/W)  D-Cache Clean by MVA to PoU                           *\/$/;"	m	struct:__anon130
DCCSW	mbed-src/targets/cmsis/core_cm7.h	/^  __O  uint32_t DCCSW;                   \/*!< Offset: 0x26C ( \/W)  D-Cache Clean by Set-way                              *\/$/;"	m	struct:__anon130
DCIMVAC	mbed-src/targets/cmsis/core_cm7.h	/^  __O  uint32_t DCIMVAC;                 \/*!< Offset: 0x25C ( \/W)  D-Cache Invalidate by MVA to PoC                      *\/$/;"	m	struct:__anon130
DCISW	mbed-src/targets/cmsis/core_cm7.h	/^  __O  uint32_t DCISW;                   \/*!< Offset: 0x260 ( \/W)  D-Cache Invalidate by Set-way                         *\/$/;"	m	struct:__anon130
DCRDR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t DCRDR;                   \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Register            *\/$/;"	m	struct:__anon139
DCRSR	mbed-src/targets/cmsis/core_cm7.h	/^  __O  uint32_t DCRSR;                   \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selector Register        *\/$/;"	m	struct:__anon139
DEMCR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t DEMCR;                   \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor Control Register *\/$/;"	m	struct:__anon139
DEVID	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t DEVID;                   \/*!< Offset: 0xFC8 (R\/ )  TPIU_DEVID *\/$/;"	m	struct:__anon136
DEVTYPE	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t DEVTYPE;                 \/*!< Offset: 0xFCC (R\/ )  TPIU_DEVTYPE *\/$/;"	m	struct:__anon136
DFSR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t DFSR;                    \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register                           *\/$/;"	m	struct:__anon130
DHCSR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t DHCSR;                   \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and Status Register    *\/$/;"	m	struct:__anon139
DTCMCR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t DTCMCR;                  \/*!< Offset: 0x294 (R\/W)  Data Tightly-Coupled Memory Control Registers         *\/$/;"	m	struct:__anon130
DWT	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT /;"	d
DWT_BASE	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_BASE /;"	d
DWT_CPICNT_CPICNT_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_CPICNT_CPICNT_Msk /;"	d
DWT_CPICNT_CPICNT_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_CPICNT_CPICNT_Pos /;"	d
DWT_CTRL_CPIEVTENA_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_CTRL_CPIEVTENA_Msk /;"	d
DWT_CTRL_CPIEVTENA_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_CTRL_CPIEVTENA_Pos /;"	d
DWT_CTRL_CYCCNTENA_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_CTRL_CYCCNTENA_Msk /;"	d
DWT_CTRL_CYCCNTENA_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_CTRL_CYCCNTENA_Pos /;"	d
DWT_CTRL_CYCEVTENA_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_CTRL_CYCEVTENA_Msk /;"	d
DWT_CTRL_CYCEVTENA_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_CTRL_CYCEVTENA_Pos /;"	d
DWT_CTRL_CYCTAP_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_CTRL_CYCTAP_Msk /;"	d
DWT_CTRL_CYCTAP_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_CTRL_CYCTAP_Pos /;"	d
DWT_CTRL_EXCEVTENA_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_CTRL_EXCEVTENA_Msk /;"	d
DWT_CTRL_EXCEVTENA_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_CTRL_EXCEVTENA_Pos /;"	d
DWT_CTRL_EXCTRCENA_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_CTRL_EXCTRCENA_Msk /;"	d
DWT_CTRL_EXCTRCENA_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_CTRL_EXCTRCENA_Pos /;"	d
DWT_CTRL_FOLDEVTENA_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_CTRL_FOLDEVTENA_Msk /;"	d
DWT_CTRL_FOLDEVTENA_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_CTRL_FOLDEVTENA_Pos /;"	d
DWT_CTRL_LSUEVTENA_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_CTRL_LSUEVTENA_Msk /;"	d
DWT_CTRL_LSUEVTENA_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_CTRL_LSUEVTENA_Pos /;"	d
DWT_CTRL_NOCYCCNT_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_CTRL_NOCYCCNT_Msk /;"	d
DWT_CTRL_NOCYCCNT_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_CTRL_NOCYCCNT_Pos /;"	d
DWT_CTRL_NOEXTTRIG_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_CTRL_NOEXTTRIG_Msk /;"	d
DWT_CTRL_NOEXTTRIG_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_CTRL_NOEXTTRIG_Pos /;"	d
DWT_CTRL_NOPRFCNT_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_CTRL_NOPRFCNT_Msk /;"	d
DWT_CTRL_NOPRFCNT_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_CTRL_NOPRFCNT_Pos /;"	d
DWT_CTRL_NOTRCPKT_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_CTRL_NOTRCPKT_Msk /;"	d
DWT_CTRL_NOTRCPKT_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_CTRL_NOTRCPKT_Pos /;"	d
DWT_CTRL_NUMCOMP_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_CTRL_NUMCOMP_Msk /;"	d
DWT_CTRL_NUMCOMP_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_CTRL_NUMCOMP_Pos /;"	d
DWT_CTRL_PCSAMPLENA_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_CTRL_PCSAMPLENA_Msk /;"	d
DWT_CTRL_PCSAMPLENA_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_CTRL_PCSAMPLENA_Pos /;"	d
DWT_CTRL_POSTINIT_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_CTRL_POSTINIT_Msk /;"	d
DWT_CTRL_POSTINIT_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_CTRL_POSTINIT_Pos /;"	d
DWT_CTRL_POSTPRESET_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_CTRL_POSTPRESET_Msk /;"	d
DWT_CTRL_POSTPRESET_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_CTRL_POSTPRESET_Pos /;"	d
DWT_CTRL_SLEEPEVTENA_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_CTRL_SLEEPEVTENA_Msk /;"	d
DWT_CTRL_SLEEPEVTENA_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_CTRL_SLEEPEVTENA_Pos /;"	d
DWT_CTRL_SYNCTAP_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_CTRL_SYNCTAP_Msk /;"	d
DWT_CTRL_SYNCTAP_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_CTRL_SYNCTAP_Pos /;"	d
DWT_EXCCNT_EXCCNT_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_EXCCNT_EXCCNT_Msk /;"	d
DWT_EXCCNT_EXCCNT_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_EXCCNT_EXCCNT_Pos /;"	d
DWT_FOLDCNT_FOLDCNT_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_FOLDCNT_FOLDCNT_Msk /;"	d
DWT_FOLDCNT_FOLDCNT_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_FOLDCNT_FOLDCNT_Pos /;"	d
DWT_FUNCTION_CYCMATCH_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_FUNCTION_CYCMATCH_Msk /;"	d
DWT_FUNCTION_CYCMATCH_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_FUNCTION_CYCMATCH_Pos /;"	d
DWT_FUNCTION_DATAVADDR0_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_FUNCTION_DATAVADDR0_Msk /;"	d
DWT_FUNCTION_DATAVADDR0_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_FUNCTION_DATAVADDR0_Pos /;"	d
DWT_FUNCTION_DATAVADDR1_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_FUNCTION_DATAVADDR1_Msk /;"	d
DWT_FUNCTION_DATAVADDR1_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_FUNCTION_DATAVADDR1_Pos /;"	d
DWT_FUNCTION_DATAVMATCH_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_FUNCTION_DATAVMATCH_Msk /;"	d
DWT_FUNCTION_DATAVMATCH_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_FUNCTION_DATAVMATCH_Pos /;"	d
DWT_FUNCTION_DATAVSIZE_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_FUNCTION_DATAVSIZE_Msk /;"	d
DWT_FUNCTION_DATAVSIZE_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_FUNCTION_DATAVSIZE_Pos /;"	d
DWT_FUNCTION_EMITRANGE_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_FUNCTION_EMITRANGE_Msk /;"	d
DWT_FUNCTION_EMITRANGE_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_FUNCTION_EMITRANGE_Pos /;"	d
DWT_FUNCTION_FUNCTION_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_FUNCTION_FUNCTION_Msk /;"	d
DWT_FUNCTION_FUNCTION_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_FUNCTION_FUNCTION_Pos /;"	d
DWT_FUNCTION_LNK1ENA_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_FUNCTION_LNK1ENA_Msk /;"	d
DWT_FUNCTION_LNK1ENA_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_FUNCTION_LNK1ENA_Pos /;"	d
DWT_FUNCTION_MATCHED_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_FUNCTION_MATCHED_Msk /;"	d
DWT_FUNCTION_MATCHED_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_FUNCTION_MATCHED_Pos /;"	d
DWT_LSUCNT_LSUCNT_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_LSUCNT_LSUCNT_Msk /;"	d
DWT_LSUCNT_LSUCNT_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_LSUCNT_LSUCNT_Pos /;"	d
DWT_MASK_MASK_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_MASK_MASK_Msk /;"	d
DWT_MASK_MASK_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_MASK_MASK_Pos /;"	d
DWT_SLEEPCNT_SLEEPCNT_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_SLEEPCNT_SLEEPCNT_Msk /;"	d
DWT_SLEEPCNT_SLEEPCNT_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define DWT_SLEEPCNT_SLEEPCNT_Pos /;"	d
DWT_Type	mbed-src/targets/cmsis/core_cm7.h	/^} DWT_Type;$/;"	t	typeref:struct:__anon135
EXCCNT	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t EXCCNT;                  \/*!< Offset: 0x00C (R\/W)  Exception Overhead Count Register         *\/$/;"	m	struct:__anon135
FFCR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t FFCR;                    \/*!< Offset: 0x304 (R\/W)  Formatter and Flush Control Register *\/$/;"	m	struct:__anon136
FFSR	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t FFSR;                    \/*!< Offset: 0x300 (R\/ )  Formatter and Flush Status Register *\/$/;"	m	struct:__anon136
FIFO0	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t FIFO0;                   \/*!< Offset: 0xEEC (R\/ )  Integration ETM Data *\/$/;"	m	struct:__anon136
FIFO1	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t FIFO1;                   \/*!< Offset: 0xEFC (R\/ )  Integration ITM Data *\/$/;"	m	struct:__anon136
FOLDCNT	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t FOLDCNT;                 \/*!< Offset: 0x018 (R\/W)  Folded-instruction Count Register         *\/$/;"	m	struct:__anon135
FPCA	mbed-src/targets/cmsis/core_cm7.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon127::__anon128
FPCAR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t FPCAR;                   \/*!< Offset: 0x008 (R\/W)  Floating-Point Context Address Register               *\/$/;"	m	struct:__anon138
FPCCR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t FPCCR;                   \/*!< Offset: 0x004 (R\/W)  Floating-Point Context Control Register               *\/$/;"	m	struct:__anon138
FPDSCR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t FPDSCR;                  \/*!< Offset: 0x00C (R\/W)  Floating-Point Default Status Control Register        *\/$/;"	m	struct:__anon138
FPU	mbed-src/targets/cmsis/core_cm7.h	/^  #define FPU /;"	d
FPU_BASE	mbed-src/targets/cmsis/core_cm7.h	/^  #define FPU_BASE /;"	d
FPU_FPCAR_ADDRESS_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_FPCAR_ADDRESS_Msk /;"	d
FPU_FPCAR_ADDRESS_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_FPCAR_ADDRESS_Pos /;"	d
FPU_FPCCR_ASPEN_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_FPCCR_ASPEN_Msk /;"	d
FPU_FPCCR_ASPEN_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_FPCCR_ASPEN_Pos /;"	d
FPU_FPCCR_BFRDY_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_FPCCR_BFRDY_Msk /;"	d
FPU_FPCCR_BFRDY_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_FPCCR_BFRDY_Pos /;"	d
FPU_FPCCR_HFRDY_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_FPCCR_HFRDY_Msk /;"	d
FPU_FPCCR_HFRDY_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_FPCCR_HFRDY_Pos /;"	d
FPU_FPCCR_LSPACT_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_FPCCR_LSPACT_Msk /;"	d
FPU_FPCCR_LSPACT_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_FPCCR_LSPACT_Pos /;"	d
FPU_FPCCR_LSPEN_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_FPCCR_LSPEN_Msk /;"	d
FPU_FPCCR_LSPEN_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_FPCCR_LSPEN_Pos /;"	d
FPU_FPCCR_MMRDY_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_FPCCR_MMRDY_Msk /;"	d
FPU_FPCCR_MMRDY_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_FPCCR_MMRDY_Pos /;"	d
FPU_FPCCR_MONRDY_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_FPCCR_MONRDY_Msk /;"	d
FPU_FPCCR_MONRDY_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_FPCCR_MONRDY_Pos /;"	d
FPU_FPCCR_THREAD_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_FPCCR_THREAD_Msk /;"	d
FPU_FPCCR_THREAD_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_FPCCR_THREAD_Pos /;"	d
FPU_FPCCR_USER_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_FPCCR_USER_Msk /;"	d
FPU_FPCCR_USER_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_FPCCR_USER_Pos /;"	d
FPU_FPDSCR_AHP_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_FPDSCR_AHP_Msk /;"	d
FPU_FPDSCR_AHP_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_FPDSCR_AHP_Pos /;"	d
FPU_FPDSCR_DN_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_FPDSCR_DN_Msk /;"	d
FPU_FPDSCR_DN_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_FPDSCR_DN_Pos /;"	d
FPU_FPDSCR_FZ_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_FPDSCR_FZ_Msk /;"	d
FPU_FPDSCR_FZ_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_FPDSCR_FZ_Pos /;"	d
FPU_FPDSCR_RMode_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_FPDSCR_RMode_Msk /;"	d
FPU_FPDSCR_RMode_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_FPDSCR_RMode_Pos /;"	d
FPU_MVFR0_A_SIMD_registers_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_MVFR0_A_SIMD_registers_Msk /;"	d
FPU_MVFR0_A_SIMD_registers_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_MVFR0_A_SIMD_registers_Pos /;"	d
FPU_MVFR0_Divide_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_MVFR0_Divide_Msk /;"	d
FPU_MVFR0_Divide_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_MVFR0_Divide_Pos /;"	d
FPU_MVFR0_Double_precision_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_MVFR0_Double_precision_Msk /;"	d
FPU_MVFR0_Double_precision_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_MVFR0_Double_precision_Pos /;"	d
FPU_MVFR0_FP_excep_trapping_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_MVFR0_FP_excep_trapping_Msk /;"	d
FPU_MVFR0_FP_excep_trapping_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_MVFR0_FP_excep_trapping_Pos /;"	d
FPU_MVFR0_FP_rounding_modes_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_MVFR0_FP_rounding_modes_Msk /;"	d
FPU_MVFR0_FP_rounding_modes_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_MVFR0_FP_rounding_modes_Pos /;"	d
FPU_MVFR0_Short_vectors_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_MVFR0_Short_vectors_Msk /;"	d
FPU_MVFR0_Short_vectors_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_MVFR0_Short_vectors_Pos /;"	d
FPU_MVFR0_Single_precision_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_MVFR0_Single_precision_Msk /;"	d
FPU_MVFR0_Single_precision_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_MVFR0_Single_precision_Pos /;"	d
FPU_MVFR0_Square_root_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_MVFR0_Square_root_Msk /;"	d
FPU_MVFR0_Square_root_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_MVFR0_Square_root_Pos /;"	d
FPU_MVFR1_D_NaN_mode_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_MVFR1_D_NaN_mode_Msk /;"	d
FPU_MVFR1_D_NaN_mode_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_MVFR1_D_NaN_mode_Pos /;"	d
FPU_MVFR1_FP_HPFP_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_MVFR1_FP_HPFP_Msk /;"	d
FPU_MVFR1_FP_HPFP_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_MVFR1_FP_HPFP_Pos /;"	d
FPU_MVFR1_FP_fused_MAC_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_MVFR1_FP_fused_MAC_Msk /;"	d
FPU_MVFR1_FP_fused_MAC_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_MVFR1_FP_fused_MAC_Pos /;"	d
FPU_MVFR1_FtZ_mode_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_MVFR1_FtZ_mode_Msk /;"	d
FPU_MVFR1_FtZ_mode_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define FPU_MVFR1_FtZ_mode_Pos /;"	d
FPU_Type	mbed-src/targets/cmsis/core_cm7.h	/^} FPU_Type;$/;"	t	typeref:struct:__anon138
FSCR	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t FSCR;                    \/*!< Offset: 0x308 (R\/ )  Formatter Synchronization Counter Register *\/$/;"	m	struct:__anon136
FUNCTION0	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t FUNCTION0;               \/*!< Offset: 0x028 (R\/W)  Function Register 0                       *\/$/;"	m	struct:__anon135
FUNCTION1	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t FUNCTION1;               \/*!< Offset: 0x038 (R\/W)  Function Register 1                       *\/$/;"	m	struct:__anon135
FUNCTION2	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t FUNCTION2;               \/*!< Offset: 0x048 (R\/W)  Function Register 2                       *\/$/;"	m	struct:__anon135
FUNCTION3	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t FUNCTION3;               \/*!< Offset: 0x058 (R\/W)  Function Register 3                       *\/$/;"	m	struct:__anon135
GE	mbed-src/targets/cmsis/core_cm7.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon121::__anon122
GE	mbed-src/targets/cmsis/core_cm7.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon125::__anon126
HFSR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t HFSR;                    \/*!< Offset: 0x02C (R\/W)  HardFault Status Register                             *\/$/;"	m	struct:__anon130
IABR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t IABR[8];                 \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Register           *\/$/;"	m	struct:__anon129
ICER	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t ICER[8];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register         *\/$/;"	m	struct:__anon129
ICIALLU	mbed-src/targets/cmsis/core_cm7.h	/^  __O  uint32_t ICIALLU;                 \/*!< Offset: 0x250 ( \/W)  I-Cache Invalidate All to PoU                         *\/$/;"	m	struct:__anon130
ICIMVAU	mbed-src/targets/cmsis/core_cm7.h	/^  __O  uint32_t ICIMVAU;                 \/*!< Offset: 0x258 ( \/W)  I-Cache Invalidate by MVA to PoU                      *\/$/;"	m	struct:__anon130
ICPR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t ICPR[8];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register        *\/$/;"	m	struct:__anon129
ICSR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon130
ICTR	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t ICTR;                    \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type Register      *\/$/;"	m	struct:__anon131
ID_AFR	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t ID_AFR;                  \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register                            *\/$/;"	m	struct:__anon130
ID_DFR	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t ID_DFR;                  \/*!< Offset: 0x048 (R\/ )  Debug Feature Register                                *\/$/;"	m	struct:__anon130
ID_ISAR	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t ID_ISAR[5];              \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes Register                   *\/$/;"	m	struct:__anon130
ID_MFR	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t ID_MFR[4];               \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Register                         *\/$/;"	m	struct:__anon130
ID_PFR	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t ID_PFR[2];               \/*!< Offset: 0x040 (R\/ )  Processor Feature Register                            *\/$/;"	m	struct:__anon130
IMCR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t IMCR;                    \/*!< Offset: 0xF00 (R\/W)  ITM Integration Mode Control Register     *\/$/;"	m	struct:__anon133
IP	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint8_t  IP[240];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register (8Bit wide) *\/$/;"	m	struct:__anon129
IPSR_ISR_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define IPSR_ISR_Msk /;"	d
IPSR_ISR_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define IPSR_ISR_Pos /;"	d
IPSR_Type	mbed-src/targets/cmsis/core_cm7.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon123
IRR	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t IRR;                     \/*!< Offset: 0xEFC (R\/ )  ITM Integration Read Register             *\/$/;"	m	struct:__anon133
ISER	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t ISER[8];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon129
ISPR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t ISPR[8];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register          *\/$/;"	m	struct:__anon129
ISR	mbed-src/targets/cmsis/core_cm7.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon123::__anon124
ISR	mbed-src/targets/cmsis/core_cm7.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon125::__anon126
IT	mbed-src/targets/cmsis/core_cm7.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon125::__anon126
ITATBCTR0	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t ITATBCTR0;               \/*!< Offset: 0xEF8 (R\/ )  ITATBCTR0 *\/$/;"	m	struct:__anon136
ITATBCTR2	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t ITATBCTR2;               \/*!< Offset: 0xEF0 (R\/ )  ITATBCTR2 *\/$/;"	m	struct:__anon136
ITCMCR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t ITCMCR;                  \/*!< Offset: 0x290 (R\/W)  Instruction Tightly-Coupled Memory Control Register   *\/$/;"	m	struct:__anon130
ITCTRL	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t ITCTRL;                  \/*!< Offset: 0xF00 (R\/W)  Integration Mode Control *\/$/;"	m	struct:__anon136
ITM	mbed-src/targets/cmsis/core_cm7.h	/^#define ITM /;"	d
ITM_BASE	mbed-src/targets/cmsis/core_cm7.h	/^#define ITM_BASE /;"	d
ITM_CheckChar	mbed-src/targets/cmsis/core_cm7.h	/^__STATIC_INLINE int32_t ITM_CheckChar (void) {$/;"	f
ITM_IMCR_INTEGRATION_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define ITM_IMCR_INTEGRATION_Msk /;"	d
ITM_IMCR_INTEGRATION_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define ITM_IMCR_INTEGRATION_Pos /;"	d
ITM_IRR_ATREADYM_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define ITM_IRR_ATREADYM_Msk /;"	d
ITM_IRR_ATREADYM_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define ITM_IRR_ATREADYM_Pos /;"	d
ITM_IWR_ATVALIDM_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define ITM_IWR_ATVALIDM_Msk /;"	d
ITM_IWR_ATVALIDM_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define ITM_IWR_ATVALIDM_Pos /;"	d
ITM_LSR_Access_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define ITM_LSR_Access_Msk /;"	d
ITM_LSR_Access_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define ITM_LSR_Access_Pos /;"	d
ITM_LSR_ByteAcc_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define ITM_LSR_ByteAcc_Msk /;"	d
ITM_LSR_ByteAcc_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define ITM_LSR_ByteAcc_Pos /;"	d
ITM_LSR_Present_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define ITM_LSR_Present_Msk /;"	d
ITM_LSR_Present_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define ITM_LSR_Present_Pos /;"	d
ITM_RXBUFFER_EMPTY	mbed-src/targets/cmsis/core_cm7.h	/^#define                 ITM_RXBUFFER_EMPTY /;"	d
ITM_ReceiveChar	mbed-src/targets/cmsis/core_cm7.h	/^__STATIC_INLINE int32_t ITM_ReceiveChar (void) {$/;"	f
ITM_SendChar	mbed-src/targets/cmsis/core_cm7.h	/^__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	f
ITM_TCR_BUSY_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define ITM_TCR_BUSY_Msk /;"	d
ITM_TCR_BUSY_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define ITM_TCR_BUSY_Pos /;"	d
ITM_TCR_DWTENA_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define ITM_TCR_DWTENA_Msk /;"	d
ITM_TCR_DWTENA_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define ITM_TCR_DWTENA_Pos /;"	d
ITM_TCR_GTSFREQ_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define ITM_TCR_GTSFREQ_Msk /;"	d
ITM_TCR_GTSFREQ_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define ITM_TCR_GTSFREQ_Pos /;"	d
ITM_TCR_ITMENA_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define ITM_TCR_ITMENA_Msk /;"	d
ITM_TCR_ITMENA_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define ITM_TCR_ITMENA_Pos /;"	d
ITM_TCR_SWOENA_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define ITM_TCR_SWOENA_Msk /;"	d
ITM_TCR_SWOENA_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define ITM_TCR_SWOENA_Pos /;"	d
ITM_TCR_SYNCENA_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define ITM_TCR_SYNCENA_Msk /;"	d
ITM_TCR_SYNCENA_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define ITM_TCR_SYNCENA_Pos /;"	d
ITM_TCR_TSENA_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define ITM_TCR_TSENA_Msk /;"	d
ITM_TCR_TSENA_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define ITM_TCR_TSENA_Pos /;"	d
ITM_TCR_TSPrescale_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define ITM_TCR_TSPrescale_Msk /;"	d
ITM_TCR_TSPrescale_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define ITM_TCR_TSPrescale_Pos /;"	d
ITM_TCR_TraceBusID_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define ITM_TCR_TraceBusID_Msk /;"	d
ITM_TCR_TraceBusID_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define ITM_TCR_TraceBusID_Pos /;"	d
ITM_TPR_PRIVMASK_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define ITM_TPR_PRIVMASK_Msk /;"	d
ITM_TPR_PRIVMASK_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define ITM_TPR_PRIVMASK_Pos /;"	d
ITM_Type	mbed-src/targets/cmsis/core_cm7.h	/^} ITM_Type;$/;"	t	typeref:struct:__anon133
IWR	mbed-src/targets/cmsis/core_cm7.h	/^  __O  uint32_t IWR;                     \/*!< Offset: 0xEF8 ( \/W)  ITM Integration Write Register            *\/$/;"	m	struct:__anon133
LAR	mbed-src/targets/cmsis/core_cm7.h	/^  __O  uint32_t LAR;                     \/*!< Offset: 0xFB0 (  W)  Lock Access Register                      *\/$/;"	m	struct:__anon135
LAR	mbed-src/targets/cmsis/core_cm7.h	/^  __O  uint32_t LAR;                     \/*!< Offset: 0xFB0 ( \/W)  ITM Lock Access Register                  *\/$/;"	m	struct:__anon133
LOAD	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon132
LSR	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t LSR;                     \/*!< Offset: 0xFB4 (R  )  Lock Status Register                      *\/$/;"	m	struct:__anon135
LSR	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t LSR;                     \/*!< Offset: 0xFB4 (R\/ )  ITM Lock Status Register                  *\/$/;"	m	struct:__anon133
LSUCNT	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t LSUCNT;                  \/*!< Offset: 0x014 (R\/W)  LSU Count Register                        *\/$/;"	m	struct:__anon135
MASK0	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t MASK0;                   \/*!< Offset: 0x024 (R\/W)  Mask Register 0                           *\/$/;"	m	struct:__anon135
MASK1	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t MASK1;                   \/*!< Offset: 0x034 (R\/W)  Mask Register 1                           *\/$/;"	m	struct:__anon135
MASK2	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t MASK2;                   \/*!< Offset: 0x044 (R\/W)  Mask Register 2                           *\/$/;"	m	struct:__anon135
MASK3	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t MASK3;                   \/*!< Offset: 0x054 (R\/W)  Mask Register 3                           *\/$/;"	m	struct:__anon135
MMFAR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t MMFAR;                   \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Register                      *\/$/;"	m	struct:__anon130
MPU	mbed-src/targets/cmsis/core_cm7.h	/^  #define MPU /;"	d
MPU_BASE	mbed-src/targets/cmsis/core_cm7.h	/^  #define MPU_BASE /;"	d
MPU_CTRL_ENABLE_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_CTRL_ENABLE_Msk /;"	d
MPU_CTRL_ENABLE_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_CTRL_ENABLE_Pos /;"	d
MPU_CTRL_HFNMIENA_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_CTRL_HFNMIENA_Msk /;"	d
MPU_CTRL_HFNMIENA_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_CTRL_HFNMIENA_Pos /;"	d
MPU_CTRL_PRIVDEFENA_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_CTRL_PRIVDEFENA_Msk /;"	d
MPU_CTRL_PRIVDEFENA_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_CTRL_PRIVDEFENA_Pos /;"	d
MPU_RASR_AP_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_RASR_AP_Msk /;"	d
MPU_RASR_AP_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_RASR_AP_Pos /;"	d
MPU_RASR_ATTRS_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_RASR_ATTRS_Msk /;"	d
MPU_RASR_ATTRS_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_RASR_ATTRS_Pos /;"	d
MPU_RASR_B_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_RASR_B_Msk /;"	d
MPU_RASR_B_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_RASR_B_Pos /;"	d
MPU_RASR_C_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_RASR_C_Msk /;"	d
MPU_RASR_C_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_RASR_C_Pos /;"	d
MPU_RASR_ENABLE_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_RASR_ENABLE_Msk /;"	d
MPU_RASR_ENABLE_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_RASR_ENABLE_Pos /;"	d
MPU_RASR_SIZE_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_RASR_SIZE_Msk /;"	d
MPU_RASR_SIZE_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_RASR_SIZE_Pos /;"	d
MPU_RASR_SRD_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_RASR_SRD_Msk /;"	d
MPU_RASR_SRD_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_RASR_SRD_Pos /;"	d
MPU_RASR_S_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_RASR_S_Msk /;"	d
MPU_RASR_S_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_RASR_S_Pos /;"	d
MPU_RASR_TEX_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_RASR_TEX_Msk /;"	d
MPU_RASR_TEX_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_RASR_TEX_Pos /;"	d
MPU_RASR_XN_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_RASR_XN_Msk /;"	d
MPU_RASR_XN_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_RASR_XN_Pos /;"	d
MPU_RBAR_ADDR_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_RBAR_ADDR_Msk /;"	d
MPU_RBAR_ADDR_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_RBAR_ADDR_Pos /;"	d
MPU_RBAR_REGION_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_RBAR_REGION_Msk /;"	d
MPU_RBAR_REGION_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_RBAR_REGION_Pos /;"	d
MPU_RBAR_VALID_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_RBAR_VALID_Msk /;"	d
MPU_RBAR_VALID_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_RBAR_VALID_Pos /;"	d
MPU_RNR_REGION_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_RNR_REGION_Msk /;"	d
MPU_RNR_REGION_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_RNR_REGION_Pos /;"	d
MPU_TYPE_DREGION_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_TYPE_DREGION_Msk /;"	d
MPU_TYPE_DREGION_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_TYPE_DREGION_Pos /;"	d
MPU_TYPE_IREGION_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_TYPE_IREGION_Msk /;"	d
MPU_TYPE_IREGION_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_TYPE_IREGION_Pos /;"	d
MPU_TYPE_SEPARATE_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_TYPE_SEPARATE_Msk /;"	d
MPU_TYPE_SEPARATE_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define MPU_TYPE_SEPARATE_Pos /;"	d
MPU_Type	mbed-src/targets/cmsis/core_cm7.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon137
MVFR0	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t MVFR0;                   \/*!< Offset: 0x010 (R\/ )  Media and FP Feature Register 0                       *\/$/;"	m	struct:__anon138
MVFR0	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t MVFR0;                   \/*!< Offset: 0x240 (R\/ )  Media and VFP Feature Register 0                      *\/$/;"	m	struct:__anon130
MVFR1	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t MVFR1;                   \/*!< Offset: 0x014 (R\/ )  Media and FP Feature Register 1                       *\/$/;"	m	struct:__anon138
MVFR1	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t MVFR1;                   \/*!< Offset: 0x244 (R\/ )  Media and VFP Feature Register 1                      *\/$/;"	m	struct:__anon130
MVFR2	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t MVFR2;                   \/*!< Offset: 0x018 (R\/ )  Media and FP Feature Register 2                       *\/$/;"	m	struct:__anon138
MVFR2	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t MVFR2;                   \/*!< Offset: 0x248 (R\/ )  Media and VFP Feature Register 1                      *\/$/;"	m	struct:__anon130
N	mbed-src/targets/cmsis/core_cm7.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon121::__anon122
N	mbed-src/targets/cmsis/core_cm7.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon125::__anon126
NVIC	mbed-src/targets/cmsis/core_cm7.h	/^#define NVIC /;"	d
NVIC_BASE	mbed-src/targets/cmsis/core_cm7.h	/^#define NVIC_BASE /;"	d
NVIC_ClearPendingIRQ	mbed-src/targets/cmsis/core_cm7.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DecodePriority	mbed-src/targets/cmsis/core_cm7.h	/^__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)$/;"	f
NVIC_DisableIRQ	mbed-src/targets/cmsis/core_cm7.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	mbed-src/targets/cmsis/core_cm7.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EncodePriority	mbed-src/targets/cmsis/core_cm7.h	/^__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)$/;"	f
NVIC_GetActive	mbed-src/targets/cmsis/core_cm7.h	/^__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	mbed-src/targets/cmsis/core_cm7.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	mbed-src/targets/cmsis/core_cm7.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_GetPriorityGrouping	mbed-src/targets/cmsis/core_cm7.h	/^__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)$/;"	f
NVIC_STIR_INTID_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define NVIC_STIR_INTID_Msk /;"	d
NVIC_STIR_INTID_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define NVIC_STIR_INTID_Pos /;"	d
NVIC_SetPendingIRQ	mbed-src/targets/cmsis/core_cm7.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPriority	mbed-src/targets/cmsis/core_cm7.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SetPriorityGrouping	mbed-src/targets/cmsis/core_cm7.h	/^__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f
NVIC_SystemReset	mbed-src/targets/cmsis/core_cm7.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_Type	mbed-src/targets/cmsis/core_cm7.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon129
PCSR	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t PCSR;                    \/*!< Offset: 0x01C (R\/ )  Program Counter Sample Register           *\/$/;"	m	struct:__anon135
PID0	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t PID0;                    \/*!< Offset: 0xFE0 (R\/ )  ITM Peripheral Identification Register #0 *\/$/;"	m	struct:__anon133
PID1	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t PID1;                    \/*!< Offset: 0xFE4 (R\/ )  ITM Peripheral Identification Register #1 *\/$/;"	m	struct:__anon133
PID2	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t PID2;                    \/*!< Offset: 0xFE8 (R\/ )  ITM Peripheral Identification Register #2 *\/$/;"	m	struct:__anon133
PID3	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t PID3;                    \/*!< Offset: 0xFEC (R\/ )  ITM Peripheral Identification Register #3 *\/$/;"	m	struct:__anon133
PID4	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t PID4;                    \/*!< Offset: 0xFD0 (R\/ )  ITM Peripheral Identification Register #4 *\/$/;"	m	struct:__anon133
PID5	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t PID5;                    \/*!< Offset: 0xFD4 (R\/ )  ITM Peripheral Identification Register #5 *\/$/;"	m	struct:__anon133
PID6	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t PID6;                    \/*!< Offset: 0xFD8 (R\/ )  ITM Peripheral Identification Register #6 *\/$/;"	m	struct:__anon133
PID7	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t PID7;                    \/*!< Offset: 0xFDC (R\/ )  ITM Peripheral Identification Register #7 *\/$/;"	m	struct:__anon133
PORT	mbed-src/targets/cmsis/core_cm7.h	/^  }  PORT [32];                          \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers               *\/$/;"	m	struct:__anon133	typeref:union:__anon133::__anon134
Q	mbed-src/targets/cmsis/core_cm7.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon121::__anon122
Q	mbed-src/targets/cmsis/core_cm7.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon125::__anon126
RASR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register         *\/$/;"	m	struct:__anon137
RASR_A1	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t RASR_A1;                 \/*!< Offset: 0x018 (R\/W)  MPU Alias 1 Region Attribute and Size Register *\/$/;"	m	struct:__anon137
RASR_A2	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t RASR_A2;                 \/*!< Offset: 0x020 (R\/W)  MPU Alias 2 Region Attribute and Size Register *\/$/;"	m	struct:__anon137
RASR_A3	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t RASR_A3;                 \/*!< Offset: 0x028 (R\/W)  MPU Alias 3 Region Attribute and Size Register *\/$/;"	m	struct:__anon137
RBAR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register               *\/$/;"	m	struct:__anon137
RBAR_A1	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t RBAR_A1;                 \/*!< Offset: 0x014 (R\/W)  MPU Alias 1 Region Base Address Register       *\/$/;"	m	struct:__anon137
RBAR_A2	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t RBAR_A2;                 \/*!< Offset: 0x01C (R\/W)  MPU Alias 2 Region Base Address Register       *\/$/;"	m	struct:__anon137
RBAR_A3	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t RBAR_A3;                 \/*!< Offset: 0x024 (R\/W)  MPU Alias 3 Region Base Address Register       *\/$/;"	m	struct:__anon137
RESERVED0	mbed-src/targets/cmsis/core_cm7.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon130
RESERVED0	mbed-src/targets/cmsis/core_cm7.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon131
RESERVED0	mbed-src/targets/cmsis/core_cm7.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon135
RESERVED0	mbed-src/targets/cmsis/core_cm7.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon138
RESERVED0	mbed-src/targets/cmsis/core_cm7.h	/^       uint32_t RESERVED0[24];$/;"	m	struct:__anon129
RESERVED0	mbed-src/targets/cmsis/core_cm7.h	/^       uint32_t RESERVED0[2];$/;"	m	struct:__anon136
RESERVED0	mbed-src/targets/cmsis/core_cm7.h	/^       uint32_t RESERVED0[864];$/;"	m	struct:__anon133
RESERVED1	mbed-src/targets/cmsis/core_cm7.h	/^       uint32_t RESERVED1[15];$/;"	m	struct:__anon133
RESERVED1	mbed-src/targets/cmsis/core_cm7.h	/^       uint32_t RESERVED1[1];$/;"	m	struct:__anon135
RESERVED1	mbed-src/targets/cmsis/core_cm7.h	/^       uint32_t RESERVED1[55];$/;"	m	struct:__anon136
RESERVED2	mbed-src/targets/cmsis/core_cm7.h	/^       uint32_t RESERVED2[131];$/;"	m	struct:__anon136
RESERVED2	mbed-src/targets/cmsis/core_cm7.h	/^       uint32_t RESERVED2[15];$/;"	m	struct:__anon133
RESERVED2	mbed-src/targets/cmsis/core_cm7.h	/^       uint32_t RESERVED2[1];$/;"	m	struct:__anon135
RESERVED2	mbed-src/targets/cmsis/core_cm7.h	/^       uint32_t RESERVED2[24];$/;"	m	struct:__anon129
RESERVED3	mbed-src/targets/cmsis/core_cm7.h	/^       uint32_t RESERVED3[24];$/;"	m	struct:__anon129
RESERVED3	mbed-src/targets/cmsis/core_cm7.h	/^       uint32_t RESERVED3[29];$/;"	m	struct:__anon133
RESERVED3	mbed-src/targets/cmsis/core_cm7.h	/^       uint32_t RESERVED3[759];$/;"	m	struct:__anon136
RESERVED3	mbed-src/targets/cmsis/core_cm7.h	/^       uint32_t RESERVED3[93];$/;"	m	struct:__anon130
RESERVED3	mbed-src/targets/cmsis/core_cm7.h	/^       uint32_t RESERVED3[981];$/;"	m	struct:__anon135
RESERVED4	mbed-src/targets/cmsis/core_cm7.h	/^       uint32_t RESERVED4[15];$/;"	m	struct:__anon130
RESERVED4	mbed-src/targets/cmsis/core_cm7.h	/^       uint32_t RESERVED4[1];$/;"	m	struct:__anon136
RESERVED4	mbed-src/targets/cmsis/core_cm7.h	/^       uint32_t RESERVED4[43];$/;"	m	struct:__anon133
RESERVED4	mbed-src/targets/cmsis/core_cm7.h	/^       uint32_t RESERVED4[56];$/;"	m	struct:__anon129
RESERVED5	mbed-src/targets/cmsis/core_cm7.h	/^       uint32_t RESERVED5[1];$/;"	m	struct:__anon130
RESERVED5	mbed-src/targets/cmsis/core_cm7.h	/^       uint32_t RESERVED5[39];$/;"	m	struct:__anon136
RESERVED5	mbed-src/targets/cmsis/core_cm7.h	/^       uint32_t RESERVED5[644];$/;"	m	struct:__anon129
RESERVED5	mbed-src/targets/cmsis/core_cm7.h	/^       uint32_t RESERVED5[6];$/;"	m	struct:__anon133
RESERVED6	mbed-src/targets/cmsis/core_cm7.h	/^       uint32_t RESERVED6[1];$/;"	m	struct:__anon130
RESERVED7	mbed-src/targets/cmsis/core_cm7.h	/^       uint32_t RESERVED7[6];$/;"	m	struct:__anon130
RESERVED7	mbed-src/targets/cmsis/core_cm7.h	/^       uint32_t RESERVED7[8];$/;"	m	struct:__anon136
RESERVED8	mbed-src/targets/cmsis/core_cm7.h	/^       uint32_t RESERVED8[1];$/;"	m	struct:__anon130
RNR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register                     *\/$/;"	m	struct:__anon137
RSERVED1	mbed-src/targets/cmsis/core_cm7.h	/^       uint32_t RSERVED1[24];$/;"	m	struct:__anon129
SCB	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB /;"	d
SCB_ABFSR_AHBP_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ABFSR_AHBP_Msk /;"	d
SCB_ABFSR_AHBP_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ABFSR_AHBP_Pos /;"	d
SCB_ABFSR_AXIMTYPE_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ABFSR_AXIMTYPE_Msk /;"	d
SCB_ABFSR_AXIMTYPE_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ABFSR_AXIMTYPE_Pos /;"	d
SCB_ABFSR_AXIM_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ABFSR_AXIM_Msk /;"	d
SCB_ABFSR_AXIM_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ABFSR_AXIM_Pos /;"	d
SCB_ABFSR_DTCM_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ABFSR_DTCM_Msk /;"	d
SCB_ABFSR_DTCM_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ABFSR_DTCM_Pos /;"	d
SCB_ABFSR_EPPB_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ABFSR_EPPB_Msk /;"	d
SCB_ABFSR_EPPB_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ABFSR_EPPB_Pos /;"	d
SCB_ABFSR_ITCM_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ABFSR_ITCM_Msk /;"	d
SCB_ABFSR_ITCM_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ABFSR_ITCM_Pos /;"	d
SCB_AHBPCR_EN_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_AHBPCR_EN_Msk /;"	d
SCB_AHBPCR_EN_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_AHBPCR_EN_Pos /;"	d
SCB_AHBPCR_SZ_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_AHBPCR_SZ_Msk /;"	d
SCB_AHBPCR_SZ_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_AHBPCR_SZ_Pos /;"	d
SCB_AHBSCR_CTL_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_AHBSCR_CTL_Msk /;"	d
SCB_AHBSCR_CTL_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_AHBSCR_CTL_Pos /;"	d
SCB_AHBSCR_INITCOUNT_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_AHBSCR_INITCOUNT_Msk /;"	d
SCB_AHBSCR_INITCOUNT_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_AHBSCR_INITCOUNT_Pos /;"	d
SCB_AHBSCR_TPRI_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_AHBSCR_TPRI_Msk /;"	d
SCB_AHBSCR_TPRI_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_AHBSCR_TPRI_Pos /;"	d
SCB_AIRCR_ENDIANESS_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_AIRCR_ENDIANESS_Msk /;"	d
SCB_AIRCR_ENDIANESS_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_AIRCR_ENDIANESS_Pos /;"	d
SCB_AIRCR_PRIGROUP_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_AIRCR_PRIGROUP_Msk /;"	d
SCB_AIRCR_PRIGROUP_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_AIRCR_PRIGROUP_Pos /;"	d
SCB_AIRCR_SYSRESETREQ_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_AIRCR_SYSRESETREQ_Msk /;"	d
SCB_AIRCR_SYSRESETREQ_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_AIRCR_SYSRESETREQ_Pos /;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Msk /;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Pos /;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_AIRCR_VECTKEYSTAT_Msk /;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_AIRCR_VECTKEYSTAT_Pos /;"	d
SCB_AIRCR_VECTKEY_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_AIRCR_VECTKEY_Msk /;"	d
SCB_AIRCR_VECTKEY_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_AIRCR_VECTKEY_Pos /;"	d
SCB_AIRCR_VECTRESET_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_AIRCR_VECTRESET_Msk /;"	d
SCB_AIRCR_VECTRESET_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_AIRCR_VECTRESET_Pos /;"	d
SCB_BASE	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_BASE /;"	d
SCB_CACR_ECCEN_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CACR_ECCEN_Msk /;"	d
SCB_CACR_ECCEN_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CACR_ECCEN_Pos /;"	d
SCB_CACR_FORCEWT_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CACR_FORCEWT_Msk /;"	d
SCB_CACR_FORCEWT_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CACR_FORCEWT_Pos /;"	d
SCB_CACR_SIWT_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CACR_SIWT_Msk /;"	d
SCB_CACR_SIWT_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CACR_SIWT_Pos /;"	d
SCB_CCR_BFHFNMIGN_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CCR_BFHFNMIGN_Msk /;"	d
SCB_CCR_BFHFNMIGN_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CCR_BFHFNMIGN_Pos /;"	d
SCB_CCR_BP_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CCR_BP_Msk /;"	d
SCB_CCR_BP_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CCR_BP_Pos /;"	d
SCB_CCR_DC_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CCR_DC_Msk /;"	d
SCB_CCR_DC_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CCR_DC_Pos /;"	d
SCB_CCR_DIV_0_TRP_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CCR_DIV_0_TRP_Msk /;"	d
SCB_CCR_DIV_0_TRP_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CCR_DIV_0_TRP_Pos /;"	d
SCB_CCR_IC_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CCR_IC_Msk /;"	d
SCB_CCR_IC_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CCR_IC_Pos /;"	d
SCB_CCR_NONBASETHRDENA_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CCR_NONBASETHRDENA_Msk /;"	d
SCB_CCR_NONBASETHRDENA_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CCR_NONBASETHRDENA_Pos /;"	d
SCB_CCR_STKALIGN_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CCR_STKALIGN_Msk /;"	d
SCB_CCR_STKALIGN_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CCR_STKALIGN_Pos /;"	d
SCB_CCR_UNALIGN_TRP_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CCR_UNALIGN_TRP_Msk /;"	d
SCB_CCR_UNALIGN_TRP_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CCR_UNALIGN_TRP_Pos /;"	d
SCB_CCR_USERSETMPEND_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CCR_USERSETMPEND_Msk /;"	d
SCB_CCR_USERSETMPEND_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CCR_USERSETMPEND_Pos /;"	d
SCB_CCSIDR_ASSOCIATIVITY_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CCSIDR_ASSOCIATIVITY_Msk /;"	d
SCB_CCSIDR_ASSOCIATIVITY_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CCSIDR_ASSOCIATIVITY_Pos /;"	d
SCB_CCSIDR_LINESIZE_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CCSIDR_LINESIZE_Msk /;"	d
SCB_CCSIDR_LINESIZE_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CCSIDR_LINESIZE_Pos /;"	d
SCB_CCSIDR_NUMSETS_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CCSIDR_NUMSETS_Msk /;"	d
SCB_CCSIDR_NUMSETS_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CCSIDR_NUMSETS_Pos /;"	d
SCB_CCSIDR_RA_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CCSIDR_RA_Msk /;"	d
SCB_CCSIDR_RA_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CCSIDR_RA_Pos /;"	d
SCB_CCSIDR_WA_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CCSIDR_WA_Msk /;"	d
SCB_CCSIDR_WA_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CCSIDR_WA_Pos /;"	d
SCB_CCSIDR_WB_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CCSIDR_WB_Msk /;"	d
SCB_CCSIDR_WB_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CCSIDR_WB_Pos /;"	d
SCB_CCSIDR_WT_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CCSIDR_WT_Msk /;"	d
SCB_CCSIDR_WT_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CCSIDR_WT_Pos /;"	d
SCB_CFSR_BUSFAULTSR_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CFSR_BUSFAULTSR_Msk /;"	d
SCB_CFSR_BUSFAULTSR_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CFSR_BUSFAULTSR_Pos /;"	d
SCB_CFSR_MEMFAULTSR_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CFSR_MEMFAULTSR_Msk /;"	d
SCB_CFSR_MEMFAULTSR_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CFSR_MEMFAULTSR_Pos /;"	d
SCB_CFSR_USGFAULTSR_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CFSR_USGFAULTSR_Msk /;"	d
SCB_CFSR_USGFAULTSR_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CFSR_USGFAULTSR_Pos /;"	d
SCB_CLIDR_LOC_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CLIDR_LOC_Msk /;"	d
SCB_CLIDR_LOC_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CLIDR_LOC_Pos /;"	d
SCB_CLIDR_LOUU_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CLIDR_LOUU_Msk /;"	d
SCB_CLIDR_LOUU_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CLIDR_LOUU_Pos /;"	d
SCB_CPUID_ARCHITECTURE_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CPUID_ARCHITECTURE_Msk /;"	d
SCB_CPUID_ARCHITECTURE_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CPUID_ARCHITECTURE_Pos /;"	d
SCB_CPUID_IMPLEMENTER_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CPUID_IMPLEMENTER_Msk /;"	d
SCB_CPUID_IMPLEMENTER_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CPUID_IMPLEMENTER_Pos /;"	d
SCB_CPUID_PARTNO_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CPUID_PARTNO_Msk /;"	d
SCB_CPUID_PARTNO_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CPUID_PARTNO_Pos /;"	d
SCB_CPUID_REVISION_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CPUID_REVISION_Msk /;"	d
SCB_CPUID_REVISION_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CPUID_REVISION_Pos /;"	d
SCB_CPUID_VARIANT_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CPUID_VARIANT_Msk /;"	d
SCB_CPUID_VARIANT_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CPUID_VARIANT_Pos /;"	d
SCB_CSSELR_IND_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CSSELR_IND_Msk /;"	d
SCB_CSSELR_IND_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CSSELR_IND_Pos /;"	d
SCB_CSSELR_LEVEL_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CSSELR_LEVEL_Msk /;"	d
SCB_CSSELR_LEVEL_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CSSELR_LEVEL_Pos /;"	d
SCB_CTR_CWG_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CTR_CWG_Msk /;"	d
SCB_CTR_CWG_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CTR_CWG_Pos /;"	d
SCB_CTR_DMINLINE_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CTR_DMINLINE_Msk /;"	d
SCB_CTR_DMINLINE_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CTR_DMINLINE_Pos /;"	d
SCB_CTR_ERG_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CTR_ERG_Msk /;"	d
SCB_CTR_ERG_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CTR_ERG_Pos /;"	d
SCB_CTR_FORMAT_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CTR_FORMAT_Msk /;"	d
SCB_CTR_FORMAT_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CTR_FORMAT_Pos /;"	d
SCB_CTR_IMINLINE_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CTR_IMINLINE_Msk /;"	d
SCB_CTR_IMINLINE_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_CTR_IMINLINE_Pos /;"	d
SCB_CleanDCache	mbed-src/targets/cmsis/core_cm7.h	/^__STATIC_INLINE void SCB_CleanDCache (void)$/;"	f
SCB_CleanDCache_by_Addr	mbed-src/targets/cmsis/core_cm7.h	/^__STATIC_INLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)$/;"	f
SCB_CleanInvalidateDCache	mbed-src/targets/cmsis/core_cm7.h	/^__STATIC_INLINE void SCB_CleanInvalidateDCache (void)$/;"	f
SCB_CleanInvalidateDCache_by_Addr	mbed-src/targets/cmsis/core_cm7.h	/^__STATIC_INLINE void SCB_CleanInvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)$/;"	f
SCB_DFSR_BKPT_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_DFSR_BKPT_Msk /;"	d
SCB_DFSR_BKPT_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_DFSR_BKPT_Pos /;"	d
SCB_DFSR_DWTTRAP_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_DFSR_DWTTRAP_Msk /;"	d
SCB_DFSR_DWTTRAP_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_DFSR_DWTTRAP_Pos /;"	d
SCB_DFSR_EXTERNAL_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_DFSR_EXTERNAL_Msk /;"	d
SCB_DFSR_EXTERNAL_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_DFSR_EXTERNAL_Pos /;"	d
SCB_DFSR_HALTED_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_DFSR_HALTED_Msk /;"	d
SCB_DFSR_HALTED_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_DFSR_HALTED_Pos /;"	d
SCB_DFSR_VCATCH_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_DFSR_VCATCH_Msk /;"	d
SCB_DFSR_VCATCH_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_DFSR_VCATCH_Pos /;"	d
SCB_DTCMCR_EN_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_DTCMCR_EN_Msk /;"	d
SCB_DTCMCR_EN_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_DTCMCR_EN_Pos /;"	d
SCB_DTCMCR_RETEN_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_DTCMCR_RETEN_Msk /;"	d
SCB_DTCMCR_RETEN_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_DTCMCR_RETEN_Pos /;"	d
SCB_DTCMCR_RMW_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_DTCMCR_RMW_Msk /;"	d
SCB_DTCMCR_RMW_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_DTCMCR_RMW_Pos /;"	d
SCB_DTCMCR_SZ_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_DTCMCR_SZ_Msk /;"	d
SCB_DTCMCR_SZ_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_DTCMCR_SZ_Pos /;"	d
SCB_DisableDCache	mbed-src/targets/cmsis/core_cm7.h	/^__STATIC_INLINE void SCB_DisableDCache (void)$/;"	f
SCB_DisableICache	mbed-src/targets/cmsis/core_cm7.h	/^__STATIC_INLINE void SCB_DisableICache (void)$/;"	f
SCB_EnableDCache	mbed-src/targets/cmsis/core_cm7.h	/^__STATIC_INLINE void SCB_EnableDCache (void)$/;"	f
SCB_EnableICache	mbed-src/targets/cmsis/core_cm7.h	/^__STATIC_INLINE void SCB_EnableICache (void)$/;"	f
SCB_GetFPUType	mbed-src/targets/cmsis/core_cm7.h	/^__STATIC_INLINE uint32_t SCB_GetFPUType(void)$/;"	f
SCB_HFSR_DEBUGEVT_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_HFSR_DEBUGEVT_Msk /;"	d
SCB_HFSR_DEBUGEVT_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_HFSR_DEBUGEVT_Pos /;"	d
SCB_HFSR_FORCED_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_HFSR_FORCED_Msk /;"	d
SCB_HFSR_FORCED_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_HFSR_FORCED_Pos /;"	d
SCB_HFSR_VECTTBL_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_HFSR_VECTTBL_Msk /;"	d
SCB_HFSR_VECTTBL_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_HFSR_VECTTBL_Pos /;"	d
SCB_ICSR_ISRPENDING_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ICSR_ISRPENDING_Msk /;"	d
SCB_ICSR_ISRPENDING_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ICSR_ISRPENDING_Pos /;"	d
SCB_ICSR_ISRPREEMPT_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ICSR_ISRPREEMPT_Msk /;"	d
SCB_ICSR_ISRPREEMPT_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ICSR_ISRPREEMPT_Pos /;"	d
SCB_ICSR_NMIPENDSET_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ICSR_NMIPENDSET_Msk /;"	d
SCB_ICSR_NMIPENDSET_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ICSR_NMIPENDSET_Pos /;"	d
SCB_ICSR_PENDSTCLR_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ICSR_PENDSTCLR_Msk /;"	d
SCB_ICSR_PENDSTCLR_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ICSR_PENDSTCLR_Pos /;"	d
SCB_ICSR_PENDSTSET_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ICSR_PENDSTSET_Msk /;"	d
SCB_ICSR_PENDSTSET_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ICSR_PENDSTSET_Pos /;"	d
SCB_ICSR_PENDSVCLR_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ICSR_PENDSVCLR_Msk /;"	d
SCB_ICSR_PENDSVCLR_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ICSR_PENDSVCLR_Pos /;"	d
SCB_ICSR_PENDSVSET_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ICSR_PENDSVSET_Msk /;"	d
SCB_ICSR_PENDSVSET_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ICSR_PENDSVSET_Pos /;"	d
SCB_ICSR_RETTOBASE_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ICSR_RETTOBASE_Msk /;"	d
SCB_ICSR_RETTOBASE_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ICSR_RETTOBASE_Pos /;"	d
SCB_ICSR_VECTACTIVE_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ICSR_VECTACTIVE_Msk /;"	d
SCB_ICSR_VECTACTIVE_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ICSR_VECTACTIVE_Pos /;"	d
SCB_ICSR_VECTPENDING_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ICSR_VECTPENDING_Msk /;"	d
SCB_ICSR_VECTPENDING_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ICSR_VECTPENDING_Pos /;"	d
SCB_ITCMCR_EN_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ITCMCR_EN_Msk /;"	d
SCB_ITCMCR_EN_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ITCMCR_EN_Pos /;"	d
SCB_ITCMCR_RETEN_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ITCMCR_RETEN_Msk /;"	d
SCB_ITCMCR_RETEN_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ITCMCR_RETEN_Pos /;"	d
SCB_ITCMCR_RMW_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ITCMCR_RMW_Msk /;"	d
SCB_ITCMCR_RMW_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ITCMCR_RMW_Pos /;"	d
SCB_ITCMCR_SZ_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ITCMCR_SZ_Msk /;"	d
SCB_ITCMCR_SZ_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_ITCMCR_SZ_Pos /;"	d
SCB_InvalidateDCache	mbed-src/targets/cmsis/core_cm7.h	/^__STATIC_INLINE void SCB_InvalidateDCache (void)$/;"	f
SCB_InvalidateDCache_by_Addr	mbed-src/targets/cmsis/core_cm7.h	/^__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)$/;"	f
SCB_InvalidateICache	mbed-src/targets/cmsis/core_cm7.h	/^__STATIC_INLINE void SCB_InvalidateICache (void)$/;"	f
SCB_SCR_SEVONPEND_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_SCR_SEVONPEND_Msk /;"	d
SCB_SCR_SEVONPEND_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_SCR_SEVONPEND_Pos /;"	d
SCB_SCR_SLEEPDEEP_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_SCR_SLEEPDEEP_Msk /;"	d
SCB_SCR_SLEEPDEEP_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_SCR_SLEEPDEEP_Pos /;"	d
SCB_SCR_SLEEPONEXIT_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_SCR_SLEEPONEXIT_Msk /;"	d
SCB_SCR_SLEEPONEXIT_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_SCR_SLEEPONEXIT_Pos /;"	d
SCB_SHCSR_BUSFAULTACT_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_SHCSR_BUSFAULTACT_Msk /;"	d
SCB_SHCSR_BUSFAULTACT_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_SHCSR_BUSFAULTACT_Pos /;"	d
SCB_SHCSR_BUSFAULTENA_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_SHCSR_BUSFAULTENA_Msk /;"	d
SCB_SHCSR_BUSFAULTENA_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_SHCSR_BUSFAULTENA_Pos /;"	d
SCB_SHCSR_BUSFAULTPENDED_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_SHCSR_BUSFAULTPENDED_Msk /;"	d
SCB_SHCSR_BUSFAULTPENDED_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_SHCSR_BUSFAULTPENDED_Pos /;"	d
SCB_SHCSR_MEMFAULTACT_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_SHCSR_MEMFAULTACT_Msk /;"	d
SCB_SHCSR_MEMFAULTACT_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_SHCSR_MEMFAULTACT_Pos /;"	d
SCB_SHCSR_MEMFAULTENA_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_SHCSR_MEMFAULTENA_Msk /;"	d
SCB_SHCSR_MEMFAULTENA_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_SHCSR_MEMFAULTENA_Pos /;"	d
SCB_SHCSR_MEMFAULTPENDED_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_SHCSR_MEMFAULTPENDED_Msk /;"	d
SCB_SHCSR_MEMFAULTPENDED_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_SHCSR_MEMFAULTPENDED_Pos /;"	d
SCB_SHCSR_MONITORACT_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_SHCSR_MONITORACT_Msk /;"	d
SCB_SHCSR_MONITORACT_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_SHCSR_MONITORACT_Pos /;"	d
SCB_SHCSR_PENDSVACT_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_SHCSR_PENDSVACT_Msk /;"	d
SCB_SHCSR_PENDSVACT_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_SHCSR_PENDSVACT_Pos /;"	d
SCB_SHCSR_SVCALLACT_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_SHCSR_SVCALLACT_Msk /;"	d
SCB_SHCSR_SVCALLACT_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_SHCSR_SVCALLACT_Pos /;"	d
SCB_SHCSR_SVCALLPENDED_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_SHCSR_SVCALLPENDED_Msk /;"	d
SCB_SHCSR_SVCALLPENDED_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_SHCSR_SVCALLPENDED_Pos /;"	d
SCB_SHCSR_SYSTICKACT_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_SHCSR_SYSTICKACT_Msk /;"	d
SCB_SHCSR_SYSTICKACT_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_SHCSR_SYSTICKACT_Pos /;"	d
SCB_SHCSR_USGFAULTACT_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_SHCSR_USGFAULTACT_Msk /;"	d
SCB_SHCSR_USGFAULTACT_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_SHCSR_USGFAULTACT_Pos /;"	d
SCB_SHCSR_USGFAULTENA_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_SHCSR_USGFAULTENA_Msk /;"	d
SCB_SHCSR_USGFAULTENA_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_SHCSR_USGFAULTENA_Pos /;"	d
SCB_SHCSR_USGFAULTPENDED_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_SHCSR_USGFAULTPENDED_Msk /;"	d
SCB_SHCSR_USGFAULTPENDED_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_SHCSR_USGFAULTPENDED_Pos /;"	d
SCB_STIR_INTID_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_STIR_INTID_Msk /;"	d
SCB_STIR_INTID_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_STIR_INTID_Pos /;"	d
SCB_Type	mbed-src/targets/cmsis/core_cm7.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon130
SCB_VTOR_TBLOFF_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_VTOR_TBLOFF_Msk /;"	d
SCB_VTOR_TBLOFF_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCB_VTOR_TBLOFF_Pos /;"	d
SCR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon130
SCS_BASE	mbed-src/targets/cmsis/core_cm7.h	/^#define SCS_BASE /;"	d
SCnSCB	mbed-src/targets/cmsis/core_cm7.h	/^#define SCnSCB /;"	d
SCnSCB_ACTLR_DISFOLD_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCnSCB_ACTLR_DISFOLD_Msk /;"	d
SCnSCB_ACTLR_DISFOLD_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCnSCB_ACTLR_DISFOLD_Pos /;"	d
SCnSCB_ACTLR_DISITMATBFLUSH_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCnSCB_ACTLR_DISITMATBFLUSH_Msk /;"	d
SCnSCB_ACTLR_DISITMATBFLUSH_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCnSCB_ACTLR_DISITMATBFLUSH_Pos /;"	d
SCnSCB_ACTLR_DISMCYCINT_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCnSCB_ACTLR_DISMCYCINT_Msk /;"	d
SCnSCB_ACTLR_DISMCYCINT_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCnSCB_ACTLR_DISMCYCINT_Pos /;"	d
SCnSCB_ACTLR_DISRAMODE_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCnSCB_ACTLR_DISRAMODE_Msk /;"	d
SCnSCB_ACTLR_DISRAMODE_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCnSCB_ACTLR_DISRAMODE_Pos /;"	d
SCnSCB_ACTLR_FPEXCODIS_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCnSCB_ACTLR_FPEXCODIS_Msk /;"	d
SCnSCB_ACTLR_FPEXCODIS_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCnSCB_ACTLR_FPEXCODIS_Pos /;"	d
SCnSCB_ICTR_INTLINESNUM_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SCnSCB_ICTR_INTLINESNUM_Msk /;"	d
SCnSCB_ICTR_INTLINESNUM_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SCnSCB_ICTR_INTLINESNUM_Pos /;"	d
SCnSCB_Type	mbed-src/targets/cmsis/core_cm7.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anon131
SHCSR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon130
SHPR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint8_t  SHPR[12];                \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) *\/$/;"	m	struct:__anon130
SLEEPCNT	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t SLEEPCNT;                \/*!< Offset: 0x010 (R\/W)  Sleep Count Register                      *\/$/;"	m	struct:__anon135
SPPR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t SPPR;                    \/*!< Offset: 0x0F0 (R\/W)  Selected Pin Protocol Register *\/$/;"	m	struct:__anon136
SPSEL	mbed-src/targets/cmsis/core_cm7.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon127::__anon128
SSPSR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t SSPSR;                   \/*!< Offset: 0x000 (R\/ )  Supported Parallel Port Size Register     *\/$/;"	m	struct:__anon136
STIR	mbed-src/targets/cmsis/core_cm7.h	/^  __O  uint32_t STIR;                    \/*!< Offset: 0x200 ( \/W)  Software Triggered Interrupt Register                 *\/$/;"	m	struct:__anon130
STIR	mbed-src/targets/cmsis/core_cm7.h	/^  __O  uint32_t STIR;                    \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt Register     *\/$/;"	m	struct:__anon129
SysTick	mbed-src/targets/cmsis/core_cm7.h	/^#define SysTick /;"	d
SysTick_BASE	mbed-src/targets/cmsis/core_cm7.h	/^#define SysTick_BASE /;"	d
SysTick_CALIB_NOREF_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SysTick_CALIB_NOREF_Msk /;"	d
SysTick_CALIB_NOREF_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SysTick_CALIB_NOREF_Pos /;"	d
SysTick_CALIB_SKEW_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SysTick_CALIB_SKEW_Msk /;"	d
SysTick_CALIB_SKEW_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SysTick_CALIB_SKEW_Pos /;"	d
SysTick_CALIB_TENMS_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SysTick_CALIB_TENMS_Msk /;"	d
SysTick_CALIB_TENMS_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SysTick_CALIB_TENMS_Pos /;"	d
SysTick_CTRL_CLKSOURCE_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SysTick_CTRL_CLKSOURCE_Msk /;"	d
SysTick_CTRL_CLKSOURCE_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SysTick_CTRL_CLKSOURCE_Pos /;"	d
SysTick_CTRL_COUNTFLAG_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SysTick_CTRL_COUNTFLAG_Msk /;"	d
SysTick_CTRL_COUNTFLAG_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SysTick_CTRL_COUNTFLAG_Pos /;"	d
SysTick_CTRL_ENABLE_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SysTick_CTRL_ENABLE_Msk /;"	d
SysTick_CTRL_ENABLE_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SysTick_CTRL_ENABLE_Pos /;"	d
SysTick_CTRL_TICKINT_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SysTick_CTRL_TICKINT_Msk /;"	d
SysTick_CTRL_TICKINT_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SysTick_CTRL_TICKINT_Pos /;"	d
SysTick_Config	mbed-src/targets/cmsis/core_cm7.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_LOAD_RELOAD_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SysTick_LOAD_RELOAD_Msk /;"	d
SysTick_LOAD_RELOAD_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SysTick_LOAD_RELOAD_Pos /;"	d
SysTick_Type	mbed-src/targets/cmsis/core_cm7.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon132
SysTick_VAL_CURRENT_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define SysTick_VAL_CURRENT_Msk /;"	d
SysTick_VAL_CURRENT_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define SysTick_VAL_CURRENT_Pos /;"	d
T	mbed-src/targets/cmsis/core_cm7.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon125::__anon126
TCR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t TCR;                     \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register                *\/$/;"	m	struct:__anon133
TER	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t TER;                     \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register                 *\/$/;"	m	struct:__anon133
TPI	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI /;"	d
TPI_ACPR_PRESCALER_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_ACPR_PRESCALER_Msk /;"	d
TPI_ACPR_PRESCALER_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_ACPR_PRESCALER_Pos /;"	d
TPI_BASE	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_BASE /;"	d
TPI_DEVID_AsynClkIn_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_DEVID_AsynClkIn_Msk /;"	d
TPI_DEVID_AsynClkIn_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_DEVID_AsynClkIn_Pos /;"	d
TPI_DEVID_MANCVALID_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_DEVID_MANCVALID_Msk /;"	d
TPI_DEVID_MANCVALID_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_DEVID_MANCVALID_Pos /;"	d
TPI_DEVID_MinBufSz_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_DEVID_MinBufSz_Msk /;"	d
TPI_DEVID_MinBufSz_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_DEVID_MinBufSz_Pos /;"	d
TPI_DEVID_NRZVALID_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_DEVID_NRZVALID_Msk /;"	d
TPI_DEVID_NRZVALID_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_DEVID_NRZVALID_Pos /;"	d
TPI_DEVID_NrTraceInput_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_DEVID_NrTraceInput_Msk /;"	d
TPI_DEVID_NrTraceInput_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_DEVID_NrTraceInput_Pos /;"	d
TPI_DEVID_PTINVALID_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_DEVID_PTINVALID_Msk /;"	d
TPI_DEVID_PTINVALID_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_DEVID_PTINVALID_Pos /;"	d
TPI_DEVTYPE_MajorType_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_DEVTYPE_MajorType_Msk /;"	d
TPI_DEVTYPE_MajorType_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_DEVTYPE_MajorType_Pos /;"	d
TPI_DEVTYPE_SubType_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_DEVTYPE_SubType_Msk /;"	d
TPI_DEVTYPE_SubType_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_DEVTYPE_SubType_Pos /;"	d
TPI_FFCR_EnFCont_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FFCR_EnFCont_Msk /;"	d
TPI_FFCR_EnFCont_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FFCR_EnFCont_Pos /;"	d
TPI_FFCR_TrigIn_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FFCR_TrigIn_Msk /;"	d
TPI_FFCR_TrigIn_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FFCR_TrigIn_Pos /;"	d
TPI_FFSR_FlInProg_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FFSR_FlInProg_Msk /;"	d
TPI_FFSR_FlInProg_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FFSR_FlInProg_Pos /;"	d
TPI_FFSR_FtNonStop_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FFSR_FtNonStop_Msk /;"	d
TPI_FFSR_FtNonStop_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FFSR_FtNonStop_Pos /;"	d
TPI_FFSR_FtStopped_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FFSR_FtStopped_Msk /;"	d
TPI_FFSR_FtStopped_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FFSR_FtStopped_Pos /;"	d
TPI_FFSR_TCPresent_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FFSR_TCPresent_Msk /;"	d
TPI_FFSR_TCPresent_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FFSR_TCPresent_Pos /;"	d
TPI_FIFO0_ETM0_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FIFO0_ETM0_Msk /;"	d
TPI_FIFO0_ETM0_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FIFO0_ETM0_Pos /;"	d
TPI_FIFO0_ETM1_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FIFO0_ETM1_Msk /;"	d
TPI_FIFO0_ETM1_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FIFO0_ETM1_Pos /;"	d
TPI_FIFO0_ETM2_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FIFO0_ETM2_Msk /;"	d
TPI_FIFO0_ETM2_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FIFO0_ETM2_Pos /;"	d
TPI_FIFO0_ETM_ATVALID_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FIFO0_ETM_ATVALID_Msk /;"	d
TPI_FIFO0_ETM_ATVALID_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FIFO0_ETM_ATVALID_Pos /;"	d
TPI_FIFO0_ETM_bytecount_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FIFO0_ETM_bytecount_Msk /;"	d
TPI_FIFO0_ETM_bytecount_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FIFO0_ETM_bytecount_Pos /;"	d
TPI_FIFO0_ITM_ATVALID_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FIFO0_ITM_ATVALID_Msk /;"	d
TPI_FIFO0_ITM_ATVALID_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FIFO0_ITM_ATVALID_Pos /;"	d
TPI_FIFO0_ITM_bytecount_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FIFO0_ITM_bytecount_Msk /;"	d
TPI_FIFO0_ITM_bytecount_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FIFO0_ITM_bytecount_Pos /;"	d
TPI_FIFO1_ETM_ATVALID_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FIFO1_ETM_ATVALID_Msk /;"	d
TPI_FIFO1_ETM_ATVALID_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FIFO1_ETM_ATVALID_Pos /;"	d
TPI_FIFO1_ETM_bytecount_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FIFO1_ETM_bytecount_Msk /;"	d
TPI_FIFO1_ETM_bytecount_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FIFO1_ETM_bytecount_Pos /;"	d
TPI_FIFO1_ITM0_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FIFO1_ITM0_Msk /;"	d
TPI_FIFO1_ITM0_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FIFO1_ITM0_Pos /;"	d
TPI_FIFO1_ITM1_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FIFO1_ITM1_Msk /;"	d
TPI_FIFO1_ITM1_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FIFO1_ITM1_Pos /;"	d
TPI_FIFO1_ITM2_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FIFO1_ITM2_Msk /;"	d
TPI_FIFO1_ITM2_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FIFO1_ITM2_Pos /;"	d
TPI_FIFO1_ITM_ATVALID_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FIFO1_ITM_ATVALID_Msk /;"	d
TPI_FIFO1_ITM_ATVALID_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FIFO1_ITM_ATVALID_Pos /;"	d
TPI_FIFO1_ITM_bytecount_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FIFO1_ITM_bytecount_Msk /;"	d
TPI_FIFO1_ITM_bytecount_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_FIFO1_ITM_bytecount_Pos /;"	d
TPI_ITATBCTR0_ATREADY_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_ITATBCTR0_ATREADY_Msk /;"	d
TPI_ITATBCTR0_ATREADY_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_ITATBCTR0_ATREADY_Pos /;"	d
TPI_ITATBCTR2_ATREADY_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_ITATBCTR2_ATREADY_Msk /;"	d
TPI_ITATBCTR2_ATREADY_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_ITATBCTR2_ATREADY_Pos /;"	d
TPI_ITCTRL_Mode_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_ITCTRL_Mode_Msk /;"	d
TPI_ITCTRL_Mode_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_ITCTRL_Mode_Pos /;"	d
TPI_SPPR_TXMODE_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_SPPR_TXMODE_Msk /;"	d
TPI_SPPR_TXMODE_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_SPPR_TXMODE_Pos /;"	d
TPI_TRIGGER_TRIGGER_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_TRIGGER_TRIGGER_Msk /;"	d
TPI_TRIGGER_TRIGGER_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define TPI_TRIGGER_TRIGGER_Pos /;"	d
TPI_Type	mbed-src/targets/cmsis/core_cm7.h	/^} TPI_Type;$/;"	t	typeref:struct:__anon136
TPR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t TPR;                     \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Register              *\/$/;"	m	struct:__anon133
TRIGGER	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t TRIGGER;                 \/*!< Offset: 0xEE8 (R\/ )  TRIGGER *\/$/;"	m	struct:__anon136
TYPE	mbed-src/targets/cmsis/core_cm7.h	/^  __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register                              *\/$/;"	m	struct:__anon137
V	mbed-src/targets/cmsis/core_cm7.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon121::__anon122
V	mbed-src/targets/cmsis/core_cm7.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon125::__anon126
VAL	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon132
VTOR	mbed-src/targets/cmsis/core_cm7.h	/^  __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register                          *\/$/;"	m	struct:__anon130
Z	mbed-src/targets/cmsis/core_cm7.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon121::__anon122
Z	mbed-src/targets/cmsis/core_cm7.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon125::__anon126
__ASM	mbed-src/targets/cmsis/core_cm7.h	/^  #define __ASM /;"	d
__CM7_CMSIS_VERSION	mbed-src/targets/cmsis/core_cm7.h	/^#define __CM7_CMSIS_VERSION /;"	d
__CM7_CMSIS_VERSION_MAIN	mbed-src/targets/cmsis/core_cm7.h	/^#define __CM7_CMSIS_VERSION_MAIN /;"	d
__CM7_CMSIS_VERSION_SUB	mbed-src/targets/cmsis/core_cm7.h	/^#define __CM7_CMSIS_VERSION_SUB /;"	d
__CM7_REV	mbed-src/targets/cmsis/core_cm7.h	/^    #define __CM7_REV /;"	d
__CORE_CM7_H_DEPENDANT	mbed-src/targets/cmsis/core_cm7.h	/^#define __CORE_CM7_H_DEPENDANT$/;"	d
__CORE_CM7_H_GENERIC	mbed-src/targets/cmsis/core_cm7.h	/^#define __CORE_CM7_H_GENERIC$/;"	d
__CORTEX_M	mbed-src/targets/cmsis/core_cm7.h	/^#define __CORTEX_M /;"	d
__DCACHE_PRESENT	mbed-src/targets/cmsis/core_cm7.h	/^    #define __DCACHE_PRESENT /;"	d
__DTCM_PRESENT	mbed-src/targets/cmsis/core_cm7.h	/^    #define __DTCM_PRESENT /;"	d
__FPU_PRESENT	mbed-src/targets/cmsis/core_cm7.h	/^    #define __FPU_PRESENT /;"	d
__FPU_USED	mbed-src/targets/cmsis/core_cm7.h	/^      #define __FPU_USED /;"	d
__FPU_USED	mbed-src/targets/cmsis/core_cm7.h	/^    #define __FPU_USED /;"	d
__I	mbed-src/targets/cmsis/core_cm7.h	/^  #define   __I /;"	d
__ICACHE_PRESENT	mbed-src/targets/cmsis/core_cm7.h	/^    #define __ICACHE_PRESENT /;"	d
__INLINE	mbed-src/targets/cmsis/core_cm7.h	/^  #define __INLINE /;"	d
__IO	mbed-src/targets/cmsis/core_cm7.h	/^#define     __IO /;"	d
__MPU_PRESENT	mbed-src/targets/cmsis/core_cm7.h	/^    #define __MPU_PRESENT /;"	d
__NVIC_PRIO_BITS	mbed-src/targets/cmsis/core_cm7.h	/^    #define __NVIC_PRIO_BITS /;"	d
__O	mbed-src/targets/cmsis/core_cm7.h	/^#define     __O /;"	d
__STATIC_INLINE	mbed-src/targets/cmsis/core_cm7.h	/^  #define __STATIC_INLINE /;"	d
__Vendor_SysTickConfig	mbed-src/targets/cmsis/core_cm7.h	/^    #define __Vendor_SysTickConfig /;"	d
__packed	mbed-src/targets/cmsis/core_cm7.h	/^  #define __packed$/;"	d
_reserved0	mbed-src/targets/cmsis/core_cm7.h	/^    uint32_t _reserved0:16;              \/*!< bit:  0..15  Reserved                           *\/$/;"	m	struct:__anon121::__anon122
_reserved0	mbed-src/targets/cmsis/core_cm7.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon123::__anon124
_reserved0	mbed-src/targets/cmsis/core_cm7.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon127::__anon128
_reserved0	mbed-src/targets/cmsis/core_cm7.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon125::__anon126
_reserved1	mbed-src/targets/cmsis/core_cm7.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon125::__anon126
_reserved1	mbed-src/targets/cmsis/core_cm7.h	/^    uint32_t _reserved1:7;               \/*!< bit: 20..26  Reserved                           *\/$/;"	m	struct:__anon121::__anon122
b	mbed-src/targets/cmsis/core_cm7.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon121	typeref:struct:__anon121::__anon122
b	mbed-src/targets/cmsis/core_cm7.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon123	typeref:struct:__anon123::__anon124
b	mbed-src/targets/cmsis/core_cm7.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon125	typeref:struct:__anon125::__anon126
b	mbed-src/targets/cmsis/core_cm7.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon127	typeref:struct:__anon127::__anon128
nPRIV	mbed-src/targets/cmsis/core_cm7.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon127::__anon128
u16	mbed-src/targets/cmsis/core_cm7.h	/^    __O  uint16_t   u16;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit                  *\/$/;"	m	union:__anon133::__anon134
u32	mbed-src/targets/cmsis/core_cm7.h	/^    __O  uint32_t   u32;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit                  *\/$/;"	m	union:__anon133::__anon134
u8	mbed-src/targets/cmsis/core_cm7.h	/^    __O  uint8_t    u8;                  \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit                   *\/$/;"	m	union:__anon133::__anon134
w	mbed-src/targets/cmsis/core_cm7.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon121
w	mbed-src/targets/cmsis/core_cm7.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon123
w	mbed-src/targets/cmsis/core_cm7.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon125
w	mbed-src/targets/cmsis/core_cm7.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon127
xPSR_C_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define xPSR_C_Msk /;"	d
xPSR_C_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define xPSR_C_Pos /;"	d
xPSR_GE_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define xPSR_GE_Msk /;"	d
xPSR_GE_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define xPSR_GE_Pos /;"	d
xPSR_ISR_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define xPSR_ISR_Msk /;"	d
xPSR_ISR_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define xPSR_ISR_Pos /;"	d
xPSR_IT_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define xPSR_IT_Msk /;"	d
xPSR_IT_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define xPSR_IT_Pos /;"	d
xPSR_N_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define xPSR_N_Msk /;"	d
xPSR_N_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define xPSR_N_Pos /;"	d
xPSR_Q_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define xPSR_Q_Msk /;"	d
xPSR_Q_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define xPSR_Q_Pos /;"	d
xPSR_T_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define xPSR_T_Msk /;"	d
xPSR_T_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define xPSR_T_Pos /;"	d
xPSR_Type	mbed-src/targets/cmsis/core_cm7.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon125
xPSR_V_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define xPSR_V_Msk /;"	d
xPSR_V_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define xPSR_V_Pos /;"	d
xPSR_Z_Msk	mbed-src/targets/cmsis/core_cm7.h	/^#define xPSR_Z_Msk /;"	d
xPSR_Z_Pos	mbed-src/targets/cmsis/core_cm7.h	/^#define xPSR_Z_Pos /;"	d
__CORE_CMFUNC_H	mbed-src/targets/cmsis/core_cmFunc.h	/^#define __CORE_CMFUNC_H$/;"	d
__disable_fault_irq	mbed-src/targets/cmsis/core_cmFunc.h	/^#define __disable_fault_irq /;"	d
__disable_fault_irq	mbed-src/targets/cmsis/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)$/;"	f
__disable_irq	mbed-src/targets/cmsis/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)$/;"	f
__enable_fault_irq	mbed-src/targets/cmsis/core_cmFunc.h	/^#define __enable_fault_irq /;"	d
__enable_fault_irq	mbed-src/targets/cmsis/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)$/;"	f
__enable_irq	mbed-src/targets/cmsis/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)$/;"	f
__get_APSR	mbed-src/targets/cmsis/core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_APSR(void)$/;"	f
__get_APSR	mbed-src/targets/cmsis/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)$/;"	f
__get_BASEPRI	mbed-src/targets/cmsis/core_cmFunc.h	/^__STATIC_INLINE uint32_t  __get_BASEPRI(void)$/;"	f
__get_BASEPRI	mbed-src/targets/cmsis/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)$/;"	f
__get_CONTROL	mbed-src/targets/cmsis/core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_CONTROL(void)$/;"	f
__get_CONTROL	mbed-src/targets/cmsis/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)$/;"	f
__get_FAULTMASK	mbed-src/targets/cmsis/core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_FAULTMASK(void)$/;"	f
__get_FAULTMASK	mbed-src/targets/cmsis/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)$/;"	f
__get_FPSCR	mbed-src/targets/cmsis/core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_FPSCR(void)$/;"	f
__get_FPSCR	mbed-src/targets/cmsis/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)$/;"	f
__get_IPSR	mbed-src/targets/cmsis/core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_IPSR(void)$/;"	f
__get_IPSR	mbed-src/targets/cmsis/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)$/;"	f
__get_MSP	mbed-src/targets/cmsis/core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_MSP(void)$/;"	f
__get_MSP	mbed-src/targets/cmsis/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)$/;"	f
__get_PRIMASK	mbed-src/targets/cmsis/core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_PRIMASK(void)$/;"	f
__get_PRIMASK	mbed-src/targets/cmsis/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)$/;"	f
__get_PSP	mbed-src/targets/cmsis/core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_PSP(void)$/;"	f
__get_PSP	mbed-src/targets/cmsis/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)$/;"	f
__get_xPSR	mbed-src/targets/cmsis/core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_xPSR(void)$/;"	f
__get_xPSR	mbed-src/targets/cmsis/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)$/;"	f
__set_BASEPRI	mbed-src/targets/cmsis/core_cmFunc.h	/^__STATIC_INLINE void __set_BASEPRI(uint32_t basePri)$/;"	f
__set_BASEPRI	mbed-src/targets/cmsis/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)$/;"	f
__set_CONTROL	mbed-src/targets/cmsis/core_cmFunc.h	/^__STATIC_INLINE void __set_CONTROL(uint32_t control)$/;"	f
__set_CONTROL	mbed-src/targets/cmsis/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)$/;"	f
__set_FAULTMASK	mbed-src/targets/cmsis/core_cmFunc.h	/^__STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)$/;"	f
__set_FAULTMASK	mbed-src/targets/cmsis/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)$/;"	f
__set_FPSCR	mbed-src/targets/cmsis/core_cmFunc.h	/^__STATIC_INLINE void __set_FPSCR(uint32_t fpscr)$/;"	f
__set_FPSCR	mbed-src/targets/cmsis/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)$/;"	f
__set_MSP	mbed-src/targets/cmsis/core_cmFunc.h	/^__STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)$/;"	f
__set_MSP	mbed-src/targets/cmsis/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)$/;"	f
__set_PRIMASK	mbed-src/targets/cmsis/core_cmFunc.h	/^__STATIC_INLINE void __set_PRIMASK(uint32_t priMask)$/;"	f
__set_PRIMASK	mbed-src/targets/cmsis/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)$/;"	f
__set_PSP	mbed-src/targets/cmsis/core_cmFunc.h	/^__STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)$/;"	f
__set_PSP	mbed-src/targets/cmsis/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)$/;"	f
__BKPT	mbed-src/targets/cmsis/core_cmInstr.h	/^#define __BKPT(/;"	d
__CLREX	mbed-src/targets/cmsis/core_cmInstr.h	/^#define __CLREX /;"	d
__CLREX	mbed-src/targets/cmsis/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __CLREX(void)$/;"	f
__CLZ	mbed-src/targets/cmsis/core_cmInstr.h	/^#define __CLZ /;"	d
__CLZ	mbed-src/targets/cmsis/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)$/;"	f
__CMSIS_GCC_OUT_REG	mbed-src/targets/cmsis/core_cmInstr.h	/^#define __CMSIS_GCC_OUT_REG(/;"	d
__CMSIS_GCC_USE_REG	mbed-src/targets/cmsis/core_cmInstr.h	/^#define __CMSIS_GCC_USE_REG(/;"	d
__CORE_CMINSTR_H	mbed-src/targets/cmsis/core_cmInstr.h	/^#define __CORE_CMINSTR_H$/;"	d
__DMB	mbed-src/targets/cmsis/core_cmInstr.h	/^#define __DMB(/;"	d
__DMB	mbed-src/targets/cmsis/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)$/;"	f
__DSB	mbed-src/targets/cmsis/core_cmInstr.h	/^#define __DSB(/;"	d
__DSB	mbed-src/targets/cmsis/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)$/;"	f
__ISB	mbed-src/targets/cmsis/core_cmInstr.h	/^#define __ISB(/;"	d
__ISB	mbed-src/targets/cmsis/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)$/;"	f
__LDREXB	mbed-src/targets/cmsis/core_cmInstr.h	/^#define __LDREXB(/;"	d
__LDREXB	mbed-src/targets/cmsis/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __LDREXB(volatile uint8_t *addr)$/;"	f
__LDREXH	mbed-src/targets/cmsis/core_cmInstr.h	/^#define __LDREXH(/;"	d
__LDREXH	mbed-src/targets/cmsis/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint16_t __LDREXH(volatile uint16_t *addr)$/;"	f
__LDREXW	mbed-src/targets/cmsis/core_cmInstr.h	/^#define __LDREXW(/;"	d
__LDREXW	mbed-src/targets/cmsis/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __LDREXW(volatile uint32_t *addr)$/;"	f
__NOP	mbed-src/targets/cmsis/core_cmInstr.h	/^#define __NOP /;"	d
__NOP	mbed-src/targets/cmsis/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)$/;"	f
__RBIT	mbed-src/targets/cmsis/core_cmInstr.h	/^#define __RBIT /;"	d
__RBIT	mbed-src/targets/cmsis/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)$/;"	f
__REV	mbed-src/targets/cmsis/core_cmInstr.h	/^#define __REV /;"	d
__REV	mbed-src/targets/cmsis/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __REV(uint32_t value)$/;"	f
__REV16	mbed-src/targets/cmsis/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __REV16(uint32_t value)$/;"	f
__REV16	mbed-src/targets/cmsis/core_cmInstr.h	/^__attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)$/;"	f
__REVSH	mbed-src/targets/cmsis/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE int32_t __REVSH(int32_t value)$/;"	f
__REVSH	mbed-src/targets/cmsis/core_cmInstr.h	/^__attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)$/;"	f
__ROR	mbed-src/targets/cmsis/core_cmInstr.h	/^#define __ROR /;"	d
__ROR	mbed-src/targets/cmsis/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)$/;"	f
__SEV	mbed-src/targets/cmsis/core_cmInstr.h	/^#define __SEV /;"	d
__SEV	mbed-src/targets/cmsis/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __SEV(void)$/;"	f
__SSAT	mbed-src/targets/cmsis/core_cmInstr.h	/^#define __SSAT /;"	d
__SSAT	mbed-src/targets/cmsis/core_cmInstr.h	/^#define __SSAT(/;"	d
__STREXB	mbed-src/targets/cmsis/core_cmInstr.h	/^#define __STREXB(/;"	d
__STREXB	mbed-src/targets/cmsis/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)$/;"	f
__STREXH	mbed-src/targets/cmsis/core_cmInstr.h	/^#define __STREXH(/;"	d
__STREXH	mbed-src/targets/cmsis/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)$/;"	f
__STREXW	mbed-src/targets/cmsis/core_cmInstr.h	/^#define __STREXW(/;"	d
__STREXW	mbed-src/targets/cmsis/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)$/;"	f
__USAT	mbed-src/targets/cmsis/core_cmInstr.h	/^#define __USAT /;"	d
__USAT	mbed-src/targets/cmsis/core_cmInstr.h	/^#define __USAT(/;"	d
__WFE	mbed-src/targets/cmsis/core_cmInstr.h	/^#define __WFE /;"	d
__WFE	mbed-src/targets/cmsis/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(void)$/;"	f
__WFI	mbed-src/targets/cmsis/core_cmInstr.h	/^#define __WFI /;"	d
__WFI	mbed-src/targets/cmsis/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)$/;"	f
__CORE_CMSIMD_H	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __CORE_CMSIMD_H$/;"	d
__PKHBT	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __PKHBT(/;"	d
__PKHTB	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __PKHTB(/;"	d
__QADD	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __QADD /;"	d
__QADD	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD(uint32_t op1, uint32_t op2)$/;"	f
__QADD16	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __QADD16 /;"	d
__QADD16	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)$/;"	f
__QADD8	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __QADD8 /;"	d
__QADD8	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)$/;"	f
__QASX	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __QASX /;"	d
__QASX	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QASX(uint32_t op1, uint32_t op2)$/;"	f
__QSAX	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __QSAX /;"	d
__QSAX	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)$/;"	f
__QSUB	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __QSUB /;"	d
__QSUB	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB(uint32_t op1, uint32_t op2)$/;"	f
__QSUB16	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __QSUB16 /;"	d
__QSUB16	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)$/;"	f
__QSUB8	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __QSUB8 /;"	d
__QSUB8	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)$/;"	f
__SADD16	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __SADD16 /;"	d
__SADD16	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)$/;"	f
__SADD8	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __SADD8 /;"	d
__SADD8	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)$/;"	f
__SASX	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __SASX /;"	d
__SASX	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SASX(uint32_t op1, uint32_t op2)$/;"	f
__SEL	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __SEL /;"	d
__SEL	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SEL  (uint32_t op1, uint32_t op2)$/;"	f
__SHADD16	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __SHADD16 /;"	d
__SHADD16	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)$/;"	f
__SHADD8	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __SHADD8 /;"	d
__SHADD8	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)$/;"	f
__SHASX	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __SHASX /;"	d
__SHASX	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)$/;"	f
__SHSAX	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __SHSAX /;"	d
__SHSAX	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)$/;"	f
__SHSUB16	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __SHSUB16 /;"	d
__SHSUB16	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)$/;"	f
__SHSUB8	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __SHSUB8 /;"	d
__SHSUB8	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)$/;"	f
__SMLAD	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __SMLAD /;"	d
__SMLAD	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLADX	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __SMLADX /;"	d
__SMLADX	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLALD	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __SMLALD /;"	d
__SMLALD	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMLALDX	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __SMLALDX /;"	d
__SMLALDX	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMLSD	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __SMLSD /;"	d
__SMLSD	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLSDX	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __SMLSDX /;"	d
__SMLSDX	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLSLD	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __SMLSLD /;"	d
__SMLSLD	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMLSLDX	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __SMLSLDX /;"	d
__SMLSLDX	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMMLA	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __SMMLA(/;"	d
__SMMLA	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3)$/;"	f
__SMUAD	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __SMUAD /;"	d
__SMUAD	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)$/;"	f
__SMUADX	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __SMUADX /;"	d
__SMUADX	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)$/;"	f
__SMUSD	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __SMUSD /;"	d
__SMUSD	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)$/;"	f
__SMUSDX	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __SMUSDX /;"	d
__SMUSDX	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)$/;"	f
__SSAT16	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __SSAT16 /;"	d
__SSAT16	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __SSAT16(/;"	d
__SSAX	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __SSAX /;"	d
__SSAX	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)$/;"	f
__SSUB16	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __SSUB16 /;"	d
__SSUB16	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)$/;"	f
__SSUB8	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __SSUB8 /;"	d
__SSUB8	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)$/;"	f
__SXTAB16	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __SXTAB16 /;"	d
__SXTAB16	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)$/;"	f
__SXTB16	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __SXTB16 /;"	d
__SXTB16	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTB16(uint32_t op1)$/;"	f
__UADD16	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __UADD16 /;"	d
__UADD16	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)$/;"	f
__UADD8	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __UADD8 /;"	d
__UADD8	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)$/;"	f
__UASX	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __UASX /;"	d
__UASX	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UASX(uint32_t op1, uint32_t op2)$/;"	f
__UHADD16	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __UHADD16 /;"	d
__UHADD16	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)$/;"	f
__UHADD8	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __UHADD8 /;"	d
__UHADD8	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)$/;"	f
__UHASX	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __UHASX /;"	d
__UHASX	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)$/;"	f
__UHSAX	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __UHSAX /;"	d
__UHSAX	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)$/;"	f
__UHSUB16	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __UHSUB16 /;"	d
__UHSUB16	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)$/;"	f
__UHSUB8	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __UHSUB8 /;"	d
__UHSUB8	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)$/;"	f
__UQADD16	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __UQADD16 /;"	d
__UQADD16	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)$/;"	f
__UQADD8	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __UQADD8 /;"	d
__UQADD8	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)$/;"	f
__UQASX	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __UQASX /;"	d
__UQASX	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)$/;"	f
__UQSAX	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __UQSAX /;"	d
__UQSAX	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)$/;"	f
__UQSUB16	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __UQSUB16 /;"	d
__UQSUB16	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)$/;"	f
__UQSUB8	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __UQSUB8 /;"	d
__UQSUB8	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)$/;"	f
__USAD8	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __USAD8 /;"	d
__USAD8	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)$/;"	f
__USADA8	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __USADA8 /;"	d
__USADA8	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__USAT16	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __USAT16 /;"	d
__USAT16	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __USAT16(/;"	d
__USAX	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __USAX /;"	d
__USAX	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAX(uint32_t op1, uint32_t op2)$/;"	f
__USUB16	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __USUB16 /;"	d
__USUB16	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)$/;"	f
__USUB8	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __USUB8 /;"	d
__USUB8	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)$/;"	f
__UXTAB16	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __UXTAB16 /;"	d
__UXTAB16	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)$/;"	f
__UXTB16	mbed-src/targets/cmsis/core_cmSimd.h	/^#define __UXTB16 /;"	d
__UXTB16	mbed-src/targets/cmsis/core_cmSimd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTB16(uint32_t op1)$/;"	f
MBED_PERIPHERALPINS_H	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/PeripheralPins.h	/^#define MBED_PERIPHERALPINS_H$/;"	d
ADCName	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralNames.h	/^} ADCName;$/;"	t	typeref:enum:__anon369
ADC_1	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralNames.h	/^    ADC_1 = (int)ADC1_BASE$/;"	e	enum:__anon369
I2CName	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralNames.h	/^} I2CName;$/;"	t	typeref:enum:__anon372
I2C_1	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralNames.h	/^    I2C_1 = (int)I2C1_BASE,$/;"	e	enum:__anon372
I2C_2	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralNames.h	/^    I2C_2 = (int)I2C2_BASE,$/;"	e	enum:__anon372
I2C_3	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralNames.h	/^    I2C_3 = (int)I2C3_BASE$/;"	e	enum:__anon372
MBED_PERIPHERALNAMES_H	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralNames.h	/^#define MBED_PERIPHERALNAMES_H$/;"	d
PWMName	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralNames.h	/^} PWMName;$/;"	t	typeref:enum:__anon373
PWM_1	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralNames.h	/^    PWM_1  = (int)TIM1_BASE,$/;"	e	enum:__anon373
PWM_10	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralNames.h	/^    PWM_10 = (int)TIM10_BASE,$/;"	e	enum:__anon373
PWM_11	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralNames.h	/^    PWM_11 = (int)TIM11_BASE$/;"	e	enum:__anon373
PWM_2	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralNames.h	/^    PWM_2  = (int)TIM2_BASE,$/;"	e	enum:__anon373
PWM_3	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralNames.h	/^    PWM_3  = (int)TIM3_BASE,$/;"	e	enum:__anon373
PWM_4	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralNames.h	/^    PWM_4  = (int)TIM4_BASE,$/;"	e	enum:__anon373
PWM_5	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralNames.h	/^    PWM_5  = (int)TIM5_BASE,$/;"	e	enum:__anon373
PWM_9	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralNames.h	/^    PWM_9  = (int)TIM9_BASE,$/;"	e	enum:__anon373
SPIName	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralNames.h	/^} SPIName;$/;"	t	typeref:enum:__anon371
SPI_1	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralNames.h	/^    SPI_1 = (int)SPI1_BASE,$/;"	e	enum:__anon371
SPI_2	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralNames.h	/^    SPI_2 = (int)SPI2_BASE,$/;"	e	enum:__anon371
SPI_3	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralNames.h	/^    SPI_3 = (int)SPI3_BASE,$/;"	e	enum:__anon371
SPI_4	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralNames.h	/^    SPI_4 = (int)SPI4_BASE,$/;"	e	enum:__anon371
SPI_5	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralNames.h	/^    SPI_5 = (int)SPI5_BASE$/;"	e	enum:__anon371
STDIO_UART	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralNames.h	/^#define STDIO_UART /;"	d
STDIO_UART_RX	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralNames.h	/^#define STDIO_UART_RX /;"	d
STDIO_UART_TX	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralNames.h	/^#define STDIO_UART_TX /;"	d
UARTName	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralNames.h	/^} UARTName;$/;"	t	typeref:enum:__anon370
UART_1	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralNames.h	/^    UART_1 = (int)USART1_BASE,$/;"	e	enum:__anon370
UART_2	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralNames.h	/^    UART_2 = (int)USART2_BASE,$/;"	e	enum:__anon370
UART_6	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralNames.h	/^    UART_6 = (int)USART6_BASE$/;"	e	enum:__anon370
PinMap_ADC	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralPins.c	/^const PinMap PinMap_ADC[] = {$/;"	v
PinMap_I2C_SCL	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralPins.c	/^const PinMap PinMap_I2C_SCL[] = {$/;"	v
PinMap_I2C_SDA	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralPins.c	/^const PinMap PinMap_I2C_SDA[] = {$/;"	v
PinMap_PWM	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralPins.c	/^const PinMap PinMap_PWM[] = {$/;"	v
PinMap_SPI_MISO	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralPins.c	/^const PinMap PinMap_SPI_MISO[] = {$/;"	v
PinMap_SPI_MOSI	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralPins.c	/^const PinMap PinMap_SPI_MOSI[] = {$/;"	v
PinMap_SPI_SCLK	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralPins.c	/^const PinMap PinMap_SPI_SCLK[] = {$/;"	v
PinMap_SPI_SSEL	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralPins.c	/^const PinMap PinMap_SPI_SSEL[] = {$/;"	v
PinMap_UART_RX	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralPins.c	/^const PinMap PinMap_UART_RX[] = {$/;"	v
PinMap_UART_TX	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PeripheralPins.c	/^const PinMap PinMap_UART_TX[] = {$/;"	v
A0	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    A0          = PA_0,$/;"	e	enum:__anon375
A1	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    A1          = PA_1,$/;"	e	enum:__anon375
A2	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    A2          = PA_4,$/;"	e	enum:__anon375
A3	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    A3          = PB_0,$/;"	e	enum:__anon375
A4	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    A4          = PC_1,$/;"	e	enum:__anon375
A5	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    A5          = PC_0,$/;"	e	enum:__anon375
D0	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    D0          = PA_3,$/;"	e	enum:__anon375
D1	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    D1          = PA_2,$/;"	e	enum:__anon375
D10	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    D10         = PB_6,$/;"	e	enum:__anon375
D11	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    D11         = PA_7,$/;"	e	enum:__anon375
D12	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    D12         = PA_6,$/;"	e	enum:__anon375
D13	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    D13         = PA_5,$/;"	e	enum:__anon375
D14	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    D14         = PB_9,$/;"	e	enum:__anon375
D15	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    D15         = PB_8,$/;"	e	enum:__anon375
D2	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    D2          = PA_10,$/;"	e	enum:__anon375
D3	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    D3          = PB_3,$/;"	e	enum:__anon375
D4	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    D4          = PB_5,$/;"	e	enum:__anon375
D5	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    D5          = PB_4,$/;"	e	enum:__anon375
D6	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    D6          = PB_10,$/;"	e	enum:__anon375
D7	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    D7          = PA_8,$/;"	e	enum:__anon375
D8	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    D8          = PA_9,$/;"	e	enum:__anon375
D9	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    D9          = PC_7,$/;"	e	enum:__anon375
I2C_SCL	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    I2C_SCL     = PB_8,$/;"	e	enum:__anon375
I2C_SDA	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    I2C_SDA     = PB_9,$/;"	e	enum:__anon375
LED1	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    LED1        = PA_5,$/;"	e	enum:__anon375
LED2	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    LED2        = PA_5,$/;"	e	enum:__anon375
LED3	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    LED3        = PA_5,$/;"	e	enum:__anon375
LED4	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    LED4        = PA_5,$/;"	e	enum:__anon375
MBED_PINNAMES_H	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^#define MBED_PINNAMES_H$/;"	d
NC	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    NC = (int)0xFFFFFFFF$/;"	e	enum:__anon375
OpenDrain	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    OpenDrain = 3,$/;"	e	enum:__anon376
PA_0	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PA_0  = 0x00,$/;"	e	enum:__anon375
PA_1	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PA_1  = 0x01,$/;"	e	enum:__anon375
PA_10	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PA_10 = 0x0A,$/;"	e	enum:__anon375
PA_11	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PA_11 = 0x0B,$/;"	e	enum:__anon375
PA_12	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PA_12 = 0x0C,$/;"	e	enum:__anon375
PA_13	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PA_13 = 0x0D,$/;"	e	enum:__anon375
PA_14	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PA_14 = 0x0E,$/;"	e	enum:__anon375
PA_15	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PA_15 = 0x0F,$/;"	e	enum:__anon375
PA_2	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PA_2  = 0x02,$/;"	e	enum:__anon375
PA_3	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PA_3  = 0x03,$/;"	e	enum:__anon375
PA_4	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PA_4  = 0x04,$/;"	e	enum:__anon375
PA_5	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PA_5  = 0x05,$/;"	e	enum:__anon375
PA_6	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PA_6  = 0x06,$/;"	e	enum:__anon375
PA_7	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PA_7  = 0x07,$/;"	e	enum:__anon375
PA_8	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PA_8  = 0x08,$/;"	e	enum:__anon375
PA_9	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PA_9  = 0x09,$/;"	e	enum:__anon375
PB_0	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PB_0  = 0x10,$/;"	e	enum:__anon375
PB_1	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PB_1  = 0x11,$/;"	e	enum:__anon375
PB_10	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PB_10 = 0x1A,$/;"	e	enum:__anon375
PB_12	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PB_12 = 0x1C,$/;"	e	enum:__anon375
PB_13	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PB_13 = 0x1D,$/;"	e	enum:__anon375
PB_14	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PB_14 = 0x1E,$/;"	e	enum:__anon375
PB_15	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PB_15 = 0x1F,$/;"	e	enum:__anon375
PB_2	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PB_2  = 0x12,$/;"	e	enum:__anon375
PB_3	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PB_3  = 0x13,$/;"	e	enum:__anon375
PB_4	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PB_4  = 0x14,$/;"	e	enum:__anon375
PB_5	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PB_5  = 0x15,$/;"	e	enum:__anon375
PB_6	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PB_6  = 0x16,$/;"	e	enum:__anon375
PB_7	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PB_7  = 0x17,$/;"	e	enum:__anon375
PB_8	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PB_8  = 0x18,$/;"	e	enum:__anon375
PB_9	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PB_9  = 0x19,$/;"	e	enum:__anon375
PC_0	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PC_0  = 0x20,$/;"	e	enum:__anon375
PC_1	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PC_1  = 0x21,$/;"	e	enum:__anon375
PC_10	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PC_10 = 0x2A,$/;"	e	enum:__anon375
PC_11	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PC_11 = 0x2B,$/;"	e	enum:__anon375
PC_12	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PC_12 = 0x2C,$/;"	e	enum:__anon375
PC_13	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PC_13 = 0x2D,$/;"	e	enum:__anon375
PC_14	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PC_14 = 0x2E,$/;"	e	enum:__anon375
PC_15	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PC_15 = 0x2F,$/;"	e	enum:__anon375
PC_2	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PC_2  = 0x22,$/;"	e	enum:__anon375
PC_3	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PC_3  = 0x23,$/;"	e	enum:__anon375
PC_4	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PC_4  = 0x24,$/;"	e	enum:__anon375
PC_5	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PC_5  = 0x25,$/;"	e	enum:__anon375
PC_6	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PC_6  = 0x26,$/;"	e	enum:__anon375
PC_7	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PC_7  = 0x27,$/;"	e	enum:__anon375
PC_8	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PC_8  = 0x28,$/;"	e	enum:__anon375
PC_9	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PC_9  = 0x29,$/;"	e	enum:__anon375
PD_2	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PD_2  = 0x32,$/;"	e	enum:__anon375
PH_0	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PH_0  = 0x70,$/;"	e	enum:__anon375
PH_1	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PH_1  = 0x71,$/;"	e	enum:__anon375
PIN_INPUT	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PIN_INPUT,$/;"	e	enum:__anon374
PIN_OUTPUT	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PIN_OUTPUT$/;"	e	enum:__anon374
PWM_OUT	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PWM_OUT     = PB_3,$/;"	e	enum:__anon375
PinDirection	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^} PinDirection;$/;"	t	typeref:enum:__anon374
PinMode	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^} PinMode;$/;"	t	typeref:enum:__anon376
PinName	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^} PinName;$/;"	t	typeref:enum:__anon375
PullDefault	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PullDefault = PullNone$/;"	e	enum:__anon376
PullDown	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PullDown  = 2,$/;"	e	enum:__anon376
PullNone	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PullNone  = 0,$/;"	e	enum:__anon376
PullUp	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    PullUp    = 1,$/;"	e	enum:__anon376
SERIAL_RX	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    SERIAL_RX   = PA_3,$/;"	e	enum:__anon375
SERIAL_TX	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    SERIAL_TX   = PA_2,$/;"	e	enum:__anon375
SPI_CS	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    SPI_CS      = PB_6,$/;"	e	enum:__anon375
SPI_MISO	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    SPI_MISO    = PA_6,$/;"	e	enum:__anon375
SPI_MOSI	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    SPI_MOSI    = PA_7,$/;"	e	enum:__anon375
SPI_SCK	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    SPI_SCK     = PA_5,$/;"	e	enum:__anon375
STM_MODE_AF_OD	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^#define STM_MODE_AF_OD /;"	d
STM_MODE_AF_PP	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^#define STM_MODE_AF_PP /;"	d
STM_MODE_ANALOG	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^#define STM_MODE_ANALOG /;"	d
STM_MODE_EVT_FALLING	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^#define STM_MODE_EVT_FALLING /;"	d
STM_MODE_EVT_RISING	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^#define STM_MODE_EVT_RISING /;"	d
STM_MODE_EVT_RISING_FALLING	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^#define STM_MODE_EVT_RISING_FALLING /;"	d
STM_MODE_INPUT	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^#define STM_MODE_INPUT /;"	d
STM_MODE_IT_EVT_RESET	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^#define STM_MODE_IT_EVT_RESET /;"	d
STM_MODE_IT_FALLING	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^#define STM_MODE_IT_FALLING /;"	d
STM_MODE_IT_RISING	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^#define STM_MODE_IT_RISING /;"	d
STM_MODE_IT_RISING_FALLING	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^#define STM_MODE_IT_RISING_FALLING /;"	d
STM_MODE_OUTPUT_OD	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^#define STM_MODE_OUTPUT_OD /;"	d
STM_MODE_OUTPUT_PP	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^#define STM_MODE_OUTPUT_PP /;"	d
STM_PIN	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^#define STM_PIN(/;"	d
STM_PIN_AFNUM	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^#define STM_PIN_AFNUM(/;"	d
STM_PIN_CHANNEL	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^#define STM_PIN_CHANNEL(/;"	d
STM_PIN_DATA	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^#define STM_PIN_DATA(/;"	d
STM_PIN_DATA_EXT	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^#define STM_PIN_DATA_EXT(/;"	d
STM_PIN_INVERTED	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^#define STM_PIN_INVERTED(/;"	d
STM_PIN_MODE	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^#define STM_PIN_MODE(/;"	d
STM_PIN_PUPD	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^#define STM_PIN_PUPD(/;"	d
STM_PORT	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^#define STM_PORT(/;"	d
USBRX	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    USBRX       = PA_3,$/;"	e	enum:__anon375
USBTX	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    USBTX       = PA_2,$/;"	e	enum:__anon375
USER_BUTTON	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PinNames.h	/^    USER_BUTTON = PC_13,$/;"	e	enum:__anon375
MBED_PORTNAMES_H	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PortNames.h	/^#define MBED_PORTNAMES_H$/;"	d
PortA	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PortNames.h	/^    PortA = 0,$/;"	e	enum:__anon377
PortB	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PortNames.h	/^    PortB = 1,$/;"	e	enum:__anon377
PortC	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PortNames.h	/^    PortC = 2,$/;"	e	enum:__anon377
PortD	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PortNames.h	/^    PortD = 3,$/;"	e	enum:__anon377
PortE	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PortNames.h	/^    PortE = 4,$/;"	e	enum:__anon377
PortH	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PortNames.h	/^    PortH = 7$/;"	e	enum:__anon377
PortName	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/PortNames.h	/^} PortName;$/;"	t	typeref:enum:__anon377
DEVICE_ANALOGIN	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/device.h	/^#define DEVICE_ANALOGIN /;"	d
DEVICE_ANALOGOUT	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/device.h	/^#define DEVICE_ANALOGOUT /;"	d
DEVICE_DEBUG_AWARENESS	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/device.h	/^#define DEVICE_DEBUG_AWARENESS /;"	d
DEVICE_ERROR_RED	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/device.h	/^#define DEVICE_ERROR_RED /;"	d
DEVICE_I2C	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/device.h	/^#define DEVICE_I2C /;"	d
DEVICE_I2CSLAVE	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/device.h	/^#define DEVICE_I2CSLAVE /;"	d
DEVICE_ID_LENGTH	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/device.h	/^#define DEVICE_ID_LENGTH /;"	d
DEVICE_INTERRUPTIN	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/device.h	/^#define DEVICE_INTERRUPTIN /;"	d
DEVICE_LOCALFILESYSTEM	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/device.h	/^#define DEVICE_LOCALFILESYSTEM /;"	d
DEVICE_PORTIN	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/device.h	/^#define DEVICE_PORTIN /;"	d
DEVICE_PORTINOUT	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/device.h	/^#define DEVICE_PORTINOUT /;"	d
DEVICE_PORTOUT	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/device.h	/^#define DEVICE_PORTOUT /;"	d
DEVICE_PWMOUT	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/device.h	/^#define DEVICE_PWMOUT /;"	d
DEVICE_RTC	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/device.h	/^#define DEVICE_RTC /;"	d
DEVICE_SEMIHOST	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/device.h	/^#define DEVICE_SEMIHOST /;"	d
DEVICE_SERIAL	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/device.h	/^#define DEVICE_SERIAL /;"	d
DEVICE_SLEEP	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/device.h	/^#define DEVICE_SLEEP /;"	d
DEVICE_SPI	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/device.h	/^#define DEVICE_SPI /;"	d
DEVICE_SPISLAVE	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/device.h	/^#define DEVICE_SPISLAVE /;"	d
DEVICE_STDIO_MESSAGES	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/device.h	/^#define DEVICE_STDIO_MESSAGES /;"	d
MBED_DEVICE_H	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/device.h	/^#define MBED_DEVICE_H$/;"	d
MBED_OBJECTS_H	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^#define MBED_OBJECTS_H$/;"	d
adc	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    ADCName adc;$/;"	m	struct:analogin_s
analogin_s	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^struct analogin_s {$/;"	s
baudrate	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    uint32_t baudrate;$/;"	m	struct:serial_s
bits	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    uint32_t bits;$/;"	m	struct:spi_s
br_presc	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    uint32_t br_presc;$/;"	m	struct:spi_s
channel	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    uint8_t channel;$/;"	m	struct:analogin_s
channel	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    uint8_t channel;$/;"	m	struct:pwmout_s
cpha	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    uint32_t cpha;$/;"	m	struct:spi_s
cpol	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    uint32_t cpol;$/;"	m	struct:spi_s
databits	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    uint32_t databits;$/;"	m	struct:serial_s
direction	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    PinDirection direction;$/;"	m	struct:port_s
event	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    uint32_t event;$/;"	m	struct:gpio_irq_s
gpio_irq_s	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^struct gpio_irq_s {$/;"	s
i2c	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    I2CName  i2c;$/;"	m	struct:i2c_s
i2c_s	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^struct i2c_s {$/;"	s
index	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    int index; \/\/ Used by irq$/;"	m	struct:serial_s
inverted	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    uint8_t inverted;$/;"	m	struct:pwmout_s
irq_index	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    uint32_t irq_index;$/;"	m	struct:gpio_irq_s
irq_n	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    IRQn_Type irq_n;$/;"	m	struct:gpio_irq_s
mask	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    uint32_t mask;$/;"	m	struct:port_s
mode	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    uint32_t mode;$/;"	m	struct:spi_s
nss	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    uint32_t nss;$/;"	m	struct:spi_s
parity	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    uint32_t parity;$/;"	m	struct:serial_s
period	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    uint32_t period;$/;"	m	struct:pwmout_s
pin	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    PinName pin;$/;"	m	struct:analogin_s
pin	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    PinName pin;$/;"	m	struct:gpio_irq_s
pin	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    PinName pin;$/;"	m	struct:pwmout_s
pin_miso	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    PinName pin_miso;$/;"	m	struct:spi_s
pin_mosi	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    PinName pin_mosi;$/;"	m	struct:spi_s
pin_rx	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    PinName pin_rx;$/;"	m	struct:serial_s
pin_sclk	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    PinName pin_sclk;$/;"	m	struct:spi_s
pin_ssel	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    PinName pin_ssel;$/;"	m	struct:spi_s
pin_tx	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    PinName pin_tx;$/;"	m	struct:serial_s
port	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    PortName port;$/;"	m	struct:port_s
port_s	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^struct port_s {$/;"	s
pulse	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    uint32_t pulse;$/;"	m	struct:pwmout_s
pwm	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    PWMName pwm;$/;"	m	struct:pwmout_s
pwmout_s	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^struct pwmout_s {$/;"	s
reg_in	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    __IO uint32_t *reg_in;$/;"	m	struct:port_s
reg_out	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    __IO uint32_t *reg_out;$/;"	m	struct:port_s
serial_s	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^struct serial_s {$/;"	s
slave	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    uint32_t slave;$/;"	m	struct:i2c_s
spi	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    SPIName spi;$/;"	m	struct:spi_s
spi_s	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^struct spi_s {$/;"	s
stopbits	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    uint32_t stopbits;$/;"	m	struct:serial_s
uart	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/TARGET_NUCLEO_F411RE/objects.h	/^    UARTName uart;$/;"	m	struct:serial_s
AdcHandle	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/analogin_api.c	/^ADC_HandleTypeDef AdcHandle;$/;"	v
adc_inited	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/analogin_api.c	/^int adc_inited = 0;$/;"	v
adc_read	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/analogin_api.c	/^static inline uint16_t adc_read(analogin_t *obj)$/;"	f	file:
analogin_init	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/analogin_api.c	/^void analogin_init(analogin_t *obj, PinName pin)$/;"	f
analogin_read	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/analogin_api.c	/^float analogin_read(analogin_t *obj)$/;"	f
analogin_read_u16	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/analogin_api.c	/^uint16_t analogin_read_u16(analogin_t *obj)$/;"	f
DacHandle	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/analogout_api.c	/^DAC_HandleTypeDef    DacHandle;$/;"	v
RANGE_12BIT	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/analogout_api.c	/^#define RANGE_12BIT /;"	d	file:
analogout_free	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/analogout_api.c	/^void analogout_free(dac_t *obj)$/;"	f
analogout_init	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/analogout_api.c	/^void analogout_init(dac_t *obj, PinName pin)$/;"	f
analogout_read	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/analogout_api.c	/^float analogout_read(dac_t *obj)$/;"	f
analogout_read_u16	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/analogout_api.c	/^uint16_t analogout_read_u16(dac_t *obj)$/;"	f
analogout_write	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/analogout_api.c	/^void analogout_write(dac_t *obj, float value)$/;"	f
analogout_write_u16	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/analogout_api.c	/^void analogout_write_u16(dac_t *obj, uint16_t value)$/;"	f
dac_read	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/analogout_api.c	/^static inline int dac_read(dac_t *obj)$/;"	f	file:
dac_write	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/analogout_api.c	/^static inline void dac_write(dac_t *obj, uint16_t value)$/;"	f	file:
sConfig	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/analogout_api.c	/^static DAC_ChannelConfTypeDef sConfig;$/;"	v	file:
gpio_dir	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_api.c	/^void gpio_dir(gpio_t *obj, PinDirection direction)$/;"	f
gpio_init	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_api.c	/^void gpio_init(gpio_t *obj, PinName pin)$/;"	f
gpio_mode	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_api.c	/^void gpio_mode(gpio_t *obj, PinMode mode)$/;"	f
gpio_set	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_api.c	/^uint32_t gpio_set(PinName pin)$/;"	f
CHANNEL_NUM	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_irq_api.c	/^#define CHANNEL_NUM /;"	d	file:
EDGE_BOTH	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_irq_api.c	/^#define EDGE_BOTH /;"	d	file:
EDGE_FALL	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_irq_api.c	/^#define EDGE_FALL /;"	d	file:
EDGE_NONE	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_irq_api.c	/^#define EDGE_NONE /;"	d	file:
EDGE_RISE	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_irq_api.c	/^#define EDGE_RISE /;"	d	file:
MAX_PIN_LINE	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_irq_api.c	/^#define MAX_PIN_LINE /;"	d	file:
channel_gpio	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_irq_api.c	/^    uint32_t channel_gpio[MAX_PIN_LINE]; \/\/ base address of gpio port group$/;"	m	struct:gpio_channel	file:
channel_ids	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_irq_api.c	/^    uint32_t channel_ids[MAX_PIN_LINE];  \/\/ mbed "gpio_irq_t gpio_irq" field of instance$/;"	m	struct:gpio_channel	file:
channel_pin	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_irq_api.c	/^    uint32_t channel_pin[MAX_PIN_LINE];  \/\/ pin number in port group$/;"	m	struct:gpio_channel	file:
channels	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_irq_api.c	/^static gpio_channel_t channels[CHANNEL_NUM] = {$/;"	v	file:
gpio_channel	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_irq_api.c	/^typedef struct gpio_channel {$/;"	s	file:
gpio_channel_t	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_irq_api.c	/^} gpio_channel_t;$/;"	t	typeref:struct:gpio_channel	file:
gpio_irq0	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_irq_api.c	/^static void gpio_irq0(void)$/;"	f	file:
gpio_irq1	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_irq_api.c	/^static void gpio_irq1(void)$/;"	f	file:
gpio_irq2	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_irq_api.c	/^static void gpio_irq2(void)$/;"	f	file:
gpio_irq3	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_irq_api.c	/^static void gpio_irq3(void)$/;"	f	file:
gpio_irq4	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_irq_api.c	/^static void gpio_irq4(void)$/;"	f	file:
gpio_irq5	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_irq_api.c	/^static void gpio_irq5(void)$/;"	f	file:
gpio_irq6	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_irq_api.c	/^static void gpio_irq6(void)$/;"	f	file:
gpio_irq_disable	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_irq_api.c	/^void gpio_irq_disable(gpio_irq_t *obj)$/;"	f
gpio_irq_enable	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_irq_api.c	/^void gpio_irq_enable(gpio_irq_t *obj)$/;"	f
gpio_irq_free	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_irq_api.c	/^void gpio_irq_free(gpio_irq_t *obj)$/;"	f
gpio_irq_init	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_irq_api.c	/^int gpio_irq_init(gpio_irq_t *obj, PinName pin, gpio_irq_handler handler, uint32_t id)$/;"	f
gpio_irq_set	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_irq_api.c	/^void gpio_irq_set(gpio_irq_t *obj, gpio_irq_event event, uint32_t enable)$/;"	f
handle_interrupt_in	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_irq_api.c	/^static void handle_interrupt_in(uint32_t irq_index, uint32_t max_num_pin_line)$/;"	f	file:
irq_handler	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_irq_api.c	/^static gpio_irq_handler irq_handler;$/;"	v	file:
pin_base_nr	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_irq_api.c	/^static uint32_t pin_base_nr[16] = {$/;"	v	file:
pin_mask	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_irq_api.c	/^    uint32_t pin_mask;                   \/\/ bitmask representing which pins are configured for receiving interrupts$/;"	m	struct:gpio_channel	file:
MBED_GPIO_OBJECT_H	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_object.h	/^#define MBED_GPIO_OBJECT_H$/;"	d
gpio_is_connected	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_object.h	/^static inline int gpio_is_connected(const gpio_t *obj) {$/;"	f
gpio_read	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_object.h	/^static inline int gpio_read(gpio_t *obj)$/;"	f
gpio_t	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_object.h	/^} gpio_t;$/;"	t	typeref:struct:__anon368
gpio_write	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_object.h	/^static inline void gpio_write(gpio_t *obj, int value)$/;"	f
mask	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_object.h	/^    uint32_t mask;$/;"	m	struct:__anon368
pin	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_object.h	/^    PinName  pin;$/;"	m	struct:__anon368
reg_in	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_object.h	/^    __IO uint32_t *reg_in;$/;"	m	struct:__anon368
reg_set_clr	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/gpio_object.h	/^    __IO uint32_t *reg_set_clr;$/;"	m	struct:__anon368
FLAG_TIMEOUT	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/i2c_api.c	/^#define FLAG_TIMEOUT /;"	d	file:
I2cHandle	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/i2c_api.c	/^I2C_HandleTypeDef I2cHandle;$/;"	v
LONG_TIMEOUT	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/i2c_api.c	/^#define LONG_TIMEOUT /;"	d	file:
NoData	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/i2c_api.c	/^#define NoData /;"	d	file:
ReadAddressed	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/i2c_api.c	/^#define ReadAddressed /;"	d	file:
WriteAddressed	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/i2c_api.c	/^#define WriteAddressed /;"	d	file:
WriteGeneral	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/i2c_api.c	/^#define WriteGeneral /;"	d	file:
i2c1_inited	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/i2c_api.c	/^int i2c1_inited = 0;$/;"	v
i2c2_inited	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/i2c_api.c	/^int i2c2_inited = 0;$/;"	v
i2c3_inited	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/i2c_api.c	/^int i2c3_inited = 0;$/;"	v
i2c_byte_read	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/i2c_api.c	/^int i2c_byte_read(i2c_t *obj, int last)$/;"	f
i2c_byte_write	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/i2c_api.c	/^int i2c_byte_write(i2c_t *obj, int data)$/;"	f
i2c_frequency	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/i2c_api.c	/^void i2c_frequency(i2c_t *obj, int hz)$/;"	f
i2c_init	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/i2c_api.c	/^void i2c_init(i2c_t *obj, PinName sda, PinName scl)$/;"	f
i2c_read	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/i2c_api.c	/^int i2c_read(i2c_t *obj, int address, char *data, int length, int stop)$/;"	f
i2c_reset	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/i2c_api.c	/^void i2c_reset(i2c_t *obj)$/;"	f
i2c_slave_address	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/i2c_api.c	/^void i2c_slave_address(i2c_t *obj, int idx, uint32_t address, uint32_t mask)$/;"	f
i2c_slave_mode	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/i2c_api.c	/^void i2c_slave_mode(i2c_t *obj, int enable_slave)$/;"	f
i2c_slave_read	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/i2c_api.c	/^int i2c_slave_read(i2c_t *obj, char *data, int length)$/;"	f
i2c_slave_receive	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/i2c_api.c	/^int i2c_slave_receive(i2c_t *obj)$/;"	f
i2c_slave_write	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/i2c_api.c	/^int i2c_slave_write(i2c_t *obj, const char *data, int length)$/;"	f
i2c_start	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/i2c_api.c	/^inline int i2c_start(i2c_t *obj)$/;"	f
i2c_stop	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/i2c_api.c	/^inline int i2c_stop(i2c_t *obj)$/;"	f
i2c_write	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/i2c_api.c	/^int i2c_write(i2c_t *obj, int address, const char *data, int length, int stop)$/;"	f
mbed_sdk_init	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/mbed_overrides.c	/^void mbed_sdk_init()$/;"	f
Set_GPIO_Clock	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/pinmap.c	/^uint32_t Set_GPIO_Clock(uint32_t port_idx)$/;"	f
gpio_mode	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/pinmap.c	/^static const uint32_t gpio_mode[13] = {$/;"	v	file:
pin_function	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/pinmap.c	/^void pin_function(PinName pin, int data)$/;"	f
pin_mode	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/pinmap.c	/^void pin_mode(PinName pin, PinMode mode)$/;"	f
port_dir	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/port_api.c	/^void port_dir(port_t *obj, PinDirection dir)$/;"	f
port_init	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/port_api.c	/^void port_init(port_t *obj, PortName port, int mask, PinDirection dir)$/;"	f
port_mode	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/port_api.c	/^void port_mode(port_t *obj, PinMode mode)$/;"	f
port_pin	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/port_api.c	/^PinName port_pin(PortName port, int pin_n)$/;"	f
port_read	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/port_api.c	/^int port_read(port_t *obj)$/;"	f
port_write	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/port_api.c	/^void port_write(port_t *obj, int value)$/;"	f
TimHandle	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/pwmout_api.c	/^static TIM_HandleTypeDef TimHandle;$/;"	v	file:
pwmout_free	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/pwmout_api.c	/^void pwmout_free(pwmout_t* obj)$/;"	f
pwmout_init	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/pwmout_api.c	/^void pwmout_init(pwmout_t* obj, PinName pin)$/;"	f
pwmout_period	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/pwmout_api.c	/^void pwmout_period(pwmout_t* obj, float seconds)$/;"	f
pwmout_period_ms	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/pwmout_api.c	/^void pwmout_period_ms(pwmout_t* obj, int ms)$/;"	f
pwmout_period_us	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/pwmout_api.c	/^void pwmout_period_us(pwmout_t* obj, int us)$/;"	f
pwmout_pulsewidth	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/pwmout_api.c	/^void pwmout_pulsewidth(pwmout_t* obj, float seconds)$/;"	f
pwmout_pulsewidth_ms	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/pwmout_api.c	/^void pwmout_pulsewidth_ms(pwmout_t* obj, int ms)$/;"	f
pwmout_pulsewidth_us	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/pwmout_api.c	/^void pwmout_pulsewidth_us(pwmout_t* obj, int us)$/;"	f
pwmout_read	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/pwmout_api.c	/^float pwmout_read(pwmout_t* obj)$/;"	f
pwmout_write	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/pwmout_api.c	/^void pwmout_write(pwmout_t* obj, float value)$/;"	f
RtcHandle	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/rtc_api.c	/^static RTC_HandleTypeDef RtcHandle;$/;"	v	file:
rtc_free	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/rtc_api.c	/^void rtc_free(void)$/;"	f
rtc_init	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/rtc_api.c	/^void rtc_init(void)$/;"	f
rtc_inited	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/rtc_api.c	/^static int rtc_inited = 0;$/;"	v	file:
rtc_isenabled	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/rtc_api.c	/^int rtc_isenabled(void)$/;"	f
rtc_read	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/rtc_api.c	/^time_t rtc_read(void)$/;"	f
rtc_write	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/rtc_api.c	/^void rtc_write(time_t t)$/;"	f
UART_NUM	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/serial_api.c	/^#define UART_NUM /;"	d	file:
UartHandle	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/serial_api.c	/^UART_HandleTypeDef UartHandle;$/;"	v
init_uart	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/serial_api.c	/^static void init_uart(serial_t *obj)$/;"	f	file:
irq_handler	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/serial_api.c	/^static uart_irq_handler irq_handler;$/;"	v	file:
serial_baud	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/serial_api.c	/^void serial_baud(serial_t *obj, int baudrate)$/;"	f
serial_break_clear	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/serial_api.c	/^void serial_break_clear(serial_t *obj)$/;"	f
serial_break_set	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/serial_api.c	/^void serial_break_set(serial_t *obj)$/;"	f
serial_clear	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/serial_api.c	/^void serial_clear(serial_t *obj)$/;"	f
serial_format	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/serial_api.c	/^void serial_format(serial_t *obj, int data_bits, SerialParity parity, int stop_bits)$/;"	f
serial_free	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/serial_api.c	/^void serial_free(serial_t *obj)$/;"	f
serial_getc	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/serial_api.c	/^int serial_getc(serial_t *obj)$/;"	f
serial_init	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/serial_api.c	/^void serial_init(serial_t *obj, PinName tx, PinName rx)$/;"	f
serial_irq_handler	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/serial_api.c	/^void serial_irq_handler(serial_t *obj, uart_irq_handler handler, uint32_t id)$/;"	f
serial_irq_ids	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/serial_api.c	/^static uint32_t serial_irq_ids[UART_NUM] = {0, 0, 0, 0, 0, 0, 0, 0};$/;"	v	file:
serial_irq_set	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/serial_api.c	/^void serial_irq_set(serial_t *obj, SerialIrq irq, uint32_t enable)$/;"	f
serial_pinout_tx	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/serial_api.c	/^void serial_pinout_tx(PinName tx)$/;"	f
serial_putc	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/serial_api.c	/^void serial_putc(serial_t *obj, int c)$/;"	f
serial_readable	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/serial_api.c	/^int serial_readable(serial_t *obj)$/;"	f
serial_writable	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/serial_api.c	/^int serial_writable(serial_t *obj)$/;"	f
stdio_uart	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/serial_api.c	/^serial_t stdio_uart;$/;"	v
stdio_uart_inited	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/serial_api.c	/^int stdio_uart_inited = 0;$/;"	v
uart1_irq	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/serial_api.c	/^static void uart1_irq(void)$/;"	f	file:
uart2_irq	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/serial_api.c	/^static void uart2_irq(void)$/;"	f	file:
uart3_irq	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/serial_api.c	/^static void uart3_irq(void) $/;"	f	file:
uart4_irq	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/serial_api.c	/^static void uart4_irq(void) $/;"	f	file:
uart5_irq	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/serial_api.c	/^static void uart5_irq(void) $/;"	f	file:
uart6_irq	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/serial_api.c	/^static void uart6_irq(void)$/;"	f	file:
uart7_irq	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/serial_api.c	/^static void uart7_irq(void) $/;"	f	file:
uart8_irq	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/serial_api.c	/^static void uart8_irq(void) $/;"	f	file:
uart_irq	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/serial_api.c	/^static void uart_irq(UARTName name, int id)$/;"	f	file:
TimMasterHandle	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/sleep.c	/^static TIM_HandleTypeDef TimMasterHandle;$/;"	v	file:
deepsleep	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/sleep.c	/^void deepsleep(void)$/;"	f
sleep	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/sleep.c	/^void sleep(void)$/;"	f
SpiHandle	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/spi_api.c	/^static SPI_HandleTypeDef SpiHandle;$/;"	v	file:
init_spi	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/spi_api.c	/^static void init_spi(spi_t *obj)$/;"	f	file:
spi_busy	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/spi_api.c	/^int spi_busy(spi_t *obj)$/;"	f
spi_format	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/spi_api.c	/^void spi_format(spi_t *obj, int bits, int mode, int slave)$/;"	f
spi_free	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/spi_api.c	/^void spi_free(spi_t *obj)$/;"	f
spi_frequency	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/spi_api.c	/^void spi_frequency(spi_t *obj, int hz)$/;"	f
spi_init	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/spi_api.c	/^void spi_init(spi_t *obj, PinName mosi, PinName miso, PinName sclk, PinName ssel)$/;"	f
spi_master_write	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/spi_api.c	/^int spi_master_write(spi_t *obj, int value)$/;"	f
spi_slave_read	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/spi_api.c	/^int spi_slave_read(spi_t *obj)$/;"	f
spi_slave_receive	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/spi_api.c	/^int spi_slave_receive(spi_t *obj)$/;"	f
spi_slave_write	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/spi_api.c	/^void spi_slave_write(spi_t *obj, int value)$/;"	f
ssp_busy	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/spi_api.c	/^static inline int ssp_busy(spi_t *obj)$/;"	f	file:
ssp_read	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/spi_api.c	/^static inline int ssp_read(spi_t *obj)$/;"	f	file:
ssp_readable	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/spi_api.c	/^static inline int ssp_readable(spi_t *obj)$/;"	f	file:
ssp_write	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/spi_api.c	/^static inline void ssp_write(spi_t *obj, int value)$/;"	f	file:
ssp_writeable	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/spi_api.c	/^static inline int ssp_writeable(spi_t *obj)$/;"	f	file:
TIM_MST	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/us_ticker.c	/^#define TIM_MST /;"	d	file:
TimMasterHandle	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/us_ticker.c	/^static TIM_HandleTypeDef TimMasterHandle;$/;"	v	file:
us_ticker_clear_interrupt	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/us_ticker.c	/^void us_ticker_clear_interrupt(void)$/;"	f
us_ticker_disable_interrupt	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/us_ticker.c	/^void us_ticker_disable_interrupt(void)$/;"	f
us_ticker_init	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/us_ticker.c	/^void us_ticker_init(void)$/;"	f
us_ticker_inited	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/us_ticker.c	/^static int us_ticker_inited = 0;$/;"	v	file:
us_ticker_read	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/us_ticker.c	/^uint32_t us_ticker_read()$/;"	f
us_ticker_set_interrupt	mbed-src/targets/hal/TARGET_STM/TARGET_STM32F4/us_ticker.c	/^void us_ticker_set_interrupt(timestamp_t timestamp)$/;"	f
MCP2515	src/MCP2515.cpp	/^MCP2515::MCP2515(SPI& spi, PinName cs) : spi(spi), cs(cs)$/;"	f	class:MCP2515
baudConfig	src/MCP2515.cpp	/^void MCP2515::baudConfig(int bitRate)\/\/sets bitrate for MCP2515 node$/;"	f	class:MCP2515
bitModify	src/MCP2515.cpp	/^void MCP2515::bitModify(byte address, byte mask, byte data)$/;"	f	class:MCP2515
load_0	src/MCP2515.cpp	/^void MCP2515::load_0(byte identifier, byte data)\/\/loads ID and DATA into transmit buffer 0$/;"	f	class:MCP2515
load_1	src/MCP2515.cpp	/^void MCP2515::load_1(byte identifier, byte data)\/\/loads ID and DATA into transmit buffer 1$/;"	f	class:MCP2515
load_2	src/MCP2515.cpp	/^void MCP2515::load_2(byte identifier, byte data)\/\/loads ID and DATA into transmit buffer 2$/;"	f	class:MCP2515
load_ff_0	src/MCP2515.cpp	/^void MCP2515::load_ff_0(byte length,unsigned short identifier,byte *data)$/;"	f	class:MCP2515
load_ff_1	src/MCP2515.cpp	/^void MCP2515::load_ff_1(byte length,unsigned short identifier,byte *data)$/;"	f	class:MCP2515
load_ff_2	src/MCP2515.cpp	/^void MCP2515::load_ff_2(byte length,unsigned short identifier,byte *data)$/;"	f	class:MCP2515
readDATA_0	src/MCP2515.cpp	/^char MCP2515::readDATA_0()\/\/reads DATA in recieve buffer 0$/;"	f	class:MCP2515
readDATA_1	src/MCP2515.cpp	/^char MCP2515::readDATA_1()\/\/reads data in recieve buffer 1$/;"	f	class:MCP2515
readDATA_ff_0	src/MCP2515.cpp	/^void MCP2515::readDATA_ff_0(byte* length_out,byte *data_out,unsigned short *id_out){$/;"	f	class:MCP2515
readDATA_ff_1	src/MCP2515.cpp	/^void MCP2515::readDATA_ff_1(byte* length_out,byte *data_out,unsigned short *id_out){$/;"	f	class:MCP2515
readID_0	src/MCP2515.cpp	/^char MCP2515::readID_0()\/\/reads ID in recieve buffer 0$/;"	f	class:MCP2515
readID_1	src/MCP2515.cpp	/^char MCP2515::readID_1()\/\/reads ID in reciever buffer 1$/;"	f	class:MCP2515
readRXStatus	src/MCP2515.cpp	/^byte MCP2515::readRXStatus()$/;"	f	class:MCP2515
readRegister	src/MCP2515.cpp	/^void MCP2515::readRegister(byte address, byte *data_out)$/;"	f	class:MCP2515
readStatus	src/MCP2515.cpp	/^byte MCP2515::readStatus() $/;"	f	class:MCP2515
reset	src/MCP2515.cpp	/^void MCP2515::reset()$/;"	f	class:MCP2515
send_0	src/MCP2515.cpp	/^void MCP2515::send_0()\/\/transmits buffer 0$/;"	f	class:MCP2515
send_1	src/MCP2515.cpp	/^void MCP2515::send_1()\/\/transmits buffer 1$/;"	f	class:MCP2515
send_2	src/MCP2515.cpp	/^void MCP2515::send_2()\/\/transmits buffer 2$/;"	f	class:MCP2515
setMask	src/MCP2515.cpp	/^void MCP2515::setMask(unsigned short identifier)$/;"	f	class:MCP2515
setMask_0	src/MCP2515.cpp	/^void MCP2515::setMask_0(unsigned short identifier)$/;"	f	class:MCP2515
setMask_1	src/MCP2515.cpp	/^void MCP2515::setMask_1(unsigned short identifier)$/;"	f	class:MCP2515
setMode	src/MCP2515.cpp	/^void MCP2515::setMode(MCP2515Mode mode) { \/\/put MCP2515 controller in one of five modes$/;"	f	class:MCP2515
writeRegister	src/MCP2515.cpp	/^void MCP2515::writeRegister(byte address, byte data)$/;"	f	class:MCP2515
AC_BIT	src/accelerometer.cpp	/^ReturnCode AC_BIT()$/;"	f
AC_get_x	src/accelerometer.cpp	/^ReturnCode AC_get_x(float *x_val)$/;"	f
AC_get_y	src/accelerometer.cpp	/^ReturnCode AC_get_y(float *y_val)$/;"	f
AC_get_z	src/accelerometer.cpp	/^ReturnCode AC_get_z(float *z_val)$/;"	f
AC_init	src/accelerometer.cpp	/^ReturnCode AC_init(PinName x, PinName y, PinName z, PinName selftest, PinName powerdown)$/;"	f
AC_reset_self_test	src/accelerometer.cpp	/^ReturnCode AC_reset_self_test()$/;"	f
AC_set_self_test	src/accelerometer.cpp	/^ReturnCode AC_set_self_test()$/;"	f
pd	src/accelerometer.cpp	/^DigitalOut *pd = NULL;$/;"	v
st	src/accelerometer.cpp	/^DigitalOut *st = NULL;$/;"	v
xin	src/accelerometer.cpp	/^AnalogIn *xin = NULL;$/;"	v
yin	src/accelerometer.cpp	/^AnalogIn *yin = NULL;$/;"	v
zin	src/accelerometer.cpp	/^AnalogIn *zin = NULL;$/;"	v
HighPass_filter_IIR	src/ads_cntrl.c	/^int HighPass_filter_IIR(int new_data,int prev_data, int prev_output){$/;"	f
MAX_ADS_OUT	src/ads_cntrl.c	/^#define MAX_ADS_OUT /;"	d	file:
MIN_ADS_OUT	src/ads_cntrl.c	/^#define MIN_ADS_OUT /;"	d	file:
NOTCH_N	src/ads_cntrl.c	/^#define NOTCH_N /;"	d	file:
NOTCH_Q	src/ads_cntrl.c	/^#define NOTCH_Q /;"	d	file:
Notch_filter_IIR	src/ads_cntrl.c	/^int Notch_filter_IIR(int new_data){$/;"	f
__ISR	src/ads_cntrl.c	/^void __ISR(_TIMER_1_IRQ, IPL3) Timer1Handler(void){$/;"	f
delay	src/ads_cntrl.c	/^void delay(int delay ){$/;"	f
emg_data	src/ads_cntrl.c	/^static volatile int emg_data=0;$/;"	v	file:
hpf_input	src/ads_cntrl.c	/^static volatile int hpf_input = 0; \/\/ x[n]$/;"	v	file:
hpf_input_prev	src/ads_cntrl.c	/^static volatile int hpf_input_prev=0; \/\/ x[n-1]]$/;"	v	file:
init_ads1291	src/ads_cntrl.c	/^void init_ads1291(void){$/;"	f
init_spi1	src/ads_cntrl.c	/^void init_spi1(void){$/;"	f
init_timer1_intRC	src/ads_cntrl.c	/^void init_timer1_intRC(void){$/;"	f
init_uart2	src/ads_cntrl.c	/^void init_uart2(void){$/;"	f
main	src/ads_cntrl.c	/^int main(void) {$/;"	f
prev_result	src/ads_cntrl.c	/^static volatile int prev_result=0; \/\/ y[n-1]]$/;"	v	file:
result	src/ads_cntrl.c	/^static volatile int result=0;$/;"	v	file:
s_notch	src/ads_cntrl.c	/^static volatile long long s_notch[NOTCH_N][2] = {0};    \/\/ notch filter internal $/;"	v	file:
spi_tx	src/ads_cntrl.c	/^unsigned char spi_tx(unsigned char data){$/;"	f
temp	src/ads_cntrl.c	/^static volatile unsigned char temp;$/;"	v	file:
utx	src/ads_cntrl.c	/^void utx(unsigned char data){$/;"	f
BEB_SMALL_ADDRESS	src/bebionic_i2c.cpp	/^#define BEB_SMALL_ADDRESS /;"	d	file:
BEB_THREE_ADDRESS	src/bebionic_i2c.cpp	/^#define BEB_THREE_ADDRESS /;"	d	file:
BI_BIT	src/bebionic_i2c.cpp	/^ReturnCode BI_BIT()$/;"	f
BI_get_next_grip	src/bebionic_i2c.cpp	/^ReturnCode BI_get_next_grip(BebionicGrip_t *grip)$/;"	f
BI_init	src/bebionic_i2c.cpp	/^ReturnCode BI_init(PinName SCL, PinName SDA, HandType_t hand)$/;"	f
BI_interrupt	src/bebionic_i2c.cpp	/^void BI_interrupt()$/;"	f
BI_read	src/bebionic_i2c.cpp	/^void BI_read()$/;"	f
BI_set_next_grip	src/bebionic_i2c.cpp	/^ReturnCode BI_set_next_grip(BebionicGrip_t grip)$/;"	f
BI_write	src/bebionic_i2c.cpp	/^void BI_write()$/;"	f
HAND_FREQUENCY	src/bebionic_i2c.cpp	/^#define HAND_FREQUENCY /;"	d	file:
NUM_GRIPS	src/bebionic_i2c.cpp	/^#define NUM_GRIPS /;"	d	file:
SMALLACTIVEINDEX	src/bebionic_i2c.cpp	/^#define SMALLACTIVEINDEX /;"	d	file:
SMALLCOLUMN	src/bebionic_i2c.cpp	/^#define SMALLCOLUMN /;"	d	file:
SMALLFINGERPOINT	src/bebionic_i2c.cpp	/^#define SMALLFINGERPOINT /;"	d	file:
SMALLGRIP	src/bebionic_i2c.cpp	/^#define SMALLGRIP /;"	d	file:
SMALLKEYGRIP	src/bebionic_i2c.cpp	/^#define SMALLKEYGRIP /;"	d	file:
SMALLMOUSE	src/bebionic_i2c.cpp	/^#define SMALLMOUSE /;"	d	file:
SMALLNOGRIP	src/bebionic_i2c.cpp	/^#define SMALLNOGRIP /;"	d	file:
SMALLPOWER	src/bebionic_i2c.cpp	/^#define SMALLPOWER /;"	d	file:
SMALLPRECISIONCLOSED	src/bebionic_i2c.cpp	/^#define SMALLPRECISIONCLOSED /;"	d	file:
SMALLPRECISIONOPEN	src/bebionic_i2c.cpp	/^#define SMALLPRECISIONOPEN /;"	d	file:
SMALLRELAXED	src/bebionic_i2c.cpp	/^#define SMALLRELAXED /;"	d	file:
SMALLSTART	src/bebionic_i2c.cpp	/^#define SMALLSTART /;"	d	file:
SMALLTRIPOD	src/bebionic_i2c.cpp	/^#define SMALLTRIPOD /;"	d	file:
SMALL_LENGTH	src/bebionic_i2c.cpp	/^#define SMALL_LENGTH /;"	d	file:
THREEACTIVEINDEX	src/bebionic_i2c.cpp	/^#define THREEACTIVEINDEX /;"	d	file:
THREECOLUMN	src/bebionic_i2c.cpp	/^#define THREECOLUMN /;"	d	file:
THREEFINGERPOINT	src/bebionic_i2c.cpp	/^#define THREEFINGERPOINT /;"	d	file:
THREEKEYGRIP	src/bebionic_i2c.cpp	/^#define THREEKEYGRIP /;"	d	file:
THREEMOUSE	src/bebionic_i2c.cpp	/^#define THREEMOUSE /;"	d	file:
THREEPOWER	src/bebionic_i2c.cpp	/^#define THREEPOWER /;"	d	file:
THREEPRECISIONCLOSED	src/bebionic_i2c.cpp	/^#define THREEPRECISIONCLOSED /;"	d	file:
THREEPRECISIONOPEN	src/bebionic_i2c.cpp	/^#define THREEPRECISIONOPEN /;"	d	file:
THREERELAXED	src/bebionic_i2c.cpp	/^#define THREERELAXED /;"	d	file:
THREETRIPOD	src/bebionic_i2c.cpp	/^#define THREETRIPOD /;"	d	file:
THREE_LENGTH	src/bebionic_i2c.cpp	/^#define THREE_LENGTH /;"	d	file:
access	src/bebionic_i2c.cpp	/^uint8_t access = 0;$/;"	v
grips	src/bebionic_i2c.cpp	/^uint8_t *grips = NULL;$/;"	v
handtype	src/bebionic_i2c.cpp	/^HandType_t handtype = BEBIONIC_SMALL;$/;"	v
last_grip	src/bebionic_i2c.cpp	/^BebionicGrip_t last_grip = NoGrip;$/;"	v
next_grip	src/bebionic_i2c.cpp	/^BebionicGrip_t next_grip = NoGrip;$/;"	v
slave	src/bebionic_i2c.cpp	/^I2CSlave *slave = NULL;$/;"	v
slave_interrupt	src/bebionic_i2c.cpp	/^InterruptIn *slave_interrupt = NULL;$/;"	v
smallgrip	src/bebionic_i2c.cpp	/^uint8_t smallgrip[NUM_GRIPS] = {$/;"	v
threegrip	src/bebionic_i2c.cpp	/^uint8_t threegrip[NUM_GRIPS] = {$/;"	v
BT_Mode_t	src/bluetooth.cpp	/^} BT_Mode_t;$/;"	t	typeref:enum:__anon378	file:
BT_init	src/bluetooth.cpp	/^ReturnCode BT_init(Serial *bt_in, UART_baudrate_t rate)$/;"	f
BT_send_AT	src/bluetooth.cpp	/^ReturnCode BT_send_AT()$/;"	f
BT_send_UART_config	src/bluetooth.cpp	/^ReturnCode BT_send_UART_config(int baud_rate, int parity, int stop_bits, int flow_control)$/;"	f
CMD_LENGTH	src/bluetooth.cpp	/^#define CMD_LENGTH /;"	d	file:
COMMAND_MODE	src/bluetooth.cpp	/^	COMMAND_MODE,$/;"	e	enum:__anon378	file:
DATA_MODE	src/bluetooth.cpp	/^	DATA_MODE,$/;"	e	enum:__anon378	file:
ERROR_MODE	src/bluetooth.cpp	/^	ERROR_MODE$/;"	e	enum:__anon378	file:
bt	src/bluetooth.cpp	/^Serial *bt = NULL;$/;"	v
buffer	src/bluetooth.cpp	/^CircularBuffer<char, 16000> buffer;$/;"	v
mode	src/bluetooth.cpp	/^static BT_Mode_t mode = COMMAND_MODE;$/;"	v	file:
parse_command	src/bluetooth.cpp	/^void parse_command(char *command, uint32_t length)$/;"	f
parse_data	src/bluetooth.cpp	/^void parse_data(char *data, uint32_t length)$/;"	f
printout	src/bluetooth.cpp	/^Ticker printout;$/;"	v
process_command	src/bluetooth.cpp	/^void process_command()$/;"	f
reader	src/bluetooth.cpp	/^void reader()$/;"	f
readit	src/bluetooth.cpp	/^static int readit = 0;$/;"	v	file:
Config_clear_configuration	src/config.cpp	/^ReturnCode Config_clear_configuration()$/;"	f
Config_get_configuration	src/config.cpp	/^ReturnCode Config_get_configuration(ConfigFile *config)$/;"	f
Config_init	src/config.cpp	/^ReturnCode Config_init()$/;"	f
Config_print_configuration	src/config.cpp	/^void Config_print_configuration(ConfigFile *confignew)$/;"	f
Config_set_configuration	src/config.cpp	/^ReturnCode Config_set_configuration(ConfigFile *config)$/;"	f
Config_update_config	src/config.cpp	/^ReturnCode Config_update_config()$/;"	f
DATA_SECTOR	src/config.cpp	/^#define DATA_SECTOR /;"	d	file:
configuration	src/config.cpp	/^static ConfigFile configuration;$/;"	v	file:
erase_config	src/config.cpp	/^ReturnCode erase_config()$/;"	f
flash_block	src/config.cpp	/^static SOFBlock flash_block;$/;"	v	file:
is_initialized	src/config.cpp	/^static bool is_initialized = 0;$/;"	v	file:
read_config	src/config.cpp	/^ReturnCode read_config(ConfigFile *config)$/;"	f
reader	src/config.cpp	/^static SOFReader reader;$/;"	v	file:
write_config	src/config.cpp	/^ReturnCode write_config()$/;"	f
writer	src/config.cpp	/^static SOFWriter writer;$/;"	v	file:
DAC_BIT	src/dac.cpp	/^ReturnCode DAC_BIT()$/;"	f
DAC_DELAY	src/dac.cpp	/^#define DAC_DELAY /;"	d	file:
DAC_MAX	src/dac.cpp	/^#define DAC_MAX /;"	d	file:
DAC_MIN	src/dac.cpp	/^#define DAC_MIN /;"	d	file:
DAC_init	src/dac.cpp	/^ReturnCode DAC_init(SPI *spi_device, PinName spi_cs, int frequency=1000000, int bits=8, int mode=0)$/;"	f
DAC_write_value	src/dac.cpp	/^ReturnCode DAC_write_value(uint8_t index, unsigned int val)$/;"	f
MAX_DAC_OUTPUT	src/dac.cpp	/^#define MAX_DAC_OUTPUT /;"	d	file:
TEST_CHANNEL	src/dac.cpp	/^#define TEST_CHANNEL /;"	d	file:
dac_bits	src/dac.cpp	/^int dac_bits = 0;$/;"	v
dac_chipselect	src/dac.cpp	/^DigitalOut *dac_chipselect = NULL;$/;"	v
dac_freq	src/dac.cpp	/^int dac_freq = 1000000;$/;"	v
dac_mode	src/dac.cpp	/^int dac_mode = 0;$/;"	v
dac_spi	src/dac.cpp	/^SPI *dac_spi = NULL;$/;"	v
Data	src/data.cpp	/^} Data;$/;"	t	typeref:struct:__anon379	file:
Data_add_data	src/data.cpp	/^void Data_add_data(int index, int in_data)$/;"	f
Data_get_mean	src/data.cpp	/^int Data_get_mean(int index)$/;"	f
Data_get_variance	src/data.cpp	/^int Data_get_variance(int index)$/;"	f
Data_get_waveform_length	src/data.cpp	/^int Data_get_waveform_length(int index)$/;"	f
Data_init	src/data.cpp	/^void Data_init(int index)$/;"	f
NUM_SENSORS	src/data.cpp	/^#define NUM_SENSORS /;"	d	file:
c_buffer	src/data.cpp	/^	int c_buffer[BUFF_SIZE];$/;"	m	struct:__anon379	file:
data_pointer	src/data.cpp	/^	int data_pointer;$/;"	m	struct:__anon379	file:
ex	src/data.cpp	/^	int ex;$/;"	m	struct:__anon379	file:
ex2	src/data.cpp	/^	int ex2;$/;"	m	struct:__anon379	file:
mean	src/data.cpp	/^	int mean;$/;"	m	struct:__anon379	file:
num_samples	src/data.cpp	/^	int num_samples;$/;"	m	struct:__anon379	file:
sensor	src/data.cpp	/^Data sensor[NUM_SENSORS];$/;"	v
sum	src/data.cpp	/^	int sum;$/;"	m	struct:__anon379	file:
waveformlength	src/data.cpp	/^	int waveformlength;$/;"	m	struct:__anon379	file:
Electrode_BIT	src/electrode.cpp	/^ReturnCode Electrode_BIT(int index)$/;"	f
Electrode_init	src/electrode.cpp	/^ReturnCode Electrode_init(unsigned char index, SPI *spi_device, PinName spi_cs)$/;"	f
Electrode_read_ID	src/electrode.cpp	/^ReturnCode Electrode_read_ID(int index, int *ID)$/;"	f
Electrode_read_data	src/electrode.cpp	/^ReturnCode Electrode_read_data(unsigned char index, int *retdata)$/;"	f
Electrode_t	src/electrode.cpp	/^} Electrode_t;$/;"	t	typeref:struct:__anon380	file:
Electrodes	src/electrode.cpp	/^Electrode_t Electrodes;$/;"	v
FREQUENCY	src/electrode.cpp	/^#define FREQUENCY /;"	d	file:
MAX_RETRY	src/electrode.cpp	/^#define MAX_RETRY /;"	d	file:
MODE	src/electrode.cpp	/^#define MODE /;"	d	file:
SIGN_EXT	src/electrode.cpp	/^#define SIGN_EXT /;"	d	file:
STATUS_OK	src/electrode.cpp	/^#define STATUS_OK /;"	d	file:
WIDTH	src/electrode.cpp	/^#define WIDTH /;"	d	file:
cs	src/electrode.cpp	/^    DigitalOut *cs[MAX_ELECTRODES];$/;"	m	struct:__anon380	file:
device	src/electrode.cpp	/^    SPI *device;$/;"	m	struct:__anon380	file:
send_command	src/electrode.cpp	/^unsigned int send_command(uint8_t index, uint16_t command, uint8_t *data, uint8_t datalen)$/;"	f
Filter_init	src/filter.cpp	/^void Filter_init()$/;"	f
Filter_process_sensor_input	src/filter.cpp	/^int Filter_process_sensor_input(int index, int emg_data)$/;"	f
Filter_t	src/filter.cpp	/^} Filter_t;$/;"	t	typeref:struct:__anon381	file:
GAIN_VALUE	src/filter.cpp	/^#define GAIN_VALUE /;"	d	file:
HighPass_filter_IIR	src/filter.cpp	/^int HighPass_filter_IIR(int new_data,int prev_data, int prev_output)$/;"	f
NOTCH_N	src/filter.cpp	/^#define NOTCH_N /;"	d	file:
NOTCH_Q	src/filter.cpp	/^#define NOTCH_Q /;"	d	file:
Notch_filter_IIR	src/filter.cpp	/^int Notch_filter_IIR(int index, int new_data)$/;"	f
a_notch	src/filter.cpp	/^    int a_notch[NOTCH_N][2];$/;"	m	struct:__anon381	file:
b_notch	src/filter.cpp	/^    int b_notch[NOTCH_N][3];$/;"	m	struct:__anon381	file:
hpf_input_prev	src/filter.cpp	/^    int hpf_input_prev; \/\/ x[n-1]]$/;"	m	struct:__anon381	file:
instance	src/filter.cpp	/^Filter_t instance[MAX_ELECTRODES];$/;"	v
prev_result	src/filter.cpp	/^    int prev_result; \/\/ y[n-1]]$/;"	m	struct:__anon381	file:
s_notch	src/filter.cpp	/^    long long s_notch[NOTCH_N][2];    \/\/ notch filter internal $/;"	m	struct:__anon381	file:
FM_BIT	src/flash_memory.cpp	/^ReturnCode FM_BIT()$/;"	f
FM_FREQ	src/flash_memory.cpp	/^#define FM_FREQ /;"	d	file:
FM_erase_sector	src/flash_memory.cpp	/^ReturnCode FM_erase_sector(int sector)$/;"	f
FM_hold	src/flash_memory.cpp	/^ReturnCode FM_hold()$/;"	f
FM_init	src/flash_memory.cpp	/^ReturnCode FM_init(SPI *spi, PinName cs)$/;"	f
FM_read	src/flash_memory.cpp	/^ReturnCode FM_read(int page, uint8_t *data, int numbytes)$/;"	f
FM_read_ID	src/flash_memory.cpp	/^ReturnCode FM_read_ID(int *ID)$/;"	f
FM_read_flags	src/flash_memory.cpp	/^ReturnCode FM_read_flags(int *flags)$/;"	f
FM_read_status	src/flash_memory.cpp	/^ReturnCode FM_read_status(int *status)$/;"	f
FM_write	src/flash_memory.cpp	/^ReturnCode FM_write(int page, uint8_t *data, int numbytes)$/;"	f
fm_cs	src/flash_memory.cpp	/^DigitalOut *fm_cs = NULL;$/;"	v
fm_spi	src/flash_memory.cpp	/^SPI *fm_spi = NULL;$/;"	v
HB	src/h_bridge.cpp	/^H_Bridge_t HB[2];$/;"	v
HB_brake	src/h_bridge.cpp	/^ReturnCode HB_brake(int index)$/;"	f
HB_coast	src/h_bridge.cpp	/^ReturnCode HB_coast(int index)$/;"	f
HB_forward	src/h_bridge.cpp	/^ReturnCode HB_forward(int index, float speed)$/;"	f
HB_init	src/h_bridge.cpp	/^ReturnCode HB_init(int index, PinName in1, PinName in2, PinName nsleep)$/;"	f
HB_reverse	src/h_bridge.cpp	/^ReturnCode HB_reverse(int index, float speed)$/;"	f
H_Bridge_t	src/h_bridge.cpp	/^} H_Bridge_t;$/;"	t	typeref:struct:__anon382	file:
in1	src/h_bridge.cpp	/^	PwmOut *in1;$/;"	m	struct:__anon382	file:
in2	src/h_bridge.cpp	/^	PwmOut *in2;$/;"	m	struct:__anon382	file:
nsleep	src/h_bridge.cpp	/^	DigitalOut *nsleep;$/;"	m	struct:__anon382	file:
HC_init	src/hand_controller.cpp	/^void HC_init(SPI *new_spi, PinName new_cs)$/;"	f
can	src/hand_controller.cpp	/^MCP2515 *can;$/;"	v
L	src/lda.cpp	/^static lda_float *L = NULL;\/\/[NUM_CLASSES];$/;"	v	file:
LDA_classify	src/lda.cpp	/^char LDA_classify(int feature_mx[])$/;"	f
LDA_init	src/lda.cpp	/^ReturnCode LDA_init(float **M, float **S_in, uint32_t num_features, uint32_t num_classes)$/;"	f
Mm	src/lda.cpp	/^static lda_double *Mm = NULL;\/\/[NUM_FEATURES] = {0};$/;"	v	file:
Ms	src/lda.cpp	/^static lda_float **Ms = NULL;\/\/[NUM_CLASSES][NUM_FEATURES] = {0};$/;"	v	file:
Ms_T2	src/lda.cpp	/^static lda_float **Ms_T2 = NULL;\/\/[NUM_FEATURES][NUM_CLASSES];$/;"	v	file:
S	src/lda.cpp	/^static lda_double **S = NULL;$/;"	v	file:
X_delta	src/lda.cpp	/^static lda_float *X_delta = NULL;\/\/[NUM_FEATURES];$/;"	v	file:
Xlive	src/lda.cpp	/^static lda_double *Xlive = NULL;\/\/[NUM_FEATURES];$/;"	v	file:
Xs	src/lda.cpp	/^static lda_float *Xs = NULL;\/\/[NUM_FEATURES];$/;"	v	file:
XsMs_T	src/lda.cpp	/^static lda_float *XsMs_T = NULL;\/\/[NUM_CLASSES];$/;"	v	file:
lda_initialized	src/lda.cpp	/^static uint32_t lda_initialized = 0;$/;"	v	file:
lda_num_classes	src/lda.cpp	/^static uint32_t lda_num_classes = 0;$/;"	v	file:
lda_num_features	src/lda.cpp	/^static uint32_t lda_num_features = 0;$/;"	v	file:
LOG_HEADER_SECTOR	src/log.cpp	/^#define LOG_HEADER_SECTOR /;"	d	file:
LOG_SECTOR1	src/log.cpp	/^#define LOG_SECTOR1 /;"	d	file:
LOG_SECTOR2	src/log.cpp	/^#define LOG_SECTOR2 /;"	d	file:
Log_Header_t	src/log.cpp	/^} Log_Header_t;$/;"	t	typeref:struct:__anon383	file:
Log_entry	src/log.cpp	/^ReturnCode Log_entry(Log_Event_t event_type, uint8_t num_data_bytes, uint8_t *data)$/;"	f
Log_erase_entries	src/log.cpp	/^ReturnCode Log_erase_entries()$/;"	f
Log_get_first_entry	src/log.cpp	/^ReturnCode Log_get_first_entry(Log_Entry_t *event)$/;"	f
Log_get_next_entry	src/log.cpp	/^ReturnCode Log_get_next_entry(Log_Entry_t *event)$/;"	f
Log_init	src/log.cpp	/^ReturnCode Log_init()$/;"	f
erase_log_header	src/log.cpp	/^ReturnCode erase_log_header()$/;"	f
log_address	src/log.cpp	/^	uint32_t log_address;$/;"	m	struct:__anon383	file:
log_header	src/log.cpp	/^Log_Header_t log_header;$/;"	v
log_reader_address	src/log.cpp	/^static uint32_t log_reader_address = 0;$/;"	v	file:
log_reader_sector	src/log.cpp	/^static uint32_t log_reader_sector = 0;$/;"	v	file:
read_log_header	src/log.cpp	/^ReturnCode read_log_header()$/;"	f
reader	src/log.cpp	/^static SOFReader reader;$/;"	v	file:
sector_in_use	src/log.cpp	/^	uint8_t sector_in_use;$/;"	m	struct:__anon383	file:
sectors_full	src/log.cpp	/^	uint8_t sectors_full;$/;"	m	struct:__anon383	file:
update_log_header	src/log.cpp	/^ReturnCode update_log_header()$/;"	f
writer	src/log.cpp	/^static SOFWriter writer;$/;"	v	file:
BIT_RETRY_MAX	src/main.cpp	/^#define BIT_RETRY_MAX /;"	d	file:
Bit	src/main.cpp	/^    Bit,$/;"	e	enum:__anon384	file:
Config	src/main.cpp	/^    Config,$/;"	e	enum:__anon384	file:
Error	src/main.cpp	/^    Error$/;"	e	enum:__anon384	file:
Idle	src/main.cpp	/^    Idle,$/;"	e	enum:__anon384	file:
Init	src/main.cpp	/^    Init,$/;"	e	enum:__anon384	file:
PD_0	src/main.cpp	/^#define PD_0 /;"	d	file:
PD_1	src/main.cpp	/^#define PD_1 /;"	d	file:
PE_0	src/main.cpp	/^#define PE_0 /;"	d	file:
PE_1	src/main.cpp	/^#define PE_1 /;"	d	file:
PE_12	src/main.cpp	/^#define PE_12 /;"	d	file:
PE_13	src/main.cpp	/^#define PE_13 /;"	d	file:
PE_14	src/main.cpp	/^#define PE_14 /;"	d	file:
PE_2	src/main.cpp	/^#define PE_2 /;"	d	file:
PE_3	src/main.cpp	/^#define PE_3 /;"	d	file:
PE_4	src/main.cpp	/^#define PE_4 /;"	d	file:
PE_5	src/main.cpp	/^#define PE_5 /;"	d	file:
PE_6	src/main.cpp	/^#define PE_6 /;"	d	file:
PE_7	src/main.cpp	/^#define PE_7 /;"	d	file:
PE_8	src/main.cpp	/^#define PE_8 /;"	d	file:
Run	src/main.cpp	/^    Run,$/;"	e	enum:__anon384	file:
RunningState	src/main.cpp	/^} RunningState;$/;"	t	typeref:enum:__anon384	file:
TEMP_CLASSES	src/main.cpp	/^#define TEMP_CLASSES /;"	d	file:
confignew	src/main.cpp	/^ConfigFile confignew;$/;"	v
configure	src/main.cpp	/^void configure()$/;"	f
data	src/main.cpp	/^int data[MAX_ELECTRODES];$/;"	v
done	src/main.cpp	/^static bool done = 0;$/;"	v	file:
electrode_cs	src/main.cpp	/^PinName electrode_cs[8] = $/;"	v
get_process	src/main.cpp	/^int get_process()$/;"	f
get_useconds	src/main.cpp	/^int get_useconds()$/;"	f
initialize_hardware	src/main.cpp	/^ReturnCode initialize_hardware()$/;"	f
main	src/main.cpp	/^int main() $/;"	f
pcserial	src/main.cpp	/^Serial *pcserial = new Serial(PA_9, PA_10);$/;"	v
process	src/main.cpp	/^static bool process = 0;$/;"	v	file:
read_sensor_data	src/main.cpp	/^void read_sensor_data()$/;"	f
read_sensor_data_ticker	src/main.cpp	/^Ticker read_sensor_data_ticker;$/;"	v
reset_process	src/main.cpp	/^void reset_process()$/;"	f
run_bit	src/main.cpp	/^ReturnCode run_bit()$/;"	f
set_process	src/main.cpp	/^void set_process()$/;"	f
state	src/main.cpp	/^RunningState state = Config;$/;"	v
tick_usec	src/main.cpp	/^void tick_usec()$/;"	f
usecond_ticker	src/main.cpp	/^Ticker usecond_ticker;$/;"	v
useconds	src/main.cpp	/^volatile static int useconds = 0;$/;"	v	file:
BAUDRATE	src/robocan.cpp	/^#define BAUDRATE /;"	d	file:
COMMAND_LENGTH	src/robocan.cpp	/^#define COMMAND_LENGTH /;"	d	file:
DIGIT_COMMAND	src/robocan.cpp	/^#define DIGIT_COMMAND /;"	d	file:
GET_GRIP_COMMAND	src/robocan.cpp	/^#define GET_GRIP_COMMAND /;"	d	file:
GET_SERIAL_NUMBER_COMMAND	src/robocan.cpp	/^#define GET_SERIAL_NUMBER_COMMAND /;"	d	file:
GRIP_COMMAND	src/robocan.cpp	/^#define GRIP_COMMAND /;"	d	file:
RC_decode_messages	src/robocan.cpp	/^void RC_decode_messages(RoboMessage_t *message)$/;"	f
RC_get_current_grip	src/robocan.cpp	/^ReturnCode RC_get_current_grip(ROBO_GRIP *grip)$/;"	f
RC_get_serial_number	src/robocan.cpp	/^ReturnCode RC_get_serial_number(char* serial_number)$/;"	f
RC_get_status	src/robocan.cpp	/^ReturnCode RC_get_status(ROBO_STATUS *status, ROBO_DIGIT digit)$/;"	f
RC_init	src/robocan.cpp	/^ReturnCode RC_init(SPI *can_spi, PinName cs)$/;"	f
RC_send_digit_command	src/robocan.cpp	/^ReturnCode RC_send_digit_command(ROBO_DIGIT digit, ROBO_DIGIT_COMMAND cmd, int pwm)$/;"	f
RC_send_grip_command	src/robocan.cpp	/^ReturnCode RC_send_grip_command(ROBO_GRIP grip)$/;"	f
RC_service_interrupt	src/robocan.cpp	/^void RC_service_interrupt()$/;"	f
READ_0	src/robocan.cpp	/^#define READ_0 /;"	d	file:
READ_1	src/robocan.cpp	/^#define READ_1 /;"	d	file:
ROBOStatus	src/robocan.cpp	/^uint32_t ROBOStatus[6] = {0xFFFFFFFF};$/;"	v
RoboMessage_t	src/robocan.cpp	/^} RoboMessage_t;$/;"	t	typeref:struct:__anon385	file:
data	src/robocan.cpp	/^	uint8_t data[8];$/;"	m	struct:__anon385	file:
dataReceived	src/robocan.cpp	/^uint32_t dataReceived = 0xFFFFFFFF;$/;"	v
id	src/robocan.cpp	/^	uint16_t id;$/;"	m	struct:__anon385	file:
length	src/robocan.cpp	/^	uint8_t length;$/;"	m	struct:__anon385	file:
readRequestReceived	src/robocan.cpp	/^uint8_t readRequestReceived = 0;$/;"	v
robocan	src/robocan.cpp	/^MCP2515 *robocan = NULL;$/;"	v
K	src/train.cpp	/^float K[NUM_SAMPLES];$/;"	v
M	src/train.cpp	/^float M[NUM_CLASSES][NUM_FEATURES];$/;"	v
PRIOR	src/train.cpp	/^float PRIOR[NUM_CLASSES];$/;"	v
X	src/train.cpp	/^float X[NUM_SAMPLES][NUM_FEATURES];$/;"	v
calculate	src/train.cpp	/^void calculate() $/;"	f
max	src/train.cpp	/^#define max(/;"	d	file:
min	src/train.cpp	/^#define min(/;"	d	file:
qr	src/train.cpp	/^void qr(float **QR, int m, int n, float *Rdiag)$/;"	f
scaling	src/train.cpp	/^float scaling[NUM_CLASSES][NUM_CLASSES];$/;"	v
st_dev	src/train.cpp	/^float st_dev(float mx_col[], int len) {$/;"	f
svd	src/train.cpp	/^void svd(float **A, int row, int column, float *s, float **V)$/;"	f
VIBE_OFF	src/vibration.cpp	/^#define VIBE_OFF /;"	d	file:
VIBE_ON	src/vibration.cpp	/^#define VIBE_ON /;"	d	file:
Vibration_add_timer_state	src/vibration.cpp	/^ReturnCode Vibration_add_timer_state(Vibration_state_t state, float timeout)$/;"	f
Vibration_get_state	src/vibration.cpp	/^ReturnCode Vibration_get_state(Vibration_state_t *state)$/;"	f
Vibration_init	src/vibration.cpp	/^ReturnCode Vibration_init(PinName vibe_in)$/;"	f
Vibration_set_state	src/vibration.cpp	/^ReturnCode Vibration_set_state(Vibration_state_t state)$/;"	f
service_vibration	src/vibration.cpp	/^void service_vibration()$/;"	f
state_buffer	src/vibration.cpp	/^CircularBuffer<Vibration_state_t, 16> state_buffer;$/;"	v
time_buffer	src/vibration.cpp	/^CircularBuffer<float, 16> time_buffer;$/;"	v
timer	src/vibration.cpp	/^Ticker timer;$/;"	v
vibe	src/vibration.cpp	/^DigitalOut *vibe = NULL;$/;"	v
vibe_init	src/vibration.cpp	/^uint8_t vibe_init = 0;$/;"	v
SOFBlock	storage_on_flash/SOFBlock.cpp	/^SOFBlock::SOFBlock()$/;"	f	class:SOFBlock
SOFReader	storage_on_flash/SOFBlock.cpp	/^SOFReader::SOFReader()$/;"	f	class:SOFReader
SOFWriter	storage_on_flash/SOFBlock.cpp	/^SOFWriter::SOFWriter()$/;"	f	class:SOFWriter
close	storage_on_flash/SOFBlock.cpp	/^void SOFBlock::close()$/;"	f	class:SOFBlock
format	storage_on_flash/SOFBlock.cpp	/^bool SOFBlock::format( uint8_t sector_index )$/;"	f	class:SOFBlock
get_data_size	storage_on_flash/SOFBlock.cpp	/^size_t SOFReader::get_data_size()$/;"	f	class:SOFReader
get_free_size	storage_on_flash/SOFBlock.cpp	/^size_t SOFWriter::get_free_size()$/;"	f	class:SOFWriter
get_physical_data_addr	storage_on_flash/SOFBlock.cpp	/^uint8_t * SOFReader::get_physical_data_addr()$/;"	f	class:SOFReader
get_stat	storage_on_flash/SOFBlock.cpp	/^bool SOFBlock::get_stat( uint8_t sector_index, SOF_Statics_t &statics )$/;"	f	class:SOFBlock
open	storage_on_flash/SOFBlock.cpp	/^SOF_Error_t SOFReader::open( uint8_t sector_index )$/;"	f	class:SOFReader
open	storage_on_flash/SOFBlock.cpp	/^SOF_Error_t SOFWriter::open( uint8_t sector_index )$/;"	f	class:SOFWriter
read_byte_data	storage_on_flash/SOFBlock.cpp	/^bool SOFReader::read_byte_data( uint8_t *c )$/;"	f	class:SOFReader
read_data	storage_on_flash/SOFBlock.cpp	/^size_t SOFReader::read_data( uint8_t *p, size_t p_size )$/;"	f	class:SOFReader
write_byte_data	storage_on_flash/SOFBlock.cpp	/^bool SOFWriter::write_byte_data( uint8_t c )$/;"	f	class:SOFWriter
write_data	storage_on_flash/SOFBlock.cpp	/^size_t SOFWriter::write_data( const uint8_t *p, size_t p_size )$/;"	f	class:SOFWriter
~SOFBlock	storage_on_flash/SOFBlock.cpp	/^SOFBlock::~SOFBlock()$/;"	f	class:SOFBlock
~SOFReader	storage_on_flash/SOFBlock.cpp	/^SOFReader::~SOFReader()$/;"	f	class:SOFReader
~SOFWriter	storage_on_flash/SOFBlock.cpp	/^SOFWriter::~SOFWriter()$/;"	f	class:SOFWriter
SOFBlock	storage_on_flash/SOFBlock.h	/^class SOFBlock$/;"	c
SOFReader	storage_on_flash/SOFBlock.h	/^class SOFReader : public SOFBlock$/;"	c
SOFWriter	storage_on_flash/SOFBlock.h	/^class SOFWriter : public SOFBlock$/;"	c
hblock_	storage_on_flash/SOFBlock.h	/^    SOF_BlockHandle_t hblock_;$/;"	m	class:SOFBlock
is_open	storage_on_flash/SOFBlock.h	/^    bool is_open() const {$/;"	f	class:SOFBlock
BlockChecksum_t	storage_on_flash/SOF_block.cpp	/^} BlockChecksum_t;$/;"	t	typeref:struct:__anon386	file:
BlockInfo_t	storage_on_flash/SOF_block.cpp	/^} BlockInfo_t;$/;"	t	typeref:struct:__anon387	file:
DASSERT	storage_on_flash/SOF_block.cpp	/^#define DASSERT /;"	d	file:
DASSERT	storage_on_flash/SOF_block.cpp	/^#define DASSERT(/;"	d	file:
DCRLF	storage_on_flash/SOF_block.cpp	/^#define DCRLF	/;"	d	file:
DPRINTF	storage_on_flash/SOF_block.cpp	/^#define DPRINTF /;"	d	file:
DPRINTF	storage_on_flash/SOF_block.cpp	/^#define DPRINTF(/;"	d	file:
DUMP_BLOCK	storage_on_flash/SOF_block.cpp	/^#define DUMP_BLOCK /;"	d	file:
DUMP_BLOCK	storage_on_flash/SOF_block.cpp	/^#define DUMP_BLOCK(/;"	d	file:
EPRINTF	storage_on_flash/SOF_block.cpp	/^#define EPRINTF /;"	d	file:
EPRINTF	storage_on_flash/SOF_block.cpp	/^#define EPRINTF(/;"	d	file:
LOCAL_DEBUG	storage_on_flash/SOF_block.cpp	/^#define LOCAL_DEBUG /;"	d	file:
RESERVED_BLOCK_INFO_SIZE	storage_on_flash/SOF_block.cpp	/^#define RESERVED_BLOCK_INFO_SIZE /;"	d	file:
SOF_BlockHandle	storage_on_flash/SOF_block.cpp	/^    SOF_BlockHandle()$/;"	f	class:SOF_BlockHandle
SOF_BlockHandle	storage_on_flash/SOF_block.cpp	/^class SOF_BlockHandle$/;"	c	file:
SOF_block_base_addr	storage_on_flash/SOF_block.cpp	/^uint8_t *SOF_block_base_addr(SOF_BlockHandle_t handle)$/;"	f
SOF_block_close	storage_on_flash/SOF_block.cpp	/^bool SOF_block_close(SOF_BlockHandle_t handle)$/;"	f
SOF_block_create_storage	storage_on_flash/SOF_block.cpp	/^SOF_BlockHandle_t SOF_block_create_storage(uint8_t sector_index, SOF_Error_t *err)$/;"	f
SOF_block_format	storage_on_flash/SOF_block.cpp	/^bool SOF_block_format(uint8_t sector_index)$/;"	f
SOF_block_get_free_size	storage_on_flash/SOF_block.cpp	/^size_t SOF_block_get_free_size(SOF_BlockHandle_t handle)$/;"	f
SOF_block_get_info	storage_on_flash/SOF_block.cpp	/^const SOF_SectorSpec_t *SOF_block_get_info(uint8_t sector_index)$/;"	f
SOF_block_get_statics	storage_on_flash/SOF_block.cpp	/^SOF_Error_t SOF_block_get_statics(uint8_t sector_index, SOF_Statics_t *stat)$/;"	f
SOF_block_getc	storage_on_flash/SOF_block.cpp	/^bool SOF_block_getc(SOF_BlockHandle_t handle, uint8_t *c)$/;"	f
SOF_block_open_storage	storage_on_flash/SOF_block.cpp	/^SOF_BlockHandle_t SOF_block_open_storage(uint8_t sector_index, SOF_Error_t *err)$/;"	f
SOF_block_putc	storage_on_flash/SOF_block.cpp	/^bool SOF_block_putc(SOF_BlockHandle_t handle, uint8_t c)$/;"	f
SOF_block_read	storage_on_flash/SOF_block.cpp	/^size_t SOF_block_read(SOF_BlockHandle_t handle, uint8_t *p, size_t p_size)$/;"	f
SOF_block_storage_size	storage_on_flash/SOF_block.cpp	/^uint32_t SOF_block_storage_size(SOF_BlockHandle_t handle)$/;"	f
SOF_block_write	storage_on_flash/SOF_block.cpp	/^size_t SOF_block_write(SOF_BlockHandle_t handle, const uint8_t *p, size_t p_size)$/;"	f
SYNC_MARK_BYTE_IN_LEN	storage_on_flash/SOF_block.cpp	/^#define SYNC_MARK_BYTE_IN_LEN	/;"	d	file:
StorageInfo_t	storage_on_flash/SOF_block.cpp	/^} StorageInfo_t;$/;"	t	typeref:struct:__anon388	file:
begin_offset	storage_on_flash/SOF_block.cpp	/^    uint32_t	begin_offset;$/;"	m	struct:__anon388	file:
checksum	storage_on_flash/SOF_block.cpp	/^static uint16_t checksum(const uint8_t* data, int count)$/;"	f	file:
compute_storage_checksum	storage_on_flash/SOF_block.cpp	/^static uint16_t compute_storage_checksum(SOF_BlockHandle_t handle)$/;"	f	file:
create_empty_storage	storage_on_flash/SOF_block.cpp	/^static bool create_empty_storage(SOF_DevHandle_t hdev, uint8_t sector_index)$/;"	f	file:
csum	storage_on_flash/SOF_block.cpp	/^    BlockChecksum_t		csum;$/;"	m	struct:__anon387	file:
cur_pos_	storage_on_flash/SOF_block.cpp	/^    size_t				cur_pos_;$/;"	m	class:SOF_BlockHandle	file:
dump_block	storage_on_flash/SOF_block.cpp	/^static void dump_block(SOF_BlockHandle_t handle)$/;"	f	file:
for_info	storage_on_flash/SOF_block.cpp	/^    uint16_t for_info;$/;"	m	struct:__anon386	file:
for_storage	storage_on_flash/SOF_block.cpp	/^    uint16_t for_storage;$/;"	m	struct:__anon386	file:
get_block_info	storage_on_flash/SOF_block.cpp	/^static bool get_block_info(const SOF_BlockHandle_t handle, size_t seq, BlockInfo_t *info, uint32_t *loc_offset)$/;"	f	file:
get_empty_info_location	storage_on_flash/SOF_block.cpp	/^static bool get_empty_info_location(const SOF_BlockHandle_t handle, uint32_t *loc_offset)$/;"	f	file:
hdev_	storage_on_flash/SOF_block.cpp	/^    SOF_DevHandle_t		hdev_;$/;"	m	class:SOF_BlockHandle	file:
is_empty_block_info	storage_on_flash/SOF_block.cpp	/^static bool is_empty_block_info(BlockInfo_t *info)$/;"	f	file:
is_valid_block_info	storage_on_flash/SOF_block.cpp	/^static bool is_valid_block_info(BlockInfo_t *info)$/;"	f	file:
is_writable	storage_on_flash/SOF_block.cpp	/^    bool is_writable() const {$/;"	f	class:SOF_BlockHandle
len	storage_on_flash/SOF_block.cpp	/^    uint32_t	len;$/;"	m	struct:__anon388	file:
probe_active_storage_info	storage_on_flash/SOF_block.cpp	/^static SOF_Error_t probe_active_storage_info(const SOF_BlockHandle_t handle, StorageInfo_t *storage_info)$/;"	f	file:
storage_begin_offset_	storage_on_flash/SOF_block.cpp	/^    uint32_t			storage_begin_offset_;$/;"	m	class:SOF_BlockHandle	file:
storage_csum	storage_on_flash/SOF_block.cpp	/^    uint16_t	storage_csum;$/;"	m	struct:__anon388	file:
storage_end_offset_	storage_on_flash/SOF_block.cpp	/^    uint32_t			storage_end_offset_;$/;"	m	class:SOF_BlockHandle	file:
storage_len	storage_on_flash/SOF_block.cpp	/^    uint32_t			storage_len;$/;"	m	struct:__anon387	file:
storage_max_offset_	storage_on_flash/SOF_block.cpp	/^    uint32_t			storage_max_offset_;$/;"	m	class:SOF_BlockHandle	file:
total_physical_block_size	storage_on_flash/SOF_block.cpp	/^    uint32_t total_physical_block_size() const {$/;"	f	class:SOF_BlockHandle
write_mode_	storage_on_flash/SOF_block.cpp	/^    bool				write_mode_;$/;"	m	class:SOF_BlockHandle	file:
write_storage_info	storage_on_flash/SOF_block.cpp	/^static bool write_storage_info(SOF_BlockHandle_t handle)$/;"	f	file:
SOF_BlockHandle_t	storage_on_flash/SOF_dev.h	/^typedef SOF_BlockHandle* SOF_BlockHandle_t;$/;"	t
SOF_DevHandle_t	storage_on_flash/SOF_dev.h	/^typedef uint32_t SOF_DevHandle_t;$/;"	t
SOF_ERASED_BYTE_VALUE	storage_on_flash/SOF_dev.h	/^#define SOF_ERASED_BYTE_VALUE	/;"	d
SOF_Error_t	storage_on_flash/SOF_dev.h	/^} SOF_Error_t;;$/;"	t	typeref:enum:__anon389
SOF_INVALID_HANDLE	storage_on_flash/SOF_dev.h	/^#define SOF_INVALID_HANDLE	/;"	d
SOF_SectorSpec_t	storage_on_flash/SOF_dev.h	/^} SOF_SectorSpec_t;$/;"	t	typeref:struct:__anon390
SOF_Statics_t	storage_on_flash/SOF_dev.h	/^} SOF_Statics_t;$/;"	t	typeref:struct:__anon391
data_addr	storage_on_flash/SOF_dev.h	/^    uint8_t		*data_addr;$/;"	m	struct:__anon391
data_size	storage_on_flash/SOF_dev.h	/^    uint32_t	data_size;$/;"	m	struct:__anon391
free_size	storage_on_flash/SOF_dev.h	/^    uint32_t	free_size;$/;"	m	struct:__anon391
kSOF_ErrBadBlock	storage_on_flash/SOF_dev.h	/^    kSOF_ErrBadBlock,$/;"	e	enum:__anon389
kSOF_ErrBusyBlock	storage_on_flash/SOF_dev.h	/^    kSOF_ErrBusyBlock,$/;"	e	enum:__anon389
kSOF_ErrDataCurrupted	storage_on_flash/SOF_dev.h	/^    kSOF_ErrDataCurrupted,$/;"	e	enum:__anon389
kSOF_ErrFatal	storage_on_flash/SOF_dev.h	/^    kSOF_ErrFatal,$/;"	e	enum:__anon389
kSOF_ErrNoInfo	storage_on_flash/SOF_dev.h	/^    kSOF_ErrNoInfo,$/;"	e	enum:__anon389
kSOF_ErrNone	storage_on_flash/SOF_dev.h	/^    kSOF_ErrNone = 0,$/;"	e	enum:__anon389
kSOF_ErrParam	storage_on_flash/SOF_dev.h	/^    kSOF_ErrParam,$/;"	e	enum:__anon389
sec_addr	storage_on_flash/SOF_dev.h	/^    uint32_t	sec_addr;$/;"	m	struct:__anon390
sec_no	storage_on_flash/SOF_dev.h	/^    uint32_t	sec_no;$/;"	m	struct:__anon390
sec_size	storage_on_flash/SOF_dev.h	/^    uint32_t	sec_size;$/;"	m	struct:__anon390
DASSERT	storage_on_flash/SOF_dev_stm32_f4xx.cpp	/^#define DASSERT(/;"	d	file:
DCRLF	storage_on_flash/SOF_dev_stm32_f4xx.cpp	/^#define DCRLF	/;"	d	file:
DPRINTF	storage_on_flash/SOF_dev_stm32_f4xx.cpp	/^#define DPRINTF(/;"	d	file:
N_SECTOR_SPEC	storage_on_flash/SOF_dev_stm32_f4xx.cpp	/^#define N_SECTOR_SPEC	/;"	d	file:
SECTOR_ADDR	storage_on_flash/SOF_dev_stm32_f4xx.cpp	/^#define SECTOR_ADDR(/;"	d	file:
SECTOR_NO	storage_on_flash/SOF_dev_stm32_f4xx.cpp	/^#define SECTOR_NO(/;"	d	file:
SECTOR_SIZE	storage_on_flash/SOF_dev_stm32_f4xx.cpp	/^#define SECTOR_SIZE(/;"	d	file:
SOF_dev_close	storage_on_flash/SOF_dev_stm32_f4xx.cpp	/^void SOF_dev_close(SOF_DevHandle_t hdev)$/;"	f
SOF_dev_erase	storage_on_flash/SOF_dev_stm32_f4xx.cpp	/^void SOF_dev_erase(SOF_DevHandle_t hdev)$/;"	f
SOF_dev_get_hw_addr	storage_on_flash/SOF_dev_stm32_f4xx.cpp	/^uint8_t *SOF_dev_get_hw_addr(SOF_DevHandle_t hdev)$/;"	f
SOF_dev_info	storage_on_flash/SOF_dev_stm32_f4xx.cpp	/^const SOF_SectorSpec_t *SOF_dev_info(SOF_DevHandle_t hdev)$/;"	f
SOF_dev_info	storage_on_flash/SOF_dev_stm32_f4xx.cpp	/^const SOF_SectorSpec_t *SOF_dev_info(uint8_t sector_index)$/;"	f
SOF_dev_info_by_index	storage_on_flash/SOF_dev_stm32_f4xx.cpp	/^const SOF_SectorSpec_t *SOF_dev_info_by_index(uint8_t sector_index)$/;"	f
SOF_dev_is_valid_sector	storage_on_flash/SOF_dev_stm32_f4xx.cpp	/^int SOF_dev_is_valid_sector(uint8_t sector_index)$/;"	f
SOF_dev_open	storage_on_flash/SOF_dev_stm32_f4xx.cpp	/^SOF_DevHandle_t SOF_dev_open(uint8_t sector_index)$/;"	f
SOF_dev_read_byte	storage_on_flash/SOF_dev_stm32_f4xx.cpp	/^uint8_t SOF_dev_read_byte(SOF_DevHandle_t hdev, uint32_t offset_addr)$/;"	f
SOF_dev_read_word	storage_on_flash/SOF_dev_stm32_f4xx.cpp	/^uint32_t SOF_dev_read_word(SOF_DevHandle_t hdev, uint32_t offset_addr)$/;"	f
SOF_dev_write_byte	storage_on_flash/SOF_dev_stm32_f4xx.cpp	/^int SOF_dev_write_byte(SOF_DevHandle_t hdev, uint32_t offset_addr, uint8_t data)$/;"	f
SOF_dev_write_word	storage_on_flash/SOF_dev_stm32_f4xx.cpp	/^int SOF_dev_write_word(SOF_DevHandle_t hdev, uint32_t offset_addr, uint32_t data)$/;"	f
_sec_spec	storage_on_flash/SOF_dev_stm32_f4xx.cpp	/^static const SOF_SectorSpec_t _sec_spec[] = {$/;"	v	file:
handle_to_sector_index	storage_on_flash/SOF_dev_stm32_f4xx.cpp	/^static inline size_t handle_to_sector_index(SOF_DevHandle_t hdev)$/;"	f	file:
