INFO: [VRFC 10-2263] Analyzing Verilog file "/home/leo/vivado_project/6/6.srcs/sources_1/new/sevensegment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/leo/vivado_project/6/6.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_seven_segment_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/leo/vivado_project/6/6.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
