Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.early...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.early...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.late...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)

Skew Group Structure:
=====================

------------------------------------------------------------------------------------------
Skew Group                             Sources    Constrained Sinks    Unconstrained Sinks
------------------------------------------------------------------------------------------
clk/default_emulate_constraint_mode       1             1961                    0
------------------------------------------------------------------------------------------

Skew Group Summary:
===================

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                               Skew Group                             ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:setup.early    clk/default_emulate_constraint_mode        -        0.086     0.093     0.091        0.001       ignored                  -         0.007              -
default_emulate_delay_corner:setup.late     clk/default_emulate_constraint_mode    none         0.089     0.097     0.094        0.001       explicit             0.100         0.008    100% {0.089, 0.097}
default_emulate_delay_corner:hold.early     clk/default_emulate_constraint_mode        -        0.086     0.093     0.091        0.001       ignored                  -         0.007              -
default_emulate_delay_corner:hold.late      clk/default_emulate_constraint_mode        -        0.089     0.097     0.094        0.001       ignored                  -         0.008              -
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

-----------------------------------------------------------------------------------------------------------------------
Timing Corner                               Skew Group                             Min ID    PathID    Max ID    PathID
-----------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:setup.early    clk/default_emulate_constraint_mode    0.086       1       0.093       2
-    min cpuregs_reg[14][0]/CK
-    max mem_wdata_reg[21]/CK
default_emulate_delay_corner:setup.late     clk/default_emulate_constraint_mode    0.089       3       0.097       4
-    min cpuregs_reg[14][0]/CK
-    max mem_wdata_reg[21]/CK
default_emulate_delay_corner:hold.early     clk/default_emulate_constraint_mode    0.086       5       0.093       6
-    min cpuregs_reg[14][0]/CK
-    max mem_wdata_reg[21]/CK
default_emulate_delay_corner:hold.late      clk/default_emulate_constraint_mode    0.089       7       0.097       8
-    min cpuregs_reg[14][0]/CK
-    max mem_wdata_reg[21]/CK
-----------------------------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:setup.early, min clock_path:
==================================================================================

PathID    : 1
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : cpuregs_reg[14][0]/CK
Delay     : 0.086

------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace -----------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.009  0.004  (111.500,0.000)   -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.009  -      (114.700,29.545)   32.745   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.038   0.038   0.036  0.064  (114.225,29.770)    0.700     20    
CTS_ccl_a_buf_00028/A
-     CLKBUFX12  rise   0.002   0.039   0.036  -      (114.005,32.945)    3.395   -       
CTS_ccl_a_buf_00028/Y
-     CLKBUFX12  rise   0.047   0.086   0.042  0.060  (113.580,33.285)    0.765     98    
cpuregs_reg[14][0]/CK
-     DFFHQX1    rise   0.000   0.086   0.042  -      (112.475,31.510)    2.880   -       
------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:setup.early, max clock_path:
==================================================================================

PathID    : 2
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : genblk2.pcpi_div_pcpi_rd_reg[12]/CK
Delay     : 0.093

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.009  0.004  (111.500,0.000)    -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.009  -      (114.700,29.545)    32.745   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.038   0.038   0.036  0.064  (114.225,29.770)     0.700     20    
CTS_ccl_a_buf_00058/A
-     CLKBUFX12  rise   0.004   0.042   0.036  -      (162.405,168.075)  186.485   -       
CTS_ccl_a_buf_00058/Y
-     CLKBUFX12  rise   0.047   0.089   0.044  0.062  (161.980,167.735)    0.765    100    
genblk2.pcpi_div_pcpi_rd_reg[12]/CK
-     DFFQXL     rise   0.004   0.093   0.045  -      (177.485,195.745)   43.515   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:setup.late, min clock_path:
=================================================================================

PathID    : 3
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : cpuregs_reg[14][0]/CK
Delay     : 0.089

------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace -----------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.017  0.004  (111.500,0.000)   -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.017  -      (114.700,29.545)   32.745   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.040   0.040   0.037  0.064  (114.225,29.770)    0.700     20    
CTS_ccl_a_buf_00028/A
-     CLKBUFX12  rise   0.002   0.042   0.037  -      (114.005,32.945)    3.395   -       
CTS_ccl_a_buf_00028/Y
-     CLKBUFX12  rise   0.047   0.089   0.044  0.060  (113.580,33.285)    0.765     98    
cpuregs_reg[14][0]/CK
-     DFFHQX1    rise   0.000   0.089   0.044  -      (112.475,31.510)    2.880   -       
------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:setup.late, max clock_path:
=================================================================================

PathID    : 4
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : genblk2.pcpi_div_pcpi_rd_reg[12]/CK
Delay     : 0.097

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.017  0.004  (111.500,0.000)    -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.017  -      (114.700,29.545)    32.745   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.040   0.040   0.037  0.064  (114.225,29.770)     0.700     20    
CTS_ccl_a_buf_00058/A
-     CLKBUFX12  rise   0.004   0.045   0.037  -      (162.405,168.075)  186.485   -       
CTS_ccl_a_buf_00058/Y
-     CLKBUFX12  rise   0.048   0.093   0.045  0.062  (161.980,167.735)    0.765    100    
genblk2.pcpi_div_pcpi_rd_reg[12]/CK
-     DFFQXL     rise   0.004   0.097   0.046  -      (177.485,195.745)   43.515   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:hold.early, min clock_path:
=================================================================================

PathID    : 5
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : cpuregs_reg[14][0]/CK
Delay     : 0.086

------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace -----------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.009  0.004  (111.500,0.000)   -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.009  -      (114.700,29.545)   32.745   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.038   0.038   0.036  0.064  (114.225,29.770)    0.700     20    
CTS_ccl_a_buf_00028/A
-     CLKBUFX12  rise   0.002   0.039   0.036  -      (114.005,32.945)    3.395   -       
CTS_ccl_a_buf_00028/Y
-     CLKBUFX12  rise   0.047   0.086   0.042  0.060  (113.580,33.285)    0.765     98    
cpuregs_reg[14][0]/CK
-     DFFHQX1    rise   0.000   0.086   0.042  -      (112.475,31.510)    2.880   -       
------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:hold.early, max clock_path:
=================================================================================

PathID    : 6
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : genblk2.pcpi_div_pcpi_rd_reg[12]/CK
Delay     : 0.093

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.009  0.004  (111.500,0.000)    -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.009  -      (114.700,29.545)    32.745   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.038   0.038   0.036  0.064  (114.225,29.770)     0.700     20    
CTS_ccl_a_buf_00058/A
-     CLKBUFX12  rise   0.004   0.042   0.036  -      (162.405,168.075)  186.485   -       
CTS_ccl_a_buf_00058/Y
-     CLKBUFX12  rise   0.047   0.089   0.044  0.062  (161.980,167.735)    0.765    100    
genblk2.pcpi_div_pcpi_rd_reg[12]/CK
-     DFFQXL     rise   0.004   0.093   0.045  -      (177.485,195.745)   43.515   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:hold.late, min clock_path:
================================================================================

PathID    : 7
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : cpuregs_reg[14][0]/CK
Delay     : 0.089

------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace -----------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.017  0.004  (111.500,0.000)   -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.017  -      (114.700,29.545)   32.745   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.040   0.040   0.037  0.064  (114.225,29.770)    0.700     20    
CTS_ccl_a_buf_00028/A
-     CLKBUFX12  rise   0.002   0.042   0.037  -      (114.005,32.945)    3.395   -       
CTS_ccl_a_buf_00028/Y
-     CLKBUFX12  rise   0.047   0.089   0.044  0.060  (113.580,33.285)    0.765     98    
cpuregs_reg[14][0]/CK
-     DFFHQX1    rise   0.000   0.089   0.044  -      (112.475,31.510)    2.880   -       
------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:hold.late, max clock_path:
================================================================================

PathID    : 8
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : genblk2.pcpi_div_pcpi_rd_reg[12]/CK
Delay     : 0.097

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.017  0.004  (111.500,0.000)    -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.017  -      (114.700,29.545)    32.745   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.040   0.040   0.037  0.064  (114.225,29.770)     0.700     20    
CTS_ccl_a_buf_00058/A
-     CLKBUFX12  rise   0.004   0.045   0.037  -      (162.405,168.075)  186.485   -       
CTS_ccl_a_buf_00058/Y
-     CLKBUFX12  rise   0.048   0.093   0.045  0.062  (161.980,167.735)    0.765    100    
genblk2.pcpi_div_pcpi_rd_reg[12]/CK
-     DFFQXL     rise   0.004   0.097   0.046  -      (177.485,195.745)   43.515   -       
-------------------------------------------------------------------------------------------------


