$date
	Sun Dec 01 02:42:37 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 32 ! sequence [31:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 32 $ num1 [31:0] $end
$var reg 32 % num2 [31:0] $end
$var reg 32 & sequence [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
bx $
1#
0"
bx !
$end
#5000
b0 !
b0 &
b1 %
b0 $
1"
#10000
0"
#15000
1"
#20000
0"
0#
#25000
b1 !
b1 &
b1 $
1"
#30000
0"
#35000
b10 %
1"
#40000
0"
#45000
b10 !
b10 &
b11 %
b10 $
1"
#50000
0"
#55000
b11 !
b11 &
b101 %
b11 $
1"
#60000
0"
#65000
b101 !
b101 &
b1000 %
b101 $
1"
#70000
0"
#75000
b1000 !
b1000 &
b1101 %
b1000 $
1"
#80000
0"
#85000
b1101 !
b1101 &
b10101 %
b1101 $
1"
#90000
0"
#95000
b10101 !
b10101 &
b100010 %
b10101 $
1"
#100000
0"
#105000
b100010 !
b100010 &
b110111 %
b100010 $
1"
#110000
0"
#115000
b110111 !
b110111 &
b1011001 %
b110111 $
1"
#120000
0"
#125000
b1011001 !
b1011001 &
b10010000 %
b1011001 $
1"
#130000
0"
#135000
b10010000 !
b10010000 &
b11101001 %
b10010000 $
1"
#140000
0"
#145000
b11101001 !
b11101001 &
b101111001 %
b11101001 $
1"
#150000
0"
#155000
b101111001 !
b101111001 &
b1001100010 %
b101111001 $
1"
#160000
0"
#165000
b1001100010 !
b1001100010 &
b1111011011 %
b1001100010 $
1"
#170000
0"
#175000
b1111011011 !
b1111011011 &
b11000111101 %
b1111011011 $
1"
#180000
0"
#185000
b11000111101 !
b11000111101 &
b101000011000 %
b11000111101 $
1"
#190000
0"
#195000
b101000011000 !
b101000011000 &
b1000001010101 %
b101000011000 $
1"
#200000
0"
