{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1387401277735 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1387401277737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 18 23:14:37 2013 " "Processing started: Wed Dec 18 23:14:37 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1387401277737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1387401277737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_internal_logic_analyzer -c top_internal_logic_analyzer " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_internal_logic_analyzer -c top_internal_logic_analyzer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1387401277737 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1387401279190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_controller_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file write_controller_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_controller_pkg " "Found design unit 1: write_controller_pkg" {  } { { "write_controller_pkg.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/write_controller_pkg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282108 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 write_controller_pkg-body " "Found design unit 2: write_controller_pkg-body" {  } { { "write_controller_pkg.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/write_controller_pkg.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file write_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_controller-behave " "Found design unit 1: write_controller-behave" {  } { { "write_controller.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/write_controller.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282159 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_controller " "Found entity 1: write_controller" {  } { { "write_controller.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/write_controller.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wishbone_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wishbone_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wishbone_slave-arc_wb_slave " "Found design unit 1: wishbone_slave-arc_wb_slave" {  } { { "wishbone_slave.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/wishbone_slave.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282191 ""} { "Info" "ISGN_ENTITY_NAME" "1 wishbone_slave " "Found entity 1: wishbone_slave" {  } { { "wishbone_slave.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/wishbone_slave.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wishbone_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wishbone_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wishbone_master-arc_wishbone_master " "Found design unit 1: wishbone_master-arc_wishbone_master" {  } { { "wishbone_master.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/wishbone_master.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282212 ""} { "Info" "ISGN_ENTITY_NAME" "1 wishbone_master " "Found entity 1: wishbone_master" {  } { { "wishbone_master.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/wishbone_master.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wishbone_intercon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wishbone_intercon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wishbone_intercon-arc_wishbone_intercon " "Found design unit 1: wishbone_intercon-arc_wishbone_intercon" {  } { { "wishbone_intercon.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/wishbone_intercon.vhd" 173 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282235 ""} { "Info" "ISGN_ENTITY_NAME" "1 wishbone_intercon " "Found entity 1: wishbone_intercon" {  } { { "wishbone_intercon.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/wishbone_intercon.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_gen_model.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx_gen_model.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx_gen_model-arc_uart_tx_gen_model " "Found design unit 1: uart_tx_gen_model-arc_uart_tx_gen_model" {  } { { "uart_tx_gen_model.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/uart_tx_gen_model.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282256 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_gen_model " "Found entity 1: uart_tx_gen_model" {  } { { "uart_tx_gen_model.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/uart_tx_gen_model.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx-arc_uart_tx " "Found design unit 1: uart_tx-arc_uart_tx" {  } { { "uart_tx.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/uart_tx.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282274 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/uart_tx.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_trans_gen_model.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_trans_gen_model.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_trans_gen_model-arc_uart_trans_gen_model " "Found design unit 1: uart_trans_gen_model-arc_uart_trans_gen_model" {  } { { "uart_trans_gen_model.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/uart_trans_gen_model.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282293 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_trans_gen_model " "Found entity 1: uart_trans_gen_model" {  } { { "uart_trans_gen_model.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/uart_trans_gen_model.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx-arc_uart_rx " "Found design unit 1: uart_rx-arc_uart_rx" {  } { { "uart_rx.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/uart_rx.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282311 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/uart_rx.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_path-arc_tx_path " "Found design unit 1: tx_path-arc_tx_path" {  } { { "tx_path.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/tx_path.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282331 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_path " "Found entity 1: tx_path" {  } { { "tx_path.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/tx_path.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_internal_logic_analyzer_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_internal_logic_analyzer_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_internal_logic_analyzer_TB-behavior " "Found design unit 1: top_internal_logic_analyzer_TB-behavior" {  } { { "top_internal_logic_analyzer_tb.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/top_internal_logic_analyzer_tb.vhd" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282344 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_internal_logic_analyzer_TB " "Found entity 1: top_internal_logic_analyzer_TB" {  } { { "top_internal_logic_analyzer_tb.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/top_internal_logic_analyzer_tb.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_internal_logic_analyzer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_internal_logic_analyzer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_internal_logic_analyzer-arc_top_internal_logic_analyzer " "Found design unit 1: top_internal_logic_analyzer-arc_top_internal_logic_analyzer" {  } { { "top_internal_logic_analyzer.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/top_internal_logic_analyzer.vhd" 112 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282362 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_internal_logic_analyzer " "Found entity 1: top_internal_logic_analyzer" {  } { { "top_internal_logic_analyzer.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/top_internal_logic_analyzer.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-arc_timer " "Found design unit 1: timer-arc_timer" {  } { { "timer.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/timer.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282379 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/timer.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_generator_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signal_generator_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_generator_top-arc_core " "Found design unit 1: signal_generator_top-arc_core" {  } { { "signal_generator_top.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/signal_generator_top.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282399 ""} { "Info" "ISGN_ENTITY_NAME" "1 signal_generator_top " "Found entity 1: signal_generator_top" {  } { { "signal_generator_top.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/signal_generator_top.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_generator_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signal_generator_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_generator_registers-behave " "Found design unit 1: signal_generator_registers-behave" {  } { { "signal_generator_registers.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/signal_generator_registers.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282421 ""} { "Info" "ISGN_ENTITY_NAME" "1 signal_generator_registers " "Found entity 1: signal_generator_registers" {  } { { "signal_generator_registers.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/signal_generator_registers.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signal_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_generator-behave " "Found design unit 1: signal_generator-behave" {  } { { "signal_generator.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/signal_generator.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282445 ""} { "Info" "ISGN_ENTITY_NAME" "1 signal_generator " "Found entity 1: signal_generator" {  } { { "signal_generator.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/signal_generator.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_path-arc_rx_path " "Found design unit 1: rx_path-arc_rx_path" {  } { { "rx_path.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/rx_path.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282473 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_path " "Found entity 1: rx_path" {  } { { "rx_path.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/rx_path.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file read_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 read_controller-behave " "Found design unit 1: read_controller-behave" {  } { { "read_controller.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/read_controller.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282496 ""} { "Info" "ISGN_ENTITY_NAME" "1 read_controller " "Found entity 1: read_controller" {  } { { "read_controller.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/read_controller.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_simple-arc_ram_simple " "Found design unit 1: ram_simple-arc_ram_simple" {  } { { "ram_simple.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/ram_simple.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282521 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_simple " "Found entity 1: ram_simple" {  } { { "ram_simple.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/ram_simple.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_generic_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ram_generic_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_generic_pkg " "Found design unit 1: ram_generic_pkg" {  } { { "ram_generic_pkg.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/ram_generic_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282543 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ram_generic_pkg-body " "Found design unit 2: ram_generic_pkg-body" {  } { { "ram_generic_pkg.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/ram_generic_pkg.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_generic-rtl_ram_generic " "Found design unit 1: ram_generic-rtl_ram_generic" {  } { { "ram_generic.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/ram_generic.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282564 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_generic " "Found entity 1: ram_generic" {  } { { "ram_generic.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/ram_generic.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_block-arc_output_block " "Found design unit 1: output_block-arc_output_block" {  } { { "output_block.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/output_block.vhd" 107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282589 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_block " "Found entity 1: output_block" {  } { { "output_block.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/output_block.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_generic-mux_generic_arc " "Found design unit 1: mux_generic-mux_generic_arc" {  } { { "mux_generic.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/mux_generic.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282606 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_generic " "Found entity 1: mux_generic" {  } { { "mux_generic.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/mux_generic.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp_enc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mp_enc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mp_enc-rtl_mp_enc " "Found design unit 1: mp_enc-rtl_mp_enc" {  } { { "mp_enc.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/mp_enc.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282630 ""} { "Info" "ISGN_ENTITY_NAME" "1 mp_enc " "Found entity 1: mp_enc" {  } { { "mp_enc.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/mp_enc.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp_dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mp_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mp_dec-rtl_mp_dec " "Found design unit 1: mp_dec-rtl_mp_dec" {  } { { "mp_dec.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/mp_dec.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282644 ""} { "Info" "ISGN_ENTITY_NAME" "1 mp_dec " "Found entity 1: mp_dec" {  } { { "mp_dec.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/mp_dec.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internal_logic_analyzer_core_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file internal_logic_analyzer_core_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internal_logic_analyzer_core_top-arc_core " "Found design unit 1: internal_logic_analyzer_core_top-arc_core" {  } { { "internal_logic_analyzer_core_top.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/internal_logic_analyzer_core_top.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282666 ""} { "Info" "ISGN_ENTITY_NAME" "1 internal_logic_analyzer_core_top " "Found entity 1: internal_logic_analyzer_core_top" {  } { { "internal_logic_analyzer_core_top.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/internal_logic_analyzer_core_top.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_small_out_cordinator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_small_out_cordinator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_small_out_cordinator-behave " "Found design unit 1: in_small_out_cordinator-behave" {  } { { "in_small_out_cordinator.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/in_small_out_cordinator.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282688 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_small_out_cordinator " "Found entity 1: in_small_out_cordinator" {  } { { "in_small_out_cordinator.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/in_small_out_cordinator.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_out_cordinator_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_out_cordinator_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_out_cordinator_generic-behave " "Found design unit 1: in_out_cordinator_generic-behave" {  } { { "in_out_cordinator_generic.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/in_out_cordinator_generic.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282708 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_out_cordinator_generic " "Found entity 1: in_out_cordinator_generic" {  } { { "in_out_cordinator_generic.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/in_out_cordinator_generic.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_equal_out_cordinator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_equal_out_cordinator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_equal_out_cordinator-behave " "Found design unit 1: in_equal_out_cordinator-behave" {  } { { "in_equal_out_cordinator.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/in_equal_out_cordinator.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282744 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_equal_out_cordinator " "Found entity 1: in_equal_out_cordinator" {  } { { "in_equal_out_cordinator.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/in_equal_out_cordinator.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_big_out_cordinator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_big_out_cordinator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_big_out_cordinator-behave " "Found design unit 1: in_big_out_cordinator-behave" {  } { { "in_big_out_cordinator.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/in_big_out_cordinator.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282756 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_big_out_cordinator " "Found entity 1: in_big_out_cordinator" {  } { { "in_big_out_cordinator.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/in_big_out_cordinator.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_ram_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generic_ram_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_ram_tb-arc_generic_ram_tb " "Found design unit 1: generic_ram_tb-arc_generic_ram_tb" {  } { { "generic_ram_tb.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/generic_ram_tb.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282778 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_ram_tb " "Found entity 1: generic_ram_tb" {  } { { "generic_ram_tb.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/generic_ram_tb.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "general_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file general_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 general_fifo-arc_general_fifo " "Found design unit 1: general_fifo-arc_general_fifo" {  } { { "general_fifo.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/general_fifo.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282797 ""} { "Info" "ISGN_ENTITY_NAME" "1 general_fifo " "Found entity 1: general_fifo" {  } { { "general_fifo.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/general_fifo.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "error_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file error_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 error_register-arc_error_register " "Found design unit 1: error_register-arc_error_register" {  } { { "error_register.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/error_register.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282821 ""} { "Info" "ISGN_ENTITY_NAME" "1 error_register " "Found entity 1: error_register" {  } { { "error_register.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/error_register.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enable_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enable_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enable_fsm-behave " "Found design unit 1: enable_fsm-behave" {  } { { "enable_fsm.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/enable_fsm.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282833 ""} { "Info" "ISGN_ENTITY_NAME" "1 enable_fsm " "Found entity 1: enable_fsm" {  } { { "enable_fsm.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/enable_fsm.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_generic-dec_generic_arc " "Found design unit 1: dec_generic-dec_generic_arc" {  } { { "dec_generic.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/dec_generic.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282852 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_generic " "Found entity 1: dec_generic" {  } { { "dec_generic.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/dec_generic.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_input_small.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_input_small.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_input_small-behave " "Found design unit 1: data_input_small-behave" {  } { { "data_input_small.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/data_input_small.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282879 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_input_small " "Found entity 1: data_input_small" {  } { { "data_input_small.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/data_input_small.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_input_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_input_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_input_generic-behave " "Found design unit 1: data_input_generic-behave" {  } { { "data_input_generic.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/data_input_generic.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282893 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_input_generic " "Found entity 1: data_input_generic" {  } { { "data_input_generic.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/data_input_generic.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_input_big.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_input_big.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_input_big-behave " "Found design unit 1: data_input_big-behave" {  } { { "data_input_big.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/data_input_big.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282912 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_input_big " "Found entity 1: data_input_big" {  } { { "data_input_big.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/data_input_big.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file crc_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc_gen-behave " "Found design unit 1: crc_gen-behave" {  } { { "crc_gen.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/crc_gen.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282924 ""} { "Info" "ISGN_ENTITY_NAME" "1 crc_gen " "Found entity 1: crc_gen" {  } { { "crc_gen.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/crc_gen.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file core_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core_registers-behave " "Found design unit 1: core_registers-behave" {  } { { "core_registers.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/core_registers.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282950 ""} { "Info" "ISGN_ENTITY_NAME" "1 core_registers " "Found entity 1: core_registers" {  } { { "core_registers.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/core_registers.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_to_enc_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus_to_enc_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_to_enc_fsm-arc_bus_to_enc_fsm " "Found design unit 1: bus_to_enc_fsm-arc_bus_to_enc_fsm" {  } { { "bus_to_enc_fsm.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/bus_to_enc_fsm.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282969 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_to_enc_fsm " "Found entity 1: bus_to_enc_fsm" {  } { { "bus_to_enc_fsm.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/bus_to_enc_fsm.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387401282969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387401282969 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_internal_logic_analyzer " "Elaborating entity \"top_internal_logic_analyzer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1387401283241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_path rx_path:rx_path_unit " "Elaborating entity \"rx_path\" for hierarchy \"rx_path:rx_path_unit\"" {  } { { "top_internal_logic_analyzer.vhd" "rx_path_unit" { Text "C:/project/VHDL/DESIGN/TOP/top_internal_logic_analyzer.vhd" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387401283770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx rx_path:rx_path_unit\|uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"rx_path:rx_path_unit\|uart_rx:uart_rx_inst\"" {  } { { "rx_path.vhd" "uart_rx_inst" { Text "C:/project/VHDL/DESIGN/TOP/rx_path.vhd" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387401283837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mp_dec rx_path:rx_path_unit\|mp_dec:mp_dec_inst " "Elaborating entity \"mp_dec\" for hierarchy \"rx_path:rx_path_unit\|mp_dec:mp_dec_inst\"" {  } { { "rx_path.vhd" "mp_dec_inst" { Text "C:/project/VHDL/DESIGN/TOP/rx_path.vhd" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387401283977 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sof_sr mp_dec.vhd(152) " "VHDL Signal Declaration warning at mp_dec.vhd(152): used implicit default value for signal \"sof_sr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mp_dec.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/mp_dec.vhd" 152 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1387401283992 "|top_internal_logic_analyzer|rx_path:rx_path_unit|mp_dec:mp_dec_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sof_sr_cnt mp_dec.vhd(153) " "VHDL Signal Declaration warning at mp_dec.vhd(153): used implicit default value for signal \"sof_sr_cnt\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mp_dec.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/mp_dec.vhd" 153 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1387401283993 "|top_internal_logic_analyzer|rx_path:rx_path_unit|mp_dec:mp_dec_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_gen rx_path:rx_path_unit\|crc_gen:crc_gen_inst " "Elaborating entity \"crc_gen\" for hierarchy \"rx_path:rx_path_unit\|crc_gen:crc_gen_inst\"" {  } { { "rx_path.vhd" "crc_gen_inst" { Text "C:/project/VHDL/DESIGN/TOP/rx_path.vhd" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387401284051 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "crc_const crc_gen.vhd(57) " "VHDL Signal Declaration warning at crc_gen.vhd(57): used explicit default value for signal \"crc_const\" because signal was never assigned a value" {  } { { "crc_gen.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/crc_gen.vhd" 57 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1387401284052 "|top_internal_logic_analyzer|rx_path:rx_path_unit|crc_gen:crc_gen_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_simple rx_path:rx_path_unit\|ram_simple:ram_simple_inst " "Elaborating entity \"ram_simple\" for hierarchy \"rx_path:rx_path_unit\|ram_simple:ram_simple_inst\"" {  } { { "rx_path.vhd" "ram_simple_inst" { Text "C:/project/VHDL/DESIGN/TOP/rx_path.vhd" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387401284072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone_master rx_path:rx_path_unit\|wishbone_master:wishbone_master_inst " "Elaborating entity \"wishbone_master\" for hierarchy \"rx_path:rx_path_unit\|wishbone_master:wishbone_master_inst\"" {  } { { "rx_path.vhd" "wishbone_master_inst" { Text "C:/project/VHDL/DESIGN/TOP/rx_path.vhd" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387401284164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "error_register rx_path:rx_path_unit\|error_register:error_register_inst " "Elaborating entity \"error_register\" for hierarchy \"rx_path:rx_path_unit\|error_register:error_register_inst\"" {  } { { "rx_path.vhd" "error_register_inst" { Text "C:/project/VHDL/DESIGN/TOP/rx_path.vhd" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387401284219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone_slave rx_path:rx_path_unit\|wishbone_slave:wb_slave_inst " "Elaborating entity \"wishbone_slave\" for hierarchy \"rx_path:rx_path_unit\|wishbone_slave:wb_slave_inst\"" {  } { { "rx_path.vhd" "wb_slave_inst" { Text "C:/project/VHDL/DESIGN/TOP/rx_path.vhd" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387401284253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone_intercon wishbone_intercon:intercon " "Elaborating entity \"wishbone_intercon\" for hierarchy \"wishbone_intercon:intercon\"" {  } { { "top_internal_logic_analyzer.vhd" "intercon" { Text "C:/project/VHDL/DESIGN/TOP/top_internal_logic_analyzer.vhd" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387401284276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer wishbone_intercon:intercon\|timer:watchdog_timer_inst " "Elaborating entity \"timer\" for hierarchy \"wishbone_intercon:intercon\|timer:watchdog_timer_inst\"" {  } { { "wishbone_intercon.vhd" "watchdog_timer_inst" { Text "C:/project/VHDL/DESIGN/TOP/wishbone_intercon.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387401284342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "internal_logic_analyzer_core_top internal_logic_analyzer_core_top:core_inst " "Elaborating entity \"internal_logic_analyzer_core_top\" for hierarchy \"internal_logic_analyzer_core_top:core_inst\"" {  } { { "top_internal_logic_analyzer.vhd" "core_inst" { Text "C:/project/VHDL/DESIGN/TOP/top_internal_logic_analyzer.vhd" 903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387401284364 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_to_start_s internal_logic_analyzer_core_top.vhd(373) " "Verilog HDL or VHDL warning at internal_logic_analyzer_core_top.vhd(373): object \"clk_to_start_s\" assigned a value but never read" {  } { { "internal_logic_analyzer_core_top.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/internal_logic_analyzer_core_top.vhd" 373 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1387401284368 "|top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_generic internal_logic_analyzer_core_top:core_inst\|ram_generic:RAM_inst " "Elaborating entity \"ram_generic\" for hierarchy \"internal_logic_analyzer_core_top:core_inst\|ram_generic:RAM_inst\"" {  } { { "internal_logic_analyzer_core_top.vhd" "RAM_inst" { Text "C:/project/VHDL/DESIGN/TOP/internal_logic_analyzer_core_top.vhd" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387401284413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_simple internal_logic_analyzer_core_top:core_inst\|ram_generic:RAM_inst\|ram_simple:\\power_sign_dec:ram_gen:0:RAM_inst " "Elaborating entity \"ram_simple\" for hierarchy \"internal_logic_analyzer_core_top:core_inst\|ram_generic:RAM_inst\|ram_simple:\\power_sign_dec:ram_gen:0:RAM_inst\"" {  } { { "ram_generic.vhd" "\\power_sign_dec:ram_gen:0:RAM_inst" { Text "C:/project/VHDL/DESIGN/TOP/ram_generic.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387401284431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enable_fsm internal_logic_analyzer_core_top:core_inst\|enable_fsm:enable_fsm_inst " "Elaborating entity \"enable_fsm\" for hierarchy \"internal_logic_analyzer_core_top:core_inst\|enable_fsm:enable_fsm_inst\"" {  } { { "internal_logic_analyzer_core_top.vhd" "enable_fsm_inst" { Text "C:/project/VHDL/DESIGN/TOP/internal_logic_analyzer_core_top.vhd" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387401284453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_controller internal_logic_analyzer_core_top:core_inst\|write_controller:write_controller_inst " "Elaborating entity \"write_controller\" for hierarchy \"internal_logic_analyzer_core_top:core_inst\|write_controller:write_controller_inst\"" {  } { { "internal_logic_analyzer_core_top.vhd" "write_controller_inst" { Text "C:/project/VHDL/DESIGN/TOP/internal_logic_analyzer_core_top.vhd" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387401284475 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "config_set_s write_controller.vhd(78) " "Verilog HDL or VHDL warning at write_controller.vhd(78): object \"config_set_s\" assigned a value but never read" {  } { { "write_controller.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/write_controller.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1387401284478 "|top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_trigger_s write_controller.vhd(82) " "Verilog HDL or VHDL warning at write_controller.vhd(82): object \"current_trigger_s\" assigned a value but never read" {  } { { "write_controller.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/write_controller.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1387401284478 "|top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_ram_row_v write_controller.vhd(98) " "Verilog HDL or VHDL warning at write_controller.vhd(98): object \"start_ram_row_v\" assigned a value but never read" {  } { { "write_controller.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/write_controller.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1387401284479 "|top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_controller internal_logic_analyzer_core_top:core_inst\|read_controller:read_controller_inst " "Elaborating entity \"read_controller\" for hierarchy \"internal_logic_analyzer_core_top:core_inst\|read_controller:read_controller_inst\"" {  } { { "internal_logic_analyzer_core_top.vhd" "read_controller_inst" { Text "C:/project/VHDL/DESIGN/TOP/internal_logic_analyzer_core_top.vhd" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387401284532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_registers internal_logic_analyzer_core_top:core_inst\|core_registers:core_registers_inst " "Elaborating entity \"core_registers\" for hierarchy \"internal_logic_analyzer_core_top:core_inst\|core_registers:core_registers_inst\"" {  } { { "internal_logic_analyzer_core_top.vhd" "core_registers_inst" { Text "C:/project/VHDL/DESIGN/TOP/internal_logic_analyzer_core_top.vhd" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387401284601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_out_cordinator_generic internal_logic_analyzer_core_top:core_inst\|in_out_cordinator_generic:data_out_size_inst " "Elaborating entity \"in_out_cordinator_generic\" for hierarchy \"internal_logic_analyzer_core_top:core_inst\|in_out_cordinator_generic:data_out_size_inst\"" {  } { { "internal_logic_analyzer_core_top.vhd" "data_out_size_inst" { Text "C:/project/VHDL/DESIGN/TOP/internal_logic_analyzer_core_top.vhd" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387401284640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_equal_out_cordinator internal_logic_analyzer_core_top:core_inst\|in_out_cordinator_generic:data_out_size_inst\|in_equal_out_cordinator:\\cordinator1_proc:equal_cordenator_proc " "Elaborating entity \"in_equal_out_cordinator\" for hierarchy \"internal_logic_analyzer_core_top:core_inst\|in_out_cordinator_generic:data_out_size_inst\|in_equal_out_cordinator:\\cordinator1_proc:equal_cordenator_proc\"" {  } { { "in_out_cordinator_generic.vhd" "\\cordinator1_proc:equal_cordenator_proc" { Text "C:/project/VHDL/DESIGN/TOP/in_out_cordinator_generic.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387401284660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_generator_top signal_generator_top:signal_generator_inst " "Elaborating entity \"signal_generator_top\" for hierarchy \"signal_generator_top:signal_generator_inst\"" {  } { { "top_internal_logic_analyzer.vhd" "signal_generator_inst" { Text "C:/project/VHDL/DESIGN/TOP/top_internal_logic_analyzer.vhd" 958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387401284679 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "7 8 signal_generator_top.vhd(227) " "VHDL expression error at signal_generator_top.vhd(227): expression has 7 elements, but must have 8 elements" {  } { { "signal_generator_top.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/signal_generator_top.vhd" 227 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Quartus II" 0 -1 1387401284714 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "scene_number_in signal_generator_top.vhd(217) " "VHDL error at signal_generator_top.vhd(217): formal port or parameter \"scene_number_in\" must have actual or default value" {  } { { "signal_generator_top.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/signal_generator_top.vhd" 217 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1387401284715 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "signal_generator_top:signal_generator_inst " "Can't elaborate user hierarchy \"signal_generator_top:signal_generator_inst\"" {  } { { "top_internal_logic_analyzer.vhd" "signal_generator_inst" { Text "C:/project/VHDL/DESIGN/TOP/top_internal_logic_analyzer.vhd" 958 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387401284728 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "512 " "Peak virtual memory: 512 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1387401285203 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 18 23:14:45 2013 " "Processing ended: Wed Dec 18 23:14:45 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1387401285203 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1387401285203 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1387401285203 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1387401285203 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 8 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 8 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1387401286187 ""}
