
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _40_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
                  0.00    0.00   18.07 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.00    0.00   18.07 v _27_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.34   18.41 v _27_/X (sky130_fd_sc_hd__mux2_1)
     3    0.01                           _12_ (net)
                  0.10    0.00   18.41 v _33_/B1 (sky130_fd_sc_hd__a41o_2)
                  0.03    0.25   18.66 v _33_/X (sky130_fd_sc_hd__a41o_2)
     1    0.00                           _16_ (net)
                  0.03    0.00   18.66 v _34_/A_N (sky130_fd_sc_hd__and2b_2)
                  0.03    0.20   18.86 ^ _34_/X (sky130_fd_sc_hd__and2b_2)
     1    0.00                           _03_ (net)
                  0.03    0.00   18.86 ^ _40_/D (sky130_fd_sc_hd__dfxtp_2)
                                 18.86   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.00                           wb_clk_i (net)
                  0.61    0.00   29.65 ^ _21_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.26   29.91 ^ _21_/X (sky130_fd_sc_hd__mux2_1)
     5    0.01                           clk (net)
                  0.10    0.00   29.91 ^ _40_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.25   29.66   clock uncertainty
                          0.00   29.66   clock reconvergence pessimism
                         -0.05   29.61   library setup time
                                 29.61   data required time
-----------------------------------------------------------------------------
                                 29.61   data required time
                                -18.86   data arrival time
-----------------------------------------------------------------------------
                                 10.76   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 66 unannotated drivers.
 SEL2
 analog_io1
 analog_io2
 analog_io3
 io_in[0]
 io_in[1]
 io_in[2]
 io_in[3]
 io_in[4]
 la_data_in[0]
 la_data_in[1]
 la_data_in[2]
 la_data_in[3]
 la_data_in[4]
 la_oenb[0]
 la_oenb[1]
 la_oenb[2]
 la_oenb[3]
 la_oenb[4]
 la_oenb[5]
 wb_clk_i
 wb_rst_i
 wbs_cyc_i
 wbs_stb_i
 _18_/Y
 _19_/Y
 _20_/Y
 _21_/X
 _22_/Y
 _23_/X
 _24_/X
 _25_/X
 _26_/Y
 _27_/X
 _28_/Y
 _29_/X
 _30_/Y
 _31_/Y
 _32_/X
 _33_/X
 _34_/X
 _35_/X
 _36_/X
 _37_/Q
 _38_/Q
 _39_/Q
 _40_/Q
 _41_/Q
 _42_/HI
 _42_/LO
 _43_/HI
 _43_/LO
 _44_/HI
 _44_/LO
 _45_/HI
 _45_/LO
 _46_/HI
 _46_/LO
 _47_/HI
 _47_/LO
 _48_/HI
 _48_/LO
 _49_/HI
 _49_/LO
 _50_/HI
 _50_/LO
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 9 input ports missing set_input_delay.
  SEL2
  analog_io1
  analog_io2
  analog_io3
  io_in[0]
  io_in[1]
  io_in[2]
  io_in[3]
  io_in[4]
Warning: There are 13 unconstrained endpoints.
  analog_io1
  analog_io2
  analog_io3
  io_oeb[0]
  io_oeb[1]
  io_oeb[2]
  io_oeb[3]
  io_oeb[4]
  io_oeb[5]
  io_oeb[6]
  io_oeb[7]
  io_oeb[8]
  la_data_out
