{"vcs1":{"timestamp_begin":1683396695.736577785, "rt":0.51, "ut":0.24, "st":0.13}}
{"vcselab":{"timestamp_begin":1683396696.311222581, "rt":0.41, "ut":0.22, "st":0.10}}
{"link":{"timestamp_begin":1683396696.767417707, "rt":0.23, "ut":0.07, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683396695.396426126}
{"VCS_COMP_START_TIME": 1683396695.396426126}
{"VCS_COMP_END_TIME": 1683396697.060285435}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug TuringMachine_test2.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 341080}}
{"stitch_vcselab": {"peak_mem": 238988}}
