Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Apr 26 15:44:41 2020
| Host         : DESKTOP-6IO763U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: sw[15] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: div/tff1/Q_reg/Q (HIGH)

 There are 2339 register/latch pins with no clock driven by root clock pin: div/tff2/Q_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: enable_snes_clk_output_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: snes_data_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: snes_data_reg[11]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 739 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.735        0.000                      0                   57        0.280        0.000                      0                   57        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.735        0.000                      0                   57        0.280        0.000                      0                   57        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.828ns (21.788%)  route 2.972ns (78.212%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.617     5.138    clkdiv/sys_clk
    SLICE_X4Y23          FDRE                                         r  clkdiv/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  clkdiv/counter_reg[3]/Q
                         net (fo=3, routed)           0.680     6.274    clkdiv/counter_reg[3]
    SLICE_X5Y23          LUT4 (Prop_lut4_I3_O)        0.124     6.398 r  clkdiv/counter[0]_i_6/O
                         net (fo=1, routed)           0.634     7.033    clkdiv/counter[0]_i_6_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.124     7.157 r  clkdiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.811     7.968    clkdiv/counter[0]_i_3_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.092 r  clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.846     8.938    clkdiv/clear
    SLICE_X4Y23          FDRE                                         r  clkdiv/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.502    14.843    clkdiv/sys_clk
    SLICE_X4Y23          FDRE                                         r  clkdiv/counter_reg[0]/C
                         clock pessimism              0.295    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X4Y23          FDRE (Setup_fdre_C_R)       -0.429    14.674    clkdiv/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.828ns (21.788%)  route 2.972ns (78.212%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.617     5.138    clkdiv/sys_clk
    SLICE_X4Y23          FDRE                                         r  clkdiv/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  clkdiv/counter_reg[3]/Q
                         net (fo=3, routed)           0.680     6.274    clkdiv/counter_reg[3]
    SLICE_X5Y23          LUT4 (Prop_lut4_I3_O)        0.124     6.398 r  clkdiv/counter[0]_i_6/O
                         net (fo=1, routed)           0.634     7.033    clkdiv/counter[0]_i_6_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.124     7.157 r  clkdiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.811     7.968    clkdiv/counter[0]_i_3_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.092 r  clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.846     8.938    clkdiv/clear
    SLICE_X4Y23          FDRE                                         r  clkdiv/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.502    14.843    clkdiv/sys_clk
    SLICE_X4Y23          FDRE                                         r  clkdiv/counter_reg[1]/C
                         clock pessimism              0.295    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X4Y23          FDRE (Setup_fdre_C_R)       -0.429    14.674    clkdiv/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.828ns (21.788%)  route 2.972ns (78.212%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.617     5.138    clkdiv/sys_clk
    SLICE_X4Y23          FDRE                                         r  clkdiv/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  clkdiv/counter_reg[3]/Q
                         net (fo=3, routed)           0.680     6.274    clkdiv/counter_reg[3]
    SLICE_X5Y23          LUT4 (Prop_lut4_I3_O)        0.124     6.398 r  clkdiv/counter[0]_i_6/O
                         net (fo=1, routed)           0.634     7.033    clkdiv/counter[0]_i_6_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.124     7.157 r  clkdiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.811     7.968    clkdiv/counter[0]_i_3_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.092 r  clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.846     8.938    clkdiv/clear
    SLICE_X4Y23          FDRE                                         r  clkdiv/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.502    14.843    clkdiv/sys_clk
    SLICE_X4Y23          FDRE                                         r  clkdiv/counter_reg[2]/C
                         clock pessimism              0.295    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X4Y23          FDRE (Setup_fdre_C_R)       -0.429    14.674    clkdiv/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.828ns (21.788%)  route 2.972ns (78.212%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.617     5.138    clkdiv/sys_clk
    SLICE_X4Y23          FDRE                                         r  clkdiv/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  clkdiv/counter_reg[3]/Q
                         net (fo=3, routed)           0.680     6.274    clkdiv/counter_reg[3]
    SLICE_X5Y23          LUT4 (Prop_lut4_I3_O)        0.124     6.398 r  clkdiv/counter[0]_i_6/O
                         net (fo=1, routed)           0.634     7.033    clkdiv/counter[0]_i_6_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.124     7.157 r  clkdiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.811     7.968    clkdiv/counter[0]_i_3_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.092 r  clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.846     8.938    clkdiv/clear
    SLICE_X4Y23          FDRE                                         r  clkdiv/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.502    14.843    clkdiv/sys_clk
    SLICE_X4Y23          FDRE                                         r  clkdiv/counter_reg[3]/C
                         clock pessimism              0.295    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X4Y23          FDRE (Setup_fdre_C_R)       -0.429    14.674    clkdiv/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.804ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.828ns (22.376%)  route 2.872ns (77.624%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.617     5.138    clkdiv/sys_clk
    SLICE_X4Y23          FDRE                                         r  clkdiv/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  clkdiv/counter_reg[3]/Q
                         net (fo=3, routed)           0.680     6.274    clkdiv/counter_reg[3]
    SLICE_X5Y23          LUT4 (Prop_lut4_I3_O)        0.124     6.398 r  clkdiv/counter[0]_i_6/O
                         net (fo=1, routed)           0.634     7.033    clkdiv/counter[0]_i_6_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.124     7.157 r  clkdiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.811     7.968    clkdiv/counter[0]_i_3_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.092 r  clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.747     8.839    clkdiv/clear
    SLICE_X4Y29          FDRE                                         r  clkdiv/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.506    14.847    clkdiv/sys_clk
    SLICE_X4Y29          FDRE                                         r  clkdiv/counter_reg[24]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y29          FDRE (Setup_fdre_C_R)       -0.429    14.643    clkdiv/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  5.804    

Slack (MET) :             5.804ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.828ns (22.376%)  route 2.872ns (77.624%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.617     5.138    clkdiv/sys_clk
    SLICE_X4Y23          FDRE                                         r  clkdiv/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  clkdiv/counter_reg[3]/Q
                         net (fo=3, routed)           0.680     6.274    clkdiv/counter_reg[3]
    SLICE_X5Y23          LUT4 (Prop_lut4_I3_O)        0.124     6.398 r  clkdiv/counter[0]_i_6/O
                         net (fo=1, routed)           0.634     7.033    clkdiv/counter[0]_i_6_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.124     7.157 r  clkdiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.811     7.968    clkdiv/counter[0]_i_3_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.092 r  clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.747     8.839    clkdiv/clear
    SLICE_X4Y29          FDRE                                         r  clkdiv/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.506    14.847    clkdiv/sys_clk
    SLICE_X4Y29          FDRE                                         r  clkdiv/counter_reg[25]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y29          FDRE (Setup_fdre_C_R)       -0.429    14.643    clkdiv/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  5.804    

Slack (MET) :             5.804ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.828ns (22.376%)  route 2.872ns (77.624%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.617     5.138    clkdiv/sys_clk
    SLICE_X4Y23          FDRE                                         r  clkdiv/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  clkdiv/counter_reg[3]/Q
                         net (fo=3, routed)           0.680     6.274    clkdiv/counter_reg[3]
    SLICE_X5Y23          LUT4 (Prop_lut4_I3_O)        0.124     6.398 r  clkdiv/counter[0]_i_6/O
                         net (fo=1, routed)           0.634     7.033    clkdiv/counter[0]_i_6_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.124     7.157 r  clkdiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.811     7.968    clkdiv/counter[0]_i_3_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.092 r  clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.747     8.839    clkdiv/clear
    SLICE_X4Y29          FDRE                                         r  clkdiv/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.506    14.847    clkdiv/sys_clk
    SLICE_X4Y29          FDRE                                         r  clkdiv/counter_reg[26]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y29          FDRE (Setup_fdre_C_R)       -0.429    14.643    clkdiv/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  5.804    

Slack (MET) :             5.804ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.828ns (22.376%)  route 2.872ns (77.624%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.617     5.138    clkdiv/sys_clk
    SLICE_X4Y23          FDRE                                         r  clkdiv/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  clkdiv/counter_reg[3]/Q
                         net (fo=3, routed)           0.680     6.274    clkdiv/counter_reg[3]
    SLICE_X5Y23          LUT4 (Prop_lut4_I3_O)        0.124     6.398 r  clkdiv/counter[0]_i_6/O
                         net (fo=1, routed)           0.634     7.033    clkdiv/counter[0]_i_6_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.124     7.157 r  clkdiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.811     7.968    clkdiv/counter[0]_i_3_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.092 r  clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.747     8.839    clkdiv/clear
    SLICE_X4Y29          FDRE                                         r  clkdiv/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.506    14.847    clkdiv/sys_clk
    SLICE_X4Y29          FDRE                                         r  clkdiv/counter_reg[27]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y29          FDRE (Setup_fdre_C_R)       -0.429    14.643    clkdiv/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  5.804    

Slack (MET) :             5.853ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 0.828ns (22.629%)  route 2.831ns (77.371%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.617     5.138    clkdiv/sys_clk
    SLICE_X4Y23          FDRE                                         r  clkdiv/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  clkdiv/counter_reg[3]/Q
                         net (fo=3, routed)           0.680     6.274    clkdiv/counter_reg[3]
    SLICE_X5Y23          LUT4 (Prop_lut4_I3_O)        0.124     6.398 r  clkdiv/counter[0]_i_6/O
                         net (fo=1, routed)           0.634     7.033    clkdiv/counter[0]_i_6_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.124     7.157 r  clkdiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.811     7.968    clkdiv/counter[0]_i_3_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.092 r  clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.705     8.797    clkdiv/clear
    SLICE_X4Y24          FDRE                                         r  clkdiv/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.500    14.841    clkdiv/sys_clk
    SLICE_X4Y24          FDRE                                         r  clkdiv/counter_reg[4]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429    14.650    clkdiv/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                                  5.853    

Slack (MET) :             5.853ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 0.828ns (22.629%)  route 2.831ns (77.371%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.617     5.138    clkdiv/sys_clk
    SLICE_X4Y23          FDRE                                         r  clkdiv/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  clkdiv/counter_reg[3]/Q
                         net (fo=3, routed)           0.680     6.274    clkdiv/counter_reg[3]
    SLICE_X5Y23          LUT4 (Prop_lut4_I3_O)        0.124     6.398 r  clkdiv/counter[0]_i_6/O
                         net (fo=1, routed)           0.634     7.033    clkdiv/counter[0]_i_6_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.124     7.157 r  clkdiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.811     7.968    clkdiv/counter[0]_i_3_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.092 r  clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.705     8.797    clkdiv/clear
    SLICE_X4Y24          FDRE                                         r  clkdiv/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.500    14.841    clkdiv/sys_clk
    SLICE_X4Y24          FDRE                                         r  clkdiv/counter_reg[5]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429    14.650    clkdiv/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                                  5.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clkdiv/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.583     1.466    clkdiv/sys_clk
    SLICE_X4Y28          FDRE                                         r  clkdiv/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  clkdiv/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.740    clkdiv/counter_reg[22]
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  clkdiv/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    clkdiv/counter_reg[20]_i_1_n_5
    SLICE_X4Y28          FDRE                                         r  clkdiv/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.852     1.979    clkdiv/sys_clk
    SLICE_X4Y28          FDRE                                         r  clkdiv/counter_reg[22]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.105     1.571    clkdiv/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clkdiv/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.581     1.464    clkdiv/sys_clk
    SLICE_X4Y23          FDRE                                         r  clkdiv/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  clkdiv/counter_reg[2]/Q
                         net (fo=2, routed)           0.133     1.738    clkdiv/counter_reg[2]
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.849 r  clkdiv/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.849    clkdiv/counter_reg[0]_i_2_n_5
    SLICE_X4Y23          FDRE                                         r  clkdiv/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.849     1.976    clkdiv/sys_clk
    SLICE_X4Y23          FDRE                                         r  clkdiv/counter_reg[2]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X4Y23          FDRE (Hold_fdre_C_D)         0.105     1.569    clkdiv/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clkdiv/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.581     1.464    clkdiv/sys_clk
    SLICE_X4Y26          FDRE                                         r  clkdiv/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  clkdiv/counter_reg[14]/Q
                         net (fo=2, routed)           0.133     1.738    clkdiv/counter_reg[14]
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.849 r  clkdiv/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.849    clkdiv/counter_reg[12]_i_1_n_5
    SLICE_X4Y26          FDRE                                         r  clkdiv/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.849     1.976    clkdiv/sys_clk
    SLICE_X4Y26          FDRE                                         r  clkdiv/counter_reg[14]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X4Y26          FDRE (Hold_fdre_C_D)         0.105     1.569    clkdiv/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clkdiv/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.580     1.463    clkdiv/sys_clk
    SLICE_X4Y25          FDRE                                         r  clkdiv/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  clkdiv/counter_reg[10]/Q
                         net (fo=2, routed)           0.134     1.738    clkdiv/counter_reg[10]
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.849 r  clkdiv/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.849    clkdiv/counter_reg[8]_i_1_n_5
    SLICE_X4Y25          FDRE                                         r  clkdiv/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.848     1.975    clkdiv/sys_clk
    SLICE_X4Y25          FDRE                                         r  clkdiv/counter_reg[10]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X4Y25          FDRE (Hold_fdre_C_D)         0.105     1.568    clkdiv/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clkdiv/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.584     1.467    clkdiv/sys_clk
    SLICE_X4Y29          FDRE                                         r  clkdiv/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  clkdiv/counter_reg[26]/Q
                         net (fo=2, routed)           0.134     1.742    clkdiv/counter_reg[26]
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  clkdiv/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.853    clkdiv/counter_reg[24]_i_1_n_5
    SLICE_X4Y29          FDRE                                         r  clkdiv/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.853     1.980    clkdiv/sys_clk
    SLICE_X4Y29          FDRE                                         r  clkdiv/counter_reg[26]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.105     1.572    clkdiv/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 clkdiv/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.630%)  route 0.144ns (36.370%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.580     1.463    clkdiv/sys_clk
    SLICE_X4Y24          FDRE                                         r  clkdiv/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  clkdiv/counter_reg[6]/Q
                         net (fo=3, routed)           0.144     1.748    clkdiv/counter_reg[6]
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  clkdiv/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    clkdiv/counter_reg[4]_i_1_n_5
    SLICE_X4Y24          FDRE                                         r  clkdiv/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.848     1.975    clkdiv/sys_clk
    SLICE_X4Y24          FDRE                                         r  clkdiv/counter_reg[6]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.105     1.568    clkdiv/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clkdiv/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.583     1.466    clkdiv/sys_clk
    SLICE_X4Y28          FDRE                                         r  clkdiv/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  clkdiv/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.740    clkdiv/counter_reg[22]
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.884 r  clkdiv/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    clkdiv/counter_reg[20]_i_1_n_4
    SLICE_X4Y28          FDRE                                         r  clkdiv/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.852     1.979    clkdiv/sys_clk
    SLICE_X4Y28          FDRE                                         r  clkdiv/counter_reg[23]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.105     1.571    clkdiv/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clkdiv/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.254%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.581     1.464    clkdiv/sys_clk
    SLICE_X4Y23          FDRE                                         r  clkdiv/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  clkdiv/counter_reg[2]/Q
                         net (fo=2, routed)           0.133     1.738    clkdiv/counter_reg[2]
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.882 r  clkdiv/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.882    clkdiv/counter_reg[0]_i_2_n_4
    SLICE_X4Y23          FDRE                                         r  clkdiv/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.849     1.976    clkdiv/sys_clk
    SLICE_X4Y23          FDRE                                         r  clkdiv/counter_reg[3]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X4Y23          FDRE (Hold_fdre_C_D)         0.105     1.569    clkdiv/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clkdiv/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.581     1.464    clkdiv/sys_clk
    SLICE_X4Y26          FDRE                                         r  clkdiv/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  clkdiv/counter_reg[14]/Q
                         net (fo=2, routed)           0.133     1.738    clkdiv/counter_reg[14]
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.882 r  clkdiv/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    clkdiv/counter_reg[12]_i_1_n_4
    SLICE_X4Y26          FDRE                                         r  clkdiv/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.849     1.976    clkdiv/sys_clk
    SLICE_X4Y26          FDRE                                         r  clkdiv/counter_reg[15]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X4Y26          FDRE (Hold_fdre_C_D)         0.105     1.569    clkdiv/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clkdiv/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.580     1.463    clkdiv/sys_clk
    SLICE_X4Y25          FDRE                                         r  clkdiv/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  clkdiv/counter_reg[10]/Q
                         net (fo=2, routed)           0.134     1.738    clkdiv/counter_reg[10]
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.882 r  clkdiv/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    clkdiv/counter_reg[8]_i_1_n_4
    SLICE_X4Y25          FDRE                                         r  clkdiv/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.848     1.975    clkdiv/sys_clk
    SLICE_X4Y25          FDRE                                         r  clkdiv/counter_reg[11]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X4Y25          FDRE (Hold_fdre_C_D)         0.105     1.568    clkdiv/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y23    clkdiv/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y25    clkdiv/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y25    clkdiv/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y26    clkdiv/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y26    clkdiv/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y26    clkdiv/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y26    clkdiv/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y27    clkdiv/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y27    clkdiv/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   div/tff1/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y23    clkdiv/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y25    clkdiv/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y25    clkdiv/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    clkdiv/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    clkdiv/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    clkdiv/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    clkdiv/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    clkdiv/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    clkdiv/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y23    clkdiv/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y25    clkdiv/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y25    clkdiv/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    clkdiv/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    clkdiv/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    clkdiv/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    clkdiv/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    clkdiv/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    clkdiv/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    clkdiv/counter_reg[18]/C



