module DMA(clock, reset, req_0, req_1, gnt_0, gnt_1);
  input clock;
  output gnt_0;
  output gnt_1;
  input req_0;
  input req_1;
  input reset;
endmodule