{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449860480629 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449860480631 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 11 14:01:20 2015 " "Processing started: Fri Dec 11 14:01:20 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449860480631 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449860480631 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_with_hw_test_image -c vga_with_hw_test_image " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_with_hw_test_image -c vga_with_hw_test_image" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449860480631 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449860481614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_with_hw_test_image.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga_with_hw_test_image.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_with_hw_test_image " "Found entity 1: vga_with_hw_test_image" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449860481757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449860481757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_controller.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449860482120 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449860482120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449860482120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_image_generator.vhd 3 1 " "Found 3 design units, including 1 entities, in source file hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int_array_pkg " "Found design unit 1: int_array_pkg" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449860482140 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 hw_image_generator-behavior " "Found design unit 2: hw_image_generator-behavior" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449860482140 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Found entity 1: hw_image_generator" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449860482140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449860482140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pll-SYN " "Found design unit 1: vga_pll-SYN" {  } { { "vga_pll.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449860482170 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449860482170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449860482170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "altpll0.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/altpll0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449860482187 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "altpll0.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449860482187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449860482187 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "counter.vhd " "Can't analyze file -- file counter.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1449860482202 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "register.vhd " "Can't analyze file -- file register.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1449860482217 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "unsigned_adder.vhd " "Can't analyze file -- file unsigned_adder.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1449860482232 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "reg.vhd " "Can't analyze file -- file reg.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1449860482247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "increment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file increment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 increment-Behavioral " "Found design unit 1: increment-Behavioral" {  } { { "increment.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/increment.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449860482264 ""} { "Info" "ISGN_ENTITY_NAME" "1 increment " "Found entity 1: increment" {  } { { "increment.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/increment.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449860482264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449860482264 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../Lab7/flip_flop.vhd " "Can't analyze file -- file ../../Lab7/flip_flop.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1449860482279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moveff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moveff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moveff-Behavioral " "Found design unit 1: moveff-Behavioral" {  } { { "moveff.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/moveff.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449860482298 ""} { "Info" "ISGN_ENTITY_NAME" "1 moveff " "Found entity 1: moveff" {  } { { "moveff.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/moveff.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449860482298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449860482298 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_with_hw_test_image " "Elaborating entity \"vga_with_hw_test_image\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449860482525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst2 " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst2\"" {  } { { "vga_with_hw_test_image.bdf" "inst2" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 104 32 296 256 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:inst2\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "altpll_component" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/altpll0.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:inst2\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/altpll0.vhd" 135 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449860482798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst2\|altpll:altpll_component " "Instantiated megafunction \"altpll0:inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1250 " "Parameter \"clk0_divide_by\" = \"1250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4829 " "Parameter \"clk0_multiply_by\" = \"4829\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482799 ""}  } { { "altpll0.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/altpll0.vhd" 135 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449860482799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0_altpll " "Found entity 1: altpll0_altpll" {  } { { "db/altpll0_altpll.v" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/db/altpll0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449860482873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449860482873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0_altpll altpll0:inst2\|altpll:altpll_component\|altpll0_altpll:auto_generated " "Elaborating entity \"altpll0_altpll\" for hierarchy \"altpll0:inst2\|altpll:altpll_component\|altpll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:inst1 " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:inst1\"" {  } { { "vga_with_hw_test_image.bdf" "inst1" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 144 344 528 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_image_generator hw_image_generator:inst " "Elaborating entity \"hw_image_generator\" for hierarchy \"hw_image_generator:inst\"" {  } { { "vga_with_hw_test_image.bdf" "inst" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 168 744 936 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860482892 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset hw_image_generator.vhd(115) " "VHDL Process Statement warning at hw_image_generator.vhd(115): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449860482894 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count3 hw_image_generator.vhd(111) " "VHDL Process Statement warning at hw_image_generator.vhd(111): inferring latch(es) for signal or variable \"count3\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1449860482943 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[7\]\[7\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[7\]\[7\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482969 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[7\]\[7\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[7\]\[7\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482969 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[7\]\[6\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[7\]\[6\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482969 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[7\]\[6\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[7\]\[6\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482969 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[7\]\[5\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[7\]\[5\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482969 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[7\]\[5\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[7\]\[5\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482969 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[7\]\[4\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[7\]\[4\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482970 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[7\]\[4\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[7\]\[4\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482970 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[7\]\[3\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[7\]\[3\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482970 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[7\]\[3\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[7\]\[3\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482971 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[7\]\[2\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[7\]\[2\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482971 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[7\]\[2\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[7\]\[2\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482971 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[7\]\[1\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[7\]\[1\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482971 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[7\]\[1\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[7\]\[1\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482971 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[7\]\[0\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[7\]\[0\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482972 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[7\]\[0\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[7\]\[0\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482972 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[6\]\[7\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[6\]\[7\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482972 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[6\]\[7\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[6\]\[7\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482972 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[6\]\[6\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[6\]\[6\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482974 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[6\]\[6\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[6\]\[6\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482974 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[6\]\[5\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[6\]\[5\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482974 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[6\]\[5\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[6\]\[5\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482974 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[6\]\[4\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[6\]\[4\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482974 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[6\]\[4\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[6\]\[4\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482974 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[6\]\[3\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[6\]\[3\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482974 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[6\]\[3\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[6\]\[3\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482974 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[6\]\[2\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[6\]\[2\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482974 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[6\]\[2\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[6\]\[2\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482977 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[6\]\[1\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[6\]\[1\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482977 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[6\]\[1\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[6\]\[1\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482977 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[6\]\[0\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[6\]\[0\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482977 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[6\]\[0\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[6\]\[0\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482977 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[5\]\[7\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[5\]\[7\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482977 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[5\]\[7\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[5\]\[7\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482977 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[5\]\[6\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[5\]\[6\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482977 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[5\]\[6\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[5\]\[6\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482977 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[5\]\[5\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[5\]\[5\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482979 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[5\]\[5\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[5\]\[5\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482979 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[5\]\[4\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[5\]\[4\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482979 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[5\]\[4\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[5\]\[4\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482979 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[5\]\[3\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[5\]\[3\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482979 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[5\]\[3\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[5\]\[3\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482980 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[5\]\[2\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[5\]\[2\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482980 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[5\]\[2\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[5\]\[2\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482980 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[5\]\[1\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[5\]\[1\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482980 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[5\]\[1\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[5\]\[1\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482981 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[5\]\[0\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[5\]\[0\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482981 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[5\]\[0\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[5\]\[0\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482981 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[4\]\[7\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[4\]\[7\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482981 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[4\]\[7\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[4\]\[7\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482981 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[4\]\[6\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[4\]\[6\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482981 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[4\]\[6\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[4\]\[6\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482981 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[4\]\[5\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[4\]\[5\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482981 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[4\]\[5\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[4\]\[5\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482981 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[4\]\[4\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[4\]\[4\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482984 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[4\]\[4\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[4\]\[4\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482984 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[4\]\[3\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[4\]\[3\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482984 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[4\]\[3\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[4\]\[3\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482984 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[4\]\[2\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[4\]\[2\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482984 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[4\]\[2\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[4\]\[2\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482984 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[4\]\[1\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[4\]\[1\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482984 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[4\]\[1\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[4\]\[1\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482984 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[4\]\[0\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[4\]\[0\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482984 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[4\]\[0\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[4\]\[0\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482986 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[3\]\[7\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[3\]\[7\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482986 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[3\]\[7\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[3\]\[7\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482986 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[3\]\[6\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[3\]\[6\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482986 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[3\]\[6\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[3\]\[6\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482986 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[3\]\[5\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[3\]\[5\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482986 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[3\]\[5\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[3\]\[5\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482986 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[3\]\[4\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[3\]\[4\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482986 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[3\]\[4\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[3\]\[4\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482986 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[3\]\[3\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[3\]\[3\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482987 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[3\]\[3\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[3\]\[3\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482987 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[3\]\[2\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[3\]\[2\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482987 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[3\]\[2\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[3\]\[2\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482987 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[3\]\[1\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[3\]\[1\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482988 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[3\]\[1\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[3\]\[1\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482988 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[3\]\[0\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[3\]\[0\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482988 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[3\]\[0\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[3\]\[0\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482988 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[2\]\[7\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[2\]\[7\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482988 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[2\]\[7\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[2\]\[7\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482991 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[2\]\[6\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[2\]\[6\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482991 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[2\]\[6\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[2\]\[6\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482991 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[2\]\[5\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[2\]\[5\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482991 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[2\]\[5\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[2\]\[5\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482991 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[2\]\[4\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[2\]\[4\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482991 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[2\]\[4\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[2\]\[4\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482991 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[2\]\[3\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[2\]\[3\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482991 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[2\]\[3\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[2\]\[3\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482991 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[2\]\[2\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[2\]\[2\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482993 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[2\]\[2\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[2\]\[2\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482993 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[2\]\[1\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[2\]\[1\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482993 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[2\]\[1\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[2\]\[1\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482993 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[2\]\[0\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[2\]\[0\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482993 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[2\]\[0\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[2\]\[0\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482993 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[1\]\[7\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[1\]\[7\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482993 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[1\]\[7\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[1\]\[7\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482993 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[1\]\[6\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[1\]\[6\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482994 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[1\]\[6\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[1\]\[6\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482995 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[1\]\[5\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[1\]\[5\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482995 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[1\]\[5\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[1\]\[5\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482995 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[1\]\[4\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[1\]\[4\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482995 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[1\]\[4\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[1\]\[4\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482995 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[1\]\[3\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[1\]\[3\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482995 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[1\]\[3\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[1\]\[3\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482995 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[1\]\[2\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[1\]\[2\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482995 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[1\]\[2\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[1\]\[2\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482995 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[1\]\[1\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[1\]\[1\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482998 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[1\]\[1\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[1\]\[1\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482998 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[1\]\[0\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[1\]\[0\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482998 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[1\]\[0\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[1\]\[0\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482998 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[0\]\[7\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[0\]\[7\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482998 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[0\]\[7\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[0\]\[7\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482998 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[0\]\[6\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[0\]\[6\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482998 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[0\]\[6\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[0\]\[6\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482998 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[0\]\[5\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[0\]\[5\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860482998 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[0\]\[5\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[0\]\[5\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860483000 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[0\]\[4\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[0\]\[4\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860483000 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[0\]\[4\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[0\]\[4\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860483000 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[0\]\[3\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[0\]\[3\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860483000 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[0\]\[3\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[0\]\[3\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860483000 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[0\]\[2\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[0\]\[2\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860483000 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[0\]\[2\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[0\]\[2\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860483000 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[0\]\[1\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[0\]\[1\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860483000 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[0\]\[1\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[0\]\[1\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860483000 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[0\]\[0\]\[0\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[0\]\[0\]\[0\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860483002 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count3\[0\]\[0\]\[1\] hw_image_generator.vhd(111) " "Inferred latch for \"count3\[0\]\[0\]\[1\]\" at hw_image_generator.vhd(111)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449860483002 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "count3 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"count3\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1449860483043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst5 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst5\"" {  } { { "vga_with_hw_test_image.bdf" "inst5" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { -72 608 744 128 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860483296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst5 " "Elaborated megafunction instantiation \"LPM_COUNTER:inst5\"" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { -72 608 744 128 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449860483305 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst5 " "Instantiated megafunction \"LPM_COUNTER:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860483305 ""}  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { -72 608 744 128 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449860483305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_opd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_opd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_opd " "Found entity 1: cntr_opd" {  } { { "db/cntr_opd.tdf" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/db/cntr_opd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449860483359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449860483359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_opd LPM_COUNTER:inst5\|cntr_opd:auto_generated " "Elaborating entity \"cntr_opd\" for hierarchy \"LPM_COUNTER:inst5\|cntr_opd:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449860483359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[7\]\[7\]\[1\] " "Latch hw_image_generator:inst\|count3\[7\]\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489746 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[7\]\[7\]\[0\] " "Latch hw_image_generator:inst\|count3\[7\]\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489747 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[7\]\[6\]\[1\] " "Latch hw_image_generator:inst\|count3\[7\]\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489747 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[7\]\[6\]\[0\] " "Latch hw_image_generator:inst\|count3\[7\]\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489747 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[7\]\[5\]\[1\] " "Latch hw_image_generator:inst\|count3\[7\]\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489748 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[7\]\[5\]\[0\] " "Latch hw_image_generator:inst\|count3\[7\]\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489748 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[7\]\[4\]\[1\] " "Latch hw_image_generator:inst\|count3\[7\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489749 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[7\]\[4\]\[0\] " "Latch hw_image_generator:inst\|count3\[7\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489749 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[7\]\[3\]\[1\] " "Latch hw_image_generator:inst\|count3\[7\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489749 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[7\]\[3\]\[0\] " "Latch hw_image_generator:inst\|count3\[7\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489749 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[7\]\[2\]\[1\] " "Latch hw_image_generator:inst\|count3\[7\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489749 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[7\]\[2\]\[0\] " "Latch hw_image_generator:inst\|count3\[7\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489751 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[7\]\[1\]\[1\] " "Latch hw_image_generator:inst\|count3\[7\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489751 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[7\]\[1\]\[0\] " "Latch hw_image_generator:inst\|count3\[7\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489751 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[7\]\[0\]\[1\] " "Latch hw_image_generator:inst\|count3\[7\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489751 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[7\]\[0\]\[0\] " "Latch hw_image_generator:inst\|count3\[7\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489751 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[6\]\[7\]\[1\] " "Latch hw_image_generator:inst\|count3\[6\]\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489753 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[6\]\[7\]\[0\] " "Latch hw_image_generator:inst\|count3\[6\]\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489753 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[6\]\[6\]\[1\] " "Latch hw_image_generator:inst\|count3\[6\]\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489753 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[6\]\[6\]\[0\] " "Latch hw_image_generator:inst\|count3\[6\]\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489753 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[6\]\[5\]\[1\] " "Latch hw_image_generator:inst\|count3\[6\]\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489755 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[6\]\[5\]\[0\] " "Latch hw_image_generator:inst\|count3\[6\]\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489755 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[6\]\[4\]\[1\] " "Latch hw_image_generator:inst\|count3\[6\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489755 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[6\]\[4\]\[0\] " "Latch hw_image_generator:inst\|count3\[6\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489755 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[6\]\[3\]\[1\] " "Latch hw_image_generator:inst\|count3\[6\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489755 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[6\]\[3\]\[0\] " "Latch hw_image_generator:inst\|count3\[6\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489757 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[6\]\[2\]\[1\] " "Latch hw_image_generator:inst\|count3\[6\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489757 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[6\]\[2\]\[0\] " "Latch hw_image_generator:inst\|count3\[6\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489757 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[6\]\[1\]\[1\] " "Latch hw_image_generator:inst\|count3\[6\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489757 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[6\]\[1\]\[0\] " "Latch hw_image_generator:inst\|count3\[6\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489757 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[6\]\[0\]\[1\] " "Latch hw_image_generator:inst\|count3\[6\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489759 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[6\]\[0\]\[0\] " "Latch hw_image_generator:inst\|count3\[6\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489759 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[5\]\[7\]\[1\] " "Latch hw_image_generator:inst\|count3\[5\]\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489759 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[5\]\[7\]\[0\] " "Latch hw_image_generator:inst\|count3\[5\]\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489759 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[5\]\[6\]\[1\] " "Latch hw_image_generator:inst\|count3\[5\]\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489759 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[5\]\[6\]\[0\] " "Latch hw_image_generator:inst\|count3\[5\]\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489760 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[5\]\[5\]\[1\] " "Latch hw_image_generator:inst\|count3\[5\]\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489760 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[5\]\[5\]\[0\] " "Latch hw_image_generator:inst\|count3\[5\]\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489760 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[5\]\[4\]\[1\] " "Latch hw_image_generator:inst\|count3\[5\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489760 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[5\]\[4\]\[0\] " "Latch hw_image_generator:inst\|count3\[5\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489760 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[5\]\[3\]\[1\] " "Latch hw_image_generator:inst\|count3\[5\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489762 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[5\]\[3\]\[0\] " "Latch hw_image_generator:inst\|count3\[5\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489762 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[5\]\[2\]\[1\] " "Latch hw_image_generator:inst\|count3\[5\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489762 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[5\]\[2\]\[0\] " "Latch hw_image_generator:inst\|count3\[5\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489762 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[5\]\[1\]\[1\] " "Latch hw_image_generator:inst\|count3\[5\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489763 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[5\]\[1\]\[0\] " "Latch hw_image_generator:inst\|count3\[5\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489764 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[5\]\[0\]\[1\] " "Latch hw_image_generator:inst\|count3\[5\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489764 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[5\]\[0\]\[0\] " "Latch hw_image_generator:inst\|count3\[5\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489764 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[4\]\[7\]\[1\] " "Latch hw_image_generator:inst\|count3\[4\]\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489764 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[4\]\[7\]\[0\] " "Latch hw_image_generator:inst\|count3\[4\]\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489764 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[4\]\[6\]\[1\] " "Latch hw_image_generator:inst\|count3\[4\]\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489766 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[4\]\[6\]\[0\] " "Latch hw_image_generator:inst\|count3\[4\]\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489766 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[4\]\[5\]\[1\] " "Latch hw_image_generator:inst\|count3\[4\]\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489766 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[4\]\[5\]\[0\] " "Latch hw_image_generator:inst\|count3\[4\]\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489766 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[4\]\[4\]\[1\] " "Latch hw_image_generator:inst\|count3\[4\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489766 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[4\]\[4\]\[0\] " "Latch hw_image_generator:inst\|count3\[4\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489767 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[4\]\[3\]\[1\] " "Latch hw_image_generator:inst\|count3\[4\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489767 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[4\]\[3\]\[0\] " "Latch hw_image_generator:inst\|count3\[4\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489767 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[4\]\[2\]\[1\] " "Latch hw_image_generator:inst\|count3\[4\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489767 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[4\]\[2\]\[0\] " "Latch hw_image_generator:inst\|count3\[4\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489769 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[4\]\[1\]\[1\] " "Latch hw_image_generator:inst\|count3\[4\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489769 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[4\]\[1\]\[0\] " "Latch hw_image_generator:inst\|count3\[4\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489769 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[4\]\[0\]\[1\] " "Latch hw_image_generator:inst\|count3\[4\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489769 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[4\]\[0\]\[0\] " "Latch hw_image_generator:inst\|count3\[4\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489769 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[3\]\[7\]\[0\] " "Latch hw_image_generator:inst\|count3\[3\]\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489771 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[3\]\[7\]\[1\] " "Latch hw_image_generator:inst\|count3\[3\]\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489771 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[3\]\[6\]\[0\] " "Latch hw_image_generator:inst\|count3\[3\]\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489771 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[3\]\[6\]\[1\] " "Latch hw_image_generator:inst\|count3\[3\]\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489771 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[3\]\[5\]\[0\] " "Latch hw_image_generator:inst\|count3\[3\]\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489771 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[3\]\[5\]\[1\] " "Latch hw_image_generator:inst\|count3\[3\]\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489773 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[3\]\[4\]\[0\] " "Latch hw_image_generator:inst\|count3\[3\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489773 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[3\]\[4\]\[1\] " "Latch hw_image_generator:inst\|count3\[3\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489773 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[3\]\[3\]\[0\] " "Latch hw_image_generator:inst\|count3\[3\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489773 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[3\]\[3\]\[1\] " "Latch hw_image_generator:inst\|count3\[3\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489773 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[3\]\[2\]\[0\] " "Latch hw_image_generator:inst\|count3\[3\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489774 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[3\]\[2\]\[1\] " "Latch hw_image_generator:inst\|count3\[3\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489774 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[3\]\[1\]\[0\] " "Latch hw_image_generator:inst\|count3\[3\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489774 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[3\]\[1\]\[1\] " "Latch hw_image_generator:inst\|count3\[3\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489774 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[3\]\[0\]\[0\] " "Latch hw_image_generator:inst\|count3\[3\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489774 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[3\]\[0\]\[1\] " "Latch hw_image_generator:inst\|count3\[3\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489776 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[2\]\[7\]\[0\] " "Latch hw_image_generator:inst\|count3\[2\]\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489776 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[2\]\[7\]\[1\] " "Latch hw_image_generator:inst\|count3\[2\]\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489776 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[2\]\[6\]\[0\] " "Latch hw_image_generator:inst\|count3\[2\]\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489776 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[2\]\[6\]\[1\] " "Latch hw_image_generator:inst\|count3\[2\]\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489776 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[2\]\[5\]\[0\] " "Latch hw_image_generator:inst\|count3\[2\]\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489778 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[2\]\[5\]\[1\] " "Latch hw_image_generator:inst\|count3\[2\]\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489778 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[2\]\[4\]\[0\] " "Latch hw_image_generator:inst\|count3\[2\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489778 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[2\]\[4\]\[1\] " "Latch hw_image_generator:inst\|count3\[2\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489778 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[2\]\[3\]\[0\] " "Latch hw_image_generator:inst\|count3\[2\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489778 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[2\]\[3\]\[1\] " "Latch hw_image_generator:inst\|count3\[2\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489780 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[2\]\[2\]\[0\] " "Latch hw_image_generator:inst\|count3\[2\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489780 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[2\]\[2\]\[1\] " "Latch hw_image_generator:inst\|count3\[2\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489780 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[2\]\[1\]\[0\] " "Latch hw_image_generator:inst\|count3\[2\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489780 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[2\]\[1\]\[1\] " "Latch hw_image_generator:inst\|count3\[2\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489780 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[2\]\[0\]\[0\] " "Latch hw_image_generator:inst\|count3\[2\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489781 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[2\]\[0\]\[1\] " "Latch hw_image_generator:inst\|count3\[2\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489781 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[1\]\[7\]\[0\] " "Latch hw_image_generator:inst\|count3\[1\]\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489781 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[1\]\[7\]\[1\] " "Latch hw_image_generator:inst\|count3\[1\]\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489781 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[1\]\[6\]\[0\] " "Latch hw_image_generator:inst\|count3\[1\]\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489783 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[1\]\[6\]\[1\] " "Latch hw_image_generator:inst\|count3\[1\]\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489783 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[1\]\[5\]\[0\] " "Latch hw_image_generator:inst\|count3\[1\]\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489783 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[1\]\[5\]\[1\] " "Latch hw_image_generator:inst\|count3\[1\]\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489783 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[1\]\[4\]\[0\] " "Latch hw_image_generator:inst\|count3\[1\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489783 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[1\]\[4\]\[1\] " "Latch hw_image_generator:inst\|count3\[1\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489785 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[1\]\[3\]\[0\] " "Latch hw_image_generator:inst\|count3\[1\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489785 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[1\]\[3\]\[1\] " "Latch hw_image_generator:inst\|count3\[1\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489785 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[1\]\[2\]\[0\] " "Latch hw_image_generator:inst\|count3\[1\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489785 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[1\]\[2\]\[1\] " "Latch hw_image_generator:inst\|count3\[1\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489785 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[1\]\[1\]\[0\] " "Latch hw_image_generator:inst\|count3\[1\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489787 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[1\]\[1\]\[1\] " "Latch hw_image_generator:inst\|count3\[1\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489787 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[1\]\[0\]\[0\] " "Latch hw_image_generator:inst\|count3\[1\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489787 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[1\]\[0\]\[1\] " "Latch hw_image_generator:inst\|count3\[1\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489787 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[0\]\[7\]\[0\] " "Latch hw_image_generator:inst\|count3\[0\]\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489787 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[0\]\[7\]\[1\] " "Latch hw_image_generator:inst\|count3\[0\]\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489788 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[0\]\[6\]\[0\] " "Latch hw_image_generator:inst\|count3\[0\]\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489788 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[0\]\[6\]\[1\] " "Latch hw_image_generator:inst\|count3\[0\]\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489788 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[0\]\[5\]\[0\] " "Latch hw_image_generator:inst\|count3\[0\]\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489788 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[0\]\[5\]\[1\] " "Latch hw_image_generator:inst\|count3\[0\]\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489789 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[0\]\[4\]\[0\] " "Latch hw_image_generator:inst\|count3\[0\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489790 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[0\]\[4\]\[1\] " "Latch hw_image_generator:inst\|count3\[0\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489791 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[0\]\[3\]\[0\] " "Latch hw_image_generator:inst\|count3\[0\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489791 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[0\]\[3\]\[1\] " "Latch hw_image_generator:inst\|count3\[0\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489791 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[0\]\[2\]\[0\] " "Latch hw_image_generator:inst\|count3\[0\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489791 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[0\]\[2\]\[1\] " "Latch hw_image_generator:inst\|count3\[0\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489792 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[0\]\[1\]\[0\] " "Latch hw_image_generator:inst\|count3\[0\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489792 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[0\]\[1\]\[1\] " "Latch hw_image_generator:inst\|count3\[0\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489792 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[0\]\[0\]\[0\] " "Latch hw_image_generator:inst\|count3\[0\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489792 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|count3\[0\]\[0\]\[1\] " "Latch hw_image_generator:inst\|count3\[0\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA savebutton " "Ports D and ENA on the latch are fed by the same signal savebutton" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449860489792 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449860489792 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "n_blank VCC " "Pin \"n_blank\" is stuck at VCC" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 480 584 760 496 "n_blank" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449860517532 "|vga_with_hw_test_image|n_blank"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sync GND " "Pin \"n_sync\" is stuck at GND" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 512 552 728 528 "n_sync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449860517532 "|vga_with_hw_test_image|n_sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1449860517532 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1449860517659 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449860520870 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449860520870 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2270 " "Implemented 2270 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449860521601 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449860521601 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2233 " "Implemented 2233 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449860521601 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1449860521601 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449860521601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 267 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 267 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "607 " "Peak virtual memory: 607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449860521877 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 11 14:02:01 2015 " "Processing ended: Fri Dec 11 14:02:01 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449860521877 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449860521877 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449860521877 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449860521877 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449860525880 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449860525883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 11 14:02:05 2015 " "Processing started: Fri Dec 11 14:02:05 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449860525883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1449860525883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vga_with_hw_test_image -c vga_with_hw_test_image " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vga_with_hw_test_image -c vga_with_hw_test_image" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1449860525884 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1449860525940 ""}
{ "Info" "0" "" "Project  = vga_with_hw_test_image" {  } {  } 0 0 "Project  = vga_with_hw_test_image" 0 0 "Fitter" 0 0 1449860525940 ""}
{ "Info" "0" "" "Revision = vga_with_hw_test_image" {  } {  } 0 0 "Revision = vga_with_hw_test_image" 0 0 "Fitter" 0 0 1449860525940 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1449860526379 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vga_with_hw_test_image EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"vga_with_hw_test_image\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1449860526424 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449860526470 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449860526471 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "altpll0:inst2\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"altpll0:inst2\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "multiplication factor altpll0:inst2\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] multiplication of 4829 multiplication of 58 " "Can't achieve requested value multiplication of 4829 for clock output altpll0:inst2\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] of parameter multiplication factor -- achieved value of multiplication of 58" {  } { { "db/altpll0_altpll.v" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/db/altpll0_altpll.v" 47 -1 0 } } { "" "" { Generic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/" { { 0 { 0 ""} 0 318 9684 10422 0}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1449860526537 ""} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "division factor altpll0:inst2\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] division of 1250 division of 15 " "Can't achieve requested value division of 1250 for clock output altpll0:inst2\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] of parameter division factor -- achieved value of division of 15" {  } { { "db/altpll0_altpll.v" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/db/altpll0_altpll.v" 47 -1 0 } } { "" "" { Generic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/" { { 0 { 0 ""} 0 318 9684 10422 0}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1449860526537 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst2\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] 58 15 0 0 " "Implementing clock multiplication of 58, clock division of 15, and phase shift of 0 degrees (0 ps) for altpll0:inst2\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll0_altpll.v" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/db/altpll0_altpll.v" 47 -1 0 } } { "" "" { Generic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/" { { 0 { 0 ""} 0 318 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1449860526537 ""}  } { { "db/altpll0_altpll.v" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/db/altpll0_altpll.v" 47 -1 0 } } { "" "" { Generic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/" { { 0 { 0 ""} 0 318 9684 10422 0}  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1449860526537 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1449860527119 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1449860527129 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449860527196 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449860527196 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449860527196 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449860527196 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449860527196 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449860527196 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449860527196 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449860527196 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449860527196 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1449860527196 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/" { { 0 { 0 ""} 0 2457 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449860527202 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/" { { 0 { 0 ""} 0 2459 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449860527202 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/" { { 0 { 0 ""} 0 2461 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449860527202 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/" { { 0 { 0 ""} 0 2463 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449860527202 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/" { { 0 { 0 ""} 0 2465 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449860527202 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1449860527202 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1449860527206 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "128 " "TimeQuest Timing Analyzer is analyzing 128 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1449860528464 ""}
{ "Info" "ISTA_SDC_FOUND" "vga_with_hw_test_image.out.sdc " "Reading SDC File: 'vga_with_hw_test_image.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1449860528466 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1449860528492 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "inst8 " "Node: inst8 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lpm_counter:inst5\|cntr_opd:auto_generated\|counter_reg_bit\[0\] inst8 " "Register lpm_counter:inst5\|cntr_opd:auto_generated\|counter_reg_bit\[0\] is being clocked by inst8" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1449860528500 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1449860528500 "|vga_with_hw_test_image|inst8"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "switch " "Node: switch was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register inst8 switch " "Register inst8 is being clocked by switch" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1449860528503 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1449860528503 "|vga_with_hw_test_image|switch"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reset " "Node: reset was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch hw_image_generator:inst\|count3\[7\]\[7\]\[1\] reset " "Latch hw_image_generator:inst\|count3\[7\]\[7\]\[1\] is being clocked by reset" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1449860528503 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1449860528503 "|vga_with_hw_test_image|reset"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1449860528509 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1449860528510 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1449860528510 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1449860528511 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1449860528512 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1449860528512 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1449860528512 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1449860528512 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst2\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node altpll0:inst2\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449860528562 ""}  } { { "db/altpll0_altpll.v" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/db/altpll0_altpll.v" 81 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst2|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/" { { 0 { 0 ""} 0 318 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449860528562 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst8  " "Automatically promoted node inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449860528564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst8~0 " "Destination node inst8~0" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { -48 -88 -24 32 "inst8" "" } } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst8~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/" { { 0 { 0 ""} 0 2412 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449860528564 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1449860528564 ""}  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { -48 -88 -24 32 "inst8" "" } } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/" { { 0 { 0 ""} 0 338 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449860528564 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hw_image_generator:inst\|count3\[0\]\[0\]\[0\]~4  " "Automatically promoted node hw_image_generator:inst\|count3\[0\]\[0\]\[0\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449860528564 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hw_image_generator:inst|count3[0][0][0]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/" { { 0 { 0 ""} 0 2131 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449860528564 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hw_image_generator:inst\|count3\[0\]\[1\]\[0\]~5  " "Automatically promoted node hw_image_generator:inst\|count3\[0\]\[1\]\[0\]~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449860528565 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hw_image_generator:inst|count3[0][1][0]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/" { { 0 { 0 ""} 0 2127 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449860528565 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hw_image_generator:inst\|count3\[0\]\[2\]\[0\]~3  " "Automatically promoted node hw_image_generator:inst\|count3\[0\]\[2\]\[0\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449860528567 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hw_image_generator:inst|count3[0][2][0]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/" { { 0 { 0 ""} 0 2124 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449860528567 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hw_image_generator:inst\|count3\[0\]\[3\]\[0\]~3  " "Automatically promoted node hw_image_generator:inst\|count3\[0\]\[3\]\[0\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449860528567 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hw_image_generator:inst|count3[0][3][0]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/" { { 0 { 0 ""} 0 2119 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449860528567 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hw_image_generator:inst\|count3\[0\]\[4\]\[0\]~3  " "Automatically promoted node hw_image_generator:inst\|count3\[0\]\[4\]\[0\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449860528567 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hw_image_generator:inst|count3[0][4][0]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/" { { 0 { 0 ""} 0 2114 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449860528567 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hw_image_generator:inst\|count3\[0\]\[5\]\[0\]~3  " "Automatically promoted node hw_image_generator:inst\|count3\[0\]\[5\]\[0\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449860528567 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hw_image_generator:inst|count3[0][5][0]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/" { { 0 { 0 ""} 0 2136 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449860528567 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hw_image_generator:inst\|count3\[0\]\[6\]\[0\]~4  " "Automatically promoted node hw_image_generator:inst\|count3\[0\]\[6\]\[0\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449860528569 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hw_image_generator:inst|count3[0][6][0]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/" { { 0 { 0 ""} 0 2142 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449860528569 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hw_image_generator:inst\|count3\[0\]\[7\]\[0\]~5  " "Automatically promoted node hw_image_generator:inst\|count3\[0\]\[7\]\[0\]~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449860528569 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hw_image_generator:inst|count3[0][7][0]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/" { { 0 { 0 ""} 0 2104 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449860528569 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hw_image_generator:inst\|count3\[1\]\[0\]\[0\]~3  " "Automatically promoted node hw_image_generator:inst\|count3\[1\]\[0\]\[0\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449860528569 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hw_image_generator:inst|count3[1][0][0]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/" { { 0 { 0 ""} 0 2109 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449860528569 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hw_image_generator:inst\|count3\[1\]\[1\]\[0\]~3  " "Automatically promoted node hw_image_generator:inst\|count3\[1\]\[1\]\[0\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449860528569 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hw_image_generator:inst|count3[1][1][0]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/" { { 0 { 0 ""} 0 2097 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449860528569 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hw_image_generator:inst\|count3\[1\]\[2\]\[0\]~3  " "Automatically promoted node hw_image_generator:inst\|count3\[1\]\[2\]\[0\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449860528571 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hw_image_generator:inst|count3[1][2][0]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/" { { 0 { 0 ""} 0 2092 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449860528571 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hw_image_generator:inst\|count3\[1\]\[3\]\[0\]~5  " "Automatically promoted node hw_image_generator:inst\|count3\[1\]\[3\]\[0\]~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449860528571 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hw_image_generator:inst|count3[1][3][0]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/" { { 0 { 0 ""} 0 2086 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449860528571 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hw_image_generator:inst\|count3\[1\]\[4\]\[0\]~5  " "Automatically promoted node hw_image_generator:inst\|count3\[1\]\[4\]\[0\]~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449860528571 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hw_image_generator:inst|count3[1][4][0]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/" { { 0 { 0 ""} 0 2088 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449860528571 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hw_image_generator:inst\|count3\[1\]\[5\]\[0\]~3  " "Automatically promoted node hw_image_generator:inst\|count3\[1\]\[5\]\[0\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449860528571 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hw_image_generator:inst|count3[1][5][0]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/" { { 0 { 0 ""} 0 2083 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449860528571 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hw_image_generator:inst\|count3\[1\]\[6\]\[0\]~4  " "Automatically promoted node hw_image_generator:inst\|count3\[1\]\[6\]\[0\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449860528572 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hw_image_generator:inst|count3[1][6][0]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/" { { 0 { 0 ""} 0 2158 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449860528572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hw_image_generator:inst\|count3\[1\]\[7\]\[0\]~5  " "Automatically promoted node hw_image_generator:inst\|count3\[1\]\[7\]\[0\]~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449860528572 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hw_image_generator:inst|count3[1][7][0]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/" { { 0 { 0 ""} 0 2163 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449860528572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hw_image_generator:inst\|count3\[2\]\[0\]\[0\]~3  " "Automatically promoted node hw_image_generator:inst\|count3\[2\]\[0\]\[0\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449860528572 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hw_image_generator:inst|count3[2][0][0]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/" { { 0 { 0 ""} 0 2152 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449860528572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hw_image_generator:inst\|count3\[2\]\[1\]\[0\]~5  " "Automatically promoted node hw_image_generator:inst\|count3\[2\]\[1\]\[0\]~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449860528572 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 108 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hw_image_generator:inst|count3[2][1][0]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/" { { 0 { 0 ""} 0 2147 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449860528572 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1449860529620 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449860529621 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449860529621 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449860529623 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449860529624 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1449860529625 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1449860529625 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1449860529626 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1449860529642 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1449860529644 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1449860529644 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altpll0:inst2\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 clk\[0\] pixel_clk~output " "PLL \"altpll0:inst2\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"pixel_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll0_altpll.v" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/db/altpll0_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "altpll0.vhd" "" { Text "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/altpll0.vhd" 135 0 0 } } { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 104 32 296 256 "inst2" "" } } } } { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 344 312 488 360 "pixel_clk" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1449860529673 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clock " "Node \"clock\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449860529695 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name1 " "Node \"pin_name1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_name1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449860529695 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name2 " "Node \"pin_name2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_name2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449860529695 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1449860529695 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449860529696 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1449860529794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1449860534801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449860535467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1449860535507 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1449860537120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449860537121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1449860538237 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 11 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1449860542411 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1449860542411 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449860544838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1449860544839 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1449860544839 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1449860544839 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1449860544884 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449860545135 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449860545767 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449860546015 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449860546631 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449860547155 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1449860547426 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "6 Cyclone IV E " "6 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "playerTurn 3.3-V LVTTL AC27 " "Pin playerTurn uses I/O standard 3.3-V LVTTL at AC27" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { playerTurn } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "playerTurn" } } } } { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 432 -24 144 448 "playerTurn" "" } } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { playerTurn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/" { { 0 { 0 ""} 0 44 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449860547441 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL AG14 " "Pin clk uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 160 -152 16 176 "clk" "" } } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/" { { 0 { 0 ""} 0 38 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449860547441 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "savebutton 3.3-V LVTTL AD27 " "Pin savebutton uses I/O standard 3.3-V LVTTL at AD27" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { savebutton } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "savebutton" } } } } { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 360 -336 -168 376 "savebutton" "" } } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { savebutton } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/" { { 0 { 0 ""} 0 46 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449860547441 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3-V LVTTL AC28 " "Pin reset uses I/O standard 3.3-V LVTTL at AC28" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { -64 752 920 -48 "reset" "" } } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/" { { 0 { 0 ""} 0 45 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449860547441 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "upDown 3.3-V LVTTL AB28 " "Pin upDown uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { upDown } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "upDown" } } } } { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 32 232 400 48 "upDown" "" } } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { upDown } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/" { { 0 { 0 ""} 0 48 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449860547441 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switch 3.3-V LVTTL R24 " "Pin switch uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { switch } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switch" } } } } { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { -152 -480 -312 -136 "switch" "" } } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { switch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/" { { 0 { 0 ""} 0 47 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1449860547441 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1449860547441 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.fit.smsg " "Generated suppressed messages file M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1449860547694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "940 " "Peak virtual memory: 940 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449860551283 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 11 14:02:31 2015 " "Processing ended: Fri Dec 11 14:02:31 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449860551283 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449860551283 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449860551283 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1449860551283 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1449860558123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449860558126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 11 14:02:37 2015 " "Processing started: Fri Dec 11 14:02:37 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449860558126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1449860558126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vga_with_hw_test_image -c vga_with_hw_test_image " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vga_with_hw_test_image -c vga_with_hw_test_image" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1449860558126 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1449860561190 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1449860561340 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "516 " "Peak virtual memory: 516 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449860564366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 11 14:02:44 2015 " "Processing ended: Fri Dec 11 14:02:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449860564366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449860564366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449860564366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1449860564366 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1449860565520 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1449860566846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449860566849 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 11 14:02:46 2015 " "Processing started: Fri Dec 11 14:02:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449860566849 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449860566849 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vga_with_hw_test_image -c vga_with_hw_test_image " "Command: quartus_sta vga_with_hw_test_image -c vga_with_hw_test_image" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449860566850 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1449860566906 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449860567270 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449860567317 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449860567317 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "128 " "TimeQuest Timing Analyzer is analyzing 128 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1449860567843 ""}
{ "Info" "ISTA_SDC_FOUND" "vga_with_hw_test_image.out.sdc " "Reading SDC File: 'vga_with_hw_test_image.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1449860568380 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1449860568398 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "inst8 " "Node: inst8 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lpm_counter:inst5\|cntr_opd:auto_generated\|counter_reg_bit\[0\] inst8 " "Register lpm_counter:inst5\|cntr_opd:auto_generated\|counter_reg_bit\[0\] is being clocked by inst8" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1449860568520 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1449860568520 "|vga_with_hw_test_image|inst8"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "switch " "Node: switch was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register inst8 switch " "Register inst8 is being clocked by switch" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1449860568520 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1449860568520 "|vga_with_hw_test_image|switch"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reset " "Node: reset was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch hw_image_generator:inst\|count3\[7\]\[7\]\[0\] reset " "Latch hw_image_generator:inst\|count3\[7\]\[7\]\[0\] is being clocked by reset" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1449860568520 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1449860568520 "|vga_with_hw_test_image|reset"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1449860568995 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1449860568996 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1449860568996 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1449860568999 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1449860569154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.202 " "Worst-case setup slack is 9.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449860569312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449860569312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.202               0.000 clk  " "    9.202               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449860569312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449860569312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449860569389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449860569389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clk  " "    0.402               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449860569389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449860569389 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1449860569474 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1449860569548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.707 " "Worst-case minimum pulse width slack is 9.707" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449860569628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449860569628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.707               0.000 clk  " "    9.707               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449860569628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449860569628 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1449860570098 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1449860570127 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1449860570848 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "inst8 " "Node: inst8 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lpm_counter:inst5\|cntr_opd:auto_generated\|counter_reg_bit\[0\] inst8 " "Register lpm_counter:inst5\|cntr_opd:auto_generated\|counter_reg_bit\[0\] is being clocked by inst8" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1449860571281 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1449860571281 "|vga_with_hw_test_image|inst8"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "switch " "Node: switch was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register inst8 switch " "Register inst8 is being clocked by switch" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1449860571281 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1449860571281 "|vga_with_hw_test_image|switch"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reset " "Node: reset was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch hw_image_generator:inst\|count3\[7\]\[7\]\[0\] reset " "Latch hw_image_generator:inst\|count3\[7\]\[7\]\[0\] is being clocked by reset" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1449860571281 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1449860571281 "|vga_with_hw_test_image|reset"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1449860571281 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1449860571282 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1449860571282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.053 " "Worst-case setup slack is 10.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449860571435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449860571435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.053               0.000 clk  " "   10.053               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449860571435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449860571435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449860571536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449860571536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 clk  " "    0.353               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449860571536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449860571536 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1449860571624 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1449860571704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.690 " "Worst-case minimum pulse width slack is 9.690" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449860571789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449860571789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.690               0.000 clk  " "    9.690               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449860571789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449860571789 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1449860572279 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "inst8 " "Node: inst8 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lpm_counter:inst5\|cntr_opd:auto_generated\|counter_reg_bit\[0\] inst8 " "Register lpm_counter:inst5\|cntr_opd:auto_generated\|counter_reg_bit\[0\] is being clocked by inst8" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1449860572886 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1449860572886 "|vga_with_hw_test_image|inst8"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "switch " "Node: switch was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register inst8 switch " "Register inst8 is being clocked by switch" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1449860572886 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1449860572886 "|vga_with_hw_test_image|switch"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reset " "Node: reset was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch hw_image_generator:inst\|count3\[7\]\[7\]\[0\] reset " "Latch hw_image_generator:inst\|count3\[7\]\[7\]\[0\] is being clocked by reset" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1449860572886 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1449860572886 "|vga_with_hw_test_image|reset"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1449860572888 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1449860572889 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1449860572889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.657 " "Worst-case setup slack is 14.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449860572970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449860572970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.657               0.000 clk  " "   14.657               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449860572970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449860572970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449860573050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449860573050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 clk  " "    0.180               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449860573050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449860573050 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1449860573120 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1449860573205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.226 " "Worst-case minimum pulse width slack is 9.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449860573290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449860573290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.226               0.000 clk  " "    9.226               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449860573290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449860573290 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449860575291 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449860575297 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "625 " "Peak virtual memory: 625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449860576239 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 11 14:02:56 2015 " "Processing ended: Fri Dec 11 14:02:56 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449860576239 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449860576239 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449860576239 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449860576239 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449860581513 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449860581518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 11 14:03:01 2015 " "Processing started: Fri Dec 11 14:03:01 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449860581518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449860581518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off vga_with_hw_test_image -c vga_with_hw_test_image " "Command: quartus_eda --read_settings_files=off --write_settings_files=off vga_with_hw_test_image -c vga_with_hw_test_image" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449860581518 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_with_hw_test_image_7_1200mv_85c_slow.vho M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/simulation/modelsim/ simulation " "Generated file vga_with_hw_test_image_7_1200mv_85c_slow.vho in folder \"M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449860583702 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_with_hw_test_image_7_1200mv_0c_slow.vho M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/simulation/modelsim/ simulation " "Generated file vga_with_hw_test_image_7_1200mv_0c_slow.vho in folder \"M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449860584895 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_with_hw_test_image_min_1200mv_0c_fast.vho M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/simulation/modelsim/ simulation " "Generated file vga_with_hw_test_image_min_1200mv_0c_fast.vho in folder \"M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449860586153 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_with_hw_test_image.vho M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/simulation/modelsim/ simulation " "Generated file vga_with_hw_test_image.vho in folder \"M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449860587374 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_with_hw_test_image_7_1200mv_85c_vhd_slow.sdo M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/simulation/modelsim/ simulation " "Generated file vga_with_hw_test_image_7_1200mv_85c_vhd_slow.sdo in folder \"M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449860588262 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_with_hw_test_image_7_1200mv_0c_vhd_slow.sdo M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/simulation/modelsim/ simulation " "Generated file vga_with_hw_test_image_7_1200mv_0c_vhd_slow.sdo in folder \"M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449860589104 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_with_hw_test_image_min_1200mv_0c_vhd_fast.sdo M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/simulation/modelsim/ simulation " "Generated file vga_with_hw_test_image_min_1200mv_0c_vhd_fast.sdo in folder \"M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449860590051 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_with_hw_test_image_vhd.sdo M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/simulation/modelsim/ simulation " "Generated file vga_with_hw_test_image_vhd.sdo in folder \"M:/ECE 287/project/December/vga_with_hw_test_image_v1_0_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449860590904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "476 " "Peak virtual memory: 476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449860591268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 11 14:03:11 2015 " "Processing ended: Fri Dec 11 14:03:11 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449860591268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449860591268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449860591268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449860591268 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 303 s " "Quartus II Full Compilation was successful. 0 errors, 303 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449860592482 ""}
