<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<!-- Copyright (C) 2023, Advanced Micro Devices, Inc - All rights reserved
 Licensed under the Apache License, Version 2.0 (the "License"). You may
 not use this file except in compliance with the License. A copy of the
 License is located at
     http://www.apache.org/licenses/LICENSE-2.0
 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
 WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
 License for the specific language governing permissions and limitations
 under the License. -->
 
<board schema_version="2.2" vendor="xilinx.com" name="vck190" display_name="Versal VCK190 Evaluation Platform" url="http://www.xilinx.com/vck190" preset_file="preset.xml" supports_ced="true">
			
	<images>
		<image name="vck190_image.jpg" display_name="Versal VCK190 Evaluation Platform" sub_type="board" resolution="high">
			<description>Versal VCK190 Evaluation Platform"</description>
		</image>
	</images>
  
	<compatible_board_revisions>
		<revision id="0">Rev B02</revision>
	</compatible_board_revisions>
  
	<file_version>3.2</file_version>
  
	<description>Versal VCK190 Evaluation Platform</description>
  
	<parameters>
		<parameter name="heat_sink_type" value="medium" value_type="string"/>
		<parameter name="heat_sink_temperature" value_type="range" value_min="20.0" value_max="30.0"/>
	</parameters>
  
	<jumpers>
	</jumpers>
  
	<components>
  
 
		<component name="part0" display_name="xcvc1902 FPGA" type="fpga" part_name="xcvc1902-vsva2197-2MP-e-S" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="http://www.xilinx.com/vck190">
			<description>xcvc1902 FPGA</description>
	  
			<interfaces>
  
				<interface mode="master" name="ps_pmc_fixed_io" type="xilinx.com:interface:fixed_io_rtl:1.0" of_component="ps_pmc_fixed_io" preset_proc="ps_pmc_fixed_io_preset">
					<parameters>
						<parameter name="presets_special_handling"/>
					</parameters>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="versal_cips" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="dummy" physical_port="dummy" dir="out"/>
					</port_maps>
				</interface>
		
				<interface mode="master" name="ps_pmc_fixed_io_OSPI" type="xilinx.com:interface:fixed_io_rtl:1.0" of_component="ps_pmc_fixed_io" preset_proc="ps_pmc_fixed_io_OSPI_preset">
					<parameters>
						<parameter name="presets_special_handling"/>
					</parameters>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="versal_cips" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="dummy" physical_port="dummy" dir="out"/>
					</port_maps>
				</interface>
 
				<interface mode="master" name="ps_pmc_fixed_io_eMMC" type="xilinx.com:interface:fixed_io_rtl:1.0" of_component="ps_pmc_fixed_io" preset_proc="ps_pmc_fixed_io_eMMC_preset">
					<parameters>
						<parameter name="presets_special_handling"/>
					</parameters>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="versal_cips" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="dummy" physical_port="dummy" dir="out"/>
					</port_maps>
				</interface>
				<interface mode="master" name="ddr4_dimm1" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4_dimm1" preset_proc="ddr4_c0_preset">
					<description>DDR4 board interface, it can use DDR4 IP for connection.</description>
					<parameters>
						<parameter name="TYPE" value="CH0_DDR4"/>
						<parameter name="presets_special_handling"/>
					</parameters>
		   
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
					</preferred_ips>

					<port_maps>
		  
						<port_map logical_port="ACT_N" physical_port="c0_ddr4_act_n" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="c0_ddr4_act_n"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="ALERT_N" physical_port="c0_ddr4_alert_n" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="c0_ddr4_alert_n"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="PAR" physical_port="c0_ddr4_parity" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="c0_ddr4_parity"/>
							</pin_maps>
						</port_map>
			
			
						<port_map logical_port="ADR" physical_port="c0_ddr4_adr" dir="out" left="16" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="c0_ddr4_adr0"/>
								<pin_map port_index="1" component_pin="c0_ddr4_adr1"/>
								<pin_map port_index="2" component_pin="c0_ddr4_adr2"/>
								<pin_map port_index="3" component_pin="c0_ddr4_adr3"/>
								<pin_map port_index="4" component_pin="c0_ddr4_adr4"/>
								<pin_map port_index="5" component_pin="c0_ddr4_adr5"/>
								<pin_map port_index="6" component_pin="c0_ddr4_adr6"/>
								<pin_map port_index="7" component_pin="c0_ddr4_adr7"/>
								<pin_map port_index="8" component_pin="c0_ddr4_adr8"/>
								<pin_map port_index="9" component_pin="c0_ddr4_adr9"/>
								<pin_map port_index="10" component_pin="c0_ddr4_adr10"/>
								<pin_map port_index="11" component_pin="c0_ddr4_adr11"/>
								<pin_map port_index="12" component_pin="c0_ddr4_adr12"/>
								<pin_map port_index="13" component_pin="c0_ddr4_adr13"/>
								<pin_map port_index="14" component_pin="c0_ddr4_adr14"/>
								<pin_map port_index="15" component_pin="c0_ddr4_adr15"/>
								<pin_map port_index="16" component_pin="c0_ddr4_adr16"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="BA" physical_port="c0_ddr4_ba" dir="out" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="c0_ddr4_ba0"/>
								<pin_map port_index="1" component_pin="c0_ddr4_ba1"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="BG" physical_port="c0_ddr4_bg" dir="out" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="c0_ddr4_bg0"/>
								<pin_map port_index="1" component_pin="c0_ddr4_bg1"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="CK_C" physical_port="c0_ddr4_ck_c" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="c0_ddr4_ck_c0"/>
								<!-- <pin_map port_index="1" component_pin="c0_ddr4_ck_c1"/> -->
							</pin_maps>
						</port_map>
				
						<port_map logical_port="CK_T" physical_port="c0_ddr4_ck_t" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="c0_ddr4_ck_t0"/>
								<!-- <pin_map port_index="1" component_pin="c0_ddr4_ck_t1"/> -->
							</pin_maps>
						</port_map>
				
						<port_map logical_port="CKE" physical_port="c0_ddr4_cke" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="c0_ddr4_cke0"/>
								<!-- <pin_map port_index="1" component_pin="c0_ddr4_cke1"/>	 -->
							</pin_maps>
						</port_map>
				
						<port_map logical_port="CS_N" physical_port="c0_ddr4_cs_n" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="c0_ddr4_cs0_n"/>
								<!-- <pin_map port_index="0" component_pin="c0_ddr4_cs1_n"/>	 -->
							</pin_maps>
						</port_map>
				
						<port_map logical_port="DQ" physical_port="c0_ddr4_dq" dir="inout" left="63" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="c0_ddr4_dq0"/>
								<pin_map port_index="1" component_pin="c0_ddr4_dq1"/>
								<pin_map port_index="2" component_pin="c0_ddr4_dq2"/>
								<pin_map port_index="3" component_pin="c0_ddr4_dq3"/>
								<pin_map port_index="4" component_pin="c0_ddr4_dq4"/>
								<pin_map port_index="5" component_pin="c0_ddr4_dq5"/>
								<pin_map port_index="6" component_pin="c0_ddr4_dq6"/>
								<pin_map port_index="7" component_pin="c0_ddr4_dq7"/>
								<pin_map port_index="8" component_pin="c0_ddr4_dq8"/>
								<pin_map port_index="9" component_pin="c0_ddr4_dq9"/>
								<pin_map port_index="10" component_pin="c0_ddr4_dq10"/>
								<pin_map port_index="11" component_pin="c0_ddr4_dq11"/>
								<pin_map port_index="12" component_pin="c0_ddr4_dq12"/>
								<pin_map port_index="13" component_pin="c0_ddr4_dq13"/>
								<pin_map port_index="14" component_pin="c0_ddr4_dq14"/>
								<pin_map port_index="15" component_pin="c0_ddr4_dq15"/>
								<pin_map port_index="16" component_pin="c0_ddr4_dq16"/>
								<pin_map port_index="17" component_pin="c0_ddr4_dq17"/>
								<pin_map port_index="18" component_pin="c0_ddr4_dq18"/>
								<pin_map port_index="19" component_pin="c0_ddr4_dq19"/>
								<pin_map port_index="20" component_pin="c0_ddr4_dq20"/>
								<pin_map port_index="21" component_pin="c0_ddr4_dq21"/>
								<pin_map port_index="22" component_pin="c0_ddr4_dq22"/>
								<pin_map port_index="23" component_pin="c0_ddr4_dq23"/>
								<pin_map port_index="24" component_pin="c0_ddr4_dq24"/>
								<pin_map port_index="25" component_pin="c0_ddr4_dq25"/>
								<pin_map port_index="26" component_pin="c0_ddr4_dq26"/>
								<pin_map port_index="27" component_pin="c0_ddr4_dq27"/>
								<pin_map port_index="28" component_pin="c0_ddr4_dq28"/>
								<pin_map port_index="29" component_pin="c0_ddr4_dq29"/>
								<pin_map port_index="30" component_pin="c0_ddr4_dq30"/>
								<pin_map port_index="31" component_pin="c0_ddr4_dq31"/>
								<pin_map port_index="32" component_pin="c0_ddr4_dq32"/>
								<pin_map port_index="33" component_pin="c0_ddr4_dq33"/>
								<pin_map port_index="34" component_pin="c0_ddr4_dq34"/>
								<pin_map port_index="35" component_pin="c0_ddr4_dq35"/>
								<pin_map port_index="36" component_pin="c0_ddr4_dq36"/>
								<pin_map port_index="37" component_pin="c0_ddr4_dq37"/>
								<pin_map port_index="38" component_pin="c0_ddr4_dq38"/>
								<pin_map port_index="39" component_pin="c0_ddr4_dq39"/>
								<pin_map port_index="40" component_pin="c0_ddr4_dq40"/>
								<pin_map port_index="41" component_pin="c0_ddr4_dq41"/>
								<pin_map port_index="42" component_pin="c0_ddr4_dq42"/>
								<pin_map port_index="43" component_pin="c0_ddr4_dq43"/>
								<pin_map port_index="44" component_pin="c0_ddr4_dq44"/>
								<pin_map port_index="45" component_pin="c0_ddr4_dq45"/>
								<pin_map port_index="46" component_pin="c0_ddr4_dq46"/>
								<pin_map port_index="47" component_pin="c0_ddr4_dq47"/>
								<pin_map port_index="48" component_pin="c0_ddr4_dq48"/>
								<pin_map port_index="49" component_pin="c0_ddr4_dq49"/>
								<pin_map port_index="50" component_pin="c0_ddr4_dq50"/>
								<pin_map port_index="51" component_pin="c0_ddr4_dq51"/>
								<pin_map port_index="52" component_pin="c0_ddr4_dq52"/>
								<pin_map port_index="53" component_pin="c0_ddr4_dq53"/>
								<pin_map port_index="54" component_pin="c0_ddr4_dq54"/>
								<pin_map port_index="55" component_pin="c0_ddr4_dq55"/>
						
								<pin_map port_index="56" component_pin="c0_ddr4_dq56"/>
								<pin_map port_index="57" component_pin="c0_ddr4_dq57"/>
								<pin_map port_index="58" component_pin="c0_ddr4_dq58"/>
								<pin_map port_index="59" component_pin="c0_ddr4_dq59"/>
								<pin_map port_index="60" component_pin="c0_ddr4_dq60"/>
								<pin_map port_index="61" component_pin="c0_ddr4_dq61"/>
								<pin_map port_index="62" component_pin="c0_ddr4_dq62"/>
								<pin_map port_index="63" component_pin="c0_ddr4_dq63"/>

								<!-- 						<pin_map port_index="64" component_pin="c0_ddr4_dq64"/>		
						<pin_map port_index="65" component_pin="c0_ddr4_dq65"/>
						<pin_map port_index="66" component_pin="c0_ddr4_dq66"/>
						<pin_map port_index="67" component_pin="c0_ddr4_dq67"/>
						<pin_map port_index="68" component_pin="c0_ddr4_dq68"/>
						<pin_map port_index="69" component_pin="c0_ddr4_dq69"/>
						<pin_map port_index="70" component_pin="c0_ddr4_dq70"/>
						<pin_map port_index="71" component_pin="c0_ddr4_dq71"/>	 -->
							</pin_maps>
						</port_map>
						<port_map logical_port="DQS_C" physical_port="c0_ddr4_dqs_c" dir="inout" left="7" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="c0_ddr4_dqs_c0"/>
								<pin_map port_index="1" component_pin="c0_ddr4_dqs_c1"/>
								<pin_map port_index="2" component_pin="c0_ddr4_dqs_c2"/>
								<pin_map port_index="3" component_pin="c0_ddr4_dqs_c3"/>
								<pin_map port_index="4" component_pin="c0_ddr4_dqs_c4"/>
								<pin_map port_index="5" component_pin="c0_ddr4_dqs_c5"/>
								<pin_map port_index="6" component_pin="c0_ddr4_dqs_c6"/>
								<pin_map port_index="7" component_pin="c0_ddr4_dqs_c7"/>
								<!-- <pin_map port_index="8" component_pin="c0_ddr4_dqs_c8"/> -->
							</pin_maps>
						</port_map>
				
						<port_map logical_port="DQS_T" physical_port="c0_ddr4_dqs_t" dir="out" left="7" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="c0_ddr4_dqs_t0"/>
								<pin_map port_index="1" component_pin="c0_ddr4_dqs_t1"/>
								<pin_map port_index="2" component_pin="c0_ddr4_dqs_t2"/>
								<pin_map port_index="3" component_pin="c0_ddr4_dqs_t3"/>
								<pin_map port_index="4" component_pin="c0_ddr4_dqs_t4"/>
								<pin_map port_index="5" component_pin="c0_ddr4_dqs_t5"/>
								<pin_map port_index="6" component_pin="c0_ddr4_dqs_t6"/>
								<pin_map port_index="7" component_pin="c0_ddr4_dqs_t7"/>
								<!-- <pin_map port_index="8" component_pin="c0_ddr4_dqs_t8"/> -->
							</pin_maps>
						</port_map>
				
				
						<port_map logical_port="DM_N" physical_port="c0_ddr4_dm_dbi_n" dir="inout" left="7" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="c0_ddr4_dm_dbi_n0"/>
								<pin_map port_index="1" component_pin="c0_ddr4_dm_dbi_n1"/>
								<pin_map port_index="2" component_pin="c0_ddr4_dm_dbi_n2"/>
								<pin_map port_index="3" component_pin="c0_ddr4_dm_dbi_n3"/>
								<pin_map port_index="4" component_pin="c0_ddr4_dm_dbi_n4"/>
								<pin_map port_index="5" component_pin="c0_ddr4_dm_dbi_n5"/>
								<pin_map port_index="6" component_pin="c0_ddr4_dm_dbi_n6"/>
								<pin_map port_index="7" component_pin="c0_ddr4_dm_dbi_n7"/>
								<!-- <pin_map port_index="8" component_pin="c0_ddr4_dm_dbi_n8"/> -->
							</pin_maps>
						</port_map>
				
						<port_map logical_port="ODT" physical_port="c0_ddr4_odt" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="c0_ddr4_odt0"/>
								<!-- <pin_map port_index="1" component_pin="c0_ddr4_odt1"/> -->
							</pin_maps>
						</port_map>
				
						<port_map logical_port="RESET_N" physical_port="c0_ddr4_reset_n" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="c0_ddr4_reset_n"/>
							</pin_maps>
						</port_map>
				
					</port_maps>
				</interface>
		

				<interface mode="master" name="ch0_lpddr4_c0" type="xilinx.com:interface:lpddr4_rtl:1.0" of_component="LPDDR4_Controller0" preset_proc="LPDDR4_Controller0_preset">
					<description>LPDDR4 board interface, it can use AXI_NoC IP for connection.</description>
					<parameters>
						<parameter name="TYPE" value="CH0_LPDDR4"/>
						<parameter name="presets_special_handling"/>
					</parameters>
			
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
					</preferred_ips>
          
					<port_maps>
			
						<port_map logical_port="DQ_A" physical_port="lpddr4_dq_a" dir="inout" left="15" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_0_dq0"/>
								<pin_map port_index="1" component_pin="lpddr4_0_dq1"/>
								<pin_map port_index="2" component_pin="lpddr4_0_dq2"/>
								<pin_map port_index="3" component_pin="lpddr4_0_dq3"/>
								<pin_map port_index="4" component_pin="lpddr4_0_dq4"/>
								<pin_map port_index="5" component_pin="lpddr4_0_dq5"/>
								<pin_map port_index="6" component_pin="lpddr4_0_dq6"/>
								<pin_map port_index="7" component_pin="lpddr4_0_dq7"/>
								<pin_map port_index="8" component_pin="lpddr4_0_dq8"/>
								<pin_map port_index="9" component_pin="lpddr4_0_dq9"/>
								<pin_map port_index="10" component_pin="lpddr4_0_dq10"/>
								<pin_map port_index="11" component_pin="lpddr4_0_dq11"/>
								<pin_map port_index="12" component_pin="lpddr4_0_dq12"/>
								<pin_map port_index="13" component_pin="lpddr4_0_dq13"/>
								<pin_map port_index="14" component_pin="lpddr4_0_dq14"/>
								<pin_map port_index="15" component_pin="lpddr4_0_dq15"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="DQ_B" physical_port="lpddr4_dq_b" dir="inout" left="15" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_0_dq16"/>
								<pin_map port_index="1" component_pin="lpddr4_0_dq17"/>
								<pin_map port_index="2" component_pin="lpddr4_0_dq18"/>
								<pin_map port_index="3" component_pin="lpddr4_0_dq19"/>
								<pin_map port_index="4" component_pin="lpddr4_0_dq20"/>
								<pin_map port_index="5" component_pin="lpddr4_0_dq21"/>
								<pin_map port_index="6" component_pin="lpddr4_0_dq22"/>
								<pin_map port_index="7" component_pin="lpddr4_0_dq23"/>
								<pin_map port_index="8" component_pin="lpddr4_0_dq24"/>
								<pin_map port_index="9" component_pin="lpddr4_0_dq25"/>
								<pin_map port_index="10" component_pin="lpddr4_0_dq26"/>
								<pin_map port_index="11" component_pin="lpddr4_0_dq27"/>
								<pin_map port_index="12" component_pin="lpddr4_0_dq28"/>
								<pin_map port_index="13" component_pin="lpddr4_0_dq29"/>
								<pin_map port_index="14" component_pin="lpddr4_0_dq30"/>
								<pin_map port_index="15" component_pin="lpddr4_0_dq31"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="DQS_T_A" physical_port="lpddr4_dqs_t_a" dir="inout" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_0_dqs0_t"/>
								<pin_map port_index="1" component_pin="lpddr4_0_dqs1_t"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="DQS_T_B" physical_port="lpddr4_dqs_t_b" dir="inout" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_0_dqs2_t"/>
								<pin_map port_index="1" component_pin="lpddr4_0_dqs3_t"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="DQS_C_A" physical_port="lpddr4_dqs_c_a" dir="inout" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_0_dqs0_c"/>
								<pin_map port_index="1" component_pin="lpddr4_0_dqs1_c"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="DQS_C_B" physical_port="lpddr4_dqs_c_b" dir="inout" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_0_dqs2_c"/>
								<pin_map port_index="1" component_pin="lpddr4_0_dqs3_c"/>
							</pin_maps>
						</port_map>
			
		
						<port_map logical_port="CA_A" physical_port="lpddr4_ca_a" dir="out" left="5" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_0_ca_a0"/>
								<pin_map port_index="1" component_pin="lpddr4_0_ca_a1"/>
								<pin_map port_index="2" component_pin="lpddr4_0_ca_a2"/>
								<pin_map port_index="3" component_pin="lpddr4_0_ca_a3"/>
								<pin_map port_index="4" component_pin="lpddr4_0_ca_a4"/>
								<pin_map port_index="5" component_pin="lpddr4_0_ca_a5"/>
							</pin_maps>
						</port_map>
				
				
						<port_map logical_port="CA_B" physical_port="lpddr4_ca_b" dir="out" left="5" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_0_ca_b0"/>
								<pin_map port_index="1" component_pin="lpddr4_0_ca_b1"/>
								<pin_map port_index="2" component_pin="lpddr4_0_ca_b2"/>
								<pin_map port_index="3" component_pin="lpddr4_0_ca_b3"/>
								<pin_map port_index="4" component_pin="lpddr4_0_ca_b4"/>
								<pin_map port_index="5" component_pin="lpddr4_0_ca_b5"/>
	
							</pin_maps>
						</port_map>


						<port_map logical_port="CS_A" physical_port="lpddr4_cs_a" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_0_cs_a0"/>
								<!-- <pin_map port_index="1" component_pin="lpddr4_0_cs_a1"/> -->
							</pin_maps>
						</port_map>

						<port_map logical_port="CS_B" physical_port="lpddr4_cs_b" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_0_cs_b0"/>
								<!-- <pin_map port_index="1" component_pin="lpddr4_0_cs_b1"/> -->
							</pin_maps>
						</port_map>

						<port_map logical_port="CK_T_A" physical_port="lpddr4_ck_t_a" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_0_cka_t"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="CK_T_B" physical_port="lpddr4_ck_t_b" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_0_ckb_t"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="CK_C_A" physical_port="lpddr4_ck_c_a" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_0_cka_c"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="CK_C_B" physical_port="lpddr4_ck_c_b" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_0_ckb_c"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="CKE_A" physical_port="lpddr4_cke_a" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_0_cke_a"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="CKE_B" physical_port="lpddr4_cke_b" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_0_cke_b"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="DMI_A" physical_port="lpddr4_dmi_a" dir="in" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_0_dmi0"/>
								<pin_map port_index="1" component_pin="lpddr4_0_dmi1"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="DMI_B" physical_port="lpddr4_dmi_b" dir="in" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_0_dmi2"/>
								<pin_map port_index="1" component_pin="lpddr4_0_dmi3"/>
							</pin_maps>
						</port_map>
		

						<port_map logical_port="RESET_N" physical_port="lpddr4_reset_n" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_0_reset_n"/>
							</pin_maps>
						</port_map>

						<!-- 				<port_map logical_port="ODT_CA_A" physical_port="lpddr4_odt_ca_a" dir="out" >   
				  <pin_maps>
					<pin_map port_index="0" component_pin="lpddr4_0_odt_ca_a"/>
				  </pin_maps>
				</port_map>
				
				<port_map logical_port="ODT_CA_B" physical_port="lpddr4_odt_ca_b" dir="out" >   
				  <pin_maps>
					<pin_map port_index="0" component_pin="lpddr4_0_odt_ca_b"/>
				  </pin_maps>
				</port_map>	 -->

					</port_maps>
			
				</interface>
		
 
				<interface mode="master" name="ch1_lpddr4_c0" type="xilinx.com:interface:lpddr4_rtl:1.0" of_component="LPDDR4_Controller0" preset_proc="LPDDR4_Controller0_preset">
					<description>LPDDR4 board interface, it can use AXI_NoC IP for connection.</description>
					<parameters>
						<parameter name="TYPE" value="CH1_LPDDR4"/>
						<parameter name="presets_special_handling"/>
					</parameters>
			
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
					</preferred_ips>
          
					<port_maps>
			
						<port_map logical_port="DQ_A" physical_port="lpddr4_ch1_dq_a" dir="inout" left="15" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_1_dq0"/>
								<pin_map port_index="1" component_pin="lpddr4_1_dq1"/>
								<pin_map port_index="2" component_pin="lpddr4_1_dq2"/>
								<pin_map port_index="3" component_pin="lpddr4_1_dq3"/>
								<pin_map port_index="4" component_pin="lpddr4_1_dq4"/>
								<pin_map port_index="5" component_pin="lpddr4_1_dq5"/>
								<pin_map port_index="6" component_pin="lpddr4_1_dq6"/>
								<pin_map port_index="7" component_pin="lpddr4_1_dq7"/>
								<pin_map port_index="8" component_pin="lpddr4_1_dq8"/>
								<pin_map port_index="9" component_pin="lpddr4_1_dq9"/>
								<pin_map port_index="10" component_pin="lpddr4_1_dq10"/>
								<pin_map port_index="11" component_pin="lpddr4_1_dq11"/>
								<pin_map port_index="12" component_pin="lpddr4_1_dq12"/>
								<pin_map port_index="13" component_pin="lpddr4_1_dq13"/>
								<pin_map port_index="14" component_pin="lpddr4_1_dq14"/>
								<pin_map port_index="15" component_pin="lpddr4_1_dq15"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="DQ_B" physical_port="lpddr4_ch1_dq_b" dir="inout" left="15" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_1_dq16"/>
								<pin_map port_index="1" component_pin="lpddr4_1_dq17"/>
								<pin_map port_index="2" component_pin="lpddr4_1_dq18"/>
								<pin_map port_index="3" component_pin="lpddr4_1_dq19"/>
								<pin_map port_index="4" component_pin="lpddr4_1_dq20"/>
								<pin_map port_index="5" component_pin="lpddr4_1_dq21"/>
								<pin_map port_index="6" component_pin="lpddr4_1_dq22"/>
								<pin_map port_index="7" component_pin="lpddr4_1_dq23"/>
								<pin_map port_index="8" component_pin="lpddr4_1_dq24"/>
								<pin_map port_index="9" component_pin="lpddr4_1_dq25"/>
								<pin_map port_index="10" component_pin="lpddr4_1_dq26"/>
								<pin_map port_index="11" component_pin="lpddr4_1_dq27"/>
								<pin_map port_index="12" component_pin="lpddr4_1_dq28"/>
								<pin_map port_index="13" component_pin="lpddr4_1_dq29"/>
								<pin_map port_index="14" component_pin="lpddr4_1_dq30"/>
								<pin_map port_index="15" component_pin="lpddr4_1_dq31"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="DQS_T_A" physical_port="lpddr4_ch1_dqs_t_a" dir="inout" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_1_dqs0_t"/>
								<pin_map port_index="1" component_pin="lpddr4_1_dqs1_t"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="DQS_T_B" physical_port="lpddr4_ch1_dqs_t_b" dir="inout" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_1_dqs2_t"/>
								<pin_map port_index="1" component_pin="lpddr4_1_dqs3_t"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="DQS_C_A" physical_port="lpddr4_ch1_dqs_c_a" dir="inout" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_1_dqs0_c"/>
								<pin_map port_index="1" component_pin="lpddr4_1_dqs1_c"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="DQS_C_B" physical_port="lpddr4_ch1_dqs_c_b" dir="inout" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_1_dqs2_c"/>
								<pin_map port_index="1" component_pin="lpddr4_1_dqs3_c"/>
							</pin_maps>
						</port_map>
			
		
						<port_map logical_port="CA_A" physical_port="lpddr4_ch1_ca_a" dir="out" left="5" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_1_ca_a0"/>
								<pin_map port_index="1" component_pin="lpddr4_1_ca_a1"/>
								<pin_map port_index="2" component_pin="lpddr4_1_ca_a2"/>
								<pin_map port_index="3" component_pin="lpddr4_1_ca_a3"/>
								<pin_map port_index="4" component_pin="lpddr4_1_ca_a4"/>
								<pin_map port_index="5" component_pin="lpddr4_1_ca_a5"/>
							</pin_maps>
						</port_map>
				
				
						<port_map logical_port="CA_B" physical_port="lpddr4_ch1_ca_b" dir="out" left="5" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_1_ca_b0"/>
								<pin_map port_index="1" component_pin="lpddr4_1_ca_b1"/>
								<pin_map port_index="2" component_pin="lpddr4_1_ca_b2"/>
								<pin_map port_index="3" component_pin="lpddr4_1_ca_b3"/>
								<pin_map port_index="4" component_pin="lpddr4_1_ca_b4"/>
								<pin_map port_index="5" component_pin="lpddr4_1_ca_b5"/>
	
							</pin_maps>
						</port_map>


						<port_map logical_port="CS_A" physical_port="lpddr4_ch1_cs_a" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_1_cs_a0"/>
								<!-- <pin_map port_index="1" component_pin="lpddr4_1_cs_a1"/> -->
							</pin_maps>
						</port_map>

						<port_map logical_port="CS_B" physical_port="lpddr4_ch1_cs_b" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_1_cs_b0"/>
								<!-- <pin_map port_index="1" component_pin="lpddr4_1_cs_b1"/> -->
							</pin_maps>
						</port_map>

						<port_map logical_port="CK_T_A" physical_port="lpddr4_ch1_ck_t_a" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_1_cka_t"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="CK_T_B" physical_port="lpddr4_ch1_ck_t_b" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_1_ckb_t"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="CK_C_A" physical_port="lpddr4_ch1_ck_c_a" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_1_cka_c"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="CK_C_B" physical_port="lpddr4_ch1_ck_c_b" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_1_ckb_c"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="CKE_A" physical_port="lpddr4_ch1_cke_a" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_1_cke_a"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="CKE_B" physical_port="lpddr4_ch1_cke_b" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_1_cke_b"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="DMI_A" physical_port="lpddr4_ch1_dmi_a" dir="in" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_1_dmi0"/>
								<pin_map port_index="1" component_pin="lpddr4_1_dmi1"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="DMI_B" physical_port="lpddr4_ch1_dmi_b" dir="in" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_1_dmi2"/>
								<pin_map port_index="1" component_pin="lpddr4_1_dmi3"/>
							</pin_maps>
						</port_map>
		

						<port_map logical_port="RESET_N" physical_port="lpddr4_ch1_reset_n" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_1_reset_n"/>
							</pin_maps>
						</port_map>

						<!-- 				<port_map logical_port="ODT_CA_A" physical_port="lpddr4_ch1_odt_ca_a" dir="out" >   
				  <pin_maps>
					<pin_map port_index="0" component_pin="lpddr4_1_odt_ca_a"/>
				  </pin_maps>
				</port_map>
				
				<port_map logical_port="ODT_CA_B" physical_port="lpddr4_ch1_odt_ca_b" dir="out" >   
				  <pin_maps>
					<pin_map port_index="0" component_pin="lpddr4_1_odt_ca_b"/>
				  </pin_maps>
				</port_map>		 -->

					</port_maps>
			
				</interface>
 
 
				<interface mode="master" name="ch0_lpddr4_c1" type="xilinx.com:interface:lpddr4_rtl:1.0" of_component="LPDDR4_Controller1" preset_proc="LPDDR4_Controller1_preset">
					<description>LPDDR4 board interface, it can use AXI_NoC IP for connection.</description>
					<parameters>
						<parameter name="TYPE" value="CH0_LPDDR4"/>
						<parameter name="presets_special_handling"/>
					</parameters>
			
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
					</preferred_ips>
          
					<port_maps>
			
						<port_map logical_port="DQ_A" physical_port="lpddr4_ch2_dq_a" dir="inout" left="15" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_2_dq0"/>
								<pin_map port_index="1" component_pin="lpddr4_2_dq1"/>
								<pin_map port_index="2" component_pin="lpddr4_2_dq2"/>
								<pin_map port_index="3" component_pin="lpddr4_2_dq3"/>
								<pin_map port_index="4" component_pin="lpddr4_2_dq4"/>
								<pin_map port_index="5" component_pin="lpddr4_2_dq5"/>
								<pin_map port_index="6" component_pin="lpddr4_2_dq6"/>
								<pin_map port_index="7" component_pin="lpddr4_2_dq7"/>
								<pin_map port_index="8" component_pin="lpddr4_2_dq8"/>
								<pin_map port_index="9" component_pin="lpddr4_2_dq9"/>
								<pin_map port_index="10" component_pin="lpddr4_2_dq10"/>
								<pin_map port_index="11" component_pin="lpddr4_2_dq11"/>
								<pin_map port_index="12" component_pin="lpddr4_2_dq12"/>
								<pin_map port_index="13" component_pin="lpddr4_2_dq13"/>
								<pin_map port_index="14" component_pin="lpddr4_2_dq14"/>
								<pin_map port_index="15" component_pin="lpddr4_2_dq15"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="DQ_B" physical_port="lpddr4_ch2_dq_b" dir="inout" left="15" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_2_dq16"/>
								<pin_map port_index="1" component_pin="lpddr4_2_dq17"/>
								<pin_map port_index="2" component_pin="lpddr4_2_dq18"/>
								<pin_map port_index="3" component_pin="lpddr4_2_dq19"/>
								<pin_map port_index="4" component_pin="lpddr4_2_dq20"/>
								<pin_map port_index="5" component_pin="lpddr4_2_dq21"/>
								<pin_map port_index="6" component_pin="lpddr4_2_dq22"/>
								<pin_map port_index="7" component_pin="lpddr4_2_dq23"/>
								<pin_map port_index="8" component_pin="lpddr4_2_dq24"/>
								<pin_map port_index="9" component_pin="lpddr4_2_dq25"/>
								<pin_map port_index="10" component_pin="lpddr4_2_dq26"/>
								<pin_map port_index="11" component_pin="lpddr4_2_dq27"/>
								<pin_map port_index="12" component_pin="lpddr4_2_dq28"/>
								<pin_map port_index="13" component_pin="lpddr4_2_dq29"/>
								<pin_map port_index="14" component_pin="lpddr4_2_dq30"/>
								<pin_map port_index="15" component_pin="lpddr4_2_dq31"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="DQS_T_A" physical_port="lpddr4_ch2_dqs_t_a" dir="inout" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_2_dqs0_t"/>
								<pin_map port_index="1" component_pin="lpddr4_2_dqs1_t"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="DQS_T_B" physical_port="lpddr4_ch2_dqs_t_b" dir="inout" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_2_dqs2_t"/>
								<pin_map port_index="1" component_pin="lpddr4_2_dqs3_t"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="DQS_C_A" physical_port="lpddr4_ch2_dqs_c_a" dir="inout" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_2_dqs0_c"/>
								<pin_map port_index="1" component_pin="lpddr4_2_dqs1_c"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="DQS_C_B" physical_port="lpddr4_ch2_dqs_c_b" dir="inout" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_2_dqs2_c"/>
								<pin_map port_index="1" component_pin="lpddr4_2_dqs3_c"/>
							</pin_maps>
						</port_map>
			
		
						<port_map logical_port="CA_A" physical_port="lpddr4_ch2_ca_a" dir="out" left="5" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_2_ca_a0"/>
								<pin_map port_index="1" component_pin="lpddr4_2_ca_a1"/>
								<pin_map port_index="2" component_pin="lpddr4_2_ca_a2"/>
								<pin_map port_index="3" component_pin="lpddr4_2_ca_a3"/>
								<pin_map port_index="4" component_pin="lpddr4_2_ca_a4"/>
								<pin_map port_index="5" component_pin="lpddr4_2_ca_a5"/>
							</pin_maps>
						</port_map>
				
				
						<port_map logical_port="CA_B" physical_port="lpddr4_ch2_ca_b" dir="out" left="5" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_2_ca_b0"/>
								<pin_map port_index="1" component_pin="lpddr4_2_ca_b1"/>
								<pin_map port_index="2" component_pin="lpddr4_2_ca_b2"/>
								<pin_map port_index="3" component_pin="lpddr4_2_ca_b3"/>
								<pin_map port_index="4" component_pin="lpddr4_2_ca_b4"/>
								<pin_map port_index="5" component_pin="lpddr4_2_ca_b5"/>
	
							</pin_maps>
						</port_map>


						<port_map logical_port="CS_A" physical_port="lpddr4_ch2_cs_a" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_2_cs_a0"/>
								<!-- <pin_map port_index="1" component_pin="lpddr4_1_cs_a1"/> -->
							</pin_maps>
						</port_map>

						<port_map logical_port="CS_B" physical_port="lpddr4_ch2_cs_b" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_2_cs_b0"/>
								<!-- <pin_map port_index="1" component_pin="lpddr4_1_cs_b1"/> -->
							</pin_maps>
						</port_map>

						<port_map logical_port="CK_T_A" physical_port="lpddr4_ch2_ck_t_a" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_2_cka_t"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="CK_T_B" physical_port="lpddr4_ch2_ck_t_b" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_2_ckb_t"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="CK_C_A" physical_port="lpddr4_ch2_ck_c_a" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_2_cka_c"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="CK_C_B" physical_port="lpddr4_ch2_ck_c_b" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_2_ckb_c"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="CKE_A" physical_port="lpddr4_ch2_cke_a" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_2_cke_a"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="CKE_B" physical_port="lpddr4_ch2_cke_b" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_2_cke_b"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="DMI_A" physical_port="lpddr4_ch2_dmi_a" dir="in" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_2_dmi0"/>
								<pin_map port_index="1" component_pin="lpddr4_2_dmi1"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="DMI_B" physical_port="lpddr4_ch2_dmi_b" dir="in" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_2_dmi2"/>
								<pin_map port_index="1" component_pin="lpddr4_2_dmi3"/>
							</pin_maps>
						</port_map>
		

						<port_map logical_port="RESET_N" physical_port="lpddr4_ch2_reset_n" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_2_reset_n"/>
							</pin_maps>
						</port_map>

					</port_maps>
			
				</interface>
 

				<interface mode="master" name="ch1_lpddr4_c1" type="xilinx.com:interface:lpddr4_rtl:1.0" of_component="LPDDR4_Controller1" preset_proc="LPDDR4_Controller1_preset">
					<description>LPDDR4 board interface, it can use AXI_NoC IP for connection.</description>
					<parameters>
						<parameter name="TYPE" value="CH1_LPDDR4"/>
						<parameter name="presets_special_handling"/>
					</parameters>
			
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
					</preferred_ips>
          
					<port_maps>
			
						<port_map logical_port="DQ_A" physical_port="lpddr4_ch3_dq_a" dir="inout" left="15" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_3_dq0"/>
								<pin_map port_index="1" component_pin="lpddr4_3_dq1"/>
								<pin_map port_index="2" component_pin="lpddr4_3_dq2"/>
								<pin_map port_index="3" component_pin="lpddr4_3_dq3"/>
								<pin_map port_index="4" component_pin="lpddr4_3_dq4"/>
								<pin_map port_index="5" component_pin="lpddr4_3_dq5"/>
								<pin_map port_index="6" component_pin="lpddr4_3_dq6"/>
								<pin_map port_index="7" component_pin="lpddr4_3_dq7"/>
								<pin_map port_index="8" component_pin="lpddr4_3_dq8"/>
								<pin_map port_index="9" component_pin="lpddr4_3_dq9"/>
								<pin_map port_index="10" component_pin="lpddr4_3_dq10"/>
								<pin_map port_index="11" component_pin="lpddr4_3_dq11"/>
								<pin_map port_index="12" component_pin="lpddr4_3_dq12"/>
								<pin_map port_index="13" component_pin="lpddr4_3_dq13"/>
								<pin_map port_index="14" component_pin="lpddr4_3_dq14"/>
								<pin_map port_index="15" component_pin="lpddr4_3_dq15"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="DQ_B" physical_port="lpddr4_ch3_dq_b" dir="inout" left="15" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_3_dq16"/>
								<pin_map port_index="1" component_pin="lpddr4_3_dq17"/>
								<pin_map port_index="2" component_pin="lpddr4_3_dq18"/>
								<pin_map port_index="3" component_pin="lpddr4_3_dq19"/>
								<pin_map port_index="4" component_pin="lpddr4_3_dq20"/>
								<pin_map port_index="5" component_pin="lpddr4_3_dq21"/>
								<pin_map port_index="6" component_pin="lpddr4_3_dq22"/>
								<pin_map port_index="7" component_pin="lpddr4_3_dq23"/>
								<pin_map port_index="8" component_pin="lpddr4_3_dq24"/>
								<pin_map port_index="9" component_pin="lpddr4_3_dq25"/>
								<pin_map port_index="10" component_pin="lpddr4_3_dq26"/>
								<pin_map port_index="11" component_pin="lpddr4_3_dq27"/>
								<pin_map port_index="12" component_pin="lpddr4_3_dq28"/>
								<pin_map port_index="13" component_pin="lpddr4_3_dq29"/>
								<pin_map port_index="14" component_pin="lpddr4_3_dq30"/>
								<pin_map port_index="15" component_pin="lpddr4_3_dq31"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="DQS_T_A" physical_port="lpddr4_ch3_dqs_t_a" dir="inout" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_3_dqs0_t"/>
								<pin_map port_index="1" component_pin="lpddr4_3_dqs1_t"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="DQS_T_B" physical_port="lpddr4_ch3_dqs_t_b" dir="inout" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_3_dqs2_t"/>
								<pin_map port_index="1" component_pin="lpddr4_3_dqs3_t"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="DQS_C_A" physical_port="lpddr4_ch3_dqs_c_a" dir="inout" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_3_dqs0_c"/>
								<pin_map port_index="1" component_pin="lpddr4_3_dqs1_c"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="DQS_C_B" physical_port="lpddr4_ch3_dqs_c_b" dir="inout" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_3_dqs2_c"/>
								<pin_map port_index="1" component_pin="lpddr4_3_dqs3_c"/>
							</pin_maps>
						</port_map>
			
		
						<port_map logical_port="CA_A" physical_port="lpddr4_ch3_ca_a" dir="out" left="5" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_3_ca_a0"/>
								<pin_map port_index="1" component_pin="lpddr4_3_ca_a1"/>
								<pin_map port_index="2" component_pin="lpddr4_3_ca_a2"/>
								<pin_map port_index="3" component_pin="lpddr4_3_ca_a3"/>
								<pin_map port_index="4" component_pin="lpddr4_3_ca_a4"/>
								<pin_map port_index="5" component_pin="lpddr4_3_ca_a5"/>
							</pin_maps>
						</port_map>
				
				
						<port_map logical_port="CA_B" physical_port="lpddr4_ch3_ca_b" dir="out" left="5" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_3_ca_b0"/>
								<pin_map port_index="1" component_pin="lpddr4_3_ca_b1"/>
								<pin_map port_index="2" component_pin="lpddr4_3_ca_b2"/>
								<pin_map port_index="3" component_pin="lpddr4_3_ca_b3"/>
								<pin_map port_index="4" component_pin="lpddr4_3_ca_b4"/>
								<pin_map port_index="5" component_pin="lpddr4_3_ca_b5"/>
	
							</pin_maps>
						</port_map>


						<port_map logical_port="CS_A" physical_port="lpddr4_ch3_cs_a" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_3_cs_a0"/>
								<!-- <pin_map port_index="1" component_pin="lpddr4_1_cs_a1"/> -->
							</pin_maps>
						</port_map>

						<port_map logical_port="CS_B" physical_port="lpddr4_ch3_cs_b" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_3_cs_b0"/>
								<!-- <pin_map port_index="1" component_pin="lpddr4_1_cs_b1"/> -->
							</pin_maps>
						</port_map>

						<port_map logical_port="CK_T_A" physical_port="lpddr4_ch3_ck_t_a" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_3_cka_t"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="CK_T_B" physical_port="lpddr4_ch3_ck_t_b" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_3_ckb_t"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="CK_C_A" physical_port="lpddr4_ch3_ck_c_a" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_3_cka_c"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="CK_C_B" physical_port="lpddr4_ch3_ck_c_b" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_3_ckb_c"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="CKE_A" physical_port="lpddr4_ch3_cke_a" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_3_cke_a"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="CKE_B" physical_port="lpddr4_ch3_cke_b" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_3_cke_b"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="DMI_A" physical_port="lpddr4_ch3_dmi_a" dir="in" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_3_dmi0"/>
								<pin_map port_index="1" component_pin="lpddr4_3_dmi1"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="DMI_B" physical_port="lpddr4_ch3_dmi_b" dir="in" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_3_dmi2"/>
								<pin_map port_index="1" component_pin="lpddr4_3_dmi3"/>
							</pin_maps>
						</port_map>
		

						<port_map logical_port="RESET_N" physical_port="lpddr4_ch3_reset_n" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_3_reset_n"/>
							</pin_maps>
						</port_map>

					</port_maps>
			
				</interface>

 

				<interface mode="slave" name="ddr4_dimm1_sma_clk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="ddr4_dimm1_sma_clk" preset_proc="sysclk0_preset">
					<parameters>
						<parameter name="frequency" value="200000000"/>
					</parameters>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
						<preferred_ip vendor="xilinx.com" library="ip" name="clk_wizard" order="1"/>
						<preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="2"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="CLK_P" physical_port="ddr4_dimm1_sma_clk_p" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="ddr4_dimm1_sma_clk_p"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="CLK_N" physical_port="ddr4_dimm1_sma_clk_n" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="ddr4_dimm1_sma_clk_n"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
		
		
				<interface mode="slave" name="lpddr4_sma_clk1" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="lpddr4_sma_clk1" preset_proc="sysclk0_preset">
					<parameters>
						<parameter name="frequency" value="200321000"/>
					</parameters>
		  		  
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
						<preferred_ip vendor="xilinx.com" library="ip" name="clk_wizard" order="1"/>
						<preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="2"/>
					</preferred_ips>

					<port_maps>
						<port_map logical_port="CLK_P" physical_port="lpddr4_sma_clk1_p" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_sma_clk1_p"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="CLK_N" physical_port="lpddr4_sma_clk1_n" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_sma_clk1_n"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
		
		
				<interface mode="slave" name="lpddr4_sma_clk2" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="lpddr4_sma_clk2" preset_proc="sysclk0_preset">
					<parameters>
						<parameter name="frequency" value="200321000"/>
					</parameters>
		  		  
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
						<preferred_ip vendor="xilinx.com" library="ip" name="clk_wizard" order="1"/>
						<preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="2"/>
					</preferred_ips>

					<port_maps>
						<port_map logical_port="CLK_P" physical_port="lpddr4_sma_clk2_p" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_sma_clk2_p"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="CLK_N" physical_port="lpddr4_sma_clk2_n" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_sma_clk2_n"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
		


				<interface mode="master" name="uart2_bank306" type="xilinx.com:interface:uart_rtl:1.0" of_component="uart2_bank306">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_uart16550" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TxD" physical_port="uart2_bank306_tx" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="uart2_bank306_tx"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="RxD" physical_port="uart2_bank306_rx" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="uart2_bank306_rx"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
		
			
	
				<interface mode="master" name="gpio_pb" type="xilinx.com:interface:gpio_rtl:1.0" of_component="gpio_pb" preset_proc="gpio_pb_preset">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TRI_I" physical_port="gpio_pb_tri_i" dir="in" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="gpio_pb_0"/>
								<pin_map port_index="1" component_pin="gpio_pb_1"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>

		
				<interface mode="master" name="gpio_dp" type="xilinx.com:interface:gpio_rtl:1.0" of_component="gpio_dp" preset_proc="gpio_dp_preset">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TRI_I" physical_port="gpio_dp_tri_i" dir="in" left="3" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="gpio_dp_0"/>
								<pin_map port_index="1" component_pin="gpio_dp_1"/>
								<pin_map port_index="2" component_pin="gpio_dp_2"/>
								<pin_map port_index="3" component_pin="gpio_dp_3"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
		

		
				<interface mode="master" name="gpio_led" type="xilinx.com:interface:gpio_rtl:1.0" of_component="gpio_led" preset_proc="gpio_led_preset">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TRI_O" physical_port="gpio_led_tri_o" dir="out" left="3" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="gpio_led_0"/>
								<pin_map port_index="1" component_pin="gpio_led_1"/>
								<pin_map port_index="2" component_pin="gpio_led_2"/>
								<pin_map port_index="3" component_pin="gpio_led_3"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>



				<interface mode="master" name="dc_pl_gpio" type="xilinx.com:interface:gpio_rtl:1.0" of_component="dc_pl_gpio">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TRI_I" physical_port="dc_pl_gpio_tri_i" dir="inout" left="3" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="dc_pl_gpio_0"/>
								<pin_map port_index="1" component_pin="dc_pl_gpio_1"/>
								<pin_map port_index="2" component_pin="dc_pl_gpio_2"/>
								<pin_map port_index="3" component_pin="dc_pl_gpio_3"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="TRI_O" physical_port="dc_pl_gpio_tri_o" dir="inout" left="3" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="dc_pl_gpio_0"/>
								<pin_map port_index="1" component_pin="dc_pl_gpio_1"/>
								<pin_map port_index="2" component_pin="dc_pl_gpio_2"/>
								<pin_map port_index="3" component_pin="dc_pl_gpio_3"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="TRI_T" physical_port="dc_pl_gpio_tri_t" dir="inout" left="3" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="dc_pl_gpio_0"/>
								<pin_map port_index="1" component_pin="dc_pl_gpio_1"/>
								<pin_map port_index="2" component_pin="dc_pl_gpio_2"/>
								<pin_map port_index="3" component_pin="dc_pl_gpio_3"/>
							</pin_maps>
						</port_map>
				
					</port_maps>
				</interface>
		
		
				<interface mode="master" name="sysctlr_gpio" type="xilinx.com:interface:gpio_rtl:1.0" of_component="sysctlr_gpio">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
			
						<port_map logical_port="TRI_I" physical_port="sysctlr_gpio_tri_i" dir="inout" left="5" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="sysctlr_gpio_0"/>
								<pin_map port_index="1" component_pin="sysctlr_gpio_1"/>
								<pin_map port_index="2" component_pin="sysctlr_gpio_2"/>
								<pin_map port_index="3" component_pin="sysctlr_gpio_3"/>
								<pin_map port_index="4" component_pin="sysctlr_gpio_4"/>
								<pin_map port_index="5" component_pin="sysctlr_gpio_5"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="TRI_O" physical_port="sysctlr_gpio_tri_o" dir="inout" left="5" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="sysctlr_gpio_0"/>
								<pin_map port_index="1" component_pin="sysctlr_gpio_1"/>
								<pin_map port_index="2" component_pin="sysctlr_gpio_2"/>
								<pin_map port_index="3" component_pin="sysctlr_gpio_3"/>
								<pin_map port_index="4" component_pin="sysctlr_gpio_4"/>
								<pin_map port_index="5" component_pin="sysctlr_gpio_5"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="TRI_T" physical_port="sysctlr_gpio_tri_t" dir="inout" left="5" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="sysctlr_gpio_0"/>
								<pin_map port_index="1" component_pin="sysctlr_gpio_1"/>
								<pin_map port_index="2" component_pin="sysctlr_gpio_2"/>
								<pin_map port_index="3" component_pin="sysctlr_gpio_3"/>
								<pin_map port_index="4" component_pin="sysctlr_gpio_4"/>
								<pin_map port_index="5" component_pin="sysctlr_gpio_5"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>



				<!-- bank105_gty2_axi_eth -->
				<interface mode="master" name="bank105_gty2_axi_eth" type="xilinx.com:interface:sgmii_rtl:1.0" of_component="bank105_gty2_axi_eth" preset_proc="axi_eth_preset">
					<description>bank105_gty2_axi_eth</description>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="RXN" physical_port="bank105_gty2_axi_eth_rxn" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_rxn_2"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="RXP" physical_port="bank105_gty2_axi_eth_rxp" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_rxp_2"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="TXN" physical_port="bank105_gty2_axi_eth_txn" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_txn_2"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="TXP" physical_port="bank105_gty2_axi_eth_txp" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_txp_2"/>
							</pin_maps>
						</port_map>
			
					</port_maps>
					<parameters>
						<parameter name="is_gt_flow_interface_master" value="true"/>
						<parameter name="gt_endpoint_interface_type" value="xilinx.com:ip:gt_quad_base:1.1"/>
						<parameter name="gt_lanes" value="2"/>
					</parameters>
				</interface>
	
	
				<interface mode="master" name="bank105_gty2_rx_axi_eth" type="xilinx.com:interface:sgmii_rtl:1.0" of_component="bank105_gty2_rx_axi_eth">
					<port_maps>
						<port_map logical_port="RXP" physical_port="bank105_gty2_rx_axi_eth_rxp" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_rxp_2"/>
							</pin_maps>
						</port_map>
			
						<port_map logical_port="RXN" physical_port="bank105_gty2_rx_axi_eth_rxn" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_rxn_2"/>
							</pin_maps>
						</port_map>
					</port_maps>
		  
					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank105_gty2_axi_eth"/>
						<!-- <parameter name="order" value="0" /> -->
						<parameter name="interface_type" value="lane2_rx"/>
						<parameter name="gt_inst_name" value="gt_quad_base_bank105"/>
					</parameters>
				</interface>
		
				<interface mode="master" name="bank105_gty2_tx_axi_eth" type="xilinx.com:interface:sgmii_rtl:1.0" of_component="bank105_gty2_tx_axi_eth">
					<port_maps>
						<port_map logical_port="TXP" physical_port="bank105_gty2_tx_axi_eth_txp" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_txp_2"/>
							</pin_maps>
						</port_map>
			
						<port_map logical_port="TXN" physical_port="bank105_gty2_tx_axi_eth_txn" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_txn_2"/>
							</pin_maps>
						</port_map>
					</port_maps>
		  
					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank105_gty2_axi_eth"/>
						<!-- <parameter name="order" value="1" /> -->
						<parameter name="interface_type" value="lane2_tx"/>
						<parameter name="gt_inst_name" value="gt_quad_base_bank105"/>
					</parameters>
				</interface>
	
	
	
				<!-- bank105_gty3_axi_eth -->

				<interface mode="master" name="bank105_gty3_axi_eth" type="xilinx.com:interface:sgmii_rtl:1.0" of_component="bank105_gty3_axi_eth" preset_proc="axi_eth_preset">
					<description>bank105_gty3_axi_eth</description>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="RXN" physical_port="bank105_gty3_axi_eth_rxn" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_rxn_3"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="RXP" physical_port="bank105_gty3_axi_eth_rxp" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_rxp_3"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="TXN" physical_port="bank105_gty3_axi_eth_txn" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_txn_3"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="TXP" physical_port="bank105_gty3_axi_eth_txp" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_txp_3"/>
							</pin_maps>
						</port_map>
			
					</port_maps>
					<parameters>
						<parameter name="is_gt_flow_interface_master" value="true"/>
						<parameter name="gt_endpoint_interface_type" value="xilinx.com:ip:gt_quad_base:1.1"/>
						<parameter name="gt_lanes" value="3"/>
					</parameters>
				</interface>
	
	
				<interface mode="master" name="bank105_gty3_rx_axi_eth" type="xilinx.com:interface:sgmii_rtl:1.0" of_component="bank105_gty3_rx_axi_eth">
					<port_maps>
						<port_map logical_port="RXP" physical_port="bank105_gty3_rx_axi_eth_rxp" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_rxp_3"/>
							</pin_maps>
						</port_map>
			
						<port_map logical_port="RXN" physical_port="bank105_gty3_rx_axi_eth_rxn" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_rxn_3"/>
							</pin_maps>
						</port_map>
					</port_maps>
		  
					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank105_gty3_axi_eth"/>
						<parameter name="interface_type" value="lane3_rx"/>
						<parameter name="gt_inst_name" value="gt_quad_base_bank105"/>
					</parameters>
				</interface>
		
				<interface mode="master" name="bank105_gty3_tx_axi_eth" type="xilinx.com:interface:sgmii_rtl:1.0" of_component="bank105_gty3_tx_axi_eth">
					<port_maps>
						<port_map logical_port="TXP" physical_port="bank105_gty3_tx_axi_eth_txp" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_txp_3"/>
							</pin_maps>
						</port_map>
			
						<port_map logical_port="TXN" physical_port="bank105_gty3_tx_axi_eth_txn" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_txn_3"/>
							</pin_maps>
						</port_map>
					</port_maps>
		  
					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank105_gty3_axi_eth"/>
						<parameter name="interface_type" value="lane3_tx"/>
						<parameter name="gt_inst_name" value="gt_quad_base_bank105"/>
					</parameters>
				</interface>
		
	
	  
		  
				<!-- bank105_gty2_xxv  -->
				<interface mode="master" name="bank105_gty2_xxv" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank105_gty2_xxv" preset_proc="xxv_preset">
					<description>Four lane GT interface over qsfp1_connector</description>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="GTX_N" physical_port="qsfp1_lane1_gtx_n" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_txn_2"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GTX_P" physical_port="qsfp1_lane1_gtx_p" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_txp_2"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GRX_N" physical_port="qsfp1_lane1_grx_n" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_rxn_2"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GRX_P" physical_port="qsfp1_lane1_grx_p" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_rxp_2"/>
							</pin_maps>
						</port_map>
					</port_maps>
					<parameters>
						<parameter name="is_gt_flow_interface_master" value="true"/>
						<parameter name="gt_endpoint_interface_type" value="xilinx.com:ip:gt_quad_base:1.1"/>
						<parameter name="gt_lanes" value="2"/>
					</parameters>
				</interface>
		

				<interface mode="master" name="bank105_gty2_rx_xxv" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank105_gty2_rx_xxv">
					<port_maps>
						<port_map logical_port="GRX_P" physical_port="gt_quad_base_rxp0_xxv" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_rxp_2"/>
							</pin_maps>
						</port_map>
			
						<port_map logical_port="GRX_N" physical_port="gt_quad_base_rxn0_xxv" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_rxn_2"/>
							</pin_maps>
						</port_map>
			
					</port_maps>
					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank105_gty2_xxv"/>
						<parameter name="interface_type" value="lane2_rx"/>
						<parameter name="gt_inst_name" value="gt_quad_base_bank105"/>
					</parameters>
				</interface>

				<interface mode="master" name="bank105_gty2_tx_xxv" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank105_gty2_tx_xxv">
					<port_maps>
						<port_map logical_port="GTX_P" physical_port="gt_quad_base_txp0_xxv" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_txp_2"/>
							</pin_maps>
						</port_map>
			
						<port_map logical_port="GTX_N" physical_port="gt_quad_base_txn0_xxv" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_txn_2"/>
							</pin_maps>
						</port_map>
			
					</port_maps>
					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank105_gty2_xxv"/>
						<parameter name="interface_type" value="lane2_tx"/>
						<parameter name="gt_inst_name" value="gt_quad_base_bank105"/>
					</parameters>
				</interface>
		
				<!-- bank105_gty3_xxv  -->
				<interface mode="master" name="bank105_gty3_xxv" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank105_gty3_xxv" preset_proc="xxv_preset">
					<description>Four lane GT interface over qsfp1_connector</description>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="GTX_N" physical_port="qsfp1_lane2_gtx_n" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_txn_3"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GTX_P" physical_port="qsfp1_lane2_gtx_p" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_txp_3"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GRX_N" physical_port="qsfp1_lane2_grx_n" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_rxn_3"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GRX_P" physical_port="qsfp1_lane2_grx_p" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_rxp_3"/>
							</pin_maps>
						</port_map>
					</port_maps>
					<parameters>
						<parameter name="is_gt_flow_interface_master" value="true"/>
						<parameter name="gt_endpoint_interface_type" value="xilinx.com:ip:gt_quad_base:1.1"/>
						<parameter name="gt_lanes" value="3"/>
					</parameters>
				</interface>
		

				<interface mode="master" name="bank105_gty3_rx_xxv" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank105_gty3_rx_xxv">
					<port_maps>
						<port_map logical_port="GRX_P" physical_port="gt_quad_base_rxp1_xxv" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_rxp_3"/>
							</pin_maps>
						</port_map>
			
						<port_map logical_port="GRX_N" physical_port="gt_quad_base_rxn1_xxv" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_rxn_3"/>
							</pin_maps>
						</port_map>
			
					</port_maps>
					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank105_gty3_xxv"/>
						<parameter name="interface_type" value="lane3_rx"/>
						<parameter name="gt_inst_name" value="gt_quad_base_bank105"/>
					</parameters>
				</interface>

				<interface mode="master" name="bank105_gty3_tx_xxv" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank105_gty3_tx_xxv">
					<port_maps>
						<port_map logical_port="GTX_P" physical_port="gt_quad_base_txp1_xxv" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_txp_3"/>
							</pin_maps>
						</port_map>
			
						<port_map logical_port="GTX_N" physical_port="gt_quad_base_txn1_xxv" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_txn_3"/>
							</pin_maps>
						</port_map>
			
					</port_maps>
					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank105_gty3_xxv"/>
						<parameter name="interface_type" value="lane3_tx"/>
						<parameter name="gt_inst_name" value="gt_quad_base_bank105"/>
					</parameters>
				</interface>
		
	
				<!-- bank105_gty2gty3_l_eth Interface   -->
		
				<interface mode="master" name="bank105_gty2gty3_l_eth" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank105_gty2gty3_l_eth" preset_proc="l_ethernet_preset">
					<description>Two lane GT interface over qsfp1_connector</description>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="0"/>
					</preferred_ips>

					<port_maps>
						<port_map logical_port="GTX_N" physical_port="qsfp1_lane_1_and_2_gtx_n" dir="out" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_txn_2"/>
								<pin_map port_index="1" component_pin="gt_quad_base_bank105_txn_3"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GTX_P" physical_port="qsfp1_lane_1_and_2_gtx_p" dir="out" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_txp_2"/>
								<pin_map port_index="1" component_pin="gt_quad_base_bank105_txp_3"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GRX_N" physical_port="qsfp1_lane_1_and_2_grx_n" dir="in" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_rxn_2"/>
								<pin_map port_index="1" component_pin="gt_quad_base_bank105_rxn_3"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GRX_P" physical_port="qsfp1_lane_1_and_2_grx_p" dir="in" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_rxp_2"/>
								<pin_map port_index="1" component_pin="gt_quad_base_bank105_rxp_3"/>
							</pin_maps>
						</port_map>
					</port_maps>
					<parameters>
						<parameter name="is_gt_flow_interface_master" value="true"/>
						<parameter name="gt_endpoint_interface_type" value="xilinx.com:ip:gt_quad_base:1.1"/>
						<parameter name="gt_lanes" value="2,3"/>
					</parameters>
				</interface>


	  
				<interface mode="master" name="bank105_gty2_rx_l_eth" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank105_gty2_rx_l_eth">
					<port_maps>
						<port_map logical_port="GRX_P" physical_port="gt_quad_base_rxp_intf0" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_rxp_2"/>
							</pin_maps>
						</port_map>
			
						<port_map logical_port="GRX_N" physical_port="gt_quad_base_rxn_intf0" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_rxn_2"/>
							</pin_maps>
						</port_map>
					</port_maps>
		  
					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank105_gty2gty3_l_eth"/>
						<parameter name="interface_type" value="lane2_rx"/>
						<parameter name="gt_inst_name" value="gt_quad_base_bank105"/>
					</parameters>
				</interface>
		
		
				<interface mode="master" name="bank105_gty2_tx_l_eth" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank105_gty2_tx_l_eth">
					<port_maps>
						<port_map logical_port="GTX_P" physical_port="gt_quad_base_txp_intf0" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_txp_2"/>
							</pin_maps>
						</port_map>
			
						<port_map logical_port="GTX_N" physical_port="gt_quad_base_txn_intf0" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_txn_2"/>
							</pin_maps>
						</port_map>
					</port_maps>
		  
					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank105_gty2gty3_l_eth"/>
						<parameter name="interface_type" value="lane2_tx"/>
						<parameter name="gt_inst_name" value="gt_quad_base_bank105"/>
					</parameters>
				</interface>



				<interface mode="master" name="bank105_gty3_rx_l_eth" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank105_gty3_rx_l_eth">
					<port_maps>
						<port_map logical_port="GRX_P" physical_port="gt_quad_base_rxp_intf1" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_rxp_3"/>
							</pin_maps>
						</port_map>
			
						<port_map logical_port="GRX_N" physical_port="gt_quad_base_rxn_intf1" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_rxn_3"/>
							</pin_maps>
						</port_map>
					</port_maps>
		  
					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank105_gty2gty3_l_eth"/>
						<parameter name="interface_type" value="lane3_rx"/>
						<parameter name="gt_inst_name" value="gt_quad_base_bank105"/>
					</parameters>
				</interface>
		
		
				<interface mode="master" name="bank105_gty3_tx_l_eth" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank105_gty3_tx_l_eth">
					<port_maps>
						<port_map logical_port="GTX_P" physical_port="gt_quad_base_txp_intf1" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_txp_3"/>
							</pin_maps>
						</port_map>
			
						<port_map logical_port="GTX_N" physical_port="gt_quad_base_txn_intf1" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="gt_quad_base_bank105_txn_3"/>
							</pin_maps>
						</port_map>
					</port_maps>
		  
					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank105_gty2gty3_l_eth"/>
						<parameter name="interface_type" value="lane3_tx"/>
						<parameter name="gt_inst_name" value="gt_quad_base_bank105"/>
					</parameters>
				</interface>
				
				 	
		
				<!-- gtrefclk0_bank105 -->
				<interface mode="master" name="gtrefclk0_bank105" type="xilinx.com:interface:dummy_util_buf_interface:1.0" of_component="gtrefclk0_bank105">
					<port_maps>
						<port_map logical_port="dummy1" physical_port="util_ds_buf_0_ds" dir="in" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="gtrefclk0_bank105_IBUF_DS_P"/>
								<pin_map port_index="1" component_pin="gtrefclk0_bank105_IBUF_DS_N"/>
							</pin_maps>
						</port_map>
					</port_maps>
					<parameters>
						<parameter name="gt_inst_name" value="gt_quad_base_bank105"/>
						<parameter name="order" value="1"/>
						<parameter name="buffer_inst_name" value="gtrefclk0_bank105"/>
						<parameter name="ref_clk_inst" value="GT_REFCLK0"/>
						<parameter name="frequency" value="156250000"/>
					</parameters>
				</interface>
		
				<!-- gtrefclk1_bank105 -->
	
				<!-- 		 <interface mode="master" name="gtrefclk1_bank105" type="xilinx.com:interface:dummy_util_buf_interface:1.0" of_component="gtrefclk1_bank105">
          <port_maps>
            <port_map logical_port="dummy1" physical_port="util_ds_buf_1_ds" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="gtrefclk1_bank105_IBUF_DS_P"/>
                <pin_map port_index="1" component_pin="gtrefclk1_bank105_IBUF_DS_N"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="gt_inst_name" value="gt_quad_base_bank105" />
            <parameter name="order" value="2" />
            <parameter name="buffer_inst_name" value="gtrefclk1_bank105" />
			<parameter name="ref_clk_inst" value="GT_REFCLK1" />
			<parameter name="frequency" value="156.25" />			
          </parameters>
        </interface> -->
 
				<!-- Modelling PCIe Express Interface  -->
 
				<!-- PCIe X1 MASTER Interface -->

				<interface mode="master" name="bank103_gty_pcie_x1" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank103_gty_pcie_x1" preset_proc="pcie_preset_x1">
					<description>Single lane GT interface for PCIe X1</description>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="pcie_versal" order="0"/>
					</preferred_ips>

					<port_maps>
						<port_map logical_port="GTX_N" physical_port="qsfp1_lane_0_gtx_n" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txn_0"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GTX_P" physical_port="qsfp1_lane_0_gtx_p" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txp_0"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GRX_N" physical_port="qsfp1_lane_0_grx_n" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxn_0"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GRX_P" physical_port="qsfp1_lane_0_grx_p" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxp_0"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="is_gt_flow_interface_master" value="true"/>
						<parameter name="gt_endpoint_interface_type" value="xilinx.com:ip:gt_quad_base:1.1"/>
						<parameter name="gt_lanes" value="0"/>
					</parameters>
				</interface>

				<!-- PCIe X1 Child Interfaces -->

				<interface mode="master" name="bank103_gty0_rx_pcie_x1" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank103_gty0_rx_pcie_x1">

					<port_maps>
						<port_map logical_port="GRX_P" physical_port="gt_quad_base_rxp_intf0" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxp_0"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GRX_N" physical_port="gt_quad_base_rxn_intf0" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxn_0"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank103_gty_pcie_x1"/>
						<parameter name="interface_type" value="lane0_rx"/>
						<parameter name="gt_inst_name" value="pcie_bank103"/>
					</parameters>
				</interface>

				<interface mode="master" name="bank103_gty0_tx_pcie_x1" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank103_gty0_tx_pcie_x1">

					<port_maps>
						<port_map logical_port="GTX_P" physical_port="gt_quad_base_txp_intf0" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txp_0"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GTX_N" physical_port="gt_quad_base_txn_intf0" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txp_0"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank103_gty_pcie_x1"/>
						<parameter name="interface_type" value="lane0_tx"/>
						<parameter name="gt_inst_name" value="pcie_bank103"/>
					</parameters>
				</interface>

				<!-- PCIe X2 Master Interface  -->
				
				<interface mode="master" name="bank103_gty_pcie_x2" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank103_gty_pcie_x2" preset_proc="pcie_preset_x2">
					<description>Two lane GT interface over qsfp1_connector</description>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="pcie_versal" order="0"/>
					</preferred_ips>

					<port_maps>
						<port_map logical_port="GTX_N" physical_port="qsfp1_lane_0_gtx_n" dir="out" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txn_0"/>
								<pin_map port_index="1" component_pin="pcie_bank103_txn_1"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GTX_P" physical_port="qsfp1_lane_0_gtx_p" dir="out" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txp_0"/>
								<pin_map port_index="1" component_pin="pcie_bank103_txp_1"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GRX_N" physical_port="qsfp1_lane_0_grx_n" dir="in" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxn_0"/>
								<pin_map port_index="1" component_pin="pcie_bank103_rxn_1"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GRX_P" physical_port="qsfp1_lane_0_grx_p" dir="in" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxp_0"/>
								<pin_map port_index="1" component_pin="pcie_bank103_rxp_1"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="is_gt_flow_interface_master" value="true"/>
						<parameter name="gt_endpoint_interface_type" value="xilinx.com:ip:gt_quad_base:1.1"/>
						<parameter name="gt_lanes" value="0,1"/>
					</parameters>
				</interface>

				<!-- PCIe X2 Child Interfaces  -->

				<interface mode="master" name="bank103_gty0_rx_pcie_x2" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank103_gty0_rx_pcie_x2">

					<port_maps>
						<port_map logical_port="GRX_P" physical_port="gt_quad_base_rxp_intf0" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxp_0"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GRX_N" physical_port="gt_quad_base_rxn_intf0" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxn_0"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank103_gty_pcie_x2"/>
						<parameter name="interface_type" value="lane0_rx"/>
						<parameter name="gt_inst_name" value="pcie_bank103"/>
					</parameters>
				</interface>

				<interface mode="master" name="bank103_gty0_tx_pcie_x2" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank103_gty0_tx_pcie_x2">

					<port_maps>
						<port_map logical_port="GTX_P" physical_port="gt_quad_base_txp_intf0" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txp_0"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GTX_N" physical_port="gt_quad_base_txn_intf0" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txn_0"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank103_gty_pcie_x2"/>
						<parameter name="interface_type" value="lane0_tx"/>
						<parameter name="gt_inst_name" value="pcie_bank103"/>
					</parameters>
				</interface>


				<interface mode="master" name="bank103_gty1_rx_pcie_x2" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank103_gty1_rx_pcie_x2">

					<port_maps>
						<port_map logical_port="GRX_P" physical_port="gt_quad_base_rxp_intf1" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxp_1"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GRX_N" physical_port="gt_quad_base_rxn_intf1" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxn_1"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank103_gty_pcie_x2"/>
						<parameter name="interface_type" value="lane1_rx"/>
						<parameter name="gt_inst_name" value="pcie_bank103"/>
					</parameters>
				</interface>

				<interface mode="master" name="bank103_gty1_tx_pcie_x2" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank103_gty1_tx_pcie_x2">

					<port_maps>
						<port_map logical_port="GTX_P" physical_port="gt_quad_base_txp_intf1" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txp_1"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GTX_N" physical_port="gt_quad_base_txn_intf1" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txn_1"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank103_gty_pcie_x2"/>
						<parameter name="interface_type" value="lane0_tx"/>
						<parameter name="gt_inst_name" value="pcie_bank103"/>
					</parameters>
				</interface>

				<!-- PCIe X4 Master Interface -->
				
				<interface mode="master" name="bank103_gty_pcie_x4" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank103_gty_pcie_x4" preset_proc="pcie_preset_x4">
					<description>Four lane GT interface over qsfp1_connector</description>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="pcie_versal" order="0"/>
					</preferred_ips>

					<port_maps>
						<port_map logical_port="GTX_N" physical_port="qsfp1_lane_0123_gtx_n" dir="out" left="3" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txn_0"/>
								<pin_map port_index="1" component_pin="pcie_bank103_txn_1"/>
								<pin_map port_index="2" component_pin="pcie_bank103_txn_2"/>
								<pin_map port_index="3" component_pin="pcie_bank103_txn_3"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GTX_P" physical_port="qsfp1_lane_0123_gtx_p" dir="out" left="3" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txp_0"/>
								<pin_map port_index="1" component_pin="pcie_bank103_txp_1"/>
								<pin_map port_index="2" component_pin="pcie_bank103_txp_2"/>
								<pin_map port_index="3" component_pin="pcie_bank103_txp_3"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GRX_N" physical_port="qsfp1_lane_0123_grx_n" dir="in" left="3" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxn_0"/>
								<pin_map port_index="1" component_pin="pcie_bank103_rxn_1"/>
								<pin_map port_index="2" component_pin="pcie_bank103_rxn_2"/>
								<pin_map port_index="3" component_pin="pcie_bank103_rxn_3"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GRX_P" physical_port="qsfp1_lane_0123_grx_p" dir="in" left="3" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxp_0"/>
								<pin_map port_index="1" component_pin="pcie_bank103_rxp_1"/>
								<pin_map port_index="2" component_pin="pcie_bank103_rxp_2"/>
								<pin_map port_index="3" component_pin="pcie_bank103_rxp_3"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="is_gt_flow_interface_master" value="true"/>
						<parameter name="gt_endpoint_interface_type" value="xilinx.com:ip:gt_quad_base:1.1"/>
						<parameter name="gt_lanes" value="0,1,2,3"/>
					</parameters>
				</interface>

				<!--PCIe X4 Child Interfaces  -->

				<interface mode="master" name="bank103_gty0_rx_pcie_x4" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank103_gty0_rx_pcie_x4">

					<port_maps>
						<port_map logical_port="GRX_P" physical_port="gt_quad_base_rxp_intf0" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxp_0"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GRX_N" physical_port="gt_quad_base_rxn_intf0" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxn_0"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank103_gty_pcie_x4"/>
						<parameter name="interface_type" value="lane0_rx"/>
						<parameter name="gt_inst_name" value="pcie_bank103"/>
					</parameters>
				</interface>

				<interface mode="master" name="bank103_gty0_tx_pcie_x4" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank103_gty0_tx_pcie_x4">

					<port_maps>
						<port_map logical_port="GTX_P" physical_port="gt_quad_base_txp_intf0" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txp_0"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GTX_N" physical_port="gt_quad_base_txn_intf0" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txn_0"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank103_gty_pcie_x4"/>
						<parameter name="interface_type" value="lane0_tx"/>
						<parameter name="gt_inst_name" value="pcie_bank103"/>
					</parameters>
				</interface>


				<interface mode="master" name="bank103_gty1_rx_pcie_x4" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank103_gty0_rx_pcie_x4">

					<port_maps>
						<port_map logical_port="GRX_P" physical_port="gt_quad_base_rxp_intf1" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxp_1"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GRX_N" physical_port="gt_quad_base_rxn_intf1" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxn_1"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank103_gty_pcie_x4"/>
						<parameter name="interface_type" value="lane1_rx"/>
						<parameter name="gt_inst_name" value="pcie_bank103"/>
					</parameters>
				</interface>

				<interface mode="master" name="bank103_gty1_tx_pcie_x4" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank103_gty0_tx_pcie_x4">

					<port_maps>
						<port_map logical_port="GTX_P" physical_port="gt_quad_base_txp_intf1" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txp_1"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GTX_N" physical_port="gt_quad_base_txn_intf1" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txn_1"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank103_gty_pcie_x4"/>
						<parameter name="interface_type" value="lane1_tx"/>
						<parameter name="gt_inst_name" value="pcie_bank103"/>
					</parameters>
				</interface>
  


				<interface mode="master" name="bank103_gty2_rx_pcie_x4" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank103_gty2_rx_pcie_x4">

					<port_maps>
						<port_map logical_port="GRX_P" physical_port="gt_quad_base_rxp_intf2" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxp_2"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GRX_N" physical_port="gt_quad_base_rxn_intf2" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxn_2"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank103_gty_pcie_x4"/>
						<parameter name="interface_type" value="lane2_rx"/>
						<parameter name="gt_inst_name" value="pcie_bank103"/>
					</parameters>
				</interface>

				<interface mode="master" name="bank103_gty2_tx_pcie_x4" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank103_gty2_tx_pcie_x4">

					<port_maps>
						<port_map logical_port="GTX_P" physical_port="gt_quad_base_txp_intf2" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txp_2"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GTX_N" physical_port="gt_quad_base_txn_intf2" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txn_2"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank103_gty_pcie_x4"/>
						<parameter name="interface_type" value="lane2_tx"/>
						<parameter name="gt_inst_name" value="pcie_bank103"/>
					</parameters>
				</interface>
  

				<interface mode="master" name="bank103_gty3_rx_pcie_x4" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank103_gty3_rx_pcie_x4">

					<port_maps>
						<port_map logical_port="GRX_P" physical_port="gt_quad_base_rxp_intf3" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxp_3"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GRX_N" physical_port="gt_quad_base_rxn_intf3" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxn_3"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank103_gty_pcie_x4"/>
						<parameter name="interface_type" value="lane3_rx"/>
						<parameter name="gt_inst_name" value="pcie_bank103"/>
					</parameters>
				</interface>

				<interface mode="master" name="bank103_gty3_tx_pcie_x4" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank103_gty3_tx_pcie_x4">

					<port_maps>
						<port_map logical_port="GTX_P" physical_port="gt_quad_base_txp_intf3" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txp_3"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GTX_N" physical_port="gt_quad_base_txn_intf3" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txn_3"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank103_gty_pcie_x4"/>
						<parameter name="interface_type" value="lane3_tx"/>
						<parameter name="gt_inst_name" value="pcie_bank103"/>
					</parameters>
				</interface>



				<!-- PCIe X8 master interface -->
				
				<interface mode="master" name="bank103_104_gty_pcie_x8" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank103_104_gty_pcie_x8" preset_proc="pcie_preset_x8">
					<description>Eight lane GT interface for PCIe X8</description>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="pcie_versal" order="0"/>
					</preferred_ips>

					<port_maps>
						<port_map logical_port="GTX_N" physical_port="qsfp1_8lane_gtx_n" dir="out" left="7" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txn_0"/>
								<pin_map port_index="1" component_pin="pcie_bank103_txn_1"/>
								<pin_map port_index="2" component_pin="pcie_bank103_txn_2"/>
								<pin_map port_index="3" component_pin="pcie_bank103_txn_3"/>
								<pin_map port_index="4" component_pin="pcie_bank104_txn_0"/>
								<pin_map port_index="5" component_pin="pcie_bank104_txn_1"/>
								<pin_map port_index="6" component_pin="pcie_bank104_txn_2"/>
								<pin_map port_index="7" component_pin="pcie_bank104_txn_3"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GTX_P" physical_port="qsfp1_8lane_gtx_p" dir="out" left="7" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txp_0"/>
								<pin_map port_index="1" component_pin="pcie_bank103_txp_1"/>
								<pin_map port_index="2" component_pin="pcie_bank103_txp_2"/>
								<pin_map port_index="3" component_pin="pcie_bank103_txp_3"/>
								<pin_map port_index="4" component_pin="pcie_bank104_txp_0"/>
								<pin_map port_index="5" component_pin="pcie_bank104_txp_1"/>
								<pin_map port_index="6" component_pin="pcie_bank104_txp_2"/>
								<pin_map port_index="7" component_pin="pcie_bank104_txp_3"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GRX_N" physical_port="qsfp1_8lane_grx_n" dir="in" left="7" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxn_0"/>
								<pin_map port_index="1" component_pin="pcie_bank103_rxn_1"/>
								<pin_map port_index="2" component_pin="pcie_bank103_rxn_2"/>
								<pin_map port_index="3" component_pin="pcie_bank103_rxn_3"/>
								<pin_map port_index="4" component_pin="pcie_bank104_rxn_0"/>
								<pin_map port_index="5" component_pin="pcie_bank104_rxn_1"/>
								<pin_map port_index="6" component_pin="pcie_bank104_rxn_2"/>
								<pin_map port_index="7" component_pin="pcie_bank104_rxn_3"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GRX_P" physical_port="qsfp1_8lane_grx_p" dir="in" left="7" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxp_0"/>
								<pin_map port_index="1" component_pin="pcie_bank103_rxp_1"/>
								<pin_map port_index="2" component_pin="pcie_bank103_rxp_2"/>
								<pin_map port_index="3" component_pin="pcie_bank103_rxp_3"/>
								<pin_map port_index="4" component_pin="pcie_bank104_rxp_0"/>
								<pin_map port_index="5" component_pin="pcie_bank104_rxp_1"/>
								<pin_map port_index="6" component_pin="pcie_bank104_rxp_2"/>
								<pin_map port_index="7" component_pin="pcie_bank104_rxp_3"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="is_gt_flow_interface_master" value="true"/>
						<parameter name="gt_endpoint_interface_type" value="xilinx.com:ip:gt_quad_base:1.1"/>
						<parameter name="gt_lanes" value="0,1,2,3,4,5,6,7"/>
					</parameters>
				</interface>

				<!-- PCIe X8 child interfaces for bank 103 -->
				<interface mode="master" name="bank103_gty0_rx_pcie_x8" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank103_gty0_rx_pcie_x8">

					<port_maps>
						<port_map logical_port="GRX_P" physical_port="gt_quad_base_rxp_intf0" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxp_0"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GRX_N" physical_port="gt_quad_base_rxn_intf0" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxn_0"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank103_104_gty_pcie_x8"/>
						<parameter name="interface_type" value="lane0_rx"/>
						<parameter name="gt_inst_name" value="pcie_bank103"/>
					</parameters>
				</interface>

				<interface mode="master" name="bank103_gty0_tx_pcie_x8" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank103_gty0_tx_pcie_x8">

					<port_maps>
						<port_map logical_port="GTX_P" physical_port="gt_quad_base_txp_intf0" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txp_0"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GTX_N" physical_port="gt_quad_base_txn_intf0" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txn_0"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank103_104_gty_pcie_x8"/>
						<parameter name="interface_type" value="lane0_tx"/>
						<parameter name="gt_inst_name" value="pcie_bank103"/>
					</parameters>
				</interface>

				<interface mode="master" name="bank103_gty1_rx_pcie_x8" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank103_gty1_rx_pcie_x8">

					<port_maps>
						<port_map logical_port="GRX_P" physical_port="gt_quad_base_rxp_intf1" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxp_1"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GRX_N" physical_port="gt_quad_base_rxn_intf1" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxn_1"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank103_104_gty_pcie_x8"/>
						<parameter name="interface_type" value="lane1_rx"/>
						<parameter name="gt_inst_name" value="pcie_bank103"/>
					</parameters>
				</interface>

				<interface mode="master" name="bank103_gty1_tx_pcie_x8" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank103_gty1_tx_pcie_x8">

					<port_maps>
						<port_map logical_port="GTX_P" physical_port="gt_quad_base_txp_intf1" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txp_1"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GTX_N" physical_port="gt_quad_base_txn_intf1" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txn_1"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank103_104_gty_pcie_x8"/>
						<parameter name="interface_type" value="lane1_tx"/>
						<parameter name="gt_inst_name" value="pcie_bank103"/>
					</parameters>
				</interface>
  
				<interface mode="master" name="bank103_gty2_rx_pcie_x8" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank103_gty2_rx_pcie_x8">

					<port_maps>
						<port_map logical_port="GRX_P" physical_port="gt_quad_base_rxp_intf2" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxp_2"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GRX_N" physical_port="gt_quad_base_rxn_intf2" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxn_2"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank103_104_gty_pcie_x8"/>
						<parameter name="interface_type" value="lane2_rx"/>
						<parameter name="gt_inst_name" value="pcie_bank103"/>
					</parameters>
				</interface>

				<interface mode="master" name="bank103_gty2_tx_pcie_x8" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank103_gty2_tx_pcie_x8">

					<port_maps>
						<port_map logical_port="GTX_P" physical_port="gt_quad_base_txp_intf2" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txp_2"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GTX_N" physical_port="gt_quad_base_txn_intf2" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txn_2"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank103_104_gty_pcie_x8"/>
						<parameter name="interface_type" value="lane2_tx"/>
						<parameter name="gt_inst_name" value="pcie_bank103"/>
					</parameters>
				</interface>
  
				<interface mode="master" name="bank103_gty3_rx_pcie_x8" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank103_gty3_rx_pcie_x8">

					<port_maps>
						<port_map logical_port="GRX_P" physical_port="gt_quad_base_rxp_intf3" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxp_3"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GRX_N" physical_port="gt_quad_base_rxn_intf3" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_rxn_3"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank103_104_gty_pcie_x8"/>
						<parameter name="interface_type" value="lane3_rx"/>
						<parameter name="gt_inst_name" value="pcie_bank103"/>
					</parameters>
				</interface>

				<interface mode="master" name="bank103_gty3_tx_pcie_x8" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank103_gty3_tx_pcie_x8">

					<port_maps>
						<port_map logical_port="GTX_P" physical_port="gt_quad_base_txp_intf3" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txp_3"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GTX_N" physical_port="gt_quad_base_txn_intf3" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank103_txn_3"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank103_104_gty_pcie_x8"/>
						<parameter name="interface_type" value="lane3_tx"/>
						<parameter name="gt_inst_name" value="pcie_bank103"/>
					</parameters>
				</interface>
  
				<!-- PCIe X8 Child interfaces for bank 104-->

				<interface mode="master" name="bank104_gty0_rx_pcie_x8" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank104_gty0_rx_pcie_x8">

					<port_maps>
						<port_map logical_port="GRX_P" physical_port="gt_quad_base_rxp_intf0" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank104_rxp_0"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GRX_N" physical_port="gt_quad_base_rxn_intf0" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank104_rxn_0"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank103_104_gty_pcie_x8"/>
						<parameter name="interface_type" value="lane4_rx"/>
						<parameter name="gt_inst_name" value="pcie_bank104"/>
					</parameters>
				</interface>

				<interface mode="master" name="bank104_gty0_tx_pcie_x8" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank104_gty0_tx_pcie_x8">

					<port_maps>
						<port_map logical_port="GTX_P" physical_port="gt_quad_base_txp_intf0" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank104_txp_0"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GTX_N" physical_port="gt_quad_base_txn_intf0" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank104_txn_0"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank103_104_gty_pcie_x8"/>
						<parameter name="interface_type" value="lane4_tx"/>
						<parameter name="gt_inst_name" value="pcie_bank104"/>
					</parameters>
				</interface>

				<interface mode="master" name="bank104_gty1_rx_pcie_x8" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank104_gty1_rx_pcie_x8">

					<port_maps>
						<port_map logical_port="GRX_P" physical_port="gt_quad_base_rxp_intf1" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank104_rxp_1"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GRX_N" physical_port="gt_quad_base_rxn_intf1" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank104_rxn_1"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank103_104_gty_pcie_x8"/>
						<parameter name="interface_type" value="lane5_rx"/>
						<parameter name="gt_inst_name" value="pcie_bank104"/>
					</parameters>
				</interface>

				<interface mode="master" name="bank104_gty1_tx_pcie_x8" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank104_gty1_tx_pcie_x8">

					<port_maps>
						<port_map logical_port="GTX_P" physical_port="gt_quad_base_txp_intf1" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank104_txp_1"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GTX_N" physical_port="gt_quad_base_txn_intf1" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank104_txn_1"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank103_104_gty_pcie_x8"/>
						<parameter name="interface_type" value="lane5_tx"/>
						<parameter name="gt_inst_name" value="pcie_bank104"/>
					</parameters>
				</interface>
  
				<interface mode="master" name="bank104_gty2_rx_pcie_x8" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank104_gty2_rx_pcie_x8">

					<port_maps>
						<port_map logical_port="GRX_P" physical_port="gt_quad_base_rxp_intf2" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank104_rxp_2"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GRX_N" physical_port="gt_quad_base_rxn_intf2" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank104_rxn_2"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank103_104_gty_pcie_x8"/>
						<parameter name="interface_type" value="lane6_rx"/>
						<parameter name="gt_inst_name" value="pcie_bank104"/>
					</parameters>
				</interface>

				<interface mode="master" name="bank104_gty2_tx_pcie_x8" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank104_gty2_tx_pcie_x8">

					<port_maps>
						<port_map logical_port="GTX_P" physical_port="gt_quad_base_txp_intf2" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank104_txp_2"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GTX_N" physical_port="gt_quad_base_txn_intf2" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank104_txn_2"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank103_104_gty_pcie_x8"/>
						<parameter name="interface_type" value="lane6_tx"/>
						<parameter name="gt_inst_name" value="pcie_bank104"/>
					</parameters>
				</interface>
  
				<interface mode="master" name="bank104_gty3_rx_pcie_x8" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank104_gty3_rx_pcie_x8">

					<port_maps>
						<port_map logical_port="GRX_P" physical_port="gt_quad_base_rxp_intf3" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank104_rxp_3"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GRX_N" physical_port="gt_quad_base_rxn_intf3" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank104_rxn_3"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank103_104_gty_pcie_x8"/>
						<parameter name="interface_type" value="lane7_rx"/>
						<parameter name="gt_inst_name" value="pcie_bank104"/>
					</parameters>
				</interface>

				<interface mode="master" name="bank104_gty3_tx_pcie_x8" type="xilinx.com:interface:gt_rtl:1.0" of_component="bank104_gty3_tx_pcie_x8">

					<port_maps>
						<port_map logical_port="GTX_P" physical_port="gt_quad_base_txp_intf3" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank104_txp_3"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="GTX_N" physical_port="gt_quad_base_txn_intf3" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_bank104_txn_3"/>
							</pin_maps>
						</port_map>
					</port_maps>

					<parameters>
						<parameter name="gt_flow_interface_master_name" value="bank103_104_gty_pcie_x8"/>
						<parameter name="interface_type" value="lane7_tx"/>
						<parameter name="gt_inst_name" value="pcie_bank104"/>
					</parameters>
				</interface>

				<!-- PCIE refclk interface -->
				<interface mode="master" name="pcie_refclk_bank103" type="xilinx.com:interface:dummy_util_buf_interface:1.0" of_component="pcie_refclk_bank103">
					<port_maps>
						<port_map logical_port="dummy1" physical_port="util_ds_buf_1_ds" dir="in" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_refclk_bank103_IBUF_DS_P"/>
								<pin_map port_index="1" component_pin="pcie_refclk_bank103_IBUF_DS_N"/>
							</pin_maps>
						</port_map>
					</port_maps>
					<parameters>
						<parameter name="gt_inst_name" value="pcie_bank103"/>
						<parameter name="order" value="1"/>
						<parameter name="buffer_inst_name" value="pcie_refclk_bank103"/>
						<parameter name="ref_clk_inst" value="GT_REFCLK0"/>
						<parameter name="frequency" value="100000000"/>
					</parameters>
				</interface>
 
 
			</interfaces>
    
		</component>
	
	
		<!-- <component name="ps_pmc_fixed_io" display_name="PS8 fixed IO" type="chip" sub_type="fixed_io" major_group=""/>	 -->
	
		<component name="ps_pmc_fixed_io" display_name="PS-PMC Fixed IO" type="chip" sub_type="fixed_io" major_group="MIO interface" part_name="Versal CIPS" vendor="Xilinx">
			<description>Versal CIPS component</description>
			<component_modes>
				<component_mode name="ps_pmc_fixed_io" display_name="ps_pmc_fixed_io">
					<interfaces>
						<interface name="ps_pmc_fixed_io"/>
					</interfaces>
				</component_mode>
		
				<component_mode name="ps_pmc_fixed_io_OSPI" display_name="ps_pmc_fixed_io_OSPI">
					<interfaces>
						<interface name="ps_pmc_fixed_io_OSPI"/>
					</interfaces>
				</component_mode>
		
				<component_mode name="ps_pmc_fixed_io_eMMC" display_name="ps_pmc_fixed_io_eMMC">
					<interfaces>
						<interface name="ps_pmc_fixed_io_eMMC"/>
					</interfaces>
				</component_mode>
			</component_modes>
		</component>
   
		<component name="ddr4_dimm1" display_name="DDR4 DIMM1" type="chip" sub_type="ddr" major_group="External Memory" part_name="MTA9ADF1G72AZ-3G2E1" vendor="Micron" spec_url="https://www.micron.com/">
			<description>8GB DDR4 SDRAM DIMM1</description>
			<parameters>
				<parameter name="ddr_type" value="ddr4"/>
				<parameter name="size" value="4GB"/>
			</parameters>
	  
			<component_modes>
				<component_mode name="ddr4_dimm1" display_name="ddr4_dimm1">
					<interfaces>
						<interface name="ddr4_dimm1"/>
						<interface name="ddr4_dimm1_sma_clk" optional="true"/>
					</interfaces>
				</component_mode>
			</component_modes>
		</component>
	

		<component name="LPDDR4_Controller0" display_name="LPDDR4_Controller0(LP0 AND LP1)" type="chip" sub_type="ddr" major_group="External Memory" part_name="MT40A1G16RC-062E:B" vendor="Micron" spec_url="https://www.micron.com/">
			<description>16GBIT LPDDR4 memory</description>
			<parameters>
				<parameter name="ddr_type" value="LPDDR4"/>
				<parameter name="size" value="16GB"/>
			</parameters>
	  
			<component_modes>
				<component_mode name="LPDDR4_Controller0" display_name="LPDDR4_Controller0">
					<interfaces>
						<interface name="ch0_lpddr4_c0"/>
						<interface name="ch1_lpddr4_c0" optional="true"/>
						<interface name="lpddr4_sma_clk1" optional="true"/>
					</interfaces>
				</component_mode>
			</component_modes>
		</component>
	
	
		<component name="LPDDR4_Controller1" display_name="LPDDR4_Controller1(LP2 AND LP3)" type="chip" sub_type="ddr" major_group="External Memory" part_name="MT40A1G16RC-062E:B" vendor="Micron" spec_url="https://www.micron.com/">
			<description>16GBIT LPDDR4 memory</description>
			<parameters>
				<parameter name="ddr_type" value="LPDDR4"/>
				<parameter name="size" value="16GB"/>
			</parameters>
	  
			<component_modes>
				<component_mode name="LPDDR4_Controller1" display_name="LPDDR4_Controller1">
					<interfaces>
						<interface name="ch0_lpddr4_c1"/>
						<interface name="ch1_lpddr4_c1" optional="true"/>
						<interface name="lpddr4_sma_clk2" optional="true"/>
					</interfaces>
				</component_mode>
			</component_modes>
		</component>
	
	
		<component name="ddr4_dimm1_sma_clk" display_name="DDR4 DIMM1 SMA Clock" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="Si5332ED10480-GM1" vendor="Silicon Labs" spec_url="www.silabs.com">
			<description>LVDS differential 200 MHz oscillator used for DDR4 Controller</description>
			<parameters>
				<parameter name="frequency" value="200000000"/>
			</parameters>
		</component>
	
	
		<component name="ddr4_dimm2_sma_clk" display_name="DDR4 DIMM2 SMA Clock" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="Si5332ED10480-GM1" vendor="Silicon Labs" spec_url="www.silabs.com">
			<description>LVDS differential 200 MHz oscillator used for DDR4 Controller</description>
			<parameters>
				<parameter name="frequency" value="200000000"/>
			</parameters>
		</component>
	
	
		<component name="lpddr4_sma_clk1" display_name="LPDDR4 SMA Clock 1" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="Si5332ED10480-GM1" vendor="Silicon Labs" spec_url="www.silabs.com">
			<description>LVDS differential 100 MHz oscillator used for LPDDR4 Controller</description>
			<parameters>
				<parameter name="frequency" value="200000000"/>
			</parameters>
		</component>
	
	
		<component name="lpddr4_sma_clk2" display_name="LPDDR4 SMA Clock 2" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="Si5332ED10480-GM1" vendor="Silicon Labs" spec_url="www.silabs.com">
			<description>LVDS differential 100 MHz oscillator used for LPDDR4 Controller</description>
			<parameters>
				<parameter name="frequency" value="200000000"/>
			</parameters>
		</component>
	

		<component name="uart2_bank306" display_name="UART2 bank306" type="chip" sub_type="uart" major_group="Miscellaneous" part_name="CP2105-F01-GM" vendor="SiliconLabs">
			<description>USB-to-UART Bridge, which allows serial communication to host computer with a USB port</description>
			<pins>
				<pin index="0" name="uart2_bank306_tx" iostandard="LVCMOS18"/>
				<pin index="1" name="uart2_bank306_rx" iostandard="LVCMOS18"/>
			</pins>
		</component>
	

		<component name="gpio_pb" display_name="GPIO PB" type="chip" sub_type="led" major_group="General Purpose Input or Output" part_name="SML-LX0603GW-TR" vendor="LUMEX">
			<description>GPIO Push Buttons</description>
		</component>
	
		<component name="gpio_dp" display_name="GPIO DIP" type="chip" sub_type="led" major_group="General Purpose Input or Output" part_name="SML-LX0603GW-TR" vendor="LUMEX">
			<description>GPIO DIP Switches</description>
		</component>

		<component name="gpio_led" display_name="GPIO LED" type="chip" sub_type="led" major_group="General Purpose Input or Output" part_name="SML-LX0603GW-TR" vendor="LUMEX">
			<description>GPIO LEDs</description>
		</component>
			
		<component name="dc_pl_gpio" display_name="DC PL GPIO" type="chip" sub_type="led" major_group="General Purpose Input or Output" part_name="SML-LX0603GW-TR" vendor="LUMEX">
			<description>DC PL GPIO</description>
		</component>

		<component name="sysctlr_gpio" display_name="Sysctlr GPIO" type="chip" sub_type="led" major_group="General Purpose Input or Output" part_name="SML-LX0603GW-TR" vendor="LUMEX">
			<description>System Controller GPIO</description>
		</component>
	

		<component name="bank105_gty2_axi_eth" display_name="AXI_ethernet on Bank 105 GTY2" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>AXI_ethernet on Bank 105 GTY2</description>
		</component>
		
		<component name="bank105_gty2_rx_axi_eth" display_name="AXI_ethernet RX on  Bank 105 GTY2" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>AXI_ethernet RX on  Bank 105 GTY2</description>
		</component>

		<component name="bank105_gty2_tx_axi_eth" display_name="AXI_ethernet TX on Bank 105 GTY2" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>AXI_ethernet TX on Bank 105 GTY2</description>
		</component>


		<component name="bank105_gty3_axi_eth" display_name="AXI_ethernet on Bank 105 GTY3" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>AXI_ethernet on Bank 105 GTY3</description>
		</component>
		
		<component name="bank105_gty3_rx_axi_eth" display_name="AXI_ethernet RX on  Bank 105 GTY3" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>AXI_ethernet RX on  Bank 105 GTY3</description>
		</component>

		<component name="bank105_gty3_tx_axi_eth" display_name="AXI_ethernet TX on Bank 105 GTY3" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>AXI_ethernet TX on Bank 105 GTY3</description>
		</component>


		
		<component name="bank105_gty2_xxv" display_name="XXV on Bank105 GTY2" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>XXV on Bank105 GTY2</description>
		</component>

		<component name="bank105_gty2_rx_xxv" display_name="XXV RX on Bank105 GTY2" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>XXV RX on Bank105 GTY2</description>
		</component>

		<component name="bank105_gty2_tx_xxv" display_name="XXV TX on Bank105 GTY2" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>XXV TX on Bank105 GTY2"</description>
		</component>
	
		<component name="bank105_gty3_xxv" display_name="XXV on Bank105 GTY3" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>XXV on Bank105 GTY3</description>
		</component>

		<component name="bank105_gty3_rx_xxv" display_name="XXV RX on Bank105 GTY3" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>XXV RX on Bank105 GTY3</description>
		</component>

		<component name="bank105_gty3_tx_xxv" display_name="XXV TX on Bank105 GTY3" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>XXV TX on Bank105 GTY3</description>
		</component>
	
		<component name="bank105_gty2gty3_l_eth" display_name="L_Ethernet with 50G on Bank105 GTY2,GTY3" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>L_Ethernet with 50G on Bank105 GTY2,GTY3</description>
		</component>
			
		<component name="bank105_gty2_rx_l_eth" display_name="L_Ethernet RX with 50G on Bank105 GTY2" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>L_Ethernet RX with 50G on Bank105 GTY2</description>
		</component>

		<component name="bank105_gty2_tx_l_eth" display_name="L_Ethernet TX with 50G on Bank105 GTY2" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>L_Ethernet TX with 50G on Bank105 GTY2</description>
		</component>

		<component name="bank105_gty3_rx_l_eth" display_name="L_Ethernet RX with 50G on Bank105 GTY3" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>L_Ethernet RX with 50G on Bank105 GTY3</description>
		</component>

		<component name="bank105_gty3_tx_l_eth" display_name="L_Ethernet TX with 50G on Bank105 GTY3" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>L_Ethernet TX with 50G on Bank105 GTY3</description>
		</component>
	
		<component name="gtrefclk0_bank105" display_name="GT REFCLK0 on Bank 105" type="chip" sub_type="mgt_clock" major_group="Ethernet Configurations" vendor="Marvell" spec_url="www.marvell.com">
			<description>GT REFCLK0 on Bank 105"</description>
		</component>
	
		<!-- 	<component name="gtrefclk1_bank105" display_name="GT REFCLK1 on Bank 105" type="chip" sub_type="mgt_clock" major_group="Ethernet Configurations"  vendor="Marvell" spec_url="www.marvell.com">
      <description>GT REFCLK1 on Bank 105</description>
    </component>
	 -->
	 
<!-- PCIe Components  -->

		<!-- PCIe X1 MASTER component definition -->
		<component name="bank103_gty_pcie_x1" display_name="PCIE X1 On BANK103 GTY" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE X1 on Bank103 GT0</description>
		</component>

		<!-- PCIe X1 CHILD component definition -->
		<component name="bank103_gty0_rx_pcie_x1" display_name="pcie RX on Bank103 GTY0" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE RX on Bank103 GTY0</description>
		</component>
		<component name="bank103_gty0_tx_pcie_x1" display_name="pcie TX on Bank103 GTY0" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE TX on Bank103 GTY0</description>
		</component>

		<!-- PCIe X2 MASTER component definition -->
		<component name="bank103_gty_pcie_x2" display_name="PCIE X2 On BANK103 GTY" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE on Bank103 GT01</description>
		</component>

		<!-- PCIe X2 CHILD component definition -->
		<component name="bank103_gty0_rx_pcie_x2" display_name="pcie RX on Bank103 GTY0" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE RX on Bank103 GTY0</description>
		</component>
		<component name="bank103_gty0_tx_pcie_x2" display_name="pcie TX on Bank103 GTY0" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE TX on Bank103 GTY0</description>
		</component>
		<component name="bank103_gty1_rx_pcie_x2" display_name="pcie RX on Bank103 GTY1" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE RX on Bank103 GTY1</description>
		</component>
		<component name="bank103_gty1_tx_pcie_x2" display_name="pcie TX on Bank103 GTY1" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE TX on Bank103 GTY1</description>
		</component>

		<!--PCIe X4 MASTER component definition-->
		<component name="bank103_gty_pcie_x4" display_name="PCIE X4 On BANK103 GTY" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE on Bank103 GT0</description>
		</component>

		<!--PCIe X4 CHILD component definition-->
		<component name="bank103_gty0_rx_pcie_x4" display_name="pcie RX on Bank103 GTY0" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE RX on Bank103 GTY0</description>
		</component>
		<component name="bank103_gty0_tx_pcie_x4" display_name="pcie TX on Bank103 GTY0" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE TX on Bank103 GTY0</description>
		</component>
		<component name="bank103_gty1_rx_pcie_x4" display_name="pcie RX on Bank103 GTY1" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE RX on Bank103 GTY1</description>
		</component>
		<component name="bank103_gty1_tx_pcie_x4" display_name="pcie TX on Bank103 GTY1" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE TX on Bank103 GTY1</description>
		</component>

		<component name="bank103_gty2_rx_pcie_x4" display_name="pcie RX on Bank103 GTY2" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE RX on Bank103 GTY2</description>
		</component>
		<component name="bank103_gty2_tx_pcie_x4" display_name="pcie TX on Bank103 GTY2" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE TX on Bank103 GTY2</description>
		</component>
		<component name="bank103_gty3_rx_pcie_x4" display_name="pcie RX on Bank103 GTY3" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE RX on Bank103 GTY3</description>
		</component>
		<component name="bank103_gty3_tx_pcie_x4" display_name="pcie TX on Bank103 GTY3" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE TX on Bank103 GTY3</description>
		</component>
	


		<!--PCIe X8 MASTER component definition-->
		<component name="bank103_104_gty_pcie_x8" display_name="PCIE X8 on Bank103 and Bank 104 GTY" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE X8 on Bank103 and Bank 104 GT</description>
		</component>

		<!--PCIe X8 CHILD component definition Bank 103-->
		<component name="bank103_gty0_rx_pcie_x8" display_name="pcie RX on Bank103 GTY0" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE RX on Bank103 GTY0</description>
		</component>
		<component name="bank103_gty0_tx_pcie_x8" display_name="pcie TX on Bank103 GTY0" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE TX on Bank103 GTY0</description>
		</component>
		<component name="bank103_gty1_rx_pcie_x8" display_name="pcie RX on Bank103 GTY1" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE RX on Bank103 GTY1</description>
		</component>
		<component name="bank103_gty1_tx_pcie_x8" display_name="pcie TX on Bank103 GTY1" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE TX on Bank103 GTY1</description>
		</component>

		<component name="bank103_gty2_rx_pcie_x8" display_name="pcie RX on Bank103 GTY2" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE RX on Bank103 GTY2</description>
		</component>
		<component name="bank103_gty2_tx_pcie_x8" display_name="pcie TX on Bank103 GTY2" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE TX on Bank103 GTY2</description>
		</component>
		<component name="bank103_gty3_rx_pcie_x8" display_name="pcie RX on Bank103 GTY3" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE RX on Bank103 GTY3</description>
		</component>
		<component name="bank103_gty3_tx_pcie_x8" display_name="pcie TX on Bank103 GTY3" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE TX on Bank103 GTY3</description>
		</component>

		<!--PCIe X8 CHILD component definition Bank 104-->
		<component name="bank104_gty0_rx_pcie_x8" display_name="pcie RX on Bank104 GTY0" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE RX on Bank104 GTY0</description>
		</component>
		<component name="bank104_gty0_tx_pcie_x8" display_name="pcie TX on Bank104 GTY0" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE TX on Bank104 GTY0</description>
		</component>
		<component name="bank104_gty1_rx_pcie_x8" display_name="pcie RX on Bank104 GTY1" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE RX on Bank104 GTY1</description>
		</component>
		<component name="bank104_gty1_tx_pcie_x8" display_name="pcie TX on Bank104 GTY1" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE TX on Bank104 GTY1</description>
		</component>

		<component name="bank104_gty2_rx_pcie_x8" display_name="pcie RX on Bank104 GTY2" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE RX on Bank104 GTY2</description>
		</component>
		<component name="bank104_gty2_tx_pcie_x8" display_name="pcie TX on Bank104 GTY2" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE TX on Bank104 GTY2</description>
		</component>
		<component name="bank104_gty3_rx_pcie_x8" display_name="pcie RX on Bank104 GTY3" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE RX on Bank104 GTY3</description>
		</component>
		<component name="bank104_gty3_tx_pcie_x8" display_name="pcie TX on Bank104 GTY3" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE TX on Bank104 GTY3</description>
		</component>

		<component name="pcie_refclk_bank103" display_name="PCIE REFCLK on Bank 103" type="chip" sub_type="mgt_clock" major_group="Ethernet Configurations" vendor="Marvell" spec_url="www.marvell.com">
			<description>PCIE REFCLK on Bank 103"</description>
		</component>

		
	</components>
  

  
	<jtag_chains>
		<jtag_chain name="chain1">
			<position name="0" component="part0"/>
		</jtag_chain>
	</jtag_chains>
  
  
	<connections>
  
		<connection name="part0_ddr4_dimm1_sma_clk" component1="part0" component2="ddr4_dimm1_sma_clk">
			<connection_map name="part0_ddr4_dimm1_sma_clk_1" typical_delay="5" c1_st_index="0" c1_end_index="1" c2_st_index="0" c2_end_index="1"/>
		</connection>
			
		<connection name="part0_lpddr4_sma_clk1" component1="part0" component2="lpddr4_sma_clk1">
			<connection_map name="part0_lpddr4_sma_clk1_1" typical_delay="5" c1_st_index="2" c1_end_index="3" c2_st_index="0" c2_end_index="1"/>
		</connection>
			
		<connection name="part0_lpddr4_sma_clk2" component1="part0" component2="lpddr4_sma_clk2">
			<connection_map name="part0_lpddr4_sma_clk2_1" typical_delay="5" c1_st_index="4" c1_end_index="5" c2_st_index="0" c2_end_index="1"/>
		</connection>
		
		<connection name="part0_uart2_bank306" component1="part0" component2="uart2_bank306">
			<connection_map name="part0_uart2_bank306_1" typical_delay="5" c1_st_index="6" c1_end_index="7" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<connection name="part0_gpio_pb" component1="part0" component2="gpio_pb">
			<connection_map name="part0_gpio_pb_1" typical_delay="5" c1_st_index="12" c1_end_index="13" c2_st_index="0" c2_end_index="1"/>
		</connection>
						
		<connection name="part0_gpio_dp" component1="part0" component2="gpio_dp">
			<connection_map name="part0_gpio_dp_1" typical_delay="5" c1_st_index="14" c1_end_index="17" c2_st_index="0" c2_end_index="3"/>
		</connection>

		<connection name="part0_gpio_led" component1="part0" component2="gpio_led">
			<connection_map name="part0_gpio_led_1" typical_delay="5" c1_st_index="18" c1_end_index="21" c2_st_index="0" c2_end_index="3"/>
		</connection>
			
		<connection name="part0_dc_pl_gpio" component1="part0" component2="dc_pl_gpio">
			<connection_map name="part0_dc_pl_gpio_1" typical_delay="5" c1_st_index="22" c1_end_index="25" c2_st_index="0" c2_end_index="3"/>
		</connection>

		<connection name="part0_sysctlr_gpio" component1="part0" component2="sysctlr_gpio">
			<connection_map name="part0_sysctlr_gpio_1" typical_delay="5" c1_st_index="26" c1_end_index="31" c2_st_index="0" c2_end_index="5"/>
		</connection>
			
		<connection name="part0_ddr4_dimm1" component1="part0" component2="ddr4_dimm1">
			<connection_map name="part0_ddr4_dimm1_1" typical_delay="5" c1_st_index="100" c1_end_index="233" c2_st_index="0" c2_end_index="133"/>
		</connection>
			
		<connection name="part0_LPDDR4_Controller0" component1="part0" component2="LPDDR4_Controller0">
			<connection_map name="part0_ddr4_dimm1_1" typical_delay="5" c1_st_index="300" c1_end_index="433" c2_st_index="0" c2_end_index="133"/>
		</connection>

		<connection name="part0_LPDDR4_Controller1" component1="part0" component2="LPDDR4_Controller1">
			<connection_map name="part0_ddr4_dimm1_1" typical_delay="5" c1_st_index="500" c1_end_index="633" c2_st_index="0" c2_end_index="133"/>
		</connection>
			
		<!-- AXI Etherent connection map 			 -->
		<connection name="part0_qsfp1_lane1_axi_eth" component1="part0" component2="bank105_gty2_axi_eth">
			<connection_map name="part0_qsfp1_lane1_axi_eth" typical_delay="5" c1_st_index="1100" c1_end_index="1103" c2_st_index="0" c2_end_index="3"/>
		</connection>
			
		<connection name="part0_qsfp1_rx0_axi_eth" component1="part0" component2="bank105_gty2_rx_axi_eth">
			<connection_map name="part0_qsfp1_rx0_axi_eth" typical_delay="5" c1_st_index="1100" c1_end_index="1101" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<connection name="part0_qsfp1_tx0_axi_eth" component1="part0" component2="bank105_gty2_tx_axi_eth">
			<connection_map name="part0_qsfp1_tx0_axi_eth" typical_delay="5" c1_st_index="1102" c1_end_index="1103" c2_st_index="0" c2_end_index="1"/>
		</connection>
			
		<connection name="part0_bank105_gty3_axi_eth" component1="part0" component2="bank105_gty3_axi_eth">
			<connection_map name="part0_bank105_gty3_axi_eth" typical_delay="5" c1_st_index="1104" c1_end_index="1107" c2_st_index="0" c2_end_index="3"/>
		</connection>
			
		<connection name="part0_bank105_gty3_rx_axi_eth" component1="part0" component2="bank105_gty3_rx_axi_eth">
			<connection_map name="part0_bank105_gty3_rx_axi_eth" typical_delay="5" c1_st_index="1104" c1_end_index="1105" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<connection name="part0_bank105_gty3_tx_axi_eth" component1="part0" component2="bank105_gty3_tx_axi_eth">
			<connection_map name="part0_bank105_gty3_tx_axi_eth" typical_delay="5" c1_st_index="1106" c1_end_index="1107" c2_st_index="0" c2_end_index="1"/>
		</connection>
			

		<!-- XXV Lane1 connection map 			 -->

		<connection name="part0_bank105_gty2_xxv" component1="part0" component2="bank105_gty2_xxv">
			<connection_map name="part0_bank105_gty2_xxv" typical_delay="5" c1_st_index="1100" c1_end_index="1103" c2_st_index="0" c2_end_index="3"/>
		</connection>

		<connection name="part0_bank105_gty2_rx_xxv" component1="part0" component2="bank105_gty2_rx_xxv">
			<connection_map name="part0_bank105_gty2_rx_xxv" typical_delay="5" c1_st_index="1100" c1_end_index="1101" c2_st_index="0" c2_end_index="1"/>
		</connection>
			
		<connection name="part0_bank105_gty2_tx_xxv" component1="part0" component2="bank105_gty2_tx_xxv">
			<connection_map name="part0_bank105_gty2_tx_xxv" typical_delay="5" c1_st_index="1102" c1_end_index="1103" c2_st_index="0" c2_end_index="1"/>
		</connection>
			
			
		<!-- XXV Lane2 connection map 			 -->
	
		<connection name="part0_bank105_gty3_xxv" component1="part0" component2="bank105_gty3_xxv">
			<connection_map name="part0_qsfp1_lane2" typical_delay="5" c1_st_index="1104" c1_end_index="1107" c2_st_index="0" c2_end_index="3"/>
		</connection>

		<connection name="part0_bank105_gty3_rx_xxv" component1="part0" component2="bank105_gty3_rx_xxv">
			<connection_map name="part0_bank105_gty3_rx_xxv" typical_delay="5" c1_st_index="1104" c1_end_index="1105" c2_st_index="0" c2_end_index="1"/>
		</connection>
			
		<connection name="part0_bank105_gty3_tx_xxv" component1="part0" component2="bank105_gty3_tx_xxv">
			<connection_map name="part0_bank105_gty3_tx_xxv" typical_delay="5" c1_st_index="1106" c1_end_index="1107" c2_st_index="0" c2_end_index="1"/>
		</connection>
			
		
		<!-- GT REFCLK connection map 			 -->

		<connection name="part0_gtrefclk0_bank105" component1="part0" component2="gtrefclk0_bank105">
			<connection_map name="part0_gtrefclk0_bank200" typical_delay="5" c1_st_index="1200" c1_end_index="1201" c2_st_index="0" c2_end_index="1"/>
		</connection>
			
		<!-- 			<connection name="part0_gtrefclk1_bank105" component1="part0" component2="gtrefclk1_bank105">
			  <connection_map name="part0_gtrefclk0_bank200" typical_delay="5" c1_st_index="1202" c1_end_index="1203" c2_st_index="0" c2_end_index="1"/>
			</connection> -->
			
		<!-- L_Etherent connection map 			 -->
						
		<connection name="part0_bank105_gty2gty3_l_eth" component1="part0" component2="bank105_gty2gty3_l_eth">
			<connection_map name="part0_bank105_gty2gty3_l_eth" typical_delay="5" c1_st_index="1100" c1_end_index="1107" c2_st_index="0" c2_end_index="7"/>
		</connection>

		<connection name="part0_bank105_gty2_rx_l_eth" component1="part0" component2="bank105_gty2_rx_l_eth">
			<connection_map name="part0_bank105_gty2_rx_l_eth" typical_delay="5" c1_st_index="1100" c1_end_index="1101" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<connection name="part0_bank105_gty2_tx_l_eth" component1="part0" component2="bank105_gty2_tx_l_eth">
			<connection_map name="part0_bank105_gty2_tx_l_eth" typical_delay="5" c1_st_index="1102" c1_end_index="1103" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<connection name="part0_bank105_gty3_rx_l_eth" component1="part0" component2="bank105_gty3_rx_l_eth">
			<connection_map name="part0_bank105_gty3_rx_l_eth" typical_delay="5" c1_st_index="1104" c1_end_index="1105" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<connection name="part0_bank105_gty3_tx_l_eth" component1="part0" component2="bank105_gty3_tx_l_eth">
			<connection_map name="part0_bank105_gty3_tx_l_eth" typical_delay="5" c1_st_index="1106" c1_end_index="1107" c2_st_index="0" c2_end_index="1"/>
		</connection>

<!-- PCIe connection map  -->

		<!-- pcie connection map                        -->

		<connection name="part0_bank103_gty_pcie_x1" component1="part0" component2="bank103_gty_pcie_x1">
			<connection_map name="part0_bank103_gty_pcie1" typical_delay="5" c1_st_index="1000" c1_end_index="1001" c2_st_index="0" c2_end_index="1"/>
			<connection_map name="part0_bank103_gty_pcie2" typical_delay="5" c1_st_index="1032" c1_end_index="1033" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<!-- pcie lane0 rx conn-->
		<connection name="part0_bank103_gty0_rx_pcie_x1" component1="part0" component2="bank103_gty0_rx_pcie_x1">
			<connection_map name="part0_bank103_gty0_rx_pcie_x1" typical_delay="5" c1_st_index="1000" c1_end_index="1001" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<!-- pcie lane0 tx conn-->
		<connection name="part0_bank103_gty0_tx_pcie_x1" component1="part0" component2="bank103_gty0_tx_pcie_x1">
			<connection_map name="part0_bank103_gty0_tx_pcie_x1" typical_delay="5" c1_st_index="1032" c1_end_index="1033" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<!-- pcie connection map                        -->

		<connection name="part0_bank103_gty_pcie_x2" component1="part0" component2="bank103_gty_pcie_x2">
			<connection_map name="part0_bank103_gty00_pcie1" typical_delay="5" c1_st_index="1000" c1_end_index="1001" c2_st_index="0" c2_end_index="1"/>
			<connection_map name="part0_bank103_gty01_pcie2" typical_delay="5" c1_st_index="1032" c1_end_index="1033" c2_st_index="0" c2_end_index="1"/>
			<connection_map name="part0_bank103_gty01_pcie3" typical_delay="5" c1_st_index="1003" c1_end_index="1002" c2_st_index="0" c2_end_index="1"/>
			<connection_map name="part0_bank103_gty01_pcie4" typical_delay="5" c1_st_index="1034" c1_end_index="1035" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<!-- pcie lane0 rx conn-->
		<connection name="part0_bank103_gty0_rx_pcie_x2" component1="part0" component2="bank103_gty0_rx_pcie_x2">
			<connection_map name="part0_bank103_gty0_rx_pcie_x2" typical_delay="5" c1_st_index="1000" c1_end_index="1001" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<!-- pcie lane0 tx conn-->
		<connection name="part0_bank103_gty0_tx_pcie_x2" component1="part0" component2="bank103_gty0_tx_pcie_x2">
			<connection_map name="part0_bank103_gty0_tx_pcie_x2" typical_delay="5" c1_st_index="1032" c1_end_index="1033" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<!-- pcie lane1 rx conn-->
		<connection name="part0_bank103_gty1_rx_pcie_x2" component1="part0" component2="bank103_gty1_rx_pcie_x2">
			<connection_map name="part0_bank103_gty1_rx_pcie_x2" typical_delay="5" c1_st_index="1002" c1_end_index="1003" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<!-- pcie lane1 tx conn-->
		<connection name="part0_bank103_gty1_tx_pcie_x2" component1="part0" component2="bank103_gty1_tx_pcie_x2">
			<connection_map name="part0_bank103_gty1_tx_pcie_x2" typical_delay="5" c1_st_index="1034" c1_end_index="1035" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<!-- pcie connection map                        -->

		<connection name="part0_bank103_gty_pcie_x4" component1="part0" component2="bank103_gty_pcie_x4">
			<connection_map name="part0_bank103_gty012_pcie1" typical_delay="5" c1_st_index="1000" c1_end_index="1001" c2_st_index="0" c2_end_index="1"/>
			<connection_map name="part0_bank103_gty012_pcie2" typical_delay="5" c1_st_index="1032" c1_end_index="1033" c2_st_index="0" c2_end_index="1"/>
			<connection_map name="part0_bank103_gty012_pcie3" typical_delay="5" c1_st_index="1002" c1_end_index="1003" c2_st_index="0" c2_end_index="1"/>
			<connection_map name="part0_bank103_gty012_pcie4" typical_delay="5" c1_st_index="1034" c1_end_index="1035" c2_st_index="0" c2_end_index="1"/>
			<connection_map name="part0_bank103_gty012_pcie5" typical_delay="5" c1_st_index="1004" c1_end_index="1005" c2_st_index="0" c2_end_index="1"/>
			<connection_map name="part0_bank103_gty012_pcie6" typical_delay="5" c1_st_index="1036" c1_end_index="1037" c2_st_index="0" c2_end_index="1"/>
			<connection_map name="part0_bank103_gty012_pcie7" typical_delay="5" c1_st_index="1006" c1_end_index="1007" c2_st_index="0" c2_end_index="1"/>
			<connection_map name="part0_bank103_gty012_pcie8" typical_delay="5" c1_st_index="1038" c1_end_index="1039" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<!-- pcie lane0 rx conn-->
		<connection name="part0_bank103_gty0_rx_pcie_x4" component1="part0" component2="bank103_gty0_rx_pcie_x4">
			<connection_map name="part0_bank103_gty0_rx_pcie_x4" typical_delay="5" c1_st_index="1000" c1_end_index="1001" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<!-- pcie lane0 tx conn-->
		<connection name="part0_bank103_gty0_tx_pcie_x4" component1="part0" component2="bank103_gty0_tx_pcie_x4">
			<connection_map name="part0_bank103_gty0_tx_pcie_x4" typical_delay="5" c1_st_index="1032" c1_end_index="1033" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<!-- pcie lane1 rx conn-->
		<connection name="part0_bank103_gty1_rx_pcie_x4" component1="part0" component2="bank103_gty1_rx_pcie_x4">
			<connection_map name="part0_bank103_gty1_rx_pcie_x4" typical_delay="5" c1_st_index="1002" c1_end_index="1003" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<!-- pcie lane1 tx conn-->
		<connection name="part0_bank103_gty1_tx_pcie_x4" component1="part0" component2="bank103_gty1_tx_pcie_x4">
			<connection_map name="part0_bank103_gty1_tx_pcie_x4" typical_delay="5" c1_st_index="1034" c1_end_index="1035" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<!-- pcie lane2 rx conn-->
		<connection name="part0_bank103_gty2_rx_pcie_x4" component1="part0" component2="bank103_gty2_rx_pcie_x4">
			<connection_map name="part0_bank103_gty2_rx_pcie_x4" typical_delay="5" c1_st_index="1004" c1_end_index="1005" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<!-- pcie lane0 tx conn-->
		<connection name="part0_bank103_gty2_tx_pcie_x4" component1="part0" component2="bank103_gty2_tx_pcie_x4">
			<connection_map name="part0_bank103_gty2_tx_pcie_x4" typical_delay="5" c1_st_index="1036" c1_end_index="1037" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<!-- pcie lane1 rx conn-->
		<connection name="part0_bank103_gty3_rx_pcie_x4" component1="part0" component2="bank103_gty3_rx_pcie_x4">
			<connection_map name="part0_bank103_gty3_rx_pcie_x4" typical_delay="5" c1_st_index="1006" c1_end_index="1007" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<!-- pcie lane1 tx conn-->
		<connection name="part0_bank103_gty3_tx_pcie_x4" component1="part0" component2="bank103_gty3_tx_pcie_x4">
			<connection_map name="part0_bank103_gty1_tx_pcie_x4" typical_delay="5" c1_st_index="1038" c1_end_index="1039" c2_st_index="0" c2_end_index="1"/>
		</connection>


		<connection name="part0_bank103_104_gty_pcie_x8" component1="part0" component2="bank103_104_gty_pcie_x8">
			<connection_map name="part0_bank103_104_gty0123_pcie1" typical_delay="5" c1_st_index="1000" c1_end_index="1001" c2_st_index="0" c2_end_index="1"/>
			<connection_map name="part0_bank103_104_gty0123_pcie2" typical_delay="5" c1_st_index="1032" c1_end_index="1033" c2_st_index="0" c2_end_index="1"/>
			<connection_map name="part0_bank103_104_gty0123_pcie3" typical_delay="5" c1_st_index="1002" c1_end_index="1003" c2_st_index="0" c2_end_index="1"/>
			<connection_map name="part0_bank103_104_gty0123_pcie4" typical_delay="5" c1_st_index="1034" c1_end_index="1035" c2_st_index="0" c2_end_index="1"/>
			<connection_map name="part0_bank103_104_gty0123_pcie5" typical_delay="5" c1_st_index="1004" c1_end_index="1005" c2_st_index="0" c2_end_index="1"/>
			<connection_map name="part0_bank103_104_gty0123_pcie6" typical_delay="5" c1_st_index="1036" c1_end_index="1037" c2_st_index="0" c2_end_index="1"/>
			<connection_map name="part0_bank103_104_gty0123_pcie7" typical_delay="5" c1_st_index="1006" c1_end_index="1007" c2_st_index="0" c2_end_index="1"/>
			<connection_map name="part0_bank103_104_gty0123_pcie8" typical_delay="5" c1_st_index="1038" c1_end_index="1039" c2_st_index="0" c2_end_index="1"/>
			<connection_map name="part0_bank103_104_gty0123_pcie9" typical_delay="5" c1_st_index="1008" c1_end_index="1009" c2_st_index="0" c2_end_index="1"/>
			<connection_map name="part0_bank103_104_gty0123_pcie10" typical_delay="5" c1_st_index="1040" c1_end_index="1041" c2_st_index="0" c2_end_index="1"/>
			<connection_map name="part0_bank103_104_gty0123_pcie11" typical_delay="5" c1_st_index="1010" c1_end_index="1011" c2_st_index="0" c2_end_index="1"/>
			<connection_map name="part0_bank103_104_gty0123_pcie12" typical_delay="5" c1_st_index="1042" c1_end_index="1043" c2_st_index="0" c2_end_index="1"/>
			<connection_map name="part0_bank103_104_gty0123_pcie13" typical_delay="5" c1_st_index="1012" c1_end_index="1013" c2_st_index="0" c2_end_index="1"/>
			<connection_map name="part0_bank103_104_gty0123_pcie14" typical_delay="5" c1_st_index="1044" c1_end_index="1045" c2_st_index="0" c2_end_index="1"/>
			<connection_map name="part0_bank103_104_gty0123_pcie15" typical_delay="5" c1_st_index="1014" c1_end_index="1015" c2_st_index="0" c2_end_index="1"/>
			<connection_map name="part0_bank103_104_gty0123_pcie16" typical_delay="5" c1_st_index="1046" c1_end_index="1047" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<!-- for Bank 103 -->
		<!-- pcie lane0 rx conn-->
		<connection name="part0_bank103_gty0_rx_pcie_x8" component1="part0" component2="bank103_gty0_rx_pcie_x8">
			<connection_map name="part0_bank103_gty0_rx_pcie_x8" typical_delay="5" c1_st_index="1000" c1_end_index="1001" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<!-- pcie lane0 tx conn-->
		<connection name="part0_bank103_gty0_tx_pcie_x8" component1="part0" component2="bank103_gty0_tx_pcie_x8">
			<connection_map name="part0_bank103_gty0_tx_pcie_x8" typical_delay="5" c1_st_index="1032" c1_end_index="1033" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<!-- pcie lane1 rx conn-->
		<connection name="part0_bank103_gty1_rx_pcie_x8" component1="part0" component2="bank103_gty1_rx_pcie_x8">
			<connection_map name="part0_bank103_gty1_rx_pcie_x8" typical_delay="5" c1_st_index="1002" c1_end_index="1003" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<!-- pcie lane1 tx conn-->
		<connection name="part0_bank103_gty1_tx_pcie_x8" component1="part0" component2="bank103_gty1_tx_pcie_x8">
			<connection_map name="part0_bank103_gty1_tx_pcie_x8" typical_delay="5" c1_st_index="1034" c1_end_index="1035" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<!-- pcie lane2 rx conn-->
		<connection name="part0_bank103_gty2_rx_pcie_x8" component1="part0" component2="bank103_gty2_rx_pcie_x8">
			<connection_map name="part0_bank103_gty2_rx_pcie_x8" typical_delay="5" c1_st_index="1004" c1_end_index="1005" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<!-- pcie lane0 tx conn-->
		<connection name="part0_bank103_gty2_tx_pcie_x8" component1="part0" component2="bank103_gty2_tx_pcie_x8">
			<connection_map name="part0_bank103_gty2_tx_pcie_x8" typical_delay="5" c1_st_index="1036" c1_end_index="1037" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<!-- pcie lane1 rx conn-->
		<connection name="part0_bank103_gty3_rx_pcie_x8" component1="part0" component2="bank103_gty3_rx_pcie_x8">
			<connection_map name="part0_bank103_gty3_rx_pcie_x8" typical_delay="5" c1_st_index="1006" c1_end_index="1007" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<!-- pcie lane1 tx conn-->
		<connection name="part0_bank103_gty3_tx_pcie_x8" component1="part0" component2="bank103_gty3_tx_pcie_x8">
			<connection_map name="part0_bank103_gty3_tx_pcie_x8" typical_delay="5" c1_st_index="1038" c1_end_index="1039" c2_st_index="0" c2_end_index="1"/>
		</connection>
  
		<!-- for Bank 104 -->
		<!-- pcie lane0 rx conn-->
		<connection name="part0_bank104_gty0_rx_pcie_x8" component1="part0" component2="bank104_gty0_rx_pcie_x8">
			<connection_map name="part0_bank104_gty0_rx_pcie_x8" typical_delay="5" c1_st_index="1008" c1_end_index="1009" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<!-- pcie lane0 tx conn-->
		<connection name="part0_bank104_gty0_tx_pcie_x8" component1="part0" component2="bank104_gty0_tx_pcie_x8">
			<connection_map name="part0_bank104_gty0_tx_pcie_x8" typical_delay="5" c1_st_index="1040" c1_end_index="1041" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<!-- pcie lane1 rx conn-->
		<connection name="part0_bank104_gty1_rx_pcie_x8" component1="part0" component2="bank104_gty1_rx_pcie_x8">
			<connection_map name="part0_bank104_gty1_rx_pcie_x8" typical_delay="5" c1_st_index="1010" c1_end_index="1011" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<!-- pcie lane1 tx conn-->
		<connection name="part0_bank104_gty1_tx_pcie_x8" component1="part0" component2="bank104_gty1_tx_pcie_x8">
			<connection_map name="part0_bank104_gty1_tx_pcie_x8" typical_delay="5" c1_st_index="1042" c1_end_index="1043" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<!-- pcie lane2 rx conn-->
		<connection name="part0_bank104_gty2_rx_pcie_x8" component1="part0" component2="bank104_gty2_rx_pcie_x8">
			<connection_map name="part0_bank104_gty2_rx_pcie_x8" typical_delay="5" c1_st_index="1012" c1_end_index="1013" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<!-- pcie lane0 tx conn-->
		<connection name="part0_bank104_gty2_tx_pcie_x8" component1="part0" component2="bank104_gty2_tx_pcie_x8">
			<connection_map name="part0_bank104_gty2_tx_pcie_x8" typical_delay="5" c1_st_index="1044" c1_end_index="1045" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<!-- pcie lane1 rx conn-->
		<connection name="part0_bank104_gty3_rx_pcie_x8" component1="part0" component2="bank104_gty3_rx_pcie_x8">
			<connection_map name="part0_bank104_gty3_rx_pcie_x8" typical_delay="5" c1_st_index="1014" c1_end_index="1015" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<!-- pcie lane1 tx conn-->
		<connection name="part0_bank104_gty3_tx_pcie_x8" component1="part0" component2="bank104_gty3_tx_pcie_x8">
			<connection_map name="part0_bank104_gty3_tx_pcie_x8" typical_delay="5" c1_st_index="1046" c1_end_index="1047" c2_st_index="0" c2_end_index="1"/>
		</connection>
		
		<!-- PCIE refclk connection map -->
		<connection name="part0_pcie_refclk_bank103_x8" component1="part0" component2="pcie_refclk_bank103">
			<connection_map name="part0_pcie_refclk_bank103_x8" typical_delay="5" c1_st_index="1048" c1_end_index="1049" c2_st_index="0" c2_end_index="1"/>
		</connection>


	</connections>
    

  
</board>
