D:\Gowin\Gowin_V1.9.1.01Beta\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  D:\proj\g2ar18eq144_psram\src\psram_memory_interface\temp\PSRAM\rev_1   -part GW2AR_18  -package eLQFP144  -grade -8    -maxfan 10000 -RWCheckOnRam 1 -block -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile D:\proj\g2ar18eq144_psram\src\psram_memory_interface\temp\PSRAM\rev_1\synlog\report\psram_memory_interface_fpga_mapper.xml -merge_inferred_clocks 0  -flow mapping  -multisrs  -ovm  D:\proj\g2ar18eq144_psram\src\psram_memory_interface\temp\PSRAM\rev_1\psram_memory_interface.vm   -autoconstraint  -freq 150.000   D:\proj\g2ar18eq144_psram\src\psram_memory_interface\temp\PSRAM\rev_1\synwork\psram_memory_interface_prem.srd  -sap  D:\proj\g2ar18eq144_psram\src\psram_memory_interface\temp\PSRAM\rev_1\psram_memory_interface.sap  -otap  D:\proj\g2ar18eq144_psram\src\psram_memory_interface\temp\PSRAM\rev_1\psram_memory_interface.tap  -omap  D:\proj\g2ar18eq144_psram\src\psram_memory_interface\temp\PSRAM\rev_1\psram_memory_interface.map  -devicelib  D:\Gowin\Gowin_V1.9.1.01Beta\SynplifyPro\lib\generic\gw2a.v  -sap  D:\proj\g2ar18eq144_psram\src\psram_memory_interface\temp\PSRAM\rev_1\psram_memory_interface.sap  -ologparam  D:\proj\g2ar18eq144_psram\src\psram_memory_interface\temp\PSRAM\rev_1\syntmp\psram_memory_interface.plg  -osyn  D:\proj\g2ar18eq144_psram\src\psram_memory_interface\temp\PSRAM\rev_1\psram_memory_interface.srm  -prjdir  D:\proj\g2ar18eq144_psram\src\psram_memory_interface\temp\PSRAM\  -prjname  PSRAM  -log  D:\proj\g2ar18eq144_psram\src\psram_memory_interface\temp\PSRAM\rev_1\synlog\psram_memory_interface_fpga_mapper.srr  -sn  2018.09  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\Gowin\Gowin_V1.9.1.01Beta\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\rev_1 -part GW2AR_18 -package eLQFP144 -grade -8 -maxfan 10000 -RWCheckOnRam 1 -block -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile ..\synlog\report\psram_memory_interface_fpga_mapper.xml -merge_inferred_clocks 0 -flow mapping -multisrs -ovm ..\psram_memory_interface.vm -autoconstraint -freq 150.000 ..\synwork\psram_memory_interface_prem.srd -sap ..\psram_memory_interface.sap -otap ..\psram_memory_interface.tap -omap ..\psram_memory_interface.map -devicelib ..\..\..\..\..\..\..\..\Gowin\Gowin_V1.9.1.01Beta\SynplifyPro\lib\generic\gw2a.v -sap ..\psram_memory_interface.sap -ologparam psram_memory_interface.plg -osyn ..\psram_memory_interface.srm -prjdir ..\..\ -prjname PSRAM -log ..\synlog\psram_memory_interface_fpga_mapper.srr -sn 2018.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:8
file:..\psram_memory_interface.vm|io:o|time:1568100304|size:389533|exec:0|csum:
file:..\synwork\psram_memory_interface_prem.srd|io:i|time:1568100297|size:584407|exec:0|csum:F18C38727E5B82411975AA8D138C3665
file:..\psram_memory_interface.sap|io:o|time:1568100297|size:196|exec:0|csum:
file:..\psram_memory_interface.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\psram_memory_interface.map|io:o|time:1568100305|size:28|exec:0|csum:
file:..\..\..\..\..\..\..\..\Gowin\Gowin_V1.9.1.01Beta\SynplifyPro\lib\generic\gw2a.v|io:i|time:1552412110|size:92695|exec:0|csum:2290C417079FD4D6C37782BD620D6061
file:..\psram_memory_interface.sap|io:o|time:1568100297|size:196|exec:0|csum:
file:psram_memory_interface.plg|io:o|time:1568100305|size:3533|exec:0|csum:
file:..\psram_memory_interface.srm|io:o|time:1568100303|size:9197|exec:0|csum:
file:..\synlog\psram_memory_interface_fpga_mapper.srr|io:o|time:1568100305|size:106614|exec:0|csum:
file:..\..\..\..\..\..\..\..\Gowin\Gowin_V1.9.1.01Beta\SynplifyPro\bin64\m_generic.exe|io:i|time:1554122634|size:37978112|exec:1|csum:1B92BE116C407D36364365145736D253
