msg	,	V_25
ENOMEM	,	V_52
data	,	V_15
IRQS_PER_MBIGEN_NODE	,	V_5
virq	,	V_38
__iomem	,	T_3
hwirq	,	V_1
nid	,	V_2
get_mbigen_type_reg	,	F_2
writel_relaxed	,	F_5
dev_info	,	F_27
mbigen_irq_chip	,	V_44
pdev	,	V_46
pin	,	V_3
dev	,	V_50
"Allocated %d MSIs\n"	,	L_3
u32	,	T_2
irq_domain	,	V_30
fwnode	,	V_33
val	,	V_18
res	,	V_48
MBIGEN_NODE_OFFSET	,	V_6
mbigen_device_probe	,	F_17
param_count	,	V_34
resource	,	V_47
IRQ_EVENT_ID_SHIFT	,	V_29
REG_MBIGEN_VEC_OFFSET	,	V_7
mbigen_irq_domain_alloc	,	F_13
PTR_ERR	,	F_22
msi_desc	,	V_22
get_mbigen_vec_reg	,	F_1
RESERVED_IRQ_PER_MBIGEN_CHIP	,	V_4
readl_relaxed	,	F_8
IRQ_TYPE_LEVEL_HIGH	,	V_19
domain	,	V_37
mgn_chip	,	V_41
of_node	,	V_54
GFP_KERNEL	,	V_51
platform_get_resource	,	F_19
irq_data	,	V_14
irq_chip_eoi_parent	,	F_6
desc	,	V_23
platform_set_drvdata	,	F_26
devm_kzalloc	,	F_18
nr_irqs	,	V_39
"num-pins"	,	L_1
platform_msi_domain_alloc	,	F_14
MAXIMUM_IRQ_PIN_NUM	,	V_36
platform_msi_create_device_domain	,	F_25
irq_ofst	,	V_10
ofst	,	V_11
REG_MBIGEN_TYPE_OFFSET	,	V_12
dev_err	,	F_24
mbigen_domain_ops	,	V_55
of_property_read_u32	,	F_23
irq_hw_number_t	,	T_1
param	,	V_35
mbigen_device	,	V_40
mbigen_eoi_irq	,	F_4
chip_data	,	V_17
addr	,	V_9
IORESOURCE_MEM	,	V_53
fwspec	,	V_32
platform_msi_get_host_data	,	F_15
mask	,	V_8
mbigen_set_type	,	F_7
devm_ioremap_resource	,	F_20
d	,	V_26
err	,	V_43
mbigen_domain_translate	,	F_11
is_of_node	,	F_12
mbigen_write_msg	,	F_9
irq	,	V_27
i	,	V_42
get_mbigen_clear_reg	,	F_3
IRQ_TYPE_EDGE_RISING	,	V_20
IRQ_EVENT_ID_MASK	,	V_28
irq_get_irq_data	,	F_10
EINVAL	,	V_21
REG_MBIGEN_CLEAR_OFFSET	,	V_13
"No num-pins property\n"	,	L_2
msi_msg	,	V_24
irq_fwspec	,	V_31
platform_device	,	V_45
num_pins	,	V_49
base	,	V_16
irq_domain_set_hwirq_and_chip	,	F_16
IS_ERR	,	F_21
