module clk_generator (clk_50MHz,reset, clk_2MHz);
input clk_50MHz;
reg [24:0] counter;
output reg clk_2MHz;
initial
   begin
      counter <= 0;
      clk_50MHz <= 0;
   end
endmodule
      