// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module system_top_module1_packet_detect (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        m0_to_m1_data_dout,
        m0_to_m1_data_empty_n,
        m0_to_m1_data_read,
        m0_to_m1_data_num_data_valid,
        m0_to_m1_data_fifo_cap,
        m1_to_m2_data_din,
        m1_to_m2_data_full_n,
        m1_to_m2_data_write,
        m1_to_m2_data_num_data_valid,
        m1_to_m2_data_fifo_cap,
        m1_startOffset_din,
        m1_startOffset_full_n,
        m1_startOffset_write,
        m1_startOffset_num_data_valid,
        m1_startOffset_fifo_cap,
        p_read,
        add_loc_c1_din,
        add_loc_c1_full_n,
        add_loc_c1_write,
        add_loc_c1_num_data_valid,
        add_loc_c1_fifo_cap
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] m0_to_m1_data_dout;
input   m0_to_m1_data_empty_n;
output   m0_to_m1_data_read;
input  [6:0] m0_to_m1_data_num_data_valid;
input  [6:0] m0_to_m1_data_fifo_cap;
output  [31:0] m1_to_m2_data_din;
input   m1_to_m2_data_full_n;
output   m1_to_m2_data_write;
input  [31:0] m1_to_m2_data_num_data_valid;
input  [31:0] m1_to_m2_data_fifo_cap;
output  [15:0] m1_startOffset_din;
input   m1_startOffset_full_n;
output   m1_startOffset_write;
input  [31:0] m1_startOffset_num_data_valid;
input  [31:0] m1_startOffset_fifo_cap;
input  [31:0] p_read;
output  [31:0] add_loc_c1_din;
input   add_loc_c1_full_n;
output   add_loc_c1_write;
input  [2:0] add_loc_c1_num_data_valid;
input  [2:0] add_loc_c1_fifo_cap;

reg ap_done;
reg ap_idle;
reg start_write;
reg[15:0] m1_startOffset_din;
reg m1_startOffset_write;
reg add_loc_c1_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    m1_startOffset_blk_n;
wire    ap_CS_fsm_state4;
reg    add_loc_c1_blk_n;
reg   [31:0] p_read_2_reg_119;
reg    ap_block_state1;
wire    grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_start;
wire    grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_done;
wire    grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_idle;
wire    grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_ready;
wire    grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_m0_to_m1_data_read;
wire   [31:0] grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_m1_to_m2_data_din;
wire    grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_m1_to_m2_data_write;
wire   [15:0] grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_m1_startOffset_din;
wire    grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_m1_startOffset_write;
wire   [0:0] grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_detected_out;
wire    grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_detected_out_ap_vld;
wire   [15:0] grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_startOffset_out;
wire    grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_startOffset_out_ap_vld;
reg    grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    ap_block_state4;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_start_reg = 1'b0;
end

system_top_module1_packet_detect_Pipeline_STREAM_LOOP grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_start),
    .ap_done(grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_done),
    .ap_idle(grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_idle),
    .ap_ready(grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_ready),
    .m0_to_m1_data_dout(m0_to_m1_data_dout),
    .m0_to_m1_data_empty_n(m0_to_m1_data_empty_n),
    .m0_to_m1_data_read(grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_m0_to_m1_data_read),
    .m0_to_m1_data_num_data_valid(7'd0),
    .m0_to_m1_data_fifo_cap(7'd0),
    .m1_to_m2_data_din(grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_m1_to_m2_data_din),
    .m1_to_m2_data_full_n(m1_to_m2_data_full_n),
    .m1_to_m2_data_write(grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_m1_to_m2_data_write),
    .m1_to_m2_data_num_data_valid(m1_to_m2_data_num_data_valid),
    .m1_to_m2_data_fifo_cap(m1_to_m2_data_fifo_cap),
    .m1_startOffset_din(grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_m1_startOffset_din),
    .m1_startOffset_full_n(m1_startOffset_full_n),
    .m1_startOffset_write(grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_m1_startOffset_write),
    .m1_startOffset_num_data_valid(m1_startOffset_num_data_valid),
    .m1_startOffset_fifo_cap(m1_startOffset_fifo_cap),
    .p_read(p_read_2_reg_119),
    .detected_out(grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_detected_out),
    .detected_out_ap_vld(grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_detected_out_ap_vld),
    .startOffset_out(grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_startOffset_out),
    .startOffset_out_ap_vld(grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_startOffset_out_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_state4) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_start_reg <= 1'b1;
        end else if ((grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_ready == 1'b1)) begin
            grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_read_2_reg_119 <= p_read;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        add_loc_c1_blk_n = add_loc_c1_full_n;
    end else begin
        add_loc_c1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        add_loc_c1_write = 1'b1;
    end else begin
        add_loc_c1_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state4)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state4) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state4) & (1'b1 == ap_CS_fsm_state4))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_detected_out == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        m1_startOffset_blk_n = m1_startOffset_full_n;
    end else begin
        m1_startOffset_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state4) & (grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_detected_out == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        m1_startOffset_din = grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_startOffset_out;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        m1_startOffset_din = grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_m1_startOffset_din;
    end else begin
        m1_startOffset_din = grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_m1_startOffset_din;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state4) & (grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_detected_out == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        m1_startOffset_write = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        m1_startOffset_write = grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_m1_startOffset_write;
    end else begin
        m1_startOffset_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b0 == ap_block_state4) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_loc_c1_din = p_read;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state1 = ((1'b0 == add_loc_c1_full_n) | (ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state4 = ((grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_detected_out == 1'd0) & (m1_startOffset_full_n == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_start = grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_start_reg;

assign m0_to_m1_data_read = grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_m0_to_m1_data_read;

assign m1_to_m2_data_din = grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_m1_to_m2_data_din;

assign m1_to_m2_data_write = grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_m1_to_m2_data_write;

assign start_out = real_start;

endmodule //system_top_module1_packet_detect
