#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
// compute file: wa160_wa161_opt_compute_units.h
#include "wa160_wa161_opt_compute_units.h"

#include "hw_classes.h"

struct bright_bright_update_0_write0_merged_banks_2_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write1_merged_banks_2_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write10_merged_banks_2_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write11_merged_banks_2_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write12_merged_banks_2_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write13_merged_banks_2_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write14_merged_banks_2_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write15_merged_banks_2_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write16_merged_banks_2_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write17_merged_banks_2_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write18_merged_banks_2_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write19_merged_banks_2_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write2_merged_banks_2_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write20_merged_banks_2_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write21_merged_banks_2_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write22_merged_banks_2_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write23_merged_banks_2_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write24_merged_banks_2_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write25_merged_banks_2_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write26_merged_banks_2_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write27_merged_banks_2_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write28_merged_banks_2_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write29_merged_banks_2_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write3_merged_banks_2_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write30_merged_banks_2_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write31_merged_banks_2_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write4_merged_banks_2_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write5_merged_banks_2_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write6_merged_banks_2_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write7_merged_banks_2_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write8_merged_banks_2_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_bright_update_0_write9_merged_banks_2_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_cache {
  // # of banks: 32
  bright_bright_update_0_write0_merged_banks_2_cache bright_bright_update_0_write0_merged_banks_2;
  bright_bright_update_0_write1_merged_banks_2_cache bright_bright_update_0_write1_merged_banks_2;
  bright_bright_update_0_write10_merged_banks_2_cache bright_bright_update_0_write10_merged_banks_2;
  bright_bright_update_0_write11_merged_banks_2_cache bright_bright_update_0_write11_merged_banks_2;
  bright_bright_update_0_write12_merged_banks_2_cache bright_bright_update_0_write12_merged_banks_2;
  bright_bright_update_0_write13_merged_banks_2_cache bright_bright_update_0_write13_merged_banks_2;
  bright_bright_update_0_write14_merged_banks_2_cache bright_bright_update_0_write14_merged_banks_2;
  bright_bright_update_0_write15_merged_banks_2_cache bright_bright_update_0_write15_merged_banks_2;
  bright_bright_update_0_write16_merged_banks_2_cache bright_bright_update_0_write16_merged_banks_2;
  bright_bright_update_0_write17_merged_banks_2_cache bright_bright_update_0_write17_merged_banks_2;
  bright_bright_update_0_write18_merged_banks_2_cache bright_bright_update_0_write18_merged_banks_2;
  bright_bright_update_0_write19_merged_banks_2_cache bright_bright_update_0_write19_merged_banks_2;
  bright_bright_update_0_write2_merged_banks_2_cache bright_bright_update_0_write2_merged_banks_2;
  bright_bright_update_0_write20_merged_banks_2_cache bright_bright_update_0_write20_merged_banks_2;
  bright_bright_update_0_write21_merged_banks_2_cache bright_bright_update_0_write21_merged_banks_2;
  bright_bright_update_0_write22_merged_banks_2_cache bright_bright_update_0_write22_merged_banks_2;
  bright_bright_update_0_write23_merged_banks_2_cache bright_bright_update_0_write23_merged_banks_2;
  bright_bright_update_0_write24_merged_banks_2_cache bright_bright_update_0_write24_merged_banks_2;
  bright_bright_update_0_write25_merged_banks_2_cache bright_bright_update_0_write25_merged_banks_2;
  bright_bright_update_0_write26_merged_banks_2_cache bright_bright_update_0_write26_merged_banks_2;
  bright_bright_update_0_write27_merged_banks_2_cache bright_bright_update_0_write27_merged_banks_2;
  bright_bright_update_0_write28_merged_banks_2_cache bright_bright_update_0_write28_merged_banks_2;
  bright_bright_update_0_write29_merged_banks_2_cache bright_bright_update_0_write29_merged_banks_2;
  bright_bright_update_0_write3_merged_banks_2_cache bright_bright_update_0_write3_merged_banks_2;
  bright_bright_update_0_write30_merged_banks_2_cache bright_bright_update_0_write30_merged_banks_2;
  bright_bright_update_0_write31_merged_banks_2_cache bright_bright_update_0_write31_merged_banks_2;
  bright_bright_update_0_write4_merged_banks_2_cache bright_bright_update_0_write4_merged_banks_2;
  bright_bright_update_0_write5_merged_banks_2_cache bright_bright_update_0_write5_merged_banks_2;
  bright_bright_update_0_write6_merged_banks_2_cache bright_bright_update_0_write6_merged_banks_2;
  bright_bright_update_0_write7_merged_banks_2_cache bright_bright_update_0_write7_merged_banks_2;
  bright_bright_update_0_write8_merged_banks_2_cache bright_bright_update_0_write8_merged_banks_2;
  bright_bright_update_0_write9_merged_banks_2_cache bright_bright_update_0_write9_merged_banks_2;
};



inline void bright_bright_update_0_write0_write(hw_uint<16>& bright_bright_update_0_write0, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write0_merged_banks_2.push(bright_bright_update_0_write0);
}

inline void bright_bright_update_0_write1_write(hw_uint<16>& bright_bright_update_0_write1, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write1_merged_banks_2.push(bright_bright_update_0_write1);
}

inline void bright_bright_update_0_write10_write(hw_uint<16>& bright_bright_update_0_write10, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write10_merged_banks_2.push(bright_bright_update_0_write10);
}

inline void bright_bright_update_0_write11_write(hw_uint<16>& bright_bright_update_0_write11, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write11_merged_banks_2.push(bright_bright_update_0_write11);
}

inline void bright_bright_update_0_write12_write(hw_uint<16>& bright_bright_update_0_write12, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write12_merged_banks_2.push(bright_bright_update_0_write12);
}

inline void bright_bright_update_0_write13_write(hw_uint<16>& bright_bright_update_0_write13, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write13_merged_banks_2.push(bright_bright_update_0_write13);
}

inline void bright_bright_update_0_write14_write(hw_uint<16>& bright_bright_update_0_write14, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write14_merged_banks_2.push(bright_bright_update_0_write14);
}

inline void bright_bright_update_0_write15_write(hw_uint<16>& bright_bright_update_0_write15, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write15_merged_banks_2.push(bright_bright_update_0_write15);
}

inline void bright_bright_update_0_write16_write(hw_uint<16>& bright_bright_update_0_write16, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write16_merged_banks_2.push(bright_bright_update_0_write16);
}

inline void bright_bright_update_0_write17_write(hw_uint<16>& bright_bright_update_0_write17, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write17_merged_banks_2.push(bright_bright_update_0_write17);
}

inline void bright_bright_update_0_write18_write(hw_uint<16>& bright_bright_update_0_write18, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write18_merged_banks_2.push(bright_bright_update_0_write18);
}

inline void bright_bright_update_0_write19_write(hw_uint<16>& bright_bright_update_0_write19, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write19_merged_banks_2.push(bright_bright_update_0_write19);
}

inline void bright_bright_update_0_write2_write(hw_uint<16>& bright_bright_update_0_write2, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write2_merged_banks_2.push(bright_bright_update_0_write2);
}

inline void bright_bright_update_0_write20_write(hw_uint<16>& bright_bright_update_0_write20, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write20_merged_banks_2.push(bright_bright_update_0_write20);
}

inline void bright_bright_update_0_write21_write(hw_uint<16>& bright_bright_update_0_write21, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write21_merged_banks_2.push(bright_bright_update_0_write21);
}

inline void bright_bright_update_0_write22_write(hw_uint<16>& bright_bright_update_0_write22, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write22_merged_banks_2.push(bright_bright_update_0_write22);
}

inline void bright_bright_update_0_write23_write(hw_uint<16>& bright_bright_update_0_write23, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write23_merged_banks_2.push(bright_bright_update_0_write23);
}

inline void bright_bright_update_0_write24_write(hw_uint<16>& bright_bright_update_0_write24, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write24_merged_banks_2.push(bright_bright_update_0_write24);
}

inline void bright_bright_update_0_write25_write(hw_uint<16>& bright_bright_update_0_write25, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write25_merged_banks_2.push(bright_bright_update_0_write25);
}

inline void bright_bright_update_0_write26_write(hw_uint<16>& bright_bright_update_0_write26, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write26_merged_banks_2.push(bright_bright_update_0_write26);
}

inline void bright_bright_update_0_write27_write(hw_uint<16>& bright_bright_update_0_write27, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write27_merged_banks_2.push(bright_bright_update_0_write27);
}

inline void bright_bright_update_0_write28_write(hw_uint<16>& bright_bright_update_0_write28, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write28_merged_banks_2.push(bright_bright_update_0_write28);
}

inline void bright_bright_update_0_write29_write(hw_uint<16>& bright_bright_update_0_write29, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write29_merged_banks_2.push(bright_bright_update_0_write29);
}

inline void bright_bright_update_0_write3_write(hw_uint<16>& bright_bright_update_0_write3, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write3_merged_banks_2.push(bright_bright_update_0_write3);
}

inline void bright_bright_update_0_write30_write(hw_uint<16>& bright_bright_update_0_write30, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write30_merged_banks_2.push(bright_bright_update_0_write30);
}

inline void bright_bright_update_0_write31_write(hw_uint<16>& bright_bright_update_0_write31, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write31_merged_banks_2.push(bright_bright_update_0_write31);
}

inline void bright_bright_update_0_write4_write(hw_uint<16>& bright_bright_update_0_write4, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write4_merged_banks_2.push(bright_bright_update_0_write4);
}

inline void bright_bright_update_0_write5_write(hw_uint<16>& bright_bright_update_0_write5, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write5_merged_banks_2.push(bright_bright_update_0_write5);
}

inline void bright_bright_update_0_write6_write(hw_uint<16>& bright_bright_update_0_write6, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write6_merged_banks_2.push(bright_bright_update_0_write6);
}

inline void bright_bright_update_0_write7_write(hw_uint<16>& bright_bright_update_0_write7, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write7_merged_banks_2.push(bright_bright_update_0_write7);
}

inline void bright_bright_update_0_write8_write(hw_uint<16>& bright_bright_update_0_write8, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write8_merged_banks_2.push(bright_bright_update_0_write8);
}

inline void bright_bright_update_0_write9_write(hw_uint<16>& bright_bright_update_0_write9, bright_cache& bright, int d0, int d1, int dynamic_address) {
  bright.bright_bright_update_0_write9_merged_banks_2.push(bright_bright_update_0_write9);
}

inline hw_uint<16> bright_weights_rd0_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd0 read pattern: { bright_weights_update_0[d0, d1] -> bright[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write0 = bright.bright_bright_update_0_write0_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write0;
  return 0;
}

inline hw_uint<16> bright_weights_rd1_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd1 read pattern: { bright_weights_update_0[d0, d1] -> bright[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write1 = bright.bright_bright_update_0_write1_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write1;
  return 0;
}

inline hw_uint<16> bright_weights_rd10_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd10 read pattern: { bright_weights_update_0[d0, d1] -> bright[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write10 = bright.bright_bright_update_0_write10_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write10;
  return 0;
}

inline hw_uint<16> bright_weights_rd11_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd11 read pattern: { bright_weights_update_0[d0, d1] -> bright[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write11 = bright.bright_bright_update_0_write11_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write11;
  return 0;
}

inline hw_uint<16> bright_weights_rd12_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd12 read pattern: { bright_weights_update_0[d0, d1] -> bright[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write12 = bright.bright_bright_update_0_write12_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write12;
  return 0;
}

inline hw_uint<16> bright_weights_rd13_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd13 read pattern: { bright_weights_update_0[d0, d1] -> bright[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write13 = bright.bright_bright_update_0_write13_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write13;
  return 0;
}

inline hw_uint<16> bright_weights_rd14_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd14 read pattern: { bright_weights_update_0[d0, d1] -> bright[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write14 = bright.bright_bright_update_0_write14_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write14;
  return 0;
}

inline hw_uint<16> bright_weights_rd15_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd15 read pattern: { bright_weights_update_0[d0, d1] -> bright[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write15 = bright.bright_bright_update_0_write15_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write15;
  return 0;
}

inline hw_uint<16> bright_weights_rd16_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd16 read pattern: { bright_weights_update_0[d0, d1] -> bright[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write16 = bright.bright_bright_update_0_write16_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write16;
  return 0;
}

inline hw_uint<16> bright_weights_rd17_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd17 read pattern: { bright_weights_update_0[d0, d1] -> bright[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write17 = bright.bright_bright_update_0_write17_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write17;
  return 0;
}

inline hw_uint<16> bright_weights_rd18_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd18 read pattern: { bright_weights_update_0[d0, d1] -> bright[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write18 = bright.bright_bright_update_0_write18_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write18;
  return 0;
}

inline hw_uint<16> bright_weights_rd19_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd19 read pattern: { bright_weights_update_0[d0, d1] -> bright[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write19 = bright.bright_bright_update_0_write19_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write19;
  return 0;
}

inline hw_uint<16> bright_weights_rd2_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd2 read pattern: { bright_weights_update_0[d0, d1] -> bright[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write2 = bright.bright_bright_update_0_write2_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write2;
  return 0;
}

inline hw_uint<16> bright_weights_rd20_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd20 read pattern: { bright_weights_update_0[d0, d1] -> bright[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write20 = bright.bright_bright_update_0_write20_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write20;
  return 0;
}

inline hw_uint<16> bright_weights_rd21_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd21 read pattern: { bright_weights_update_0[d0, d1] -> bright[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write21 = bright.bright_bright_update_0_write21_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write21;
  return 0;
}

inline hw_uint<16> bright_weights_rd22_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd22 read pattern: { bright_weights_update_0[d0, d1] -> bright[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write22 = bright.bright_bright_update_0_write22_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write22;
  return 0;
}

inline hw_uint<16> bright_weights_rd23_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd23 read pattern: { bright_weights_update_0[d0, d1] -> bright[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write23 = bright.bright_bright_update_0_write23_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write23;
  return 0;
}

inline hw_uint<16> bright_weights_rd24_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd24 read pattern: { bright_weights_update_0[d0, d1] -> bright[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write24 = bright.bright_bright_update_0_write24_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write24;
  return 0;
}

inline hw_uint<16> bright_weights_rd25_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd25 read pattern: { bright_weights_update_0[d0, d1] -> bright[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write25 = bright.bright_bright_update_0_write25_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write25;
  return 0;
}

inline hw_uint<16> bright_weights_rd26_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd26 read pattern: { bright_weights_update_0[d0, d1] -> bright[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write26 = bright.bright_bright_update_0_write26_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write26;
  return 0;
}

inline hw_uint<16> bright_weights_rd27_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd27 read pattern: { bright_weights_update_0[d0, d1] -> bright[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write27 = bright.bright_bright_update_0_write27_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write27;
  return 0;
}

inline hw_uint<16> bright_weights_rd28_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd28 read pattern: { bright_weights_update_0[d0, d1] -> bright[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write28 = bright.bright_bright_update_0_write28_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write28;
  return 0;
}

inline hw_uint<16> bright_weights_rd29_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd29 read pattern: { bright_weights_update_0[d0, d1] -> bright[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write29 = bright.bright_bright_update_0_write29_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write29;
  return 0;
}

inline hw_uint<16> bright_weights_rd3_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd3 read pattern: { bright_weights_update_0[d0, d1] -> bright[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write3 = bright.bright_bright_update_0_write3_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write3;
  return 0;
}

inline hw_uint<16> bright_weights_rd30_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd30 read pattern: { bright_weights_update_0[d0, d1] -> bright[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write30 = bright.bright_bright_update_0_write30_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write30;
  return 0;
}

inline hw_uint<16> bright_weights_rd31_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd31 read pattern: { bright_weights_update_0[d0, d1] -> bright[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write31 = bright.bright_bright_update_0_write31_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write31;
  return 0;
}

inline hw_uint<16> bright_weights_rd4_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd4 read pattern: { bright_weights_update_0[d0, d1] -> bright[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write4 = bright.bright_bright_update_0_write4_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write4;
  return 0;
}

inline hw_uint<16> bright_weights_rd5_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd5 read pattern: { bright_weights_update_0[d0, d1] -> bright[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write5 = bright.bright_bright_update_0_write5_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write5;
  return 0;
}

inline hw_uint<16> bright_weights_rd6_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd6 read pattern: { bright_weights_update_0[d0, d1] -> bright[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write6 = bright.bright_bright_update_0_write6_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write6;
  return 0;
}

inline hw_uint<16> bright_weights_rd7_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd7 read pattern: { bright_weights_update_0[d0, d1] -> bright[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write7 = bright.bright_bright_update_0_write7_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write7;
  return 0;
}

inline hw_uint<16> bright_weights_rd8_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd8 read pattern: { bright_weights_update_0[d0, d1] -> bright[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write8 = bright.bright_bright_update_0_write8_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write8;
  return 0;
}

inline hw_uint<16> bright_weights_rd9_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_rd9 read pattern: { bright_weights_update_0[d0, d1] -> bright[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write9 = bright.bright_bright_update_0_write9_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write9;
  return 0;
}

inline hw_uint<16> fused_level_0_rd0_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd0 read pattern: { fused_level_0_update_0[d0, d1] -> bright[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write0 = bright.bright_bright_update_0_write0_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write0;
  return 0;
}

inline hw_uint<16> fused_level_0_rd1_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd1 read pattern: { fused_level_0_update_0[d0, d1] -> bright[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write1 = bright.bright_bright_update_0_write1_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write1;
  return 0;
}

inline hw_uint<16> fused_level_0_rd10_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd10 read pattern: { fused_level_0_update_0[d0, d1] -> bright[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write10 = bright.bright_bright_update_0_write10_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write10;
  return 0;
}

inline hw_uint<16> fused_level_0_rd11_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd11 read pattern: { fused_level_0_update_0[d0, d1] -> bright[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write11 = bright.bright_bright_update_0_write11_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write11;
  return 0;
}

inline hw_uint<16> fused_level_0_rd12_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd12 read pattern: { fused_level_0_update_0[d0, d1] -> bright[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write12 = bright.bright_bright_update_0_write12_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write12;
  return 0;
}

inline hw_uint<16> fused_level_0_rd13_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd13 read pattern: { fused_level_0_update_0[d0, d1] -> bright[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write13 = bright.bright_bright_update_0_write13_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write13;
  return 0;
}

inline hw_uint<16> fused_level_0_rd14_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd14 read pattern: { fused_level_0_update_0[d0, d1] -> bright[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write14 = bright.bright_bright_update_0_write14_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write14;
  return 0;
}

inline hw_uint<16> fused_level_0_rd15_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd15 read pattern: { fused_level_0_update_0[d0, d1] -> bright[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write15 = bright.bright_bright_update_0_write15_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write15;
  return 0;
}

inline hw_uint<16> fused_level_0_rd16_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd16 read pattern: { fused_level_0_update_0[d0, d1] -> bright[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write16 = bright.bright_bright_update_0_write16_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write16;
  return 0;
}

inline hw_uint<16> fused_level_0_rd17_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd17 read pattern: { fused_level_0_update_0[d0, d1] -> bright[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write17 = bright.bright_bright_update_0_write17_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write17;
  return 0;
}

inline hw_uint<16> fused_level_0_rd18_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd18 read pattern: { fused_level_0_update_0[d0, d1] -> bright[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write18 = bright.bright_bright_update_0_write18_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write18;
  return 0;
}

inline hw_uint<16> fused_level_0_rd19_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd19 read pattern: { fused_level_0_update_0[d0, d1] -> bright[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write19 = bright.bright_bright_update_0_write19_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write19;
  return 0;
}

inline hw_uint<16> fused_level_0_rd2_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd2 read pattern: { fused_level_0_update_0[d0, d1] -> bright[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write2 = bright.bright_bright_update_0_write2_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write2;
  return 0;
}

inline hw_uint<16> fused_level_0_rd20_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd20 read pattern: { fused_level_0_update_0[d0, d1] -> bright[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write20 = bright.bright_bright_update_0_write20_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write20;
  return 0;
}

inline hw_uint<16> fused_level_0_rd21_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd21 read pattern: { fused_level_0_update_0[d0, d1] -> bright[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write21 = bright.bright_bright_update_0_write21_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write21;
  return 0;
}

inline hw_uint<16> fused_level_0_rd22_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd22 read pattern: { fused_level_0_update_0[d0, d1] -> bright[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write22 = bright.bright_bright_update_0_write22_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write22;
  return 0;
}

inline hw_uint<16> fused_level_0_rd23_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd23 read pattern: { fused_level_0_update_0[d0, d1] -> bright[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write23 = bright.bright_bright_update_0_write23_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write23;
  return 0;
}

inline hw_uint<16> fused_level_0_rd24_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd24 read pattern: { fused_level_0_update_0[d0, d1] -> bright[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write24 = bright.bright_bright_update_0_write24_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write24;
  return 0;
}

inline hw_uint<16> fused_level_0_rd25_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd25 read pattern: { fused_level_0_update_0[d0, d1] -> bright[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write25 = bright.bright_bright_update_0_write25_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write25;
  return 0;
}

inline hw_uint<16> fused_level_0_rd26_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd26 read pattern: { fused_level_0_update_0[d0, d1] -> bright[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write26 = bright.bright_bright_update_0_write26_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write26;
  return 0;
}

inline hw_uint<16> fused_level_0_rd27_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd27 read pattern: { fused_level_0_update_0[d0, d1] -> bright[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write27 = bright.bright_bright_update_0_write27_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write27;
  return 0;
}

inline hw_uint<16> fused_level_0_rd28_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd28 read pattern: { fused_level_0_update_0[d0, d1] -> bright[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write28 = bright.bright_bright_update_0_write28_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write28;
  return 0;
}

inline hw_uint<16> fused_level_0_rd29_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd29 read pattern: { fused_level_0_update_0[d0, d1] -> bright[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write29 = bright.bright_bright_update_0_write29_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write29;
  return 0;
}

inline hw_uint<16> fused_level_0_rd3_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd3 read pattern: { fused_level_0_update_0[d0, d1] -> bright[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write3 = bright.bright_bright_update_0_write3_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write3;
  return 0;
}

inline hw_uint<16> fused_level_0_rd30_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd30 read pattern: { fused_level_0_update_0[d0, d1] -> bright[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write30 = bright.bright_bright_update_0_write30_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write30;
  return 0;
}

inline hw_uint<16> fused_level_0_rd31_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd31 read pattern: { fused_level_0_update_0[d0, d1] -> bright[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write31 = bright.bright_bright_update_0_write31_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write31;
  return 0;
}

inline hw_uint<16> fused_level_0_rd4_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd4 read pattern: { fused_level_0_update_0[d0, d1] -> bright[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write4 = bright.bright_bright_update_0_write4_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write4;
  return 0;
}

inline hw_uint<16> fused_level_0_rd5_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd5 read pattern: { fused_level_0_update_0[d0, d1] -> bright[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write5 = bright.bright_bright_update_0_write5_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write5;
  return 0;
}

inline hw_uint<16> fused_level_0_rd6_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd6 read pattern: { fused_level_0_update_0[d0, d1] -> bright[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write6 = bright.bright_bright_update_0_write6_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write6;
  return 0;
}

inline hw_uint<16> fused_level_0_rd7_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd7 read pattern: { fused_level_0_update_0[d0, d1] -> bright[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write7 = bright.bright_bright_update_0_write7_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write7;
  return 0;
}

inline hw_uint<16> fused_level_0_rd8_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd8 read pattern: { fused_level_0_update_0[d0, d1] -> bright[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write8 = bright.bright_bright_update_0_write8_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write8;
  return 0;
}

inline hw_uint<16> fused_level_0_rd9_select(bright_cache& bright, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd9 read pattern: { fused_level_0_update_0[d0, d1] -> bright[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_bright_update_0_write9 = bright.bright_bright_update_0_write9_merged_banks_2.peek_0();
  return value_bright_bright_update_0_write9;
  return 0;
}

// # of bundles = 3
// bright_update_0_write
//	bright_bright_update_0_write0
//	bright_bright_update_0_write1
//	bright_bright_update_0_write2
//	bright_bright_update_0_write3
//	bright_bright_update_0_write4
//	bright_bright_update_0_write5
//	bright_bright_update_0_write6
//	bright_bright_update_0_write7
//	bright_bright_update_0_write8
//	bright_bright_update_0_write9
//	bright_bright_update_0_write10
//	bright_bright_update_0_write11
//	bright_bright_update_0_write12
//	bright_bright_update_0_write13
//	bright_bright_update_0_write14
//	bright_bright_update_0_write15
//	bright_bright_update_0_write16
//	bright_bright_update_0_write17
//	bright_bright_update_0_write18
//	bright_bright_update_0_write19
//	bright_bright_update_0_write20
//	bright_bright_update_0_write21
//	bright_bright_update_0_write22
//	bright_bright_update_0_write23
//	bright_bright_update_0_write24
//	bright_bright_update_0_write25
//	bright_bright_update_0_write26
//	bright_bright_update_0_write27
//	bright_bright_update_0_write28
//	bright_bright_update_0_write29
//	bright_bright_update_0_write30
//	bright_bright_update_0_write31
inline void bright_bright_update_0_write_bundle_write(hw_uint<512>& bright_update_0_write, bright_cache& bright, int d0, int d1, int dynamic_address) {
	hw_uint<16> bright_bright_update_0_write0_res = bright_update_0_write.extract<0, 15>();
	bright_bright_update_0_write0_write(bright_bright_update_0_write0_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write1_res = bright_update_0_write.extract<16, 31>();
	bright_bright_update_0_write1_write(bright_bright_update_0_write1_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write2_res = bright_update_0_write.extract<32, 47>();
	bright_bright_update_0_write2_write(bright_bright_update_0_write2_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write3_res = bright_update_0_write.extract<48, 63>();
	bright_bright_update_0_write3_write(bright_bright_update_0_write3_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write4_res = bright_update_0_write.extract<64, 79>();
	bright_bright_update_0_write4_write(bright_bright_update_0_write4_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write5_res = bright_update_0_write.extract<80, 95>();
	bright_bright_update_0_write5_write(bright_bright_update_0_write5_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write6_res = bright_update_0_write.extract<96, 111>();
	bright_bright_update_0_write6_write(bright_bright_update_0_write6_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write7_res = bright_update_0_write.extract<112, 127>();
	bright_bright_update_0_write7_write(bright_bright_update_0_write7_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write8_res = bright_update_0_write.extract<128, 143>();
	bright_bright_update_0_write8_write(bright_bright_update_0_write8_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write9_res = bright_update_0_write.extract<144, 159>();
	bright_bright_update_0_write9_write(bright_bright_update_0_write9_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write10_res = bright_update_0_write.extract<160, 175>();
	bright_bright_update_0_write10_write(bright_bright_update_0_write10_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write11_res = bright_update_0_write.extract<176, 191>();
	bright_bright_update_0_write11_write(bright_bright_update_0_write11_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write12_res = bright_update_0_write.extract<192, 207>();
	bright_bright_update_0_write12_write(bright_bright_update_0_write12_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write13_res = bright_update_0_write.extract<208, 223>();
	bright_bright_update_0_write13_write(bright_bright_update_0_write13_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write14_res = bright_update_0_write.extract<224, 239>();
	bright_bright_update_0_write14_write(bright_bright_update_0_write14_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write15_res = bright_update_0_write.extract<240, 255>();
	bright_bright_update_0_write15_write(bright_bright_update_0_write15_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write16_res = bright_update_0_write.extract<256, 271>();
	bright_bright_update_0_write16_write(bright_bright_update_0_write16_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write17_res = bright_update_0_write.extract<272, 287>();
	bright_bright_update_0_write17_write(bright_bright_update_0_write17_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write18_res = bright_update_0_write.extract<288, 303>();
	bright_bright_update_0_write18_write(bright_bright_update_0_write18_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write19_res = bright_update_0_write.extract<304, 319>();
	bright_bright_update_0_write19_write(bright_bright_update_0_write19_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write20_res = bright_update_0_write.extract<320, 335>();
	bright_bright_update_0_write20_write(bright_bright_update_0_write20_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write21_res = bright_update_0_write.extract<336, 351>();
	bright_bright_update_0_write21_write(bright_bright_update_0_write21_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write22_res = bright_update_0_write.extract<352, 367>();
	bright_bright_update_0_write22_write(bright_bright_update_0_write22_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write23_res = bright_update_0_write.extract<368, 383>();
	bright_bright_update_0_write23_write(bright_bright_update_0_write23_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write24_res = bright_update_0_write.extract<384, 399>();
	bright_bright_update_0_write24_write(bright_bright_update_0_write24_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write25_res = bright_update_0_write.extract<400, 415>();
	bright_bright_update_0_write25_write(bright_bright_update_0_write25_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write26_res = bright_update_0_write.extract<416, 431>();
	bright_bright_update_0_write26_write(bright_bright_update_0_write26_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write27_res = bright_update_0_write.extract<432, 447>();
	bright_bright_update_0_write27_write(bright_bright_update_0_write27_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write28_res = bright_update_0_write.extract<448, 463>();
	bright_bright_update_0_write28_write(bright_bright_update_0_write28_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write29_res = bright_update_0_write.extract<464, 479>();
	bright_bright_update_0_write29_write(bright_bright_update_0_write29_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write30_res = bright_update_0_write.extract<480, 495>();
	bright_bright_update_0_write30_write(bright_bright_update_0_write30_res, bright, d0, d1, dynamic_address);
	hw_uint<16> bright_bright_update_0_write31_res = bright_update_0_write.extract<496, 511>();
	bright_bright_update_0_write31_write(bright_bright_update_0_write31_res, bright, d0, d1, dynamic_address);
}

// bright_weights_update_0_read
//	bright_weights_rd0
//	bright_weights_rd1
//	bright_weights_rd2
//	bright_weights_rd3
//	bright_weights_rd4
//	bright_weights_rd5
//	bright_weights_rd6
//	bright_weights_rd7
//	bright_weights_rd8
//	bright_weights_rd9
//	bright_weights_rd10
//	bright_weights_rd11
//	bright_weights_rd12
//	bright_weights_rd13
//	bright_weights_rd14
//	bright_weights_rd15
//	bright_weights_rd16
//	bright_weights_rd17
//	bright_weights_rd18
//	bright_weights_rd19
//	bright_weights_rd20
//	bright_weights_rd21
//	bright_weights_rd22
//	bright_weights_rd23
//	bright_weights_rd24
//	bright_weights_rd25
//	bright_weights_rd26
//	bright_weights_rd27
//	bright_weights_rd28
//	bright_weights_rd29
//	bright_weights_rd30
//	bright_weights_rd31
inline hw_uint<512> bright_bright_weights_update_0_read_bundle_read(bright_cache& bright, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // bright_weights_rd0
    // bright_weights_rd1
    // bright_weights_rd2
    // bright_weights_rd3
    // bright_weights_rd4
    // bright_weights_rd5
    // bright_weights_rd6
    // bright_weights_rd7
    // bright_weights_rd8
    // bright_weights_rd9
    // bright_weights_rd10
    // bright_weights_rd11
    // bright_weights_rd12
    // bright_weights_rd13
    // bright_weights_rd14
    // bright_weights_rd15
    // bright_weights_rd16
    // bright_weights_rd17
    // bright_weights_rd18
    // bright_weights_rd19
    // bright_weights_rd20
    // bright_weights_rd21
    // bright_weights_rd22
    // bright_weights_rd23
    // bright_weights_rd24
    // bright_weights_rd25
    // bright_weights_rd26
    // bright_weights_rd27
    // bright_weights_rd28
    // bright_weights_rd29
    // bright_weights_rd30
    // bright_weights_rd31

	hw_uint<512> result;
	hw_uint<16> bright_weights_rd0_res = bright_weights_rd0_select(bright, d0, d1, dynamic_address);
	set_at<0, 512>(result, bright_weights_rd0_res);
	hw_uint<16> bright_weights_rd1_res = bright_weights_rd1_select(bright, d0, d1, dynamic_address);
	set_at<16, 512>(result, bright_weights_rd1_res);
	hw_uint<16> bright_weights_rd2_res = bright_weights_rd2_select(bright, d0, d1, dynamic_address);
	set_at<32, 512>(result, bright_weights_rd2_res);
	hw_uint<16> bright_weights_rd3_res = bright_weights_rd3_select(bright, d0, d1, dynamic_address);
	set_at<48, 512>(result, bright_weights_rd3_res);
	hw_uint<16> bright_weights_rd4_res = bright_weights_rd4_select(bright, d0, d1, dynamic_address);
	set_at<64, 512>(result, bright_weights_rd4_res);
	hw_uint<16> bright_weights_rd5_res = bright_weights_rd5_select(bright, d0, d1, dynamic_address);
	set_at<80, 512>(result, bright_weights_rd5_res);
	hw_uint<16> bright_weights_rd6_res = bright_weights_rd6_select(bright, d0, d1, dynamic_address);
	set_at<96, 512>(result, bright_weights_rd6_res);
	hw_uint<16> bright_weights_rd7_res = bright_weights_rd7_select(bright, d0, d1, dynamic_address);
	set_at<112, 512>(result, bright_weights_rd7_res);
	hw_uint<16> bright_weights_rd8_res = bright_weights_rd8_select(bright, d0, d1, dynamic_address);
	set_at<128, 512>(result, bright_weights_rd8_res);
	hw_uint<16> bright_weights_rd9_res = bright_weights_rd9_select(bright, d0, d1, dynamic_address);
	set_at<144, 512>(result, bright_weights_rd9_res);
	hw_uint<16> bright_weights_rd10_res = bright_weights_rd10_select(bright, d0, d1, dynamic_address);
	set_at<160, 512>(result, bright_weights_rd10_res);
	hw_uint<16> bright_weights_rd11_res = bright_weights_rd11_select(bright, d0, d1, dynamic_address);
	set_at<176, 512>(result, bright_weights_rd11_res);
	hw_uint<16> bright_weights_rd12_res = bright_weights_rd12_select(bright, d0, d1, dynamic_address);
	set_at<192, 512>(result, bright_weights_rd12_res);
	hw_uint<16> bright_weights_rd13_res = bright_weights_rd13_select(bright, d0, d1, dynamic_address);
	set_at<208, 512>(result, bright_weights_rd13_res);
	hw_uint<16> bright_weights_rd14_res = bright_weights_rd14_select(bright, d0, d1, dynamic_address);
	set_at<224, 512>(result, bright_weights_rd14_res);
	hw_uint<16> bright_weights_rd15_res = bright_weights_rd15_select(bright, d0, d1, dynamic_address);
	set_at<240, 512>(result, bright_weights_rd15_res);
	hw_uint<16> bright_weights_rd16_res = bright_weights_rd16_select(bright, d0, d1, dynamic_address);
	set_at<256, 512>(result, bright_weights_rd16_res);
	hw_uint<16> bright_weights_rd17_res = bright_weights_rd17_select(bright, d0, d1, dynamic_address);
	set_at<272, 512>(result, bright_weights_rd17_res);
	hw_uint<16> bright_weights_rd18_res = bright_weights_rd18_select(bright, d0, d1, dynamic_address);
	set_at<288, 512>(result, bright_weights_rd18_res);
	hw_uint<16> bright_weights_rd19_res = bright_weights_rd19_select(bright, d0, d1, dynamic_address);
	set_at<304, 512>(result, bright_weights_rd19_res);
	hw_uint<16> bright_weights_rd20_res = bright_weights_rd20_select(bright, d0, d1, dynamic_address);
	set_at<320, 512>(result, bright_weights_rd20_res);
	hw_uint<16> bright_weights_rd21_res = bright_weights_rd21_select(bright, d0, d1, dynamic_address);
	set_at<336, 512>(result, bright_weights_rd21_res);
	hw_uint<16> bright_weights_rd22_res = bright_weights_rd22_select(bright, d0, d1, dynamic_address);
	set_at<352, 512>(result, bright_weights_rd22_res);
	hw_uint<16> bright_weights_rd23_res = bright_weights_rd23_select(bright, d0, d1, dynamic_address);
	set_at<368, 512>(result, bright_weights_rd23_res);
	hw_uint<16> bright_weights_rd24_res = bright_weights_rd24_select(bright, d0, d1, dynamic_address);
	set_at<384, 512>(result, bright_weights_rd24_res);
	hw_uint<16> bright_weights_rd25_res = bright_weights_rd25_select(bright, d0, d1, dynamic_address);
	set_at<400, 512>(result, bright_weights_rd25_res);
	hw_uint<16> bright_weights_rd26_res = bright_weights_rd26_select(bright, d0, d1, dynamic_address);
	set_at<416, 512>(result, bright_weights_rd26_res);
	hw_uint<16> bright_weights_rd27_res = bright_weights_rd27_select(bright, d0, d1, dynamic_address);
	set_at<432, 512>(result, bright_weights_rd27_res);
	hw_uint<16> bright_weights_rd28_res = bright_weights_rd28_select(bright, d0, d1, dynamic_address);
	set_at<448, 512>(result, bright_weights_rd28_res);
	hw_uint<16> bright_weights_rd29_res = bright_weights_rd29_select(bright, d0, d1, dynamic_address);
	set_at<464, 512>(result, bright_weights_rd29_res);
	hw_uint<16> bright_weights_rd30_res = bright_weights_rd30_select(bright, d0, d1, dynamic_address);
	set_at<480, 512>(result, bright_weights_rd30_res);
	hw_uint<16> bright_weights_rd31_res = bright_weights_rd31_select(bright, d0, d1, dynamic_address);
	set_at<496, 512>(result, bright_weights_rd31_res);
	return result;
}

// fused_level_0_update_0_read
//	fused_level_0_rd0
//	fused_level_0_rd1
//	fused_level_0_rd2
//	fused_level_0_rd3
//	fused_level_0_rd4
//	fused_level_0_rd5
//	fused_level_0_rd6
//	fused_level_0_rd7
//	fused_level_0_rd8
//	fused_level_0_rd9
//	fused_level_0_rd10
//	fused_level_0_rd11
//	fused_level_0_rd12
//	fused_level_0_rd13
//	fused_level_0_rd14
//	fused_level_0_rd15
//	fused_level_0_rd16
//	fused_level_0_rd17
//	fused_level_0_rd18
//	fused_level_0_rd19
//	fused_level_0_rd20
//	fused_level_0_rd21
//	fused_level_0_rd22
//	fused_level_0_rd23
//	fused_level_0_rd24
//	fused_level_0_rd25
//	fused_level_0_rd26
//	fused_level_0_rd27
//	fused_level_0_rd28
//	fused_level_0_rd29
//	fused_level_0_rd30
//	fused_level_0_rd31
inline hw_uint<512> bright_fused_level_0_update_0_read_bundle_read(bright_cache& bright, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // fused_level_0_rd0
    // fused_level_0_rd1
    // fused_level_0_rd2
    // fused_level_0_rd3
    // fused_level_0_rd4
    // fused_level_0_rd5
    // fused_level_0_rd6
    // fused_level_0_rd7
    // fused_level_0_rd8
    // fused_level_0_rd9
    // fused_level_0_rd10
    // fused_level_0_rd11
    // fused_level_0_rd12
    // fused_level_0_rd13
    // fused_level_0_rd14
    // fused_level_0_rd15
    // fused_level_0_rd16
    // fused_level_0_rd17
    // fused_level_0_rd18
    // fused_level_0_rd19
    // fused_level_0_rd20
    // fused_level_0_rd21
    // fused_level_0_rd22
    // fused_level_0_rd23
    // fused_level_0_rd24
    // fused_level_0_rd25
    // fused_level_0_rd26
    // fused_level_0_rd27
    // fused_level_0_rd28
    // fused_level_0_rd29
    // fused_level_0_rd30
    // fused_level_0_rd31

	hw_uint<512> result;
	hw_uint<16> fused_level_0_rd0_res = fused_level_0_rd0_select(bright, d0, d1, dynamic_address);
	set_at<0, 512>(result, fused_level_0_rd0_res);
	hw_uint<16> fused_level_0_rd1_res = fused_level_0_rd1_select(bright, d0, d1, dynamic_address);
	set_at<16, 512>(result, fused_level_0_rd1_res);
	hw_uint<16> fused_level_0_rd2_res = fused_level_0_rd2_select(bright, d0, d1, dynamic_address);
	set_at<32, 512>(result, fused_level_0_rd2_res);
	hw_uint<16> fused_level_0_rd3_res = fused_level_0_rd3_select(bright, d0, d1, dynamic_address);
	set_at<48, 512>(result, fused_level_0_rd3_res);
	hw_uint<16> fused_level_0_rd4_res = fused_level_0_rd4_select(bright, d0, d1, dynamic_address);
	set_at<64, 512>(result, fused_level_0_rd4_res);
	hw_uint<16> fused_level_0_rd5_res = fused_level_0_rd5_select(bright, d0, d1, dynamic_address);
	set_at<80, 512>(result, fused_level_0_rd5_res);
	hw_uint<16> fused_level_0_rd6_res = fused_level_0_rd6_select(bright, d0, d1, dynamic_address);
	set_at<96, 512>(result, fused_level_0_rd6_res);
	hw_uint<16> fused_level_0_rd7_res = fused_level_0_rd7_select(bright, d0, d1, dynamic_address);
	set_at<112, 512>(result, fused_level_0_rd7_res);
	hw_uint<16> fused_level_0_rd8_res = fused_level_0_rd8_select(bright, d0, d1, dynamic_address);
	set_at<128, 512>(result, fused_level_0_rd8_res);
	hw_uint<16> fused_level_0_rd9_res = fused_level_0_rd9_select(bright, d0, d1, dynamic_address);
	set_at<144, 512>(result, fused_level_0_rd9_res);
	hw_uint<16> fused_level_0_rd10_res = fused_level_0_rd10_select(bright, d0, d1, dynamic_address);
	set_at<160, 512>(result, fused_level_0_rd10_res);
	hw_uint<16> fused_level_0_rd11_res = fused_level_0_rd11_select(bright, d0, d1, dynamic_address);
	set_at<176, 512>(result, fused_level_0_rd11_res);
	hw_uint<16> fused_level_0_rd12_res = fused_level_0_rd12_select(bright, d0, d1, dynamic_address);
	set_at<192, 512>(result, fused_level_0_rd12_res);
	hw_uint<16> fused_level_0_rd13_res = fused_level_0_rd13_select(bright, d0, d1, dynamic_address);
	set_at<208, 512>(result, fused_level_0_rd13_res);
	hw_uint<16> fused_level_0_rd14_res = fused_level_0_rd14_select(bright, d0, d1, dynamic_address);
	set_at<224, 512>(result, fused_level_0_rd14_res);
	hw_uint<16> fused_level_0_rd15_res = fused_level_0_rd15_select(bright, d0, d1, dynamic_address);
	set_at<240, 512>(result, fused_level_0_rd15_res);
	hw_uint<16> fused_level_0_rd16_res = fused_level_0_rd16_select(bright, d0, d1, dynamic_address);
	set_at<256, 512>(result, fused_level_0_rd16_res);
	hw_uint<16> fused_level_0_rd17_res = fused_level_0_rd17_select(bright, d0, d1, dynamic_address);
	set_at<272, 512>(result, fused_level_0_rd17_res);
	hw_uint<16> fused_level_0_rd18_res = fused_level_0_rd18_select(bright, d0, d1, dynamic_address);
	set_at<288, 512>(result, fused_level_0_rd18_res);
	hw_uint<16> fused_level_0_rd19_res = fused_level_0_rd19_select(bright, d0, d1, dynamic_address);
	set_at<304, 512>(result, fused_level_0_rd19_res);
	hw_uint<16> fused_level_0_rd20_res = fused_level_0_rd20_select(bright, d0, d1, dynamic_address);
	set_at<320, 512>(result, fused_level_0_rd20_res);
	hw_uint<16> fused_level_0_rd21_res = fused_level_0_rd21_select(bright, d0, d1, dynamic_address);
	set_at<336, 512>(result, fused_level_0_rd21_res);
	hw_uint<16> fused_level_0_rd22_res = fused_level_0_rd22_select(bright, d0, d1, dynamic_address);
	set_at<352, 512>(result, fused_level_0_rd22_res);
	hw_uint<16> fused_level_0_rd23_res = fused_level_0_rd23_select(bright, d0, d1, dynamic_address);
	set_at<368, 512>(result, fused_level_0_rd23_res);
	hw_uint<16> fused_level_0_rd24_res = fused_level_0_rd24_select(bright, d0, d1, dynamic_address);
	set_at<384, 512>(result, fused_level_0_rd24_res);
	hw_uint<16> fused_level_0_rd25_res = fused_level_0_rd25_select(bright, d0, d1, dynamic_address);
	set_at<400, 512>(result, fused_level_0_rd25_res);
	hw_uint<16> fused_level_0_rd26_res = fused_level_0_rd26_select(bright, d0, d1, dynamic_address);
	set_at<416, 512>(result, fused_level_0_rd26_res);
	hw_uint<16> fused_level_0_rd27_res = fused_level_0_rd27_select(bright, d0, d1, dynamic_address);
	set_at<432, 512>(result, fused_level_0_rd27_res);
	hw_uint<16> fused_level_0_rd28_res = fused_level_0_rd28_select(bright, d0, d1, dynamic_address);
	set_at<448, 512>(result, fused_level_0_rd28_res);
	hw_uint<16> fused_level_0_rd29_res = fused_level_0_rd29_select(bright, d0, d1, dynamic_address);
	set_at<464, 512>(result, fused_level_0_rd29_res);
	hw_uint<16> fused_level_0_rd30_res = fused_level_0_rd30_select(bright, d0, d1, dynamic_address);
	set_at<480, 512>(result, fused_level_0_rd30_res);
	hw_uint<16> fused_level_0_rd31_res = fused_level_0_rd31_select(bright, d0, d1, dynamic_address);
	set_at<496, 512>(result, fused_level_0_rd31_res);
	return result;
}

#include "hw_classes.h"

struct bright_weights_bright_weights_update_0_write0_merged_banks_2_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write1_merged_banks_2_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write10_merged_banks_2_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write11_merged_banks_2_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write12_merged_banks_2_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write13_merged_banks_2_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write14_merged_banks_2_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write15_merged_banks_2_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write16_merged_banks_2_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write17_merged_banks_2_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write18_merged_banks_2_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write19_merged_banks_2_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write2_merged_banks_2_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write20_merged_banks_2_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write21_merged_banks_2_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write22_merged_banks_2_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write23_merged_banks_2_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write24_merged_banks_2_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write25_merged_banks_2_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write26_merged_banks_2_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write27_merged_banks_2_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write28_merged_banks_2_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write29_merged_banks_2_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write3_merged_banks_2_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write30_merged_banks_2_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write31_merged_banks_2_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write4_merged_banks_2_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write5_merged_banks_2_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write6_merged_banks_2_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write7_merged_banks_2_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write8_merged_banks_2_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_bright_weights_update_0_write9_merged_banks_2_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct bright_weights_cache {
  // # of banks: 32
  bright_weights_bright_weights_update_0_write0_merged_banks_2_cache bright_weights_bright_weights_update_0_write0_merged_banks_2;
  bright_weights_bright_weights_update_0_write1_merged_banks_2_cache bright_weights_bright_weights_update_0_write1_merged_banks_2;
  bright_weights_bright_weights_update_0_write10_merged_banks_2_cache bright_weights_bright_weights_update_0_write10_merged_banks_2;
  bright_weights_bright_weights_update_0_write11_merged_banks_2_cache bright_weights_bright_weights_update_0_write11_merged_banks_2;
  bright_weights_bright_weights_update_0_write12_merged_banks_2_cache bright_weights_bright_weights_update_0_write12_merged_banks_2;
  bright_weights_bright_weights_update_0_write13_merged_banks_2_cache bright_weights_bright_weights_update_0_write13_merged_banks_2;
  bright_weights_bright_weights_update_0_write14_merged_banks_2_cache bright_weights_bright_weights_update_0_write14_merged_banks_2;
  bright_weights_bright_weights_update_0_write15_merged_banks_2_cache bright_weights_bright_weights_update_0_write15_merged_banks_2;
  bright_weights_bright_weights_update_0_write16_merged_banks_2_cache bright_weights_bright_weights_update_0_write16_merged_banks_2;
  bright_weights_bright_weights_update_0_write17_merged_banks_2_cache bright_weights_bright_weights_update_0_write17_merged_banks_2;
  bright_weights_bright_weights_update_0_write18_merged_banks_2_cache bright_weights_bright_weights_update_0_write18_merged_banks_2;
  bright_weights_bright_weights_update_0_write19_merged_banks_2_cache bright_weights_bright_weights_update_0_write19_merged_banks_2;
  bright_weights_bright_weights_update_0_write2_merged_banks_2_cache bright_weights_bright_weights_update_0_write2_merged_banks_2;
  bright_weights_bright_weights_update_0_write20_merged_banks_2_cache bright_weights_bright_weights_update_0_write20_merged_banks_2;
  bright_weights_bright_weights_update_0_write21_merged_banks_2_cache bright_weights_bright_weights_update_0_write21_merged_banks_2;
  bright_weights_bright_weights_update_0_write22_merged_banks_2_cache bright_weights_bright_weights_update_0_write22_merged_banks_2;
  bright_weights_bright_weights_update_0_write23_merged_banks_2_cache bright_weights_bright_weights_update_0_write23_merged_banks_2;
  bright_weights_bright_weights_update_0_write24_merged_banks_2_cache bright_weights_bright_weights_update_0_write24_merged_banks_2;
  bright_weights_bright_weights_update_0_write25_merged_banks_2_cache bright_weights_bright_weights_update_0_write25_merged_banks_2;
  bright_weights_bright_weights_update_0_write26_merged_banks_2_cache bright_weights_bright_weights_update_0_write26_merged_banks_2;
  bright_weights_bright_weights_update_0_write27_merged_banks_2_cache bright_weights_bright_weights_update_0_write27_merged_banks_2;
  bright_weights_bright_weights_update_0_write28_merged_banks_2_cache bright_weights_bright_weights_update_0_write28_merged_banks_2;
  bright_weights_bright_weights_update_0_write29_merged_banks_2_cache bright_weights_bright_weights_update_0_write29_merged_banks_2;
  bright_weights_bright_weights_update_0_write3_merged_banks_2_cache bright_weights_bright_weights_update_0_write3_merged_banks_2;
  bright_weights_bright_weights_update_0_write30_merged_banks_2_cache bright_weights_bright_weights_update_0_write30_merged_banks_2;
  bright_weights_bright_weights_update_0_write31_merged_banks_2_cache bright_weights_bright_weights_update_0_write31_merged_banks_2;
  bright_weights_bright_weights_update_0_write4_merged_banks_2_cache bright_weights_bright_weights_update_0_write4_merged_banks_2;
  bright_weights_bright_weights_update_0_write5_merged_banks_2_cache bright_weights_bright_weights_update_0_write5_merged_banks_2;
  bright_weights_bright_weights_update_0_write6_merged_banks_2_cache bright_weights_bright_weights_update_0_write6_merged_banks_2;
  bright_weights_bright_weights_update_0_write7_merged_banks_2_cache bright_weights_bright_weights_update_0_write7_merged_banks_2;
  bright_weights_bright_weights_update_0_write8_merged_banks_2_cache bright_weights_bright_weights_update_0_write8_merged_banks_2;
  bright_weights_bright_weights_update_0_write9_merged_banks_2_cache bright_weights_bright_weights_update_0_write9_merged_banks_2;
};



inline void bright_weights_bright_weights_update_0_write0_write(hw_uint<16>& bright_weights_bright_weights_update_0_write0, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write0_merged_banks_2.push(bright_weights_bright_weights_update_0_write0);
}

inline void bright_weights_bright_weights_update_0_write1_write(hw_uint<16>& bright_weights_bright_weights_update_0_write1, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write1_merged_banks_2.push(bright_weights_bright_weights_update_0_write1);
}

inline void bright_weights_bright_weights_update_0_write10_write(hw_uint<16>& bright_weights_bright_weights_update_0_write10, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write10_merged_banks_2.push(bright_weights_bright_weights_update_0_write10);
}

inline void bright_weights_bright_weights_update_0_write11_write(hw_uint<16>& bright_weights_bright_weights_update_0_write11, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write11_merged_banks_2.push(bright_weights_bright_weights_update_0_write11);
}

inline void bright_weights_bright_weights_update_0_write12_write(hw_uint<16>& bright_weights_bright_weights_update_0_write12, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write12_merged_banks_2.push(bright_weights_bright_weights_update_0_write12);
}

inline void bright_weights_bright_weights_update_0_write13_write(hw_uint<16>& bright_weights_bright_weights_update_0_write13, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write13_merged_banks_2.push(bright_weights_bright_weights_update_0_write13);
}

inline void bright_weights_bright_weights_update_0_write14_write(hw_uint<16>& bright_weights_bright_weights_update_0_write14, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write14_merged_banks_2.push(bright_weights_bright_weights_update_0_write14);
}

inline void bright_weights_bright_weights_update_0_write15_write(hw_uint<16>& bright_weights_bright_weights_update_0_write15, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write15_merged_banks_2.push(bright_weights_bright_weights_update_0_write15);
}

inline void bright_weights_bright_weights_update_0_write16_write(hw_uint<16>& bright_weights_bright_weights_update_0_write16, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write16_merged_banks_2.push(bright_weights_bright_weights_update_0_write16);
}

inline void bright_weights_bright_weights_update_0_write17_write(hw_uint<16>& bright_weights_bright_weights_update_0_write17, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write17_merged_banks_2.push(bright_weights_bright_weights_update_0_write17);
}

inline void bright_weights_bright_weights_update_0_write18_write(hw_uint<16>& bright_weights_bright_weights_update_0_write18, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write18_merged_banks_2.push(bright_weights_bright_weights_update_0_write18);
}

inline void bright_weights_bright_weights_update_0_write19_write(hw_uint<16>& bright_weights_bright_weights_update_0_write19, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write19_merged_banks_2.push(bright_weights_bright_weights_update_0_write19);
}

inline void bright_weights_bright_weights_update_0_write2_write(hw_uint<16>& bright_weights_bright_weights_update_0_write2, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write2_merged_banks_2.push(bright_weights_bright_weights_update_0_write2);
}

inline void bright_weights_bright_weights_update_0_write20_write(hw_uint<16>& bright_weights_bright_weights_update_0_write20, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write20_merged_banks_2.push(bright_weights_bright_weights_update_0_write20);
}

inline void bright_weights_bright_weights_update_0_write21_write(hw_uint<16>& bright_weights_bright_weights_update_0_write21, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write21_merged_banks_2.push(bright_weights_bright_weights_update_0_write21);
}

inline void bright_weights_bright_weights_update_0_write22_write(hw_uint<16>& bright_weights_bright_weights_update_0_write22, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write22_merged_banks_2.push(bright_weights_bright_weights_update_0_write22);
}

inline void bright_weights_bright_weights_update_0_write23_write(hw_uint<16>& bright_weights_bright_weights_update_0_write23, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write23_merged_banks_2.push(bright_weights_bright_weights_update_0_write23);
}

inline void bright_weights_bright_weights_update_0_write24_write(hw_uint<16>& bright_weights_bright_weights_update_0_write24, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write24_merged_banks_2.push(bright_weights_bright_weights_update_0_write24);
}

inline void bright_weights_bright_weights_update_0_write25_write(hw_uint<16>& bright_weights_bright_weights_update_0_write25, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write25_merged_banks_2.push(bright_weights_bright_weights_update_0_write25);
}

inline void bright_weights_bright_weights_update_0_write26_write(hw_uint<16>& bright_weights_bright_weights_update_0_write26, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write26_merged_banks_2.push(bright_weights_bright_weights_update_0_write26);
}

inline void bright_weights_bright_weights_update_0_write27_write(hw_uint<16>& bright_weights_bright_weights_update_0_write27, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write27_merged_banks_2.push(bright_weights_bright_weights_update_0_write27);
}

inline void bright_weights_bright_weights_update_0_write28_write(hw_uint<16>& bright_weights_bright_weights_update_0_write28, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write28_merged_banks_2.push(bright_weights_bright_weights_update_0_write28);
}

inline void bright_weights_bright_weights_update_0_write29_write(hw_uint<16>& bright_weights_bright_weights_update_0_write29, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write29_merged_banks_2.push(bright_weights_bright_weights_update_0_write29);
}

inline void bright_weights_bright_weights_update_0_write3_write(hw_uint<16>& bright_weights_bright_weights_update_0_write3, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write3_merged_banks_2.push(bright_weights_bright_weights_update_0_write3);
}

inline void bright_weights_bright_weights_update_0_write30_write(hw_uint<16>& bright_weights_bright_weights_update_0_write30, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write30_merged_banks_2.push(bright_weights_bright_weights_update_0_write30);
}

inline void bright_weights_bright_weights_update_0_write31_write(hw_uint<16>& bright_weights_bright_weights_update_0_write31, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write31_merged_banks_2.push(bright_weights_bright_weights_update_0_write31);
}

inline void bright_weights_bright_weights_update_0_write4_write(hw_uint<16>& bright_weights_bright_weights_update_0_write4, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write4_merged_banks_2.push(bright_weights_bright_weights_update_0_write4);
}

inline void bright_weights_bright_weights_update_0_write5_write(hw_uint<16>& bright_weights_bright_weights_update_0_write5, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write5_merged_banks_2.push(bright_weights_bright_weights_update_0_write5);
}

inline void bright_weights_bright_weights_update_0_write6_write(hw_uint<16>& bright_weights_bright_weights_update_0_write6, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write6_merged_banks_2.push(bright_weights_bright_weights_update_0_write6);
}

inline void bright_weights_bright_weights_update_0_write7_write(hw_uint<16>& bright_weights_bright_weights_update_0_write7, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write7_merged_banks_2.push(bright_weights_bright_weights_update_0_write7);
}

inline void bright_weights_bright_weights_update_0_write8_write(hw_uint<16>& bright_weights_bright_weights_update_0_write8, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write8_merged_banks_2.push(bright_weights_bright_weights_update_0_write8);
}

inline void bright_weights_bright_weights_update_0_write9_write(hw_uint<16>& bright_weights_bright_weights_update_0_write9, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  bright_weights.bright_weights_bright_weights_update_0_write9_merged_banks_2.push(bright_weights_bright_weights_update_0_write9);
}

inline hw_uint<16> bright_weights_normed_rd0_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd0 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write0 = bright_weights.bright_weights_bright_weights_update_0_write0_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write0;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd1_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd1 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write1 = bright_weights.bright_weights_bright_weights_update_0_write1_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write1;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd10_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd10 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write10 = bright_weights.bright_weights_bright_weights_update_0_write10_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write10;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd11_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd11 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write11 = bright_weights.bright_weights_bright_weights_update_0_write11_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write11;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd12_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd12 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write12 = bright_weights.bright_weights_bright_weights_update_0_write12_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write12;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd13_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd13 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write13 = bright_weights.bright_weights_bright_weights_update_0_write13_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write13;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd14_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd14 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write14 = bright_weights.bright_weights_bright_weights_update_0_write14_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write14;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd15_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd15 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write15 = bright_weights.bright_weights_bright_weights_update_0_write15_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write15;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd16_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd16 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write16 = bright_weights.bright_weights_bright_weights_update_0_write16_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write16;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd17_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd17 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write17 = bright_weights.bright_weights_bright_weights_update_0_write17_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write17;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd18_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd18 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write18 = bright_weights.bright_weights_bright_weights_update_0_write18_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write18;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd19_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd19 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write19 = bright_weights.bright_weights_bright_weights_update_0_write19_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write19;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd2_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd2 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write2 = bright_weights.bright_weights_bright_weights_update_0_write2_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write2;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd20_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd20 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write20 = bright_weights.bright_weights_bright_weights_update_0_write20_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write20;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd21_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd21 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write21 = bright_weights.bright_weights_bright_weights_update_0_write21_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write21;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd22_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd22 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write22 = bright_weights.bright_weights_bright_weights_update_0_write22_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write22;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd23_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd23 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write23 = bright_weights.bright_weights_bright_weights_update_0_write23_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write23;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd24_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd24 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write24 = bright_weights.bright_weights_bright_weights_update_0_write24_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write24;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd25_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd25 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write25 = bright_weights.bright_weights_bright_weights_update_0_write25_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write25;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd26_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd26 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write26 = bright_weights.bright_weights_bright_weights_update_0_write26_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write26;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd27_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd27 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write27 = bright_weights.bright_weights_bright_weights_update_0_write27_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write27;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd28_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd28 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write28 = bright_weights.bright_weights_bright_weights_update_0_write28_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write28;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd29_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd29 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write29 = bright_weights.bright_weights_bright_weights_update_0_write29_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write29;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd3_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd3 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write3 = bright_weights.bright_weights_bright_weights_update_0_write3_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write3;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd30_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd30 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write30 = bright_weights.bright_weights_bright_weights_update_0_write30_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write30;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd31_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd31 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write31 = bright_weights.bright_weights_bright_weights_update_0_write31_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write31;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd4_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd4 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write4 = bright_weights.bright_weights_bright_weights_update_0_write4_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write4;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd5_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd5 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write5 = bright_weights.bright_weights_bright_weights_update_0_write5_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write5;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd6_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd6 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write6 = bright_weights.bright_weights_bright_weights_update_0_write6_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write6;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd7_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd7 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write7 = bright_weights.bright_weights_bright_weights_update_0_write7_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write7;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd8_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd8 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write8 = bright_weights.bright_weights_bright_weights_update_0_write8_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write8;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd9_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd9 read pattern: { bright_weights_normed_update_0[d0, d1] -> bright_weights[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write9 = bright_weights.bright_weights_bright_weights_update_0_write9_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write9;
  return 0;
}

inline hw_uint<16> weight_sums_rd0_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd0 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write0 = bright_weights.bright_weights_bright_weights_update_0_write0_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write0;
  return 0;
}

inline hw_uint<16> weight_sums_rd1_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd1 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write1 = bright_weights.bright_weights_bright_weights_update_0_write1_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write1;
  return 0;
}

inline hw_uint<16> weight_sums_rd10_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd10 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write10 = bright_weights.bright_weights_bright_weights_update_0_write10_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write10;
  return 0;
}

inline hw_uint<16> weight_sums_rd11_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd11 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write11 = bright_weights.bright_weights_bright_weights_update_0_write11_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write11;
  return 0;
}

inline hw_uint<16> weight_sums_rd12_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd12 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write12 = bright_weights.bright_weights_bright_weights_update_0_write12_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write12;
  return 0;
}

inline hw_uint<16> weight_sums_rd13_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd13 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write13 = bright_weights.bright_weights_bright_weights_update_0_write13_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write13;
  return 0;
}

inline hw_uint<16> weight_sums_rd14_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd14 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write14 = bright_weights.bright_weights_bright_weights_update_0_write14_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write14;
  return 0;
}

inline hw_uint<16> weight_sums_rd15_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd15 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write15 = bright_weights.bright_weights_bright_weights_update_0_write15_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write15;
  return 0;
}

inline hw_uint<16> weight_sums_rd16_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd16 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write16 = bright_weights.bright_weights_bright_weights_update_0_write16_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write16;
  return 0;
}

inline hw_uint<16> weight_sums_rd17_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd17 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write17 = bright_weights.bright_weights_bright_weights_update_0_write17_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write17;
  return 0;
}

inline hw_uint<16> weight_sums_rd18_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd18 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write18 = bright_weights.bright_weights_bright_weights_update_0_write18_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write18;
  return 0;
}

inline hw_uint<16> weight_sums_rd19_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd19 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write19 = bright_weights.bright_weights_bright_weights_update_0_write19_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write19;
  return 0;
}

inline hw_uint<16> weight_sums_rd2_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd2 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write2 = bright_weights.bright_weights_bright_weights_update_0_write2_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write2;
  return 0;
}

inline hw_uint<16> weight_sums_rd20_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd20 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write20 = bright_weights.bright_weights_bright_weights_update_0_write20_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write20;
  return 0;
}

inline hw_uint<16> weight_sums_rd21_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd21 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write21 = bright_weights.bright_weights_bright_weights_update_0_write21_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write21;
  return 0;
}

inline hw_uint<16> weight_sums_rd22_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd22 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write22 = bright_weights.bright_weights_bright_weights_update_0_write22_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write22;
  return 0;
}

inline hw_uint<16> weight_sums_rd23_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd23 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write23 = bright_weights.bright_weights_bright_weights_update_0_write23_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write23;
  return 0;
}

inline hw_uint<16> weight_sums_rd24_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd24 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write24 = bright_weights.bright_weights_bright_weights_update_0_write24_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write24;
  return 0;
}

inline hw_uint<16> weight_sums_rd25_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd25 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write25 = bright_weights.bright_weights_bright_weights_update_0_write25_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write25;
  return 0;
}

inline hw_uint<16> weight_sums_rd26_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd26 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write26 = bright_weights.bright_weights_bright_weights_update_0_write26_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write26;
  return 0;
}

inline hw_uint<16> weight_sums_rd27_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd27 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write27 = bright_weights.bright_weights_bright_weights_update_0_write27_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write27;
  return 0;
}

inline hw_uint<16> weight_sums_rd28_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd28 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write28 = bright_weights.bright_weights_bright_weights_update_0_write28_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write28;
  return 0;
}

inline hw_uint<16> weight_sums_rd29_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd29 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write29 = bright_weights.bright_weights_bright_weights_update_0_write29_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write29;
  return 0;
}

inline hw_uint<16> weight_sums_rd3_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd3 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write3 = bright_weights.bright_weights_bright_weights_update_0_write3_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write3;
  return 0;
}

inline hw_uint<16> weight_sums_rd30_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd30 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write30 = bright_weights.bright_weights_bright_weights_update_0_write30_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write30;
  return 0;
}

inline hw_uint<16> weight_sums_rd31_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd31 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write31 = bright_weights.bright_weights_bright_weights_update_0_write31_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write31;
  return 0;
}

inline hw_uint<16> weight_sums_rd4_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd4 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write4 = bright_weights.bright_weights_bright_weights_update_0_write4_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write4;
  return 0;
}

inline hw_uint<16> weight_sums_rd5_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd5 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write5 = bright_weights.bright_weights_bright_weights_update_0_write5_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write5;
  return 0;
}

inline hw_uint<16> weight_sums_rd6_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd6 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write6 = bright_weights.bright_weights_bright_weights_update_0_write6_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write6;
  return 0;
}

inline hw_uint<16> weight_sums_rd7_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd7 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write7 = bright_weights.bright_weights_bright_weights_update_0_write7_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write7;
  return 0;
}

inline hw_uint<16> weight_sums_rd8_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd8 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write8 = bright_weights.bright_weights_bright_weights_update_0_write8_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write8;
  return 0;
}

inline hw_uint<16> weight_sums_rd9_select(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd9 read pattern: { weight_sums_update_0[d0, d1] -> bright_weights[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_bright_weights_update_0_write9 = bright_weights.bright_weights_bright_weights_update_0_write9_merged_banks_2.peek_0();
  return value_bright_weights_bright_weights_update_0_write9;
  return 0;
}

// # of bundles = 3
// bright_weights_normed_update_0_read
//	bright_weights_normed_rd0
//	bright_weights_normed_rd1
//	bright_weights_normed_rd2
//	bright_weights_normed_rd3
//	bright_weights_normed_rd4
//	bright_weights_normed_rd5
//	bright_weights_normed_rd6
//	bright_weights_normed_rd7
//	bright_weights_normed_rd8
//	bright_weights_normed_rd9
//	bright_weights_normed_rd10
//	bright_weights_normed_rd11
//	bright_weights_normed_rd12
//	bright_weights_normed_rd13
//	bright_weights_normed_rd14
//	bright_weights_normed_rd15
//	bright_weights_normed_rd16
//	bright_weights_normed_rd17
//	bright_weights_normed_rd18
//	bright_weights_normed_rd19
//	bright_weights_normed_rd20
//	bright_weights_normed_rd21
//	bright_weights_normed_rd22
//	bright_weights_normed_rd23
//	bright_weights_normed_rd24
//	bright_weights_normed_rd25
//	bright_weights_normed_rd26
//	bright_weights_normed_rd27
//	bright_weights_normed_rd28
//	bright_weights_normed_rd29
//	bright_weights_normed_rd30
//	bright_weights_normed_rd31
inline hw_uint<512> bright_weights_bright_weights_normed_update_0_read_bundle_read(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // bright_weights_normed_rd0
    // bright_weights_normed_rd1
    // bright_weights_normed_rd2
    // bright_weights_normed_rd3
    // bright_weights_normed_rd4
    // bright_weights_normed_rd5
    // bright_weights_normed_rd6
    // bright_weights_normed_rd7
    // bright_weights_normed_rd8
    // bright_weights_normed_rd9
    // bright_weights_normed_rd10
    // bright_weights_normed_rd11
    // bright_weights_normed_rd12
    // bright_weights_normed_rd13
    // bright_weights_normed_rd14
    // bright_weights_normed_rd15
    // bright_weights_normed_rd16
    // bright_weights_normed_rd17
    // bright_weights_normed_rd18
    // bright_weights_normed_rd19
    // bright_weights_normed_rd20
    // bright_weights_normed_rd21
    // bright_weights_normed_rd22
    // bright_weights_normed_rd23
    // bright_weights_normed_rd24
    // bright_weights_normed_rd25
    // bright_weights_normed_rd26
    // bright_weights_normed_rd27
    // bright_weights_normed_rd28
    // bright_weights_normed_rd29
    // bright_weights_normed_rd30
    // bright_weights_normed_rd31

	hw_uint<512> result;
	hw_uint<16> bright_weights_normed_rd0_res = bright_weights_normed_rd0_select(bright_weights, d0, d1, dynamic_address);
	set_at<0, 512>(result, bright_weights_normed_rd0_res);
	hw_uint<16> bright_weights_normed_rd1_res = bright_weights_normed_rd1_select(bright_weights, d0, d1, dynamic_address);
	set_at<16, 512>(result, bright_weights_normed_rd1_res);
	hw_uint<16> bright_weights_normed_rd2_res = bright_weights_normed_rd2_select(bright_weights, d0, d1, dynamic_address);
	set_at<32, 512>(result, bright_weights_normed_rd2_res);
	hw_uint<16> bright_weights_normed_rd3_res = bright_weights_normed_rd3_select(bright_weights, d0, d1, dynamic_address);
	set_at<48, 512>(result, bright_weights_normed_rd3_res);
	hw_uint<16> bright_weights_normed_rd4_res = bright_weights_normed_rd4_select(bright_weights, d0, d1, dynamic_address);
	set_at<64, 512>(result, bright_weights_normed_rd4_res);
	hw_uint<16> bright_weights_normed_rd5_res = bright_weights_normed_rd5_select(bright_weights, d0, d1, dynamic_address);
	set_at<80, 512>(result, bright_weights_normed_rd5_res);
	hw_uint<16> bright_weights_normed_rd6_res = bright_weights_normed_rd6_select(bright_weights, d0, d1, dynamic_address);
	set_at<96, 512>(result, bright_weights_normed_rd6_res);
	hw_uint<16> bright_weights_normed_rd7_res = bright_weights_normed_rd7_select(bright_weights, d0, d1, dynamic_address);
	set_at<112, 512>(result, bright_weights_normed_rd7_res);
	hw_uint<16> bright_weights_normed_rd8_res = bright_weights_normed_rd8_select(bright_weights, d0, d1, dynamic_address);
	set_at<128, 512>(result, bright_weights_normed_rd8_res);
	hw_uint<16> bright_weights_normed_rd9_res = bright_weights_normed_rd9_select(bright_weights, d0, d1, dynamic_address);
	set_at<144, 512>(result, bright_weights_normed_rd9_res);
	hw_uint<16> bright_weights_normed_rd10_res = bright_weights_normed_rd10_select(bright_weights, d0, d1, dynamic_address);
	set_at<160, 512>(result, bright_weights_normed_rd10_res);
	hw_uint<16> bright_weights_normed_rd11_res = bright_weights_normed_rd11_select(bright_weights, d0, d1, dynamic_address);
	set_at<176, 512>(result, bright_weights_normed_rd11_res);
	hw_uint<16> bright_weights_normed_rd12_res = bright_weights_normed_rd12_select(bright_weights, d0, d1, dynamic_address);
	set_at<192, 512>(result, bright_weights_normed_rd12_res);
	hw_uint<16> bright_weights_normed_rd13_res = bright_weights_normed_rd13_select(bright_weights, d0, d1, dynamic_address);
	set_at<208, 512>(result, bright_weights_normed_rd13_res);
	hw_uint<16> bright_weights_normed_rd14_res = bright_weights_normed_rd14_select(bright_weights, d0, d1, dynamic_address);
	set_at<224, 512>(result, bright_weights_normed_rd14_res);
	hw_uint<16> bright_weights_normed_rd15_res = bright_weights_normed_rd15_select(bright_weights, d0, d1, dynamic_address);
	set_at<240, 512>(result, bright_weights_normed_rd15_res);
	hw_uint<16> bright_weights_normed_rd16_res = bright_weights_normed_rd16_select(bright_weights, d0, d1, dynamic_address);
	set_at<256, 512>(result, bright_weights_normed_rd16_res);
	hw_uint<16> bright_weights_normed_rd17_res = bright_weights_normed_rd17_select(bright_weights, d0, d1, dynamic_address);
	set_at<272, 512>(result, bright_weights_normed_rd17_res);
	hw_uint<16> bright_weights_normed_rd18_res = bright_weights_normed_rd18_select(bright_weights, d0, d1, dynamic_address);
	set_at<288, 512>(result, bright_weights_normed_rd18_res);
	hw_uint<16> bright_weights_normed_rd19_res = bright_weights_normed_rd19_select(bright_weights, d0, d1, dynamic_address);
	set_at<304, 512>(result, bright_weights_normed_rd19_res);
	hw_uint<16> bright_weights_normed_rd20_res = bright_weights_normed_rd20_select(bright_weights, d0, d1, dynamic_address);
	set_at<320, 512>(result, bright_weights_normed_rd20_res);
	hw_uint<16> bright_weights_normed_rd21_res = bright_weights_normed_rd21_select(bright_weights, d0, d1, dynamic_address);
	set_at<336, 512>(result, bright_weights_normed_rd21_res);
	hw_uint<16> bright_weights_normed_rd22_res = bright_weights_normed_rd22_select(bright_weights, d0, d1, dynamic_address);
	set_at<352, 512>(result, bright_weights_normed_rd22_res);
	hw_uint<16> bright_weights_normed_rd23_res = bright_weights_normed_rd23_select(bright_weights, d0, d1, dynamic_address);
	set_at<368, 512>(result, bright_weights_normed_rd23_res);
	hw_uint<16> bright_weights_normed_rd24_res = bright_weights_normed_rd24_select(bright_weights, d0, d1, dynamic_address);
	set_at<384, 512>(result, bright_weights_normed_rd24_res);
	hw_uint<16> bright_weights_normed_rd25_res = bright_weights_normed_rd25_select(bright_weights, d0, d1, dynamic_address);
	set_at<400, 512>(result, bright_weights_normed_rd25_res);
	hw_uint<16> bright_weights_normed_rd26_res = bright_weights_normed_rd26_select(bright_weights, d0, d1, dynamic_address);
	set_at<416, 512>(result, bright_weights_normed_rd26_res);
	hw_uint<16> bright_weights_normed_rd27_res = bright_weights_normed_rd27_select(bright_weights, d0, d1, dynamic_address);
	set_at<432, 512>(result, bright_weights_normed_rd27_res);
	hw_uint<16> bright_weights_normed_rd28_res = bright_weights_normed_rd28_select(bright_weights, d0, d1, dynamic_address);
	set_at<448, 512>(result, bright_weights_normed_rd28_res);
	hw_uint<16> bright_weights_normed_rd29_res = bright_weights_normed_rd29_select(bright_weights, d0, d1, dynamic_address);
	set_at<464, 512>(result, bright_weights_normed_rd29_res);
	hw_uint<16> bright_weights_normed_rd30_res = bright_weights_normed_rd30_select(bright_weights, d0, d1, dynamic_address);
	set_at<480, 512>(result, bright_weights_normed_rd30_res);
	hw_uint<16> bright_weights_normed_rd31_res = bright_weights_normed_rd31_select(bright_weights, d0, d1, dynamic_address);
	set_at<496, 512>(result, bright_weights_normed_rd31_res);
	return result;
}

// bright_weights_update_0_write
//	bright_weights_bright_weights_update_0_write0
//	bright_weights_bright_weights_update_0_write1
//	bright_weights_bright_weights_update_0_write2
//	bright_weights_bright_weights_update_0_write3
//	bright_weights_bright_weights_update_0_write4
//	bright_weights_bright_weights_update_0_write5
//	bright_weights_bright_weights_update_0_write6
//	bright_weights_bright_weights_update_0_write7
//	bright_weights_bright_weights_update_0_write8
//	bright_weights_bright_weights_update_0_write9
//	bright_weights_bright_weights_update_0_write10
//	bright_weights_bright_weights_update_0_write11
//	bright_weights_bright_weights_update_0_write12
//	bright_weights_bright_weights_update_0_write13
//	bright_weights_bright_weights_update_0_write14
//	bright_weights_bright_weights_update_0_write15
//	bright_weights_bright_weights_update_0_write16
//	bright_weights_bright_weights_update_0_write17
//	bright_weights_bright_weights_update_0_write18
//	bright_weights_bright_weights_update_0_write19
//	bright_weights_bright_weights_update_0_write20
//	bright_weights_bright_weights_update_0_write21
//	bright_weights_bright_weights_update_0_write22
//	bright_weights_bright_weights_update_0_write23
//	bright_weights_bright_weights_update_0_write24
//	bright_weights_bright_weights_update_0_write25
//	bright_weights_bright_weights_update_0_write26
//	bright_weights_bright_weights_update_0_write27
//	bright_weights_bright_weights_update_0_write28
//	bright_weights_bright_weights_update_0_write29
//	bright_weights_bright_weights_update_0_write30
//	bright_weights_bright_weights_update_0_write31
inline void bright_weights_bright_weights_update_0_write_bundle_write(hw_uint<512>& bright_weights_update_0_write, bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
	hw_uint<16> bright_weights_bright_weights_update_0_write0_res = bright_weights_update_0_write.extract<0, 15>();
	bright_weights_bright_weights_update_0_write0_write(bright_weights_bright_weights_update_0_write0_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write1_res = bright_weights_update_0_write.extract<16, 31>();
	bright_weights_bright_weights_update_0_write1_write(bright_weights_bright_weights_update_0_write1_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write2_res = bright_weights_update_0_write.extract<32, 47>();
	bright_weights_bright_weights_update_0_write2_write(bright_weights_bright_weights_update_0_write2_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write3_res = bright_weights_update_0_write.extract<48, 63>();
	bright_weights_bright_weights_update_0_write3_write(bright_weights_bright_weights_update_0_write3_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write4_res = bright_weights_update_0_write.extract<64, 79>();
	bright_weights_bright_weights_update_0_write4_write(bright_weights_bright_weights_update_0_write4_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write5_res = bright_weights_update_0_write.extract<80, 95>();
	bright_weights_bright_weights_update_0_write5_write(bright_weights_bright_weights_update_0_write5_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write6_res = bright_weights_update_0_write.extract<96, 111>();
	bright_weights_bright_weights_update_0_write6_write(bright_weights_bright_weights_update_0_write6_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write7_res = bright_weights_update_0_write.extract<112, 127>();
	bright_weights_bright_weights_update_0_write7_write(bright_weights_bright_weights_update_0_write7_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write8_res = bright_weights_update_0_write.extract<128, 143>();
	bright_weights_bright_weights_update_0_write8_write(bright_weights_bright_weights_update_0_write8_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write9_res = bright_weights_update_0_write.extract<144, 159>();
	bright_weights_bright_weights_update_0_write9_write(bright_weights_bright_weights_update_0_write9_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write10_res = bright_weights_update_0_write.extract<160, 175>();
	bright_weights_bright_weights_update_0_write10_write(bright_weights_bright_weights_update_0_write10_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write11_res = bright_weights_update_0_write.extract<176, 191>();
	bright_weights_bright_weights_update_0_write11_write(bright_weights_bright_weights_update_0_write11_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write12_res = bright_weights_update_0_write.extract<192, 207>();
	bright_weights_bright_weights_update_0_write12_write(bright_weights_bright_weights_update_0_write12_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write13_res = bright_weights_update_0_write.extract<208, 223>();
	bright_weights_bright_weights_update_0_write13_write(bright_weights_bright_weights_update_0_write13_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write14_res = bright_weights_update_0_write.extract<224, 239>();
	bright_weights_bright_weights_update_0_write14_write(bright_weights_bright_weights_update_0_write14_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write15_res = bright_weights_update_0_write.extract<240, 255>();
	bright_weights_bright_weights_update_0_write15_write(bright_weights_bright_weights_update_0_write15_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write16_res = bright_weights_update_0_write.extract<256, 271>();
	bright_weights_bright_weights_update_0_write16_write(bright_weights_bright_weights_update_0_write16_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write17_res = bright_weights_update_0_write.extract<272, 287>();
	bright_weights_bright_weights_update_0_write17_write(bright_weights_bright_weights_update_0_write17_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write18_res = bright_weights_update_0_write.extract<288, 303>();
	bright_weights_bright_weights_update_0_write18_write(bright_weights_bright_weights_update_0_write18_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write19_res = bright_weights_update_0_write.extract<304, 319>();
	bright_weights_bright_weights_update_0_write19_write(bright_weights_bright_weights_update_0_write19_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write20_res = bright_weights_update_0_write.extract<320, 335>();
	bright_weights_bright_weights_update_0_write20_write(bright_weights_bright_weights_update_0_write20_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write21_res = bright_weights_update_0_write.extract<336, 351>();
	bright_weights_bright_weights_update_0_write21_write(bright_weights_bright_weights_update_0_write21_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write22_res = bright_weights_update_0_write.extract<352, 367>();
	bright_weights_bright_weights_update_0_write22_write(bright_weights_bright_weights_update_0_write22_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write23_res = bright_weights_update_0_write.extract<368, 383>();
	bright_weights_bright_weights_update_0_write23_write(bright_weights_bright_weights_update_0_write23_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write24_res = bright_weights_update_0_write.extract<384, 399>();
	bright_weights_bright_weights_update_0_write24_write(bright_weights_bright_weights_update_0_write24_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write25_res = bright_weights_update_0_write.extract<400, 415>();
	bright_weights_bright_weights_update_0_write25_write(bright_weights_bright_weights_update_0_write25_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write26_res = bright_weights_update_0_write.extract<416, 431>();
	bright_weights_bright_weights_update_0_write26_write(bright_weights_bright_weights_update_0_write26_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write27_res = bright_weights_update_0_write.extract<432, 447>();
	bright_weights_bright_weights_update_0_write27_write(bright_weights_bright_weights_update_0_write27_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write28_res = bright_weights_update_0_write.extract<448, 463>();
	bright_weights_bright_weights_update_0_write28_write(bright_weights_bright_weights_update_0_write28_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write29_res = bright_weights_update_0_write.extract<464, 479>();
	bright_weights_bright_weights_update_0_write29_write(bright_weights_bright_weights_update_0_write29_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write30_res = bright_weights_update_0_write.extract<480, 495>();
	bright_weights_bright_weights_update_0_write30_write(bright_weights_bright_weights_update_0_write30_res, bright_weights, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_bright_weights_update_0_write31_res = bright_weights_update_0_write.extract<496, 511>();
	bright_weights_bright_weights_update_0_write31_write(bright_weights_bright_weights_update_0_write31_res, bright_weights, d0, d1, dynamic_address);
}

// weight_sums_update_0_read
//	weight_sums_rd0
//	weight_sums_rd1
//	weight_sums_rd2
//	weight_sums_rd3
//	weight_sums_rd4
//	weight_sums_rd5
//	weight_sums_rd6
//	weight_sums_rd7
//	weight_sums_rd8
//	weight_sums_rd9
//	weight_sums_rd10
//	weight_sums_rd11
//	weight_sums_rd12
//	weight_sums_rd13
//	weight_sums_rd14
//	weight_sums_rd15
//	weight_sums_rd16
//	weight_sums_rd17
//	weight_sums_rd18
//	weight_sums_rd19
//	weight_sums_rd20
//	weight_sums_rd21
//	weight_sums_rd22
//	weight_sums_rd23
//	weight_sums_rd24
//	weight_sums_rd25
//	weight_sums_rd26
//	weight_sums_rd27
//	weight_sums_rd28
//	weight_sums_rd29
//	weight_sums_rd30
//	weight_sums_rd31
inline hw_uint<512> bright_weights_weight_sums_update_0_read_bundle_read(bright_weights_cache& bright_weights, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // weight_sums_rd0
    // weight_sums_rd1
    // weight_sums_rd2
    // weight_sums_rd3
    // weight_sums_rd4
    // weight_sums_rd5
    // weight_sums_rd6
    // weight_sums_rd7
    // weight_sums_rd8
    // weight_sums_rd9
    // weight_sums_rd10
    // weight_sums_rd11
    // weight_sums_rd12
    // weight_sums_rd13
    // weight_sums_rd14
    // weight_sums_rd15
    // weight_sums_rd16
    // weight_sums_rd17
    // weight_sums_rd18
    // weight_sums_rd19
    // weight_sums_rd20
    // weight_sums_rd21
    // weight_sums_rd22
    // weight_sums_rd23
    // weight_sums_rd24
    // weight_sums_rd25
    // weight_sums_rd26
    // weight_sums_rd27
    // weight_sums_rd28
    // weight_sums_rd29
    // weight_sums_rd30
    // weight_sums_rd31

	hw_uint<512> result;
	hw_uint<16> weight_sums_rd0_res = weight_sums_rd0_select(bright_weights, d0, d1, dynamic_address);
	set_at<0, 512>(result, weight_sums_rd0_res);
	hw_uint<16> weight_sums_rd1_res = weight_sums_rd1_select(bright_weights, d0, d1, dynamic_address);
	set_at<16, 512>(result, weight_sums_rd1_res);
	hw_uint<16> weight_sums_rd2_res = weight_sums_rd2_select(bright_weights, d0, d1, dynamic_address);
	set_at<32, 512>(result, weight_sums_rd2_res);
	hw_uint<16> weight_sums_rd3_res = weight_sums_rd3_select(bright_weights, d0, d1, dynamic_address);
	set_at<48, 512>(result, weight_sums_rd3_res);
	hw_uint<16> weight_sums_rd4_res = weight_sums_rd4_select(bright_weights, d0, d1, dynamic_address);
	set_at<64, 512>(result, weight_sums_rd4_res);
	hw_uint<16> weight_sums_rd5_res = weight_sums_rd5_select(bright_weights, d0, d1, dynamic_address);
	set_at<80, 512>(result, weight_sums_rd5_res);
	hw_uint<16> weight_sums_rd6_res = weight_sums_rd6_select(bright_weights, d0, d1, dynamic_address);
	set_at<96, 512>(result, weight_sums_rd6_res);
	hw_uint<16> weight_sums_rd7_res = weight_sums_rd7_select(bright_weights, d0, d1, dynamic_address);
	set_at<112, 512>(result, weight_sums_rd7_res);
	hw_uint<16> weight_sums_rd8_res = weight_sums_rd8_select(bright_weights, d0, d1, dynamic_address);
	set_at<128, 512>(result, weight_sums_rd8_res);
	hw_uint<16> weight_sums_rd9_res = weight_sums_rd9_select(bright_weights, d0, d1, dynamic_address);
	set_at<144, 512>(result, weight_sums_rd9_res);
	hw_uint<16> weight_sums_rd10_res = weight_sums_rd10_select(bright_weights, d0, d1, dynamic_address);
	set_at<160, 512>(result, weight_sums_rd10_res);
	hw_uint<16> weight_sums_rd11_res = weight_sums_rd11_select(bright_weights, d0, d1, dynamic_address);
	set_at<176, 512>(result, weight_sums_rd11_res);
	hw_uint<16> weight_sums_rd12_res = weight_sums_rd12_select(bright_weights, d0, d1, dynamic_address);
	set_at<192, 512>(result, weight_sums_rd12_res);
	hw_uint<16> weight_sums_rd13_res = weight_sums_rd13_select(bright_weights, d0, d1, dynamic_address);
	set_at<208, 512>(result, weight_sums_rd13_res);
	hw_uint<16> weight_sums_rd14_res = weight_sums_rd14_select(bright_weights, d0, d1, dynamic_address);
	set_at<224, 512>(result, weight_sums_rd14_res);
	hw_uint<16> weight_sums_rd15_res = weight_sums_rd15_select(bright_weights, d0, d1, dynamic_address);
	set_at<240, 512>(result, weight_sums_rd15_res);
	hw_uint<16> weight_sums_rd16_res = weight_sums_rd16_select(bright_weights, d0, d1, dynamic_address);
	set_at<256, 512>(result, weight_sums_rd16_res);
	hw_uint<16> weight_sums_rd17_res = weight_sums_rd17_select(bright_weights, d0, d1, dynamic_address);
	set_at<272, 512>(result, weight_sums_rd17_res);
	hw_uint<16> weight_sums_rd18_res = weight_sums_rd18_select(bright_weights, d0, d1, dynamic_address);
	set_at<288, 512>(result, weight_sums_rd18_res);
	hw_uint<16> weight_sums_rd19_res = weight_sums_rd19_select(bright_weights, d0, d1, dynamic_address);
	set_at<304, 512>(result, weight_sums_rd19_res);
	hw_uint<16> weight_sums_rd20_res = weight_sums_rd20_select(bright_weights, d0, d1, dynamic_address);
	set_at<320, 512>(result, weight_sums_rd20_res);
	hw_uint<16> weight_sums_rd21_res = weight_sums_rd21_select(bright_weights, d0, d1, dynamic_address);
	set_at<336, 512>(result, weight_sums_rd21_res);
	hw_uint<16> weight_sums_rd22_res = weight_sums_rd22_select(bright_weights, d0, d1, dynamic_address);
	set_at<352, 512>(result, weight_sums_rd22_res);
	hw_uint<16> weight_sums_rd23_res = weight_sums_rd23_select(bright_weights, d0, d1, dynamic_address);
	set_at<368, 512>(result, weight_sums_rd23_res);
	hw_uint<16> weight_sums_rd24_res = weight_sums_rd24_select(bright_weights, d0, d1, dynamic_address);
	set_at<384, 512>(result, weight_sums_rd24_res);
	hw_uint<16> weight_sums_rd25_res = weight_sums_rd25_select(bright_weights, d0, d1, dynamic_address);
	set_at<400, 512>(result, weight_sums_rd25_res);
	hw_uint<16> weight_sums_rd26_res = weight_sums_rd26_select(bright_weights, d0, d1, dynamic_address);
	set_at<416, 512>(result, weight_sums_rd26_res);
	hw_uint<16> weight_sums_rd27_res = weight_sums_rd27_select(bright_weights, d0, d1, dynamic_address);
	set_at<432, 512>(result, weight_sums_rd27_res);
	hw_uint<16> weight_sums_rd28_res = weight_sums_rd28_select(bright_weights, d0, d1, dynamic_address);
	set_at<448, 512>(result, weight_sums_rd28_res);
	hw_uint<16> weight_sums_rd29_res = weight_sums_rd29_select(bright_weights, d0, d1, dynamic_address);
	set_at<464, 512>(result, weight_sums_rd29_res);
	hw_uint<16> weight_sums_rd30_res = weight_sums_rd30_select(bright_weights, d0, d1, dynamic_address);
	set_at<480, 512>(result, weight_sums_rd30_res);
	hw_uint<16> weight_sums_rd31_res = weight_sums_rd31_select(bright_weights, d0, d1, dynamic_address);
	set_at<496, 512>(result, weight_sums_rd31_res);
	return result;
}

#include "hw_classes.h"

struct bright_weights_normed_bright_weights_normed_update_0_write0_to_fused_level_0_rd0_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write1_to_fused_level_0_rd1_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write10_to_fused_level_0_rd10_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write11_to_fused_level_0_rd11_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write12_to_fused_level_0_rd12_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write13_to_fused_level_0_rd13_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write14_to_fused_level_0_rd14_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write15_to_fused_level_0_rd15_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write16_to_fused_level_0_rd16_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write17_to_fused_level_0_rd17_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write18_to_fused_level_0_rd18_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write19_to_fused_level_0_rd19_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write2_to_fused_level_0_rd2_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write20_to_fused_level_0_rd20_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write21_to_fused_level_0_rd21_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write22_to_fused_level_0_rd22_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write23_to_fused_level_0_rd23_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write24_to_fused_level_0_rd24_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write25_to_fused_level_0_rd25_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write26_to_fused_level_0_rd26_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write27_to_fused_level_0_rd27_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write28_to_fused_level_0_rd28_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write29_to_fused_level_0_rd29_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write3_to_fused_level_0_rd3_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write30_to_fused_level_0_rd30_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write31_to_fused_level_0_rd31_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write4_to_fused_level_0_rd4_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write5_to_fused_level_0_rd5_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write6_to_fused_level_0_rd6_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write7_to_fused_level_0_rd7_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write8_to_fused_level_0_rd8_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_bright_weights_normed_update_0_write9_to_fused_level_0_rd9_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct bright_weights_normed_cache {
  // # of banks: 32
  bright_weights_normed_bright_weights_normed_update_0_write0_to_fused_level_0_rd0_cache bright_weights_normed_bright_weights_normed_update_0_write0_to_fused_level_0_rd0;
  bright_weights_normed_bright_weights_normed_update_0_write1_to_fused_level_0_rd1_cache bright_weights_normed_bright_weights_normed_update_0_write1_to_fused_level_0_rd1;
  bright_weights_normed_bright_weights_normed_update_0_write10_to_fused_level_0_rd10_cache bright_weights_normed_bright_weights_normed_update_0_write10_to_fused_level_0_rd10;
  bright_weights_normed_bright_weights_normed_update_0_write11_to_fused_level_0_rd11_cache bright_weights_normed_bright_weights_normed_update_0_write11_to_fused_level_0_rd11;
  bright_weights_normed_bright_weights_normed_update_0_write12_to_fused_level_0_rd12_cache bright_weights_normed_bright_weights_normed_update_0_write12_to_fused_level_0_rd12;
  bright_weights_normed_bright_weights_normed_update_0_write13_to_fused_level_0_rd13_cache bright_weights_normed_bright_weights_normed_update_0_write13_to_fused_level_0_rd13;
  bright_weights_normed_bright_weights_normed_update_0_write14_to_fused_level_0_rd14_cache bright_weights_normed_bright_weights_normed_update_0_write14_to_fused_level_0_rd14;
  bright_weights_normed_bright_weights_normed_update_0_write15_to_fused_level_0_rd15_cache bright_weights_normed_bright_weights_normed_update_0_write15_to_fused_level_0_rd15;
  bright_weights_normed_bright_weights_normed_update_0_write16_to_fused_level_0_rd16_cache bright_weights_normed_bright_weights_normed_update_0_write16_to_fused_level_0_rd16;
  bright_weights_normed_bright_weights_normed_update_0_write17_to_fused_level_0_rd17_cache bright_weights_normed_bright_weights_normed_update_0_write17_to_fused_level_0_rd17;
  bright_weights_normed_bright_weights_normed_update_0_write18_to_fused_level_0_rd18_cache bright_weights_normed_bright_weights_normed_update_0_write18_to_fused_level_0_rd18;
  bright_weights_normed_bright_weights_normed_update_0_write19_to_fused_level_0_rd19_cache bright_weights_normed_bright_weights_normed_update_0_write19_to_fused_level_0_rd19;
  bright_weights_normed_bright_weights_normed_update_0_write2_to_fused_level_0_rd2_cache bright_weights_normed_bright_weights_normed_update_0_write2_to_fused_level_0_rd2;
  bright_weights_normed_bright_weights_normed_update_0_write20_to_fused_level_0_rd20_cache bright_weights_normed_bright_weights_normed_update_0_write20_to_fused_level_0_rd20;
  bright_weights_normed_bright_weights_normed_update_0_write21_to_fused_level_0_rd21_cache bright_weights_normed_bright_weights_normed_update_0_write21_to_fused_level_0_rd21;
  bright_weights_normed_bright_weights_normed_update_0_write22_to_fused_level_0_rd22_cache bright_weights_normed_bright_weights_normed_update_0_write22_to_fused_level_0_rd22;
  bright_weights_normed_bright_weights_normed_update_0_write23_to_fused_level_0_rd23_cache bright_weights_normed_bright_weights_normed_update_0_write23_to_fused_level_0_rd23;
  bright_weights_normed_bright_weights_normed_update_0_write24_to_fused_level_0_rd24_cache bright_weights_normed_bright_weights_normed_update_0_write24_to_fused_level_0_rd24;
  bright_weights_normed_bright_weights_normed_update_0_write25_to_fused_level_0_rd25_cache bright_weights_normed_bright_weights_normed_update_0_write25_to_fused_level_0_rd25;
  bright_weights_normed_bright_weights_normed_update_0_write26_to_fused_level_0_rd26_cache bright_weights_normed_bright_weights_normed_update_0_write26_to_fused_level_0_rd26;
  bright_weights_normed_bright_weights_normed_update_0_write27_to_fused_level_0_rd27_cache bright_weights_normed_bright_weights_normed_update_0_write27_to_fused_level_0_rd27;
  bright_weights_normed_bright_weights_normed_update_0_write28_to_fused_level_0_rd28_cache bright_weights_normed_bright_weights_normed_update_0_write28_to_fused_level_0_rd28;
  bright_weights_normed_bright_weights_normed_update_0_write29_to_fused_level_0_rd29_cache bright_weights_normed_bright_weights_normed_update_0_write29_to_fused_level_0_rd29;
  bright_weights_normed_bright_weights_normed_update_0_write3_to_fused_level_0_rd3_cache bright_weights_normed_bright_weights_normed_update_0_write3_to_fused_level_0_rd3;
  bright_weights_normed_bright_weights_normed_update_0_write30_to_fused_level_0_rd30_cache bright_weights_normed_bright_weights_normed_update_0_write30_to_fused_level_0_rd30;
  bright_weights_normed_bright_weights_normed_update_0_write31_to_fused_level_0_rd31_cache bright_weights_normed_bright_weights_normed_update_0_write31_to_fused_level_0_rd31;
  bright_weights_normed_bright_weights_normed_update_0_write4_to_fused_level_0_rd4_cache bright_weights_normed_bright_weights_normed_update_0_write4_to_fused_level_0_rd4;
  bright_weights_normed_bright_weights_normed_update_0_write5_to_fused_level_0_rd5_cache bright_weights_normed_bright_weights_normed_update_0_write5_to_fused_level_0_rd5;
  bright_weights_normed_bright_weights_normed_update_0_write6_to_fused_level_0_rd6_cache bright_weights_normed_bright_weights_normed_update_0_write6_to_fused_level_0_rd6;
  bright_weights_normed_bright_weights_normed_update_0_write7_to_fused_level_0_rd7_cache bright_weights_normed_bright_weights_normed_update_0_write7_to_fused_level_0_rd7;
  bright_weights_normed_bright_weights_normed_update_0_write8_to_fused_level_0_rd8_cache bright_weights_normed_bright_weights_normed_update_0_write8_to_fused_level_0_rd8;
  bright_weights_normed_bright_weights_normed_update_0_write9_to_fused_level_0_rd9_cache bright_weights_normed_bright_weights_normed_update_0_write9_to_fused_level_0_rd9;
};



inline void bright_weights_normed_bright_weights_normed_update_0_write0_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write0, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write0_to_fused_level_0_rd0.push(bright_weights_normed_bright_weights_normed_update_0_write0);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write1_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write1, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write1_to_fused_level_0_rd1.push(bright_weights_normed_bright_weights_normed_update_0_write1);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write10_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write10, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write10_to_fused_level_0_rd10.push(bright_weights_normed_bright_weights_normed_update_0_write10);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write11_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write11, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write11_to_fused_level_0_rd11.push(bright_weights_normed_bright_weights_normed_update_0_write11);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write12_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write12, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write12_to_fused_level_0_rd12.push(bright_weights_normed_bright_weights_normed_update_0_write12);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write13_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write13, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write13_to_fused_level_0_rd13.push(bright_weights_normed_bright_weights_normed_update_0_write13);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write14_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write14, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write14_to_fused_level_0_rd14.push(bright_weights_normed_bright_weights_normed_update_0_write14);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write15_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write15, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write15_to_fused_level_0_rd15.push(bright_weights_normed_bright_weights_normed_update_0_write15);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write16_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write16, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write16_to_fused_level_0_rd16.push(bright_weights_normed_bright_weights_normed_update_0_write16);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write17_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write17, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write17_to_fused_level_0_rd17.push(bright_weights_normed_bright_weights_normed_update_0_write17);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write18_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write18, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write18_to_fused_level_0_rd18.push(bright_weights_normed_bright_weights_normed_update_0_write18);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write19_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write19, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write19_to_fused_level_0_rd19.push(bright_weights_normed_bright_weights_normed_update_0_write19);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write2_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write2, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write2_to_fused_level_0_rd2.push(bright_weights_normed_bright_weights_normed_update_0_write2);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write20_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write20, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write20_to_fused_level_0_rd20.push(bright_weights_normed_bright_weights_normed_update_0_write20);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write21_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write21, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write21_to_fused_level_0_rd21.push(bright_weights_normed_bright_weights_normed_update_0_write21);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write22_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write22, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write22_to_fused_level_0_rd22.push(bright_weights_normed_bright_weights_normed_update_0_write22);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write23_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write23, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write23_to_fused_level_0_rd23.push(bright_weights_normed_bright_weights_normed_update_0_write23);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write24_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write24, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write24_to_fused_level_0_rd24.push(bright_weights_normed_bright_weights_normed_update_0_write24);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write25_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write25, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write25_to_fused_level_0_rd25.push(bright_weights_normed_bright_weights_normed_update_0_write25);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write26_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write26, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write26_to_fused_level_0_rd26.push(bright_weights_normed_bright_weights_normed_update_0_write26);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write27_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write27, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write27_to_fused_level_0_rd27.push(bright_weights_normed_bright_weights_normed_update_0_write27);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write28_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write28, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write28_to_fused_level_0_rd28.push(bright_weights_normed_bright_weights_normed_update_0_write28);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write29_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write29, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write29_to_fused_level_0_rd29.push(bright_weights_normed_bright_weights_normed_update_0_write29);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write3_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write3, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write3_to_fused_level_0_rd3.push(bright_weights_normed_bright_weights_normed_update_0_write3);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write30_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write30, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write30_to_fused_level_0_rd30.push(bright_weights_normed_bright_weights_normed_update_0_write30);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write31_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write31, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write31_to_fused_level_0_rd31.push(bright_weights_normed_bright_weights_normed_update_0_write31);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write4_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write4, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write4_to_fused_level_0_rd4.push(bright_weights_normed_bright_weights_normed_update_0_write4);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write5_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write5, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write5_to_fused_level_0_rd5.push(bright_weights_normed_bright_weights_normed_update_0_write5);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write6_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write6, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write6_to_fused_level_0_rd6.push(bright_weights_normed_bright_weights_normed_update_0_write6);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write7_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write7, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write7_to_fused_level_0_rd7.push(bright_weights_normed_bright_weights_normed_update_0_write7);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write8_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write8, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write8_to_fused_level_0_rd8.push(bright_weights_normed_bright_weights_normed_update_0_write8);
}

inline void bright_weights_normed_bright_weights_normed_update_0_write9_write(hw_uint<16>& bright_weights_normed_bright_weights_normed_update_0_write9, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write9_to_fused_level_0_rd9.push(bright_weights_normed_bright_weights_normed_update_0_write9);
}

inline hw_uint<16> fused_level_0_rd0_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd0 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write0 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write0_to_fused_level_0_rd0.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write0;
  return 0;
}

inline hw_uint<16> fused_level_0_rd1_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd1 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write1 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write1_to_fused_level_0_rd1.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write1;
  return 0;
}

inline hw_uint<16> fused_level_0_rd10_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd10 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write10 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write10_to_fused_level_0_rd10.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write10;
  return 0;
}

inline hw_uint<16> fused_level_0_rd11_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd11 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write11 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write11_to_fused_level_0_rd11.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write11;
  return 0;
}

inline hw_uint<16> fused_level_0_rd12_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd12 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write12 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write12_to_fused_level_0_rd12.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write12;
  return 0;
}

inline hw_uint<16> fused_level_0_rd13_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd13 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write13 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write13_to_fused_level_0_rd13.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write13;
  return 0;
}

inline hw_uint<16> fused_level_0_rd14_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd14 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write14 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write14_to_fused_level_0_rd14.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write14;
  return 0;
}

inline hw_uint<16> fused_level_0_rd15_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd15 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write15 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write15_to_fused_level_0_rd15.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write15;
  return 0;
}

inline hw_uint<16> fused_level_0_rd16_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd16 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write16 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write16_to_fused_level_0_rd16.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write16;
  return 0;
}

inline hw_uint<16> fused_level_0_rd17_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd17 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write17 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write17_to_fused_level_0_rd17.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write17;
  return 0;
}

inline hw_uint<16> fused_level_0_rd18_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd18 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write18 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write18_to_fused_level_0_rd18.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write18;
  return 0;
}

inline hw_uint<16> fused_level_0_rd19_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd19 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write19 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write19_to_fused_level_0_rd19.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write19;
  return 0;
}

inline hw_uint<16> fused_level_0_rd2_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd2 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write2 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write2_to_fused_level_0_rd2.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write2;
  return 0;
}

inline hw_uint<16> fused_level_0_rd20_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd20 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write20 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write20_to_fused_level_0_rd20.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write20;
  return 0;
}

inline hw_uint<16> fused_level_0_rd21_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd21 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write21 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write21_to_fused_level_0_rd21.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write21;
  return 0;
}

inline hw_uint<16> fused_level_0_rd22_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd22 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write22 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write22_to_fused_level_0_rd22.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write22;
  return 0;
}

inline hw_uint<16> fused_level_0_rd23_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd23 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write23 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write23_to_fused_level_0_rd23.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write23;
  return 0;
}

inline hw_uint<16> fused_level_0_rd24_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd24 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write24 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write24_to_fused_level_0_rd24.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write24;
  return 0;
}

inline hw_uint<16> fused_level_0_rd25_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd25 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write25 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write25_to_fused_level_0_rd25.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write25;
  return 0;
}

inline hw_uint<16> fused_level_0_rd26_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd26 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write26 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write26_to_fused_level_0_rd26.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write26;
  return 0;
}

inline hw_uint<16> fused_level_0_rd27_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd27 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write27 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write27_to_fused_level_0_rd27.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write27;
  return 0;
}

inline hw_uint<16> fused_level_0_rd28_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd28 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write28 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write28_to_fused_level_0_rd28.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write28;
  return 0;
}

inline hw_uint<16> fused_level_0_rd29_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd29 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write29 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write29_to_fused_level_0_rd29.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write29;
  return 0;
}

inline hw_uint<16> fused_level_0_rd3_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd3 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write3 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write3_to_fused_level_0_rd3.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write3;
  return 0;
}

inline hw_uint<16> fused_level_0_rd30_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd30 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write30 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write30_to_fused_level_0_rd30.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write30;
  return 0;
}

inline hw_uint<16> fused_level_0_rd31_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd31 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write31 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write31_to_fused_level_0_rd31.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write31;
  return 0;
}

inline hw_uint<16> fused_level_0_rd4_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd4 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write4 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write4_to_fused_level_0_rd4.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write4;
  return 0;
}

inline hw_uint<16> fused_level_0_rd5_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd5 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write5 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write5_to_fused_level_0_rd5.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write5;
  return 0;
}

inline hw_uint<16> fused_level_0_rd6_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd6 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write6 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write6_to_fused_level_0_rd6.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write6;
  return 0;
}

inline hw_uint<16> fused_level_0_rd7_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd7 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write7 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write7_to_fused_level_0_rd7.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write7;
  return 0;
}

inline hw_uint<16> fused_level_0_rd8_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd8 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write8 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write8_to_fused_level_0_rd8.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write8;
  return 0;
}

inline hw_uint<16> fused_level_0_rd9_select(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd9 read pattern: { fused_level_0_update_0[d0, d1] -> bright_weights_normed[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_bright_weights_normed_bright_weights_normed_update_0_write9 = bright_weights_normed.bright_weights_normed_bright_weights_normed_update_0_write9_to_fused_level_0_rd9.peek(/* one reader or all rams */ 0);
  return value_bright_weights_normed_bright_weights_normed_update_0_write9;
  return 0;
}

// # of bundles = 2
// bright_weights_normed_update_0_write
//	bright_weights_normed_bright_weights_normed_update_0_write0
//	bright_weights_normed_bright_weights_normed_update_0_write1
//	bright_weights_normed_bright_weights_normed_update_0_write2
//	bright_weights_normed_bright_weights_normed_update_0_write3
//	bright_weights_normed_bright_weights_normed_update_0_write4
//	bright_weights_normed_bright_weights_normed_update_0_write5
//	bright_weights_normed_bright_weights_normed_update_0_write6
//	bright_weights_normed_bright_weights_normed_update_0_write7
//	bright_weights_normed_bright_weights_normed_update_0_write8
//	bright_weights_normed_bright_weights_normed_update_0_write9
//	bright_weights_normed_bright_weights_normed_update_0_write10
//	bright_weights_normed_bright_weights_normed_update_0_write11
//	bright_weights_normed_bright_weights_normed_update_0_write12
//	bright_weights_normed_bright_weights_normed_update_0_write13
//	bright_weights_normed_bright_weights_normed_update_0_write14
//	bright_weights_normed_bright_weights_normed_update_0_write15
//	bright_weights_normed_bright_weights_normed_update_0_write16
//	bright_weights_normed_bright_weights_normed_update_0_write17
//	bright_weights_normed_bright_weights_normed_update_0_write18
//	bright_weights_normed_bright_weights_normed_update_0_write19
//	bright_weights_normed_bright_weights_normed_update_0_write20
//	bright_weights_normed_bright_weights_normed_update_0_write21
//	bright_weights_normed_bright_weights_normed_update_0_write22
//	bright_weights_normed_bright_weights_normed_update_0_write23
//	bright_weights_normed_bright_weights_normed_update_0_write24
//	bright_weights_normed_bright_weights_normed_update_0_write25
//	bright_weights_normed_bright_weights_normed_update_0_write26
//	bright_weights_normed_bright_weights_normed_update_0_write27
//	bright_weights_normed_bright_weights_normed_update_0_write28
//	bright_weights_normed_bright_weights_normed_update_0_write29
//	bright_weights_normed_bright_weights_normed_update_0_write30
//	bright_weights_normed_bright_weights_normed_update_0_write31
inline void bright_weights_normed_bright_weights_normed_update_0_write_bundle_write(hw_uint<512>& bright_weights_normed_update_0_write, bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write0_res = bright_weights_normed_update_0_write.extract<0, 15>();
	bright_weights_normed_bright_weights_normed_update_0_write0_write(bright_weights_normed_bright_weights_normed_update_0_write0_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write1_res = bright_weights_normed_update_0_write.extract<16, 31>();
	bright_weights_normed_bright_weights_normed_update_0_write1_write(bright_weights_normed_bright_weights_normed_update_0_write1_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write2_res = bright_weights_normed_update_0_write.extract<32, 47>();
	bright_weights_normed_bright_weights_normed_update_0_write2_write(bright_weights_normed_bright_weights_normed_update_0_write2_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write3_res = bright_weights_normed_update_0_write.extract<48, 63>();
	bright_weights_normed_bright_weights_normed_update_0_write3_write(bright_weights_normed_bright_weights_normed_update_0_write3_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write4_res = bright_weights_normed_update_0_write.extract<64, 79>();
	bright_weights_normed_bright_weights_normed_update_0_write4_write(bright_weights_normed_bright_weights_normed_update_0_write4_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write5_res = bright_weights_normed_update_0_write.extract<80, 95>();
	bright_weights_normed_bright_weights_normed_update_0_write5_write(bright_weights_normed_bright_weights_normed_update_0_write5_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write6_res = bright_weights_normed_update_0_write.extract<96, 111>();
	bright_weights_normed_bright_weights_normed_update_0_write6_write(bright_weights_normed_bright_weights_normed_update_0_write6_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write7_res = bright_weights_normed_update_0_write.extract<112, 127>();
	bright_weights_normed_bright_weights_normed_update_0_write7_write(bright_weights_normed_bright_weights_normed_update_0_write7_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write8_res = bright_weights_normed_update_0_write.extract<128, 143>();
	bright_weights_normed_bright_weights_normed_update_0_write8_write(bright_weights_normed_bright_weights_normed_update_0_write8_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write9_res = bright_weights_normed_update_0_write.extract<144, 159>();
	bright_weights_normed_bright_weights_normed_update_0_write9_write(bright_weights_normed_bright_weights_normed_update_0_write9_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write10_res = bright_weights_normed_update_0_write.extract<160, 175>();
	bright_weights_normed_bright_weights_normed_update_0_write10_write(bright_weights_normed_bright_weights_normed_update_0_write10_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write11_res = bright_weights_normed_update_0_write.extract<176, 191>();
	bright_weights_normed_bright_weights_normed_update_0_write11_write(bright_weights_normed_bright_weights_normed_update_0_write11_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write12_res = bright_weights_normed_update_0_write.extract<192, 207>();
	bright_weights_normed_bright_weights_normed_update_0_write12_write(bright_weights_normed_bright_weights_normed_update_0_write12_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write13_res = bright_weights_normed_update_0_write.extract<208, 223>();
	bright_weights_normed_bright_weights_normed_update_0_write13_write(bright_weights_normed_bright_weights_normed_update_0_write13_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write14_res = bright_weights_normed_update_0_write.extract<224, 239>();
	bright_weights_normed_bright_weights_normed_update_0_write14_write(bright_weights_normed_bright_weights_normed_update_0_write14_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write15_res = bright_weights_normed_update_0_write.extract<240, 255>();
	bright_weights_normed_bright_weights_normed_update_0_write15_write(bright_weights_normed_bright_weights_normed_update_0_write15_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write16_res = bright_weights_normed_update_0_write.extract<256, 271>();
	bright_weights_normed_bright_weights_normed_update_0_write16_write(bright_weights_normed_bright_weights_normed_update_0_write16_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write17_res = bright_weights_normed_update_0_write.extract<272, 287>();
	bright_weights_normed_bright_weights_normed_update_0_write17_write(bright_weights_normed_bright_weights_normed_update_0_write17_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write18_res = bright_weights_normed_update_0_write.extract<288, 303>();
	bright_weights_normed_bright_weights_normed_update_0_write18_write(bright_weights_normed_bright_weights_normed_update_0_write18_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write19_res = bright_weights_normed_update_0_write.extract<304, 319>();
	bright_weights_normed_bright_weights_normed_update_0_write19_write(bright_weights_normed_bright_weights_normed_update_0_write19_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write20_res = bright_weights_normed_update_0_write.extract<320, 335>();
	bright_weights_normed_bright_weights_normed_update_0_write20_write(bright_weights_normed_bright_weights_normed_update_0_write20_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write21_res = bright_weights_normed_update_0_write.extract<336, 351>();
	bright_weights_normed_bright_weights_normed_update_0_write21_write(bright_weights_normed_bright_weights_normed_update_0_write21_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write22_res = bright_weights_normed_update_0_write.extract<352, 367>();
	bright_weights_normed_bright_weights_normed_update_0_write22_write(bright_weights_normed_bright_weights_normed_update_0_write22_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write23_res = bright_weights_normed_update_0_write.extract<368, 383>();
	bright_weights_normed_bright_weights_normed_update_0_write23_write(bright_weights_normed_bright_weights_normed_update_0_write23_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write24_res = bright_weights_normed_update_0_write.extract<384, 399>();
	bright_weights_normed_bright_weights_normed_update_0_write24_write(bright_weights_normed_bright_weights_normed_update_0_write24_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write25_res = bright_weights_normed_update_0_write.extract<400, 415>();
	bright_weights_normed_bright_weights_normed_update_0_write25_write(bright_weights_normed_bright_weights_normed_update_0_write25_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write26_res = bright_weights_normed_update_0_write.extract<416, 431>();
	bright_weights_normed_bright_weights_normed_update_0_write26_write(bright_weights_normed_bright_weights_normed_update_0_write26_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write27_res = bright_weights_normed_update_0_write.extract<432, 447>();
	bright_weights_normed_bright_weights_normed_update_0_write27_write(bright_weights_normed_bright_weights_normed_update_0_write27_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write28_res = bright_weights_normed_update_0_write.extract<448, 463>();
	bright_weights_normed_bright_weights_normed_update_0_write28_write(bright_weights_normed_bright_weights_normed_update_0_write28_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write29_res = bright_weights_normed_update_0_write.extract<464, 479>();
	bright_weights_normed_bright_weights_normed_update_0_write29_write(bright_weights_normed_bright_weights_normed_update_0_write29_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write30_res = bright_weights_normed_update_0_write.extract<480, 495>();
	bright_weights_normed_bright_weights_normed_update_0_write30_write(bright_weights_normed_bright_weights_normed_update_0_write30_res, bright_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> bright_weights_normed_bright_weights_normed_update_0_write31_res = bright_weights_normed_update_0_write.extract<496, 511>();
	bright_weights_normed_bright_weights_normed_update_0_write31_write(bright_weights_normed_bright_weights_normed_update_0_write31_res, bright_weights_normed, d0, d1, dynamic_address);
}

// fused_level_0_update_0_read
//	fused_level_0_rd0
//	fused_level_0_rd1
//	fused_level_0_rd2
//	fused_level_0_rd3
//	fused_level_0_rd4
//	fused_level_0_rd5
//	fused_level_0_rd6
//	fused_level_0_rd7
//	fused_level_0_rd8
//	fused_level_0_rd9
//	fused_level_0_rd10
//	fused_level_0_rd11
//	fused_level_0_rd12
//	fused_level_0_rd13
//	fused_level_0_rd14
//	fused_level_0_rd15
//	fused_level_0_rd16
//	fused_level_0_rd17
//	fused_level_0_rd18
//	fused_level_0_rd19
//	fused_level_0_rd20
//	fused_level_0_rd21
//	fused_level_0_rd22
//	fused_level_0_rd23
//	fused_level_0_rd24
//	fused_level_0_rd25
//	fused_level_0_rd26
//	fused_level_0_rd27
//	fused_level_0_rd28
//	fused_level_0_rd29
//	fused_level_0_rd30
//	fused_level_0_rd31
inline hw_uint<512> bright_weights_normed_fused_level_0_update_0_read_bundle_read(bright_weights_normed_cache& bright_weights_normed, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // fused_level_0_rd0
    // fused_level_0_rd1
    // fused_level_0_rd2
    // fused_level_0_rd3
    // fused_level_0_rd4
    // fused_level_0_rd5
    // fused_level_0_rd6
    // fused_level_0_rd7
    // fused_level_0_rd8
    // fused_level_0_rd9
    // fused_level_0_rd10
    // fused_level_0_rd11
    // fused_level_0_rd12
    // fused_level_0_rd13
    // fused_level_0_rd14
    // fused_level_0_rd15
    // fused_level_0_rd16
    // fused_level_0_rd17
    // fused_level_0_rd18
    // fused_level_0_rd19
    // fused_level_0_rd20
    // fused_level_0_rd21
    // fused_level_0_rd22
    // fused_level_0_rd23
    // fused_level_0_rd24
    // fused_level_0_rd25
    // fused_level_0_rd26
    // fused_level_0_rd27
    // fused_level_0_rd28
    // fused_level_0_rd29
    // fused_level_0_rd30
    // fused_level_0_rd31

	hw_uint<512> result;
	hw_uint<16> fused_level_0_rd0_res = fused_level_0_rd0_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<0, 512>(result, fused_level_0_rd0_res);
	hw_uint<16> fused_level_0_rd1_res = fused_level_0_rd1_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<16, 512>(result, fused_level_0_rd1_res);
	hw_uint<16> fused_level_0_rd2_res = fused_level_0_rd2_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<32, 512>(result, fused_level_0_rd2_res);
	hw_uint<16> fused_level_0_rd3_res = fused_level_0_rd3_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<48, 512>(result, fused_level_0_rd3_res);
	hw_uint<16> fused_level_0_rd4_res = fused_level_0_rd4_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<64, 512>(result, fused_level_0_rd4_res);
	hw_uint<16> fused_level_0_rd5_res = fused_level_0_rd5_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<80, 512>(result, fused_level_0_rd5_res);
	hw_uint<16> fused_level_0_rd6_res = fused_level_0_rd6_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<96, 512>(result, fused_level_0_rd6_res);
	hw_uint<16> fused_level_0_rd7_res = fused_level_0_rd7_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<112, 512>(result, fused_level_0_rd7_res);
	hw_uint<16> fused_level_0_rd8_res = fused_level_0_rd8_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<128, 512>(result, fused_level_0_rd8_res);
	hw_uint<16> fused_level_0_rd9_res = fused_level_0_rd9_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<144, 512>(result, fused_level_0_rd9_res);
	hw_uint<16> fused_level_0_rd10_res = fused_level_0_rd10_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<160, 512>(result, fused_level_0_rd10_res);
	hw_uint<16> fused_level_0_rd11_res = fused_level_0_rd11_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<176, 512>(result, fused_level_0_rd11_res);
	hw_uint<16> fused_level_0_rd12_res = fused_level_0_rd12_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<192, 512>(result, fused_level_0_rd12_res);
	hw_uint<16> fused_level_0_rd13_res = fused_level_0_rd13_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<208, 512>(result, fused_level_0_rd13_res);
	hw_uint<16> fused_level_0_rd14_res = fused_level_0_rd14_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<224, 512>(result, fused_level_0_rd14_res);
	hw_uint<16> fused_level_0_rd15_res = fused_level_0_rd15_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<240, 512>(result, fused_level_0_rd15_res);
	hw_uint<16> fused_level_0_rd16_res = fused_level_0_rd16_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<256, 512>(result, fused_level_0_rd16_res);
	hw_uint<16> fused_level_0_rd17_res = fused_level_0_rd17_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<272, 512>(result, fused_level_0_rd17_res);
	hw_uint<16> fused_level_0_rd18_res = fused_level_0_rd18_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<288, 512>(result, fused_level_0_rd18_res);
	hw_uint<16> fused_level_0_rd19_res = fused_level_0_rd19_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<304, 512>(result, fused_level_0_rd19_res);
	hw_uint<16> fused_level_0_rd20_res = fused_level_0_rd20_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<320, 512>(result, fused_level_0_rd20_res);
	hw_uint<16> fused_level_0_rd21_res = fused_level_0_rd21_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<336, 512>(result, fused_level_0_rd21_res);
	hw_uint<16> fused_level_0_rd22_res = fused_level_0_rd22_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<352, 512>(result, fused_level_0_rd22_res);
	hw_uint<16> fused_level_0_rd23_res = fused_level_0_rd23_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<368, 512>(result, fused_level_0_rd23_res);
	hw_uint<16> fused_level_0_rd24_res = fused_level_0_rd24_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<384, 512>(result, fused_level_0_rd24_res);
	hw_uint<16> fused_level_0_rd25_res = fused_level_0_rd25_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<400, 512>(result, fused_level_0_rd25_res);
	hw_uint<16> fused_level_0_rd26_res = fused_level_0_rd26_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<416, 512>(result, fused_level_0_rd26_res);
	hw_uint<16> fused_level_0_rd27_res = fused_level_0_rd27_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<432, 512>(result, fused_level_0_rd27_res);
	hw_uint<16> fused_level_0_rd28_res = fused_level_0_rd28_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<448, 512>(result, fused_level_0_rd28_res);
	hw_uint<16> fused_level_0_rd29_res = fused_level_0_rd29_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<464, 512>(result, fused_level_0_rd29_res);
	hw_uint<16> fused_level_0_rd30_res = fused_level_0_rd30_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<480, 512>(result, fused_level_0_rd30_res);
	hw_uint<16> fused_level_0_rd31_res = fused_level_0_rd31_select(bright_weights_normed, d0, d1, dynamic_address);
	set_at<496, 512>(result, fused_level_0_rd31_res);
	return result;
}

#include "hw_classes.h"

struct dark_dark_update_0_write0_merged_banks_2_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write1_merged_banks_2_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write10_merged_banks_2_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write11_merged_banks_2_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write12_merged_banks_2_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write13_merged_banks_2_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write14_merged_banks_2_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write15_merged_banks_2_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write16_merged_banks_2_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write17_merged_banks_2_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write18_merged_banks_2_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write19_merged_banks_2_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write2_merged_banks_2_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write20_merged_banks_2_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write21_merged_banks_2_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write22_merged_banks_2_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write23_merged_banks_2_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write24_merged_banks_2_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write25_merged_banks_2_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write26_merged_banks_2_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write27_merged_banks_2_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write28_merged_banks_2_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write29_merged_banks_2_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write3_merged_banks_2_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write30_merged_banks_2_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write31_merged_banks_2_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write4_merged_banks_2_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write5_merged_banks_2_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write6_merged_banks_2_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write7_merged_banks_2_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write8_merged_banks_2_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_dark_update_0_write9_merged_banks_2_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_cache {
  // # of banks: 32
  dark_dark_update_0_write0_merged_banks_2_cache dark_dark_update_0_write0_merged_banks_2;
  dark_dark_update_0_write1_merged_banks_2_cache dark_dark_update_0_write1_merged_banks_2;
  dark_dark_update_0_write10_merged_banks_2_cache dark_dark_update_0_write10_merged_banks_2;
  dark_dark_update_0_write11_merged_banks_2_cache dark_dark_update_0_write11_merged_banks_2;
  dark_dark_update_0_write12_merged_banks_2_cache dark_dark_update_0_write12_merged_banks_2;
  dark_dark_update_0_write13_merged_banks_2_cache dark_dark_update_0_write13_merged_banks_2;
  dark_dark_update_0_write14_merged_banks_2_cache dark_dark_update_0_write14_merged_banks_2;
  dark_dark_update_0_write15_merged_banks_2_cache dark_dark_update_0_write15_merged_banks_2;
  dark_dark_update_0_write16_merged_banks_2_cache dark_dark_update_0_write16_merged_banks_2;
  dark_dark_update_0_write17_merged_banks_2_cache dark_dark_update_0_write17_merged_banks_2;
  dark_dark_update_0_write18_merged_banks_2_cache dark_dark_update_0_write18_merged_banks_2;
  dark_dark_update_0_write19_merged_banks_2_cache dark_dark_update_0_write19_merged_banks_2;
  dark_dark_update_0_write2_merged_banks_2_cache dark_dark_update_0_write2_merged_banks_2;
  dark_dark_update_0_write20_merged_banks_2_cache dark_dark_update_0_write20_merged_banks_2;
  dark_dark_update_0_write21_merged_banks_2_cache dark_dark_update_0_write21_merged_banks_2;
  dark_dark_update_0_write22_merged_banks_2_cache dark_dark_update_0_write22_merged_banks_2;
  dark_dark_update_0_write23_merged_banks_2_cache dark_dark_update_0_write23_merged_banks_2;
  dark_dark_update_0_write24_merged_banks_2_cache dark_dark_update_0_write24_merged_banks_2;
  dark_dark_update_0_write25_merged_banks_2_cache dark_dark_update_0_write25_merged_banks_2;
  dark_dark_update_0_write26_merged_banks_2_cache dark_dark_update_0_write26_merged_banks_2;
  dark_dark_update_0_write27_merged_banks_2_cache dark_dark_update_0_write27_merged_banks_2;
  dark_dark_update_0_write28_merged_banks_2_cache dark_dark_update_0_write28_merged_banks_2;
  dark_dark_update_0_write29_merged_banks_2_cache dark_dark_update_0_write29_merged_banks_2;
  dark_dark_update_0_write3_merged_banks_2_cache dark_dark_update_0_write3_merged_banks_2;
  dark_dark_update_0_write30_merged_banks_2_cache dark_dark_update_0_write30_merged_banks_2;
  dark_dark_update_0_write31_merged_banks_2_cache dark_dark_update_0_write31_merged_banks_2;
  dark_dark_update_0_write4_merged_banks_2_cache dark_dark_update_0_write4_merged_banks_2;
  dark_dark_update_0_write5_merged_banks_2_cache dark_dark_update_0_write5_merged_banks_2;
  dark_dark_update_0_write6_merged_banks_2_cache dark_dark_update_0_write6_merged_banks_2;
  dark_dark_update_0_write7_merged_banks_2_cache dark_dark_update_0_write7_merged_banks_2;
  dark_dark_update_0_write8_merged_banks_2_cache dark_dark_update_0_write8_merged_banks_2;
  dark_dark_update_0_write9_merged_banks_2_cache dark_dark_update_0_write9_merged_banks_2;
};



inline void dark_dark_update_0_write0_write(hw_uint<16>& dark_dark_update_0_write0, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write0_merged_banks_2.push(dark_dark_update_0_write0);
}

inline void dark_dark_update_0_write1_write(hw_uint<16>& dark_dark_update_0_write1, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write1_merged_banks_2.push(dark_dark_update_0_write1);
}

inline void dark_dark_update_0_write10_write(hw_uint<16>& dark_dark_update_0_write10, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write10_merged_banks_2.push(dark_dark_update_0_write10);
}

inline void dark_dark_update_0_write11_write(hw_uint<16>& dark_dark_update_0_write11, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write11_merged_banks_2.push(dark_dark_update_0_write11);
}

inline void dark_dark_update_0_write12_write(hw_uint<16>& dark_dark_update_0_write12, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write12_merged_banks_2.push(dark_dark_update_0_write12);
}

inline void dark_dark_update_0_write13_write(hw_uint<16>& dark_dark_update_0_write13, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write13_merged_banks_2.push(dark_dark_update_0_write13);
}

inline void dark_dark_update_0_write14_write(hw_uint<16>& dark_dark_update_0_write14, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write14_merged_banks_2.push(dark_dark_update_0_write14);
}

inline void dark_dark_update_0_write15_write(hw_uint<16>& dark_dark_update_0_write15, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write15_merged_banks_2.push(dark_dark_update_0_write15);
}

inline void dark_dark_update_0_write16_write(hw_uint<16>& dark_dark_update_0_write16, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write16_merged_banks_2.push(dark_dark_update_0_write16);
}

inline void dark_dark_update_0_write17_write(hw_uint<16>& dark_dark_update_0_write17, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write17_merged_banks_2.push(dark_dark_update_0_write17);
}

inline void dark_dark_update_0_write18_write(hw_uint<16>& dark_dark_update_0_write18, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write18_merged_banks_2.push(dark_dark_update_0_write18);
}

inline void dark_dark_update_0_write19_write(hw_uint<16>& dark_dark_update_0_write19, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write19_merged_banks_2.push(dark_dark_update_0_write19);
}

inline void dark_dark_update_0_write2_write(hw_uint<16>& dark_dark_update_0_write2, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write2_merged_banks_2.push(dark_dark_update_0_write2);
}

inline void dark_dark_update_0_write20_write(hw_uint<16>& dark_dark_update_0_write20, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write20_merged_banks_2.push(dark_dark_update_0_write20);
}

inline void dark_dark_update_0_write21_write(hw_uint<16>& dark_dark_update_0_write21, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write21_merged_banks_2.push(dark_dark_update_0_write21);
}

inline void dark_dark_update_0_write22_write(hw_uint<16>& dark_dark_update_0_write22, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write22_merged_banks_2.push(dark_dark_update_0_write22);
}

inline void dark_dark_update_0_write23_write(hw_uint<16>& dark_dark_update_0_write23, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write23_merged_banks_2.push(dark_dark_update_0_write23);
}

inline void dark_dark_update_0_write24_write(hw_uint<16>& dark_dark_update_0_write24, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write24_merged_banks_2.push(dark_dark_update_0_write24);
}

inline void dark_dark_update_0_write25_write(hw_uint<16>& dark_dark_update_0_write25, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write25_merged_banks_2.push(dark_dark_update_0_write25);
}

inline void dark_dark_update_0_write26_write(hw_uint<16>& dark_dark_update_0_write26, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write26_merged_banks_2.push(dark_dark_update_0_write26);
}

inline void dark_dark_update_0_write27_write(hw_uint<16>& dark_dark_update_0_write27, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write27_merged_banks_2.push(dark_dark_update_0_write27);
}

inline void dark_dark_update_0_write28_write(hw_uint<16>& dark_dark_update_0_write28, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write28_merged_banks_2.push(dark_dark_update_0_write28);
}

inline void dark_dark_update_0_write29_write(hw_uint<16>& dark_dark_update_0_write29, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write29_merged_banks_2.push(dark_dark_update_0_write29);
}

inline void dark_dark_update_0_write3_write(hw_uint<16>& dark_dark_update_0_write3, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write3_merged_banks_2.push(dark_dark_update_0_write3);
}

inline void dark_dark_update_0_write30_write(hw_uint<16>& dark_dark_update_0_write30, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write30_merged_banks_2.push(dark_dark_update_0_write30);
}

inline void dark_dark_update_0_write31_write(hw_uint<16>& dark_dark_update_0_write31, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write31_merged_banks_2.push(dark_dark_update_0_write31);
}

inline void dark_dark_update_0_write4_write(hw_uint<16>& dark_dark_update_0_write4, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write4_merged_banks_2.push(dark_dark_update_0_write4);
}

inline void dark_dark_update_0_write5_write(hw_uint<16>& dark_dark_update_0_write5, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write5_merged_banks_2.push(dark_dark_update_0_write5);
}

inline void dark_dark_update_0_write6_write(hw_uint<16>& dark_dark_update_0_write6, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write6_merged_banks_2.push(dark_dark_update_0_write6);
}

inline void dark_dark_update_0_write7_write(hw_uint<16>& dark_dark_update_0_write7, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write7_merged_banks_2.push(dark_dark_update_0_write7);
}

inline void dark_dark_update_0_write8_write(hw_uint<16>& dark_dark_update_0_write8, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write8_merged_banks_2.push(dark_dark_update_0_write8);
}

inline void dark_dark_update_0_write9_write(hw_uint<16>& dark_dark_update_0_write9, dark_cache& dark, int d0, int d1, int dynamic_address) {
  dark.dark_dark_update_0_write9_merged_banks_2.push(dark_dark_update_0_write9);
}

inline hw_uint<16> dark_weights_rd0_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd0 read pattern: { dark_weights_update_0[d0, d1] -> dark[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write0 = dark.dark_dark_update_0_write0_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write0;
  return 0;
}

inline hw_uint<16> dark_weights_rd1_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd1 read pattern: { dark_weights_update_0[d0, d1] -> dark[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write1 = dark.dark_dark_update_0_write1_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write1;
  return 0;
}

inline hw_uint<16> dark_weights_rd10_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd10 read pattern: { dark_weights_update_0[d0, d1] -> dark[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write10 = dark.dark_dark_update_0_write10_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write10;
  return 0;
}

inline hw_uint<16> dark_weights_rd11_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd11 read pattern: { dark_weights_update_0[d0, d1] -> dark[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write11 = dark.dark_dark_update_0_write11_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write11;
  return 0;
}

inline hw_uint<16> dark_weights_rd12_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd12 read pattern: { dark_weights_update_0[d0, d1] -> dark[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write12 = dark.dark_dark_update_0_write12_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write12;
  return 0;
}

inline hw_uint<16> dark_weights_rd13_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd13 read pattern: { dark_weights_update_0[d0, d1] -> dark[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write13 = dark.dark_dark_update_0_write13_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write13;
  return 0;
}

inline hw_uint<16> dark_weights_rd14_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd14 read pattern: { dark_weights_update_0[d0, d1] -> dark[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write14 = dark.dark_dark_update_0_write14_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write14;
  return 0;
}

inline hw_uint<16> dark_weights_rd15_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd15 read pattern: { dark_weights_update_0[d0, d1] -> dark[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write15 = dark.dark_dark_update_0_write15_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write15;
  return 0;
}

inline hw_uint<16> dark_weights_rd16_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd16 read pattern: { dark_weights_update_0[d0, d1] -> dark[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write16 = dark.dark_dark_update_0_write16_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write16;
  return 0;
}

inline hw_uint<16> dark_weights_rd17_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd17 read pattern: { dark_weights_update_0[d0, d1] -> dark[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write17 = dark.dark_dark_update_0_write17_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write17;
  return 0;
}

inline hw_uint<16> dark_weights_rd18_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd18 read pattern: { dark_weights_update_0[d0, d1] -> dark[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write18 = dark.dark_dark_update_0_write18_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write18;
  return 0;
}

inline hw_uint<16> dark_weights_rd19_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd19 read pattern: { dark_weights_update_0[d0, d1] -> dark[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write19 = dark.dark_dark_update_0_write19_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write19;
  return 0;
}

inline hw_uint<16> dark_weights_rd2_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd2 read pattern: { dark_weights_update_0[d0, d1] -> dark[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write2 = dark.dark_dark_update_0_write2_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write2;
  return 0;
}

inline hw_uint<16> dark_weights_rd20_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd20 read pattern: { dark_weights_update_0[d0, d1] -> dark[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write20 = dark.dark_dark_update_0_write20_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write20;
  return 0;
}

inline hw_uint<16> dark_weights_rd21_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd21 read pattern: { dark_weights_update_0[d0, d1] -> dark[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write21 = dark.dark_dark_update_0_write21_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write21;
  return 0;
}

inline hw_uint<16> dark_weights_rd22_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd22 read pattern: { dark_weights_update_0[d0, d1] -> dark[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write22 = dark.dark_dark_update_0_write22_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write22;
  return 0;
}

inline hw_uint<16> dark_weights_rd23_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd23 read pattern: { dark_weights_update_0[d0, d1] -> dark[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write23 = dark.dark_dark_update_0_write23_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write23;
  return 0;
}

inline hw_uint<16> dark_weights_rd24_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd24 read pattern: { dark_weights_update_0[d0, d1] -> dark[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write24 = dark.dark_dark_update_0_write24_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write24;
  return 0;
}

inline hw_uint<16> dark_weights_rd25_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd25 read pattern: { dark_weights_update_0[d0, d1] -> dark[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write25 = dark.dark_dark_update_0_write25_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write25;
  return 0;
}

inline hw_uint<16> dark_weights_rd26_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd26 read pattern: { dark_weights_update_0[d0, d1] -> dark[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write26 = dark.dark_dark_update_0_write26_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write26;
  return 0;
}

inline hw_uint<16> dark_weights_rd27_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd27 read pattern: { dark_weights_update_0[d0, d1] -> dark[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write27 = dark.dark_dark_update_0_write27_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write27;
  return 0;
}

inline hw_uint<16> dark_weights_rd28_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd28 read pattern: { dark_weights_update_0[d0, d1] -> dark[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write28 = dark.dark_dark_update_0_write28_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write28;
  return 0;
}

inline hw_uint<16> dark_weights_rd29_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd29 read pattern: { dark_weights_update_0[d0, d1] -> dark[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write29 = dark.dark_dark_update_0_write29_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write29;
  return 0;
}

inline hw_uint<16> dark_weights_rd3_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd3 read pattern: { dark_weights_update_0[d0, d1] -> dark[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write3 = dark.dark_dark_update_0_write3_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write3;
  return 0;
}

inline hw_uint<16> dark_weights_rd30_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd30 read pattern: { dark_weights_update_0[d0, d1] -> dark[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write30 = dark.dark_dark_update_0_write30_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write30;
  return 0;
}

inline hw_uint<16> dark_weights_rd31_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd31 read pattern: { dark_weights_update_0[d0, d1] -> dark[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write31 = dark.dark_dark_update_0_write31_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write31;
  return 0;
}

inline hw_uint<16> dark_weights_rd4_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd4 read pattern: { dark_weights_update_0[d0, d1] -> dark[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write4 = dark.dark_dark_update_0_write4_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write4;
  return 0;
}

inline hw_uint<16> dark_weights_rd5_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd5 read pattern: { dark_weights_update_0[d0, d1] -> dark[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write5 = dark.dark_dark_update_0_write5_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write5;
  return 0;
}

inline hw_uint<16> dark_weights_rd6_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd6 read pattern: { dark_weights_update_0[d0, d1] -> dark[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write6 = dark.dark_dark_update_0_write6_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write6;
  return 0;
}

inline hw_uint<16> dark_weights_rd7_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd7 read pattern: { dark_weights_update_0[d0, d1] -> dark[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write7 = dark.dark_dark_update_0_write7_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write7;
  return 0;
}

inline hw_uint<16> dark_weights_rd8_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd8 read pattern: { dark_weights_update_0[d0, d1] -> dark[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write8 = dark.dark_dark_update_0_write8_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write8;
  return 0;
}

inline hw_uint<16> dark_weights_rd9_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_rd9 read pattern: { dark_weights_update_0[d0, d1] -> dark[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write9 = dark.dark_dark_update_0_write9_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write9;
  return 0;
}

inline hw_uint<16> fused_level_0_rd0_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd0 read pattern: { fused_level_0_update_0[d0, d1] -> dark[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write0 = dark.dark_dark_update_0_write0_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write0;
  return 0;
}

inline hw_uint<16> fused_level_0_rd1_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd1 read pattern: { fused_level_0_update_0[d0, d1] -> dark[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write1 = dark.dark_dark_update_0_write1_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write1;
  return 0;
}

inline hw_uint<16> fused_level_0_rd10_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd10 read pattern: { fused_level_0_update_0[d0, d1] -> dark[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write10 = dark.dark_dark_update_0_write10_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write10;
  return 0;
}

inline hw_uint<16> fused_level_0_rd11_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd11 read pattern: { fused_level_0_update_0[d0, d1] -> dark[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write11 = dark.dark_dark_update_0_write11_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write11;
  return 0;
}

inline hw_uint<16> fused_level_0_rd12_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd12 read pattern: { fused_level_0_update_0[d0, d1] -> dark[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write12 = dark.dark_dark_update_0_write12_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write12;
  return 0;
}

inline hw_uint<16> fused_level_0_rd13_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd13 read pattern: { fused_level_0_update_0[d0, d1] -> dark[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write13 = dark.dark_dark_update_0_write13_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write13;
  return 0;
}

inline hw_uint<16> fused_level_0_rd14_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd14 read pattern: { fused_level_0_update_0[d0, d1] -> dark[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write14 = dark.dark_dark_update_0_write14_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write14;
  return 0;
}

inline hw_uint<16> fused_level_0_rd15_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd15 read pattern: { fused_level_0_update_0[d0, d1] -> dark[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write15 = dark.dark_dark_update_0_write15_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write15;
  return 0;
}

inline hw_uint<16> fused_level_0_rd16_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd16 read pattern: { fused_level_0_update_0[d0, d1] -> dark[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write16 = dark.dark_dark_update_0_write16_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write16;
  return 0;
}

inline hw_uint<16> fused_level_0_rd17_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd17 read pattern: { fused_level_0_update_0[d0, d1] -> dark[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write17 = dark.dark_dark_update_0_write17_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write17;
  return 0;
}

inline hw_uint<16> fused_level_0_rd18_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd18 read pattern: { fused_level_0_update_0[d0, d1] -> dark[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write18 = dark.dark_dark_update_0_write18_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write18;
  return 0;
}

inline hw_uint<16> fused_level_0_rd19_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd19 read pattern: { fused_level_0_update_0[d0, d1] -> dark[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write19 = dark.dark_dark_update_0_write19_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write19;
  return 0;
}

inline hw_uint<16> fused_level_0_rd2_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd2 read pattern: { fused_level_0_update_0[d0, d1] -> dark[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write2 = dark.dark_dark_update_0_write2_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write2;
  return 0;
}

inline hw_uint<16> fused_level_0_rd20_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd20 read pattern: { fused_level_0_update_0[d0, d1] -> dark[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write20 = dark.dark_dark_update_0_write20_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write20;
  return 0;
}

inline hw_uint<16> fused_level_0_rd21_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd21 read pattern: { fused_level_0_update_0[d0, d1] -> dark[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write21 = dark.dark_dark_update_0_write21_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write21;
  return 0;
}

inline hw_uint<16> fused_level_0_rd22_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd22 read pattern: { fused_level_0_update_0[d0, d1] -> dark[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write22 = dark.dark_dark_update_0_write22_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write22;
  return 0;
}

inline hw_uint<16> fused_level_0_rd23_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd23 read pattern: { fused_level_0_update_0[d0, d1] -> dark[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write23 = dark.dark_dark_update_0_write23_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write23;
  return 0;
}

inline hw_uint<16> fused_level_0_rd24_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd24 read pattern: { fused_level_0_update_0[d0, d1] -> dark[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write24 = dark.dark_dark_update_0_write24_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write24;
  return 0;
}

inline hw_uint<16> fused_level_0_rd25_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd25 read pattern: { fused_level_0_update_0[d0, d1] -> dark[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write25 = dark.dark_dark_update_0_write25_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write25;
  return 0;
}

inline hw_uint<16> fused_level_0_rd26_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd26 read pattern: { fused_level_0_update_0[d0, d1] -> dark[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write26 = dark.dark_dark_update_0_write26_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write26;
  return 0;
}

inline hw_uint<16> fused_level_0_rd27_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd27 read pattern: { fused_level_0_update_0[d0, d1] -> dark[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write27 = dark.dark_dark_update_0_write27_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write27;
  return 0;
}

inline hw_uint<16> fused_level_0_rd28_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd28 read pattern: { fused_level_0_update_0[d0, d1] -> dark[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write28 = dark.dark_dark_update_0_write28_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write28;
  return 0;
}

inline hw_uint<16> fused_level_0_rd29_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd29 read pattern: { fused_level_0_update_0[d0, d1] -> dark[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write29 = dark.dark_dark_update_0_write29_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write29;
  return 0;
}

inline hw_uint<16> fused_level_0_rd3_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd3 read pattern: { fused_level_0_update_0[d0, d1] -> dark[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write3 = dark.dark_dark_update_0_write3_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write3;
  return 0;
}

inline hw_uint<16> fused_level_0_rd30_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd30 read pattern: { fused_level_0_update_0[d0, d1] -> dark[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write30 = dark.dark_dark_update_0_write30_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write30;
  return 0;
}

inline hw_uint<16> fused_level_0_rd31_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd31 read pattern: { fused_level_0_update_0[d0, d1] -> dark[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write31 = dark.dark_dark_update_0_write31_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write31;
  return 0;
}

inline hw_uint<16> fused_level_0_rd4_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd4 read pattern: { fused_level_0_update_0[d0, d1] -> dark[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write4 = dark.dark_dark_update_0_write4_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write4;
  return 0;
}

inline hw_uint<16> fused_level_0_rd5_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd5 read pattern: { fused_level_0_update_0[d0, d1] -> dark[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write5 = dark.dark_dark_update_0_write5_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write5;
  return 0;
}

inline hw_uint<16> fused_level_0_rd6_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd6 read pattern: { fused_level_0_update_0[d0, d1] -> dark[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write6 = dark.dark_dark_update_0_write6_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write6;
  return 0;
}

inline hw_uint<16> fused_level_0_rd7_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd7 read pattern: { fused_level_0_update_0[d0, d1] -> dark[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write7 = dark.dark_dark_update_0_write7_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write7;
  return 0;
}

inline hw_uint<16> fused_level_0_rd8_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd8 read pattern: { fused_level_0_update_0[d0, d1] -> dark[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write8 = dark.dark_dark_update_0_write8_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write8;
  return 0;
}

inline hw_uint<16> fused_level_0_rd9_select(dark_cache& dark, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd9 read pattern: { fused_level_0_update_0[d0, d1] -> dark[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_dark_update_0_write9 = dark.dark_dark_update_0_write9_merged_banks_2.peek_0();
  return value_dark_dark_update_0_write9;
  return 0;
}

// # of bundles = 3
// dark_update_0_write
//	dark_dark_update_0_write0
//	dark_dark_update_0_write1
//	dark_dark_update_0_write2
//	dark_dark_update_0_write3
//	dark_dark_update_0_write4
//	dark_dark_update_0_write5
//	dark_dark_update_0_write6
//	dark_dark_update_0_write7
//	dark_dark_update_0_write8
//	dark_dark_update_0_write9
//	dark_dark_update_0_write10
//	dark_dark_update_0_write11
//	dark_dark_update_0_write12
//	dark_dark_update_0_write13
//	dark_dark_update_0_write14
//	dark_dark_update_0_write15
//	dark_dark_update_0_write16
//	dark_dark_update_0_write17
//	dark_dark_update_0_write18
//	dark_dark_update_0_write19
//	dark_dark_update_0_write20
//	dark_dark_update_0_write21
//	dark_dark_update_0_write22
//	dark_dark_update_0_write23
//	dark_dark_update_0_write24
//	dark_dark_update_0_write25
//	dark_dark_update_0_write26
//	dark_dark_update_0_write27
//	dark_dark_update_0_write28
//	dark_dark_update_0_write29
//	dark_dark_update_0_write30
//	dark_dark_update_0_write31
inline void dark_dark_update_0_write_bundle_write(hw_uint<512>& dark_update_0_write, dark_cache& dark, int d0, int d1, int dynamic_address) {
	hw_uint<16> dark_dark_update_0_write0_res = dark_update_0_write.extract<0, 15>();
	dark_dark_update_0_write0_write(dark_dark_update_0_write0_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write1_res = dark_update_0_write.extract<16, 31>();
	dark_dark_update_0_write1_write(dark_dark_update_0_write1_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write2_res = dark_update_0_write.extract<32, 47>();
	dark_dark_update_0_write2_write(dark_dark_update_0_write2_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write3_res = dark_update_0_write.extract<48, 63>();
	dark_dark_update_0_write3_write(dark_dark_update_0_write3_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write4_res = dark_update_0_write.extract<64, 79>();
	dark_dark_update_0_write4_write(dark_dark_update_0_write4_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write5_res = dark_update_0_write.extract<80, 95>();
	dark_dark_update_0_write5_write(dark_dark_update_0_write5_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write6_res = dark_update_0_write.extract<96, 111>();
	dark_dark_update_0_write6_write(dark_dark_update_0_write6_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write7_res = dark_update_0_write.extract<112, 127>();
	dark_dark_update_0_write7_write(dark_dark_update_0_write7_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write8_res = dark_update_0_write.extract<128, 143>();
	dark_dark_update_0_write8_write(dark_dark_update_0_write8_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write9_res = dark_update_0_write.extract<144, 159>();
	dark_dark_update_0_write9_write(dark_dark_update_0_write9_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write10_res = dark_update_0_write.extract<160, 175>();
	dark_dark_update_0_write10_write(dark_dark_update_0_write10_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write11_res = dark_update_0_write.extract<176, 191>();
	dark_dark_update_0_write11_write(dark_dark_update_0_write11_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write12_res = dark_update_0_write.extract<192, 207>();
	dark_dark_update_0_write12_write(dark_dark_update_0_write12_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write13_res = dark_update_0_write.extract<208, 223>();
	dark_dark_update_0_write13_write(dark_dark_update_0_write13_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write14_res = dark_update_0_write.extract<224, 239>();
	dark_dark_update_0_write14_write(dark_dark_update_0_write14_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write15_res = dark_update_0_write.extract<240, 255>();
	dark_dark_update_0_write15_write(dark_dark_update_0_write15_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write16_res = dark_update_0_write.extract<256, 271>();
	dark_dark_update_0_write16_write(dark_dark_update_0_write16_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write17_res = dark_update_0_write.extract<272, 287>();
	dark_dark_update_0_write17_write(dark_dark_update_0_write17_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write18_res = dark_update_0_write.extract<288, 303>();
	dark_dark_update_0_write18_write(dark_dark_update_0_write18_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write19_res = dark_update_0_write.extract<304, 319>();
	dark_dark_update_0_write19_write(dark_dark_update_0_write19_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write20_res = dark_update_0_write.extract<320, 335>();
	dark_dark_update_0_write20_write(dark_dark_update_0_write20_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write21_res = dark_update_0_write.extract<336, 351>();
	dark_dark_update_0_write21_write(dark_dark_update_0_write21_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write22_res = dark_update_0_write.extract<352, 367>();
	dark_dark_update_0_write22_write(dark_dark_update_0_write22_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write23_res = dark_update_0_write.extract<368, 383>();
	dark_dark_update_0_write23_write(dark_dark_update_0_write23_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write24_res = dark_update_0_write.extract<384, 399>();
	dark_dark_update_0_write24_write(dark_dark_update_0_write24_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write25_res = dark_update_0_write.extract<400, 415>();
	dark_dark_update_0_write25_write(dark_dark_update_0_write25_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write26_res = dark_update_0_write.extract<416, 431>();
	dark_dark_update_0_write26_write(dark_dark_update_0_write26_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write27_res = dark_update_0_write.extract<432, 447>();
	dark_dark_update_0_write27_write(dark_dark_update_0_write27_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write28_res = dark_update_0_write.extract<448, 463>();
	dark_dark_update_0_write28_write(dark_dark_update_0_write28_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write29_res = dark_update_0_write.extract<464, 479>();
	dark_dark_update_0_write29_write(dark_dark_update_0_write29_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write30_res = dark_update_0_write.extract<480, 495>();
	dark_dark_update_0_write30_write(dark_dark_update_0_write30_res, dark, d0, d1, dynamic_address);
	hw_uint<16> dark_dark_update_0_write31_res = dark_update_0_write.extract<496, 511>();
	dark_dark_update_0_write31_write(dark_dark_update_0_write31_res, dark, d0, d1, dynamic_address);
}

// dark_weights_update_0_read
//	dark_weights_rd0
//	dark_weights_rd1
//	dark_weights_rd2
//	dark_weights_rd3
//	dark_weights_rd4
//	dark_weights_rd5
//	dark_weights_rd6
//	dark_weights_rd7
//	dark_weights_rd8
//	dark_weights_rd9
//	dark_weights_rd10
//	dark_weights_rd11
//	dark_weights_rd12
//	dark_weights_rd13
//	dark_weights_rd14
//	dark_weights_rd15
//	dark_weights_rd16
//	dark_weights_rd17
//	dark_weights_rd18
//	dark_weights_rd19
//	dark_weights_rd20
//	dark_weights_rd21
//	dark_weights_rd22
//	dark_weights_rd23
//	dark_weights_rd24
//	dark_weights_rd25
//	dark_weights_rd26
//	dark_weights_rd27
//	dark_weights_rd28
//	dark_weights_rd29
//	dark_weights_rd30
//	dark_weights_rd31
inline hw_uint<512> dark_dark_weights_update_0_read_bundle_read(dark_cache& dark, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // dark_weights_rd0
    // dark_weights_rd1
    // dark_weights_rd2
    // dark_weights_rd3
    // dark_weights_rd4
    // dark_weights_rd5
    // dark_weights_rd6
    // dark_weights_rd7
    // dark_weights_rd8
    // dark_weights_rd9
    // dark_weights_rd10
    // dark_weights_rd11
    // dark_weights_rd12
    // dark_weights_rd13
    // dark_weights_rd14
    // dark_weights_rd15
    // dark_weights_rd16
    // dark_weights_rd17
    // dark_weights_rd18
    // dark_weights_rd19
    // dark_weights_rd20
    // dark_weights_rd21
    // dark_weights_rd22
    // dark_weights_rd23
    // dark_weights_rd24
    // dark_weights_rd25
    // dark_weights_rd26
    // dark_weights_rd27
    // dark_weights_rd28
    // dark_weights_rd29
    // dark_weights_rd30
    // dark_weights_rd31

	hw_uint<512> result;
	hw_uint<16> dark_weights_rd0_res = dark_weights_rd0_select(dark, d0, d1, dynamic_address);
	set_at<0, 512>(result, dark_weights_rd0_res);
	hw_uint<16> dark_weights_rd1_res = dark_weights_rd1_select(dark, d0, d1, dynamic_address);
	set_at<16, 512>(result, dark_weights_rd1_res);
	hw_uint<16> dark_weights_rd2_res = dark_weights_rd2_select(dark, d0, d1, dynamic_address);
	set_at<32, 512>(result, dark_weights_rd2_res);
	hw_uint<16> dark_weights_rd3_res = dark_weights_rd3_select(dark, d0, d1, dynamic_address);
	set_at<48, 512>(result, dark_weights_rd3_res);
	hw_uint<16> dark_weights_rd4_res = dark_weights_rd4_select(dark, d0, d1, dynamic_address);
	set_at<64, 512>(result, dark_weights_rd4_res);
	hw_uint<16> dark_weights_rd5_res = dark_weights_rd5_select(dark, d0, d1, dynamic_address);
	set_at<80, 512>(result, dark_weights_rd5_res);
	hw_uint<16> dark_weights_rd6_res = dark_weights_rd6_select(dark, d0, d1, dynamic_address);
	set_at<96, 512>(result, dark_weights_rd6_res);
	hw_uint<16> dark_weights_rd7_res = dark_weights_rd7_select(dark, d0, d1, dynamic_address);
	set_at<112, 512>(result, dark_weights_rd7_res);
	hw_uint<16> dark_weights_rd8_res = dark_weights_rd8_select(dark, d0, d1, dynamic_address);
	set_at<128, 512>(result, dark_weights_rd8_res);
	hw_uint<16> dark_weights_rd9_res = dark_weights_rd9_select(dark, d0, d1, dynamic_address);
	set_at<144, 512>(result, dark_weights_rd9_res);
	hw_uint<16> dark_weights_rd10_res = dark_weights_rd10_select(dark, d0, d1, dynamic_address);
	set_at<160, 512>(result, dark_weights_rd10_res);
	hw_uint<16> dark_weights_rd11_res = dark_weights_rd11_select(dark, d0, d1, dynamic_address);
	set_at<176, 512>(result, dark_weights_rd11_res);
	hw_uint<16> dark_weights_rd12_res = dark_weights_rd12_select(dark, d0, d1, dynamic_address);
	set_at<192, 512>(result, dark_weights_rd12_res);
	hw_uint<16> dark_weights_rd13_res = dark_weights_rd13_select(dark, d0, d1, dynamic_address);
	set_at<208, 512>(result, dark_weights_rd13_res);
	hw_uint<16> dark_weights_rd14_res = dark_weights_rd14_select(dark, d0, d1, dynamic_address);
	set_at<224, 512>(result, dark_weights_rd14_res);
	hw_uint<16> dark_weights_rd15_res = dark_weights_rd15_select(dark, d0, d1, dynamic_address);
	set_at<240, 512>(result, dark_weights_rd15_res);
	hw_uint<16> dark_weights_rd16_res = dark_weights_rd16_select(dark, d0, d1, dynamic_address);
	set_at<256, 512>(result, dark_weights_rd16_res);
	hw_uint<16> dark_weights_rd17_res = dark_weights_rd17_select(dark, d0, d1, dynamic_address);
	set_at<272, 512>(result, dark_weights_rd17_res);
	hw_uint<16> dark_weights_rd18_res = dark_weights_rd18_select(dark, d0, d1, dynamic_address);
	set_at<288, 512>(result, dark_weights_rd18_res);
	hw_uint<16> dark_weights_rd19_res = dark_weights_rd19_select(dark, d0, d1, dynamic_address);
	set_at<304, 512>(result, dark_weights_rd19_res);
	hw_uint<16> dark_weights_rd20_res = dark_weights_rd20_select(dark, d0, d1, dynamic_address);
	set_at<320, 512>(result, dark_weights_rd20_res);
	hw_uint<16> dark_weights_rd21_res = dark_weights_rd21_select(dark, d0, d1, dynamic_address);
	set_at<336, 512>(result, dark_weights_rd21_res);
	hw_uint<16> dark_weights_rd22_res = dark_weights_rd22_select(dark, d0, d1, dynamic_address);
	set_at<352, 512>(result, dark_weights_rd22_res);
	hw_uint<16> dark_weights_rd23_res = dark_weights_rd23_select(dark, d0, d1, dynamic_address);
	set_at<368, 512>(result, dark_weights_rd23_res);
	hw_uint<16> dark_weights_rd24_res = dark_weights_rd24_select(dark, d0, d1, dynamic_address);
	set_at<384, 512>(result, dark_weights_rd24_res);
	hw_uint<16> dark_weights_rd25_res = dark_weights_rd25_select(dark, d0, d1, dynamic_address);
	set_at<400, 512>(result, dark_weights_rd25_res);
	hw_uint<16> dark_weights_rd26_res = dark_weights_rd26_select(dark, d0, d1, dynamic_address);
	set_at<416, 512>(result, dark_weights_rd26_res);
	hw_uint<16> dark_weights_rd27_res = dark_weights_rd27_select(dark, d0, d1, dynamic_address);
	set_at<432, 512>(result, dark_weights_rd27_res);
	hw_uint<16> dark_weights_rd28_res = dark_weights_rd28_select(dark, d0, d1, dynamic_address);
	set_at<448, 512>(result, dark_weights_rd28_res);
	hw_uint<16> dark_weights_rd29_res = dark_weights_rd29_select(dark, d0, d1, dynamic_address);
	set_at<464, 512>(result, dark_weights_rd29_res);
	hw_uint<16> dark_weights_rd30_res = dark_weights_rd30_select(dark, d0, d1, dynamic_address);
	set_at<480, 512>(result, dark_weights_rd30_res);
	hw_uint<16> dark_weights_rd31_res = dark_weights_rd31_select(dark, d0, d1, dynamic_address);
	set_at<496, 512>(result, dark_weights_rd31_res);
	return result;
}

// fused_level_0_update_0_read
//	fused_level_0_rd0
//	fused_level_0_rd1
//	fused_level_0_rd2
//	fused_level_0_rd3
//	fused_level_0_rd4
//	fused_level_0_rd5
//	fused_level_0_rd6
//	fused_level_0_rd7
//	fused_level_0_rd8
//	fused_level_0_rd9
//	fused_level_0_rd10
//	fused_level_0_rd11
//	fused_level_0_rd12
//	fused_level_0_rd13
//	fused_level_0_rd14
//	fused_level_0_rd15
//	fused_level_0_rd16
//	fused_level_0_rd17
//	fused_level_0_rd18
//	fused_level_0_rd19
//	fused_level_0_rd20
//	fused_level_0_rd21
//	fused_level_0_rd22
//	fused_level_0_rd23
//	fused_level_0_rd24
//	fused_level_0_rd25
//	fused_level_0_rd26
//	fused_level_0_rd27
//	fused_level_0_rd28
//	fused_level_0_rd29
//	fused_level_0_rd30
//	fused_level_0_rd31
inline hw_uint<512> dark_fused_level_0_update_0_read_bundle_read(dark_cache& dark, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // fused_level_0_rd0
    // fused_level_0_rd1
    // fused_level_0_rd2
    // fused_level_0_rd3
    // fused_level_0_rd4
    // fused_level_0_rd5
    // fused_level_0_rd6
    // fused_level_0_rd7
    // fused_level_0_rd8
    // fused_level_0_rd9
    // fused_level_0_rd10
    // fused_level_0_rd11
    // fused_level_0_rd12
    // fused_level_0_rd13
    // fused_level_0_rd14
    // fused_level_0_rd15
    // fused_level_0_rd16
    // fused_level_0_rd17
    // fused_level_0_rd18
    // fused_level_0_rd19
    // fused_level_0_rd20
    // fused_level_0_rd21
    // fused_level_0_rd22
    // fused_level_0_rd23
    // fused_level_0_rd24
    // fused_level_0_rd25
    // fused_level_0_rd26
    // fused_level_0_rd27
    // fused_level_0_rd28
    // fused_level_0_rd29
    // fused_level_0_rd30
    // fused_level_0_rd31

	hw_uint<512> result;
	hw_uint<16> fused_level_0_rd0_res = fused_level_0_rd0_select(dark, d0, d1, dynamic_address);
	set_at<0, 512>(result, fused_level_0_rd0_res);
	hw_uint<16> fused_level_0_rd1_res = fused_level_0_rd1_select(dark, d0, d1, dynamic_address);
	set_at<16, 512>(result, fused_level_0_rd1_res);
	hw_uint<16> fused_level_0_rd2_res = fused_level_0_rd2_select(dark, d0, d1, dynamic_address);
	set_at<32, 512>(result, fused_level_0_rd2_res);
	hw_uint<16> fused_level_0_rd3_res = fused_level_0_rd3_select(dark, d0, d1, dynamic_address);
	set_at<48, 512>(result, fused_level_0_rd3_res);
	hw_uint<16> fused_level_0_rd4_res = fused_level_0_rd4_select(dark, d0, d1, dynamic_address);
	set_at<64, 512>(result, fused_level_0_rd4_res);
	hw_uint<16> fused_level_0_rd5_res = fused_level_0_rd5_select(dark, d0, d1, dynamic_address);
	set_at<80, 512>(result, fused_level_0_rd5_res);
	hw_uint<16> fused_level_0_rd6_res = fused_level_0_rd6_select(dark, d0, d1, dynamic_address);
	set_at<96, 512>(result, fused_level_0_rd6_res);
	hw_uint<16> fused_level_0_rd7_res = fused_level_0_rd7_select(dark, d0, d1, dynamic_address);
	set_at<112, 512>(result, fused_level_0_rd7_res);
	hw_uint<16> fused_level_0_rd8_res = fused_level_0_rd8_select(dark, d0, d1, dynamic_address);
	set_at<128, 512>(result, fused_level_0_rd8_res);
	hw_uint<16> fused_level_0_rd9_res = fused_level_0_rd9_select(dark, d0, d1, dynamic_address);
	set_at<144, 512>(result, fused_level_0_rd9_res);
	hw_uint<16> fused_level_0_rd10_res = fused_level_0_rd10_select(dark, d0, d1, dynamic_address);
	set_at<160, 512>(result, fused_level_0_rd10_res);
	hw_uint<16> fused_level_0_rd11_res = fused_level_0_rd11_select(dark, d0, d1, dynamic_address);
	set_at<176, 512>(result, fused_level_0_rd11_res);
	hw_uint<16> fused_level_0_rd12_res = fused_level_0_rd12_select(dark, d0, d1, dynamic_address);
	set_at<192, 512>(result, fused_level_0_rd12_res);
	hw_uint<16> fused_level_0_rd13_res = fused_level_0_rd13_select(dark, d0, d1, dynamic_address);
	set_at<208, 512>(result, fused_level_0_rd13_res);
	hw_uint<16> fused_level_0_rd14_res = fused_level_0_rd14_select(dark, d0, d1, dynamic_address);
	set_at<224, 512>(result, fused_level_0_rd14_res);
	hw_uint<16> fused_level_0_rd15_res = fused_level_0_rd15_select(dark, d0, d1, dynamic_address);
	set_at<240, 512>(result, fused_level_0_rd15_res);
	hw_uint<16> fused_level_0_rd16_res = fused_level_0_rd16_select(dark, d0, d1, dynamic_address);
	set_at<256, 512>(result, fused_level_0_rd16_res);
	hw_uint<16> fused_level_0_rd17_res = fused_level_0_rd17_select(dark, d0, d1, dynamic_address);
	set_at<272, 512>(result, fused_level_0_rd17_res);
	hw_uint<16> fused_level_0_rd18_res = fused_level_0_rd18_select(dark, d0, d1, dynamic_address);
	set_at<288, 512>(result, fused_level_0_rd18_res);
	hw_uint<16> fused_level_0_rd19_res = fused_level_0_rd19_select(dark, d0, d1, dynamic_address);
	set_at<304, 512>(result, fused_level_0_rd19_res);
	hw_uint<16> fused_level_0_rd20_res = fused_level_0_rd20_select(dark, d0, d1, dynamic_address);
	set_at<320, 512>(result, fused_level_0_rd20_res);
	hw_uint<16> fused_level_0_rd21_res = fused_level_0_rd21_select(dark, d0, d1, dynamic_address);
	set_at<336, 512>(result, fused_level_0_rd21_res);
	hw_uint<16> fused_level_0_rd22_res = fused_level_0_rd22_select(dark, d0, d1, dynamic_address);
	set_at<352, 512>(result, fused_level_0_rd22_res);
	hw_uint<16> fused_level_0_rd23_res = fused_level_0_rd23_select(dark, d0, d1, dynamic_address);
	set_at<368, 512>(result, fused_level_0_rd23_res);
	hw_uint<16> fused_level_0_rd24_res = fused_level_0_rd24_select(dark, d0, d1, dynamic_address);
	set_at<384, 512>(result, fused_level_0_rd24_res);
	hw_uint<16> fused_level_0_rd25_res = fused_level_0_rd25_select(dark, d0, d1, dynamic_address);
	set_at<400, 512>(result, fused_level_0_rd25_res);
	hw_uint<16> fused_level_0_rd26_res = fused_level_0_rd26_select(dark, d0, d1, dynamic_address);
	set_at<416, 512>(result, fused_level_0_rd26_res);
	hw_uint<16> fused_level_0_rd27_res = fused_level_0_rd27_select(dark, d0, d1, dynamic_address);
	set_at<432, 512>(result, fused_level_0_rd27_res);
	hw_uint<16> fused_level_0_rd28_res = fused_level_0_rd28_select(dark, d0, d1, dynamic_address);
	set_at<448, 512>(result, fused_level_0_rd28_res);
	hw_uint<16> fused_level_0_rd29_res = fused_level_0_rd29_select(dark, d0, d1, dynamic_address);
	set_at<464, 512>(result, fused_level_0_rd29_res);
	hw_uint<16> fused_level_0_rd30_res = fused_level_0_rd30_select(dark, d0, d1, dynamic_address);
	set_at<480, 512>(result, fused_level_0_rd30_res);
	hw_uint<16> fused_level_0_rd31_res = fused_level_0_rd31_select(dark, d0, d1, dynamic_address);
	set_at<496, 512>(result, fused_level_0_rd31_res);
	return result;
}

#include "hw_classes.h"

struct dark_weights_dark_weights_update_0_write0_merged_banks_2_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write1_merged_banks_2_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write10_merged_banks_2_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write11_merged_banks_2_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write12_merged_banks_2_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write13_merged_banks_2_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write14_merged_banks_2_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write15_merged_banks_2_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write16_merged_banks_2_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write17_merged_banks_2_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write18_merged_banks_2_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write19_merged_banks_2_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write2_merged_banks_2_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write20_merged_banks_2_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write21_merged_banks_2_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write22_merged_banks_2_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write23_merged_banks_2_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write24_merged_banks_2_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write25_merged_banks_2_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write26_merged_banks_2_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write27_merged_banks_2_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write28_merged_banks_2_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write29_merged_banks_2_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write3_merged_banks_2_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write30_merged_banks_2_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write31_merged_banks_2_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write4_merged_banks_2_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write5_merged_banks_2_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write6_merged_banks_2_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write7_merged_banks_2_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write8_merged_banks_2_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_dark_weights_update_0_write9_merged_banks_2_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct dark_weights_cache {
  // # of banks: 32
  dark_weights_dark_weights_update_0_write0_merged_banks_2_cache dark_weights_dark_weights_update_0_write0_merged_banks_2;
  dark_weights_dark_weights_update_0_write1_merged_banks_2_cache dark_weights_dark_weights_update_0_write1_merged_banks_2;
  dark_weights_dark_weights_update_0_write10_merged_banks_2_cache dark_weights_dark_weights_update_0_write10_merged_banks_2;
  dark_weights_dark_weights_update_0_write11_merged_banks_2_cache dark_weights_dark_weights_update_0_write11_merged_banks_2;
  dark_weights_dark_weights_update_0_write12_merged_banks_2_cache dark_weights_dark_weights_update_0_write12_merged_banks_2;
  dark_weights_dark_weights_update_0_write13_merged_banks_2_cache dark_weights_dark_weights_update_0_write13_merged_banks_2;
  dark_weights_dark_weights_update_0_write14_merged_banks_2_cache dark_weights_dark_weights_update_0_write14_merged_banks_2;
  dark_weights_dark_weights_update_0_write15_merged_banks_2_cache dark_weights_dark_weights_update_0_write15_merged_banks_2;
  dark_weights_dark_weights_update_0_write16_merged_banks_2_cache dark_weights_dark_weights_update_0_write16_merged_banks_2;
  dark_weights_dark_weights_update_0_write17_merged_banks_2_cache dark_weights_dark_weights_update_0_write17_merged_banks_2;
  dark_weights_dark_weights_update_0_write18_merged_banks_2_cache dark_weights_dark_weights_update_0_write18_merged_banks_2;
  dark_weights_dark_weights_update_0_write19_merged_banks_2_cache dark_weights_dark_weights_update_0_write19_merged_banks_2;
  dark_weights_dark_weights_update_0_write2_merged_banks_2_cache dark_weights_dark_weights_update_0_write2_merged_banks_2;
  dark_weights_dark_weights_update_0_write20_merged_banks_2_cache dark_weights_dark_weights_update_0_write20_merged_banks_2;
  dark_weights_dark_weights_update_0_write21_merged_banks_2_cache dark_weights_dark_weights_update_0_write21_merged_banks_2;
  dark_weights_dark_weights_update_0_write22_merged_banks_2_cache dark_weights_dark_weights_update_0_write22_merged_banks_2;
  dark_weights_dark_weights_update_0_write23_merged_banks_2_cache dark_weights_dark_weights_update_0_write23_merged_banks_2;
  dark_weights_dark_weights_update_0_write24_merged_banks_2_cache dark_weights_dark_weights_update_0_write24_merged_banks_2;
  dark_weights_dark_weights_update_0_write25_merged_banks_2_cache dark_weights_dark_weights_update_0_write25_merged_banks_2;
  dark_weights_dark_weights_update_0_write26_merged_banks_2_cache dark_weights_dark_weights_update_0_write26_merged_banks_2;
  dark_weights_dark_weights_update_0_write27_merged_banks_2_cache dark_weights_dark_weights_update_0_write27_merged_banks_2;
  dark_weights_dark_weights_update_0_write28_merged_banks_2_cache dark_weights_dark_weights_update_0_write28_merged_banks_2;
  dark_weights_dark_weights_update_0_write29_merged_banks_2_cache dark_weights_dark_weights_update_0_write29_merged_banks_2;
  dark_weights_dark_weights_update_0_write3_merged_banks_2_cache dark_weights_dark_weights_update_0_write3_merged_banks_2;
  dark_weights_dark_weights_update_0_write30_merged_banks_2_cache dark_weights_dark_weights_update_0_write30_merged_banks_2;
  dark_weights_dark_weights_update_0_write31_merged_banks_2_cache dark_weights_dark_weights_update_0_write31_merged_banks_2;
  dark_weights_dark_weights_update_0_write4_merged_banks_2_cache dark_weights_dark_weights_update_0_write4_merged_banks_2;
  dark_weights_dark_weights_update_0_write5_merged_banks_2_cache dark_weights_dark_weights_update_0_write5_merged_banks_2;
  dark_weights_dark_weights_update_0_write6_merged_banks_2_cache dark_weights_dark_weights_update_0_write6_merged_banks_2;
  dark_weights_dark_weights_update_0_write7_merged_banks_2_cache dark_weights_dark_weights_update_0_write7_merged_banks_2;
  dark_weights_dark_weights_update_0_write8_merged_banks_2_cache dark_weights_dark_weights_update_0_write8_merged_banks_2;
  dark_weights_dark_weights_update_0_write9_merged_banks_2_cache dark_weights_dark_weights_update_0_write9_merged_banks_2;
};



inline void dark_weights_dark_weights_update_0_write0_write(hw_uint<16>& dark_weights_dark_weights_update_0_write0, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write0_merged_banks_2.push(dark_weights_dark_weights_update_0_write0);
}

inline void dark_weights_dark_weights_update_0_write1_write(hw_uint<16>& dark_weights_dark_weights_update_0_write1, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write1_merged_banks_2.push(dark_weights_dark_weights_update_0_write1);
}

inline void dark_weights_dark_weights_update_0_write10_write(hw_uint<16>& dark_weights_dark_weights_update_0_write10, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write10_merged_banks_2.push(dark_weights_dark_weights_update_0_write10);
}

inline void dark_weights_dark_weights_update_0_write11_write(hw_uint<16>& dark_weights_dark_weights_update_0_write11, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write11_merged_banks_2.push(dark_weights_dark_weights_update_0_write11);
}

inline void dark_weights_dark_weights_update_0_write12_write(hw_uint<16>& dark_weights_dark_weights_update_0_write12, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write12_merged_banks_2.push(dark_weights_dark_weights_update_0_write12);
}

inline void dark_weights_dark_weights_update_0_write13_write(hw_uint<16>& dark_weights_dark_weights_update_0_write13, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write13_merged_banks_2.push(dark_weights_dark_weights_update_0_write13);
}

inline void dark_weights_dark_weights_update_0_write14_write(hw_uint<16>& dark_weights_dark_weights_update_0_write14, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write14_merged_banks_2.push(dark_weights_dark_weights_update_0_write14);
}

inline void dark_weights_dark_weights_update_0_write15_write(hw_uint<16>& dark_weights_dark_weights_update_0_write15, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write15_merged_banks_2.push(dark_weights_dark_weights_update_0_write15);
}

inline void dark_weights_dark_weights_update_0_write16_write(hw_uint<16>& dark_weights_dark_weights_update_0_write16, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write16_merged_banks_2.push(dark_weights_dark_weights_update_0_write16);
}

inline void dark_weights_dark_weights_update_0_write17_write(hw_uint<16>& dark_weights_dark_weights_update_0_write17, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write17_merged_banks_2.push(dark_weights_dark_weights_update_0_write17);
}

inline void dark_weights_dark_weights_update_0_write18_write(hw_uint<16>& dark_weights_dark_weights_update_0_write18, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write18_merged_banks_2.push(dark_weights_dark_weights_update_0_write18);
}

inline void dark_weights_dark_weights_update_0_write19_write(hw_uint<16>& dark_weights_dark_weights_update_0_write19, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write19_merged_banks_2.push(dark_weights_dark_weights_update_0_write19);
}

inline void dark_weights_dark_weights_update_0_write2_write(hw_uint<16>& dark_weights_dark_weights_update_0_write2, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write2_merged_banks_2.push(dark_weights_dark_weights_update_0_write2);
}

inline void dark_weights_dark_weights_update_0_write20_write(hw_uint<16>& dark_weights_dark_weights_update_0_write20, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write20_merged_banks_2.push(dark_weights_dark_weights_update_0_write20);
}

inline void dark_weights_dark_weights_update_0_write21_write(hw_uint<16>& dark_weights_dark_weights_update_0_write21, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write21_merged_banks_2.push(dark_weights_dark_weights_update_0_write21);
}

inline void dark_weights_dark_weights_update_0_write22_write(hw_uint<16>& dark_weights_dark_weights_update_0_write22, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write22_merged_banks_2.push(dark_weights_dark_weights_update_0_write22);
}

inline void dark_weights_dark_weights_update_0_write23_write(hw_uint<16>& dark_weights_dark_weights_update_0_write23, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write23_merged_banks_2.push(dark_weights_dark_weights_update_0_write23);
}

inline void dark_weights_dark_weights_update_0_write24_write(hw_uint<16>& dark_weights_dark_weights_update_0_write24, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write24_merged_banks_2.push(dark_weights_dark_weights_update_0_write24);
}

inline void dark_weights_dark_weights_update_0_write25_write(hw_uint<16>& dark_weights_dark_weights_update_0_write25, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write25_merged_banks_2.push(dark_weights_dark_weights_update_0_write25);
}

inline void dark_weights_dark_weights_update_0_write26_write(hw_uint<16>& dark_weights_dark_weights_update_0_write26, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write26_merged_banks_2.push(dark_weights_dark_weights_update_0_write26);
}

inline void dark_weights_dark_weights_update_0_write27_write(hw_uint<16>& dark_weights_dark_weights_update_0_write27, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write27_merged_banks_2.push(dark_weights_dark_weights_update_0_write27);
}

inline void dark_weights_dark_weights_update_0_write28_write(hw_uint<16>& dark_weights_dark_weights_update_0_write28, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write28_merged_banks_2.push(dark_weights_dark_weights_update_0_write28);
}

inline void dark_weights_dark_weights_update_0_write29_write(hw_uint<16>& dark_weights_dark_weights_update_0_write29, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write29_merged_banks_2.push(dark_weights_dark_weights_update_0_write29);
}

inline void dark_weights_dark_weights_update_0_write3_write(hw_uint<16>& dark_weights_dark_weights_update_0_write3, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write3_merged_banks_2.push(dark_weights_dark_weights_update_0_write3);
}

inline void dark_weights_dark_weights_update_0_write30_write(hw_uint<16>& dark_weights_dark_weights_update_0_write30, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write30_merged_banks_2.push(dark_weights_dark_weights_update_0_write30);
}

inline void dark_weights_dark_weights_update_0_write31_write(hw_uint<16>& dark_weights_dark_weights_update_0_write31, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write31_merged_banks_2.push(dark_weights_dark_weights_update_0_write31);
}

inline void dark_weights_dark_weights_update_0_write4_write(hw_uint<16>& dark_weights_dark_weights_update_0_write4, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write4_merged_banks_2.push(dark_weights_dark_weights_update_0_write4);
}

inline void dark_weights_dark_weights_update_0_write5_write(hw_uint<16>& dark_weights_dark_weights_update_0_write5, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write5_merged_banks_2.push(dark_weights_dark_weights_update_0_write5);
}

inline void dark_weights_dark_weights_update_0_write6_write(hw_uint<16>& dark_weights_dark_weights_update_0_write6, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write6_merged_banks_2.push(dark_weights_dark_weights_update_0_write6);
}

inline void dark_weights_dark_weights_update_0_write7_write(hw_uint<16>& dark_weights_dark_weights_update_0_write7, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write7_merged_banks_2.push(dark_weights_dark_weights_update_0_write7);
}

inline void dark_weights_dark_weights_update_0_write8_write(hw_uint<16>& dark_weights_dark_weights_update_0_write8, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write8_merged_banks_2.push(dark_weights_dark_weights_update_0_write8);
}

inline void dark_weights_dark_weights_update_0_write9_write(hw_uint<16>& dark_weights_dark_weights_update_0_write9, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  dark_weights.dark_weights_dark_weights_update_0_write9_merged_banks_2.push(dark_weights_dark_weights_update_0_write9);
}

inline hw_uint<16> dark_weights_normed_rd0_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd0 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write0 = dark_weights.dark_weights_dark_weights_update_0_write0_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write0;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd1_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd1 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write1 = dark_weights.dark_weights_dark_weights_update_0_write1_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write1;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd10_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd10 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write10 = dark_weights.dark_weights_dark_weights_update_0_write10_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write10;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd11_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd11 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write11 = dark_weights.dark_weights_dark_weights_update_0_write11_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write11;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd12_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd12 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write12 = dark_weights.dark_weights_dark_weights_update_0_write12_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write12;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd13_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd13 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write13 = dark_weights.dark_weights_dark_weights_update_0_write13_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write13;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd14_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd14 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write14 = dark_weights.dark_weights_dark_weights_update_0_write14_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write14;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd15_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd15 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write15 = dark_weights.dark_weights_dark_weights_update_0_write15_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write15;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd16_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd16 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write16 = dark_weights.dark_weights_dark_weights_update_0_write16_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write16;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd17_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd17 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write17 = dark_weights.dark_weights_dark_weights_update_0_write17_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write17;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd18_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd18 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write18 = dark_weights.dark_weights_dark_weights_update_0_write18_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write18;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd19_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd19 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write19 = dark_weights.dark_weights_dark_weights_update_0_write19_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write19;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd2_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd2 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write2 = dark_weights.dark_weights_dark_weights_update_0_write2_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write2;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd20_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd20 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write20 = dark_weights.dark_weights_dark_weights_update_0_write20_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write20;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd21_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd21 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write21 = dark_weights.dark_weights_dark_weights_update_0_write21_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write21;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd22_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd22 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write22 = dark_weights.dark_weights_dark_weights_update_0_write22_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write22;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd23_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd23 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write23 = dark_weights.dark_weights_dark_weights_update_0_write23_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write23;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd24_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd24 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write24 = dark_weights.dark_weights_dark_weights_update_0_write24_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write24;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd25_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd25 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write25 = dark_weights.dark_weights_dark_weights_update_0_write25_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write25;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd26_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd26 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write26 = dark_weights.dark_weights_dark_weights_update_0_write26_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write26;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd27_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd27 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write27 = dark_weights.dark_weights_dark_weights_update_0_write27_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write27;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd28_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd28 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write28 = dark_weights.dark_weights_dark_weights_update_0_write28_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write28;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd29_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd29 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write29 = dark_weights.dark_weights_dark_weights_update_0_write29_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write29;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd3_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd3 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write3 = dark_weights.dark_weights_dark_weights_update_0_write3_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write3;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd30_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd30 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write30 = dark_weights.dark_weights_dark_weights_update_0_write30_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write30;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd31_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd31 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write31 = dark_weights.dark_weights_dark_weights_update_0_write31_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write31;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd4_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd4 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write4 = dark_weights.dark_weights_dark_weights_update_0_write4_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write4;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd5_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd5 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write5 = dark_weights.dark_weights_dark_weights_update_0_write5_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write5;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd6_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd6 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write6 = dark_weights.dark_weights_dark_weights_update_0_write6_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write6;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd7_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd7 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write7 = dark_weights.dark_weights_dark_weights_update_0_write7_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write7;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd8_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd8 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write8 = dark_weights.dark_weights_dark_weights_update_0_write8_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write8;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd9_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd9 read pattern: { dark_weights_normed_update_0[d0, d1] -> dark_weights[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write9 = dark_weights.dark_weights_dark_weights_update_0_write9_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write9;
  return 0;
}

inline hw_uint<16> weight_sums_rd0_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd0 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write0 = dark_weights.dark_weights_dark_weights_update_0_write0_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write0;
  return 0;
}

inline hw_uint<16> weight_sums_rd1_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd1 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write1 = dark_weights.dark_weights_dark_weights_update_0_write1_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write1;
  return 0;
}

inline hw_uint<16> weight_sums_rd10_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd10 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write10 = dark_weights.dark_weights_dark_weights_update_0_write10_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write10;
  return 0;
}

inline hw_uint<16> weight_sums_rd11_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd11 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write11 = dark_weights.dark_weights_dark_weights_update_0_write11_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write11;
  return 0;
}

inline hw_uint<16> weight_sums_rd12_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd12 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write12 = dark_weights.dark_weights_dark_weights_update_0_write12_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write12;
  return 0;
}

inline hw_uint<16> weight_sums_rd13_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd13 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write13 = dark_weights.dark_weights_dark_weights_update_0_write13_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write13;
  return 0;
}

inline hw_uint<16> weight_sums_rd14_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd14 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write14 = dark_weights.dark_weights_dark_weights_update_0_write14_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write14;
  return 0;
}

inline hw_uint<16> weight_sums_rd15_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd15 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write15 = dark_weights.dark_weights_dark_weights_update_0_write15_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write15;
  return 0;
}

inline hw_uint<16> weight_sums_rd16_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd16 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write16 = dark_weights.dark_weights_dark_weights_update_0_write16_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write16;
  return 0;
}

inline hw_uint<16> weight_sums_rd17_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd17 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write17 = dark_weights.dark_weights_dark_weights_update_0_write17_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write17;
  return 0;
}

inline hw_uint<16> weight_sums_rd18_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd18 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write18 = dark_weights.dark_weights_dark_weights_update_0_write18_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write18;
  return 0;
}

inline hw_uint<16> weight_sums_rd19_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd19 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write19 = dark_weights.dark_weights_dark_weights_update_0_write19_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write19;
  return 0;
}

inline hw_uint<16> weight_sums_rd2_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd2 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write2 = dark_weights.dark_weights_dark_weights_update_0_write2_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write2;
  return 0;
}

inline hw_uint<16> weight_sums_rd20_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd20 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write20 = dark_weights.dark_weights_dark_weights_update_0_write20_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write20;
  return 0;
}

inline hw_uint<16> weight_sums_rd21_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd21 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write21 = dark_weights.dark_weights_dark_weights_update_0_write21_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write21;
  return 0;
}

inline hw_uint<16> weight_sums_rd22_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd22 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write22 = dark_weights.dark_weights_dark_weights_update_0_write22_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write22;
  return 0;
}

inline hw_uint<16> weight_sums_rd23_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd23 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write23 = dark_weights.dark_weights_dark_weights_update_0_write23_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write23;
  return 0;
}

inline hw_uint<16> weight_sums_rd24_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd24 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write24 = dark_weights.dark_weights_dark_weights_update_0_write24_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write24;
  return 0;
}

inline hw_uint<16> weight_sums_rd25_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd25 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write25 = dark_weights.dark_weights_dark_weights_update_0_write25_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write25;
  return 0;
}

inline hw_uint<16> weight_sums_rd26_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd26 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write26 = dark_weights.dark_weights_dark_weights_update_0_write26_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write26;
  return 0;
}

inline hw_uint<16> weight_sums_rd27_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd27 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write27 = dark_weights.dark_weights_dark_weights_update_0_write27_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write27;
  return 0;
}

inline hw_uint<16> weight_sums_rd28_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd28 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write28 = dark_weights.dark_weights_dark_weights_update_0_write28_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write28;
  return 0;
}

inline hw_uint<16> weight_sums_rd29_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd29 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write29 = dark_weights.dark_weights_dark_weights_update_0_write29_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write29;
  return 0;
}

inline hw_uint<16> weight_sums_rd3_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd3 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write3 = dark_weights.dark_weights_dark_weights_update_0_write3_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write3;
  return 0;
}

inline hw_uint<16> weight_sums_rd30_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd30 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write30 = dark_weights.dark_weights_dark_weights_update_0_write30_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write30;
  return 0;
}

inline hw_uint<16> weight_sums_rd31_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd31 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write31 = dark_weights.dark_weights_dark_weights_update_0_write31_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write31;
  return 0;
}

inline hw_uint<16> weight_sums_rd4_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd4 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write4 = dark_weights.dark_weights_dark_weights_update_0_write4_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write4;
  return 0;
}

inline hw_uint<16> weight_sums_rd5_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd5 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write5 = dark_weights.dark_weights_dark_weights_update_0_write5_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write5;
  return 0;
}

inline hw_uint<16> weight_sums_rd6_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd6 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write6 = dark_weights.dark_weights_dark_weights_update_0_write6_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write6;
  return 0;
}

inline hw_uint<16> weight_sums_rd7_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd7 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write7 = dark_weights.dark_weights_dark_weights_update_0_write7_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write7;
  return 0;
}

inline hw_uint<16> weight_sums_rd8_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd8 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write8 = dark_weights.dark_weights_dark_weights_update_0_write8_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write8;
  return 0;
}

inline hw_uint<16> weight_sums_rd9_select(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // weight_sums_rd9 read pattern: { weight_sums_update_0[d0, d1] -> dark_weights[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_dark_weights_update_0_write9 = dark_weights.dark_weights_dark_weights_update_0_write9_merged_banks_2.peek_0();
  return value_dark_weights_dark_weights_update_0_write9;
  return 0;
}

// # of bundles = 3
// dark_weights_normed_update_0_read
//	dark_weights_normed_rd0
//	dark_weights_normed_rd1
//	dark_weights_normed_rd2
//	dark_weights_normed_rd3
//	dark_weights_normed_rd4
//	dark_weights_normed_rd5
//	dark_weights_normed_rd6
//	dark_weights_normed_rd7
//	dark_weights_normed_rd8
//	dark_weights_normed_rd9
//	dark_weights_normed_rd10
//	dark_weights_normed_rd11
//	dark_weights_normed_rd12
//	dark_weights_normed_rd13
//	dark_weights_normed_rd14
//	dark_weights_normed_rd15
//	dark_weights_normed_rd16
//	dark_weights_normed_rd17
//	dark_weights_normed_rd18
//	dark_weights_normed_rd19
//	dark_weights_normed_rd20
//	dark_weights_normed_rd21
//	dark_weights_normed_rd22
//	dark_weights_normed_rd23
//	dark_weights_normed_rd24
//	dark_weights_normed_rd25
//	dark_weights_normed_rd26
//	dark_weights_normed_rd27
//	dark_weights_normed_rd28
//	dark_weights_normed_rd29
//	dark_weights_normed_rd30
//	dark_weights_normed_rd31
inline hw_uint<512> dark_weights_dark_weights_normed_update_0_read_bundle_read(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // dark_weights_normed_rd0
    // dark_weights_normed_rd1
    // dark_weights_normed_rd2
    // dark_weights_normed_rd3
    // dark_weights_normed_rd4
    // dark_weights_normed_rd5
    // dark_weights_normed_rd6
    // dark_weights_normed_rd7
    // dark_weights_normed_rd8
    // dark_weights_normed_rd9
    // dark_weights_normed_rd10
    // dark_weights_normed_rd11
    // dark_weights_normed_rd12
    // dark_weights_normed_rd13
    // dark_weights_normed_rd14
    // dark_weights_normed_rd15
    // dark_weights_normed_rd16
    // dark_weights_normed_rd17
    // dark_weights_normed_rd18
    // dark_weights_normed_rd19
    // dark_weights_normed_rd20
    // dark_weights_normed_rd21
    // dark_weights_normed_rd22
    // dark_weights_normed_rd23
    // dark_weights_normed_rd24
    // dark_weights_normed_rd25
    // dark_weights_normed_rd26
    // dark_weights_normed_rd27
    // dark_weights_normed_rd28
    // dark_weights_normed_rd29
    // dark_weights_normed_rd30
    // dark_weights_normed_rd31

	hw_uint<512> result;
	hw_uint<16> dark_weights_normed_rd0_res = dark_weights_normed_rd0_select(dark_weights, d0, d1, dynamic_address);
	set_at<0, 512>(result, dark_weights_normed_rd0_res);
	hw_uint<16> dark_weights_normed_rd1_res = dark_weights_normed_rd1_select(dark_weights, d0, d1, dynamic_address);
	set_at<16, 512>(result, dark_weights_normed_rd1_res);
	hw_uint<16> dark_weights_normed_rd2_res = dark_weights_normed_rd2_select(dark_weights, d0, d1, dynamic_address);
	set_at<32, 512>(result, dark_weights_normed_rd2_res);
	hw_uint<16> dark_weights_normed_rd3_res = dark_weights_normed_rd3_select(dark_weights, d0, d1, dynamic_address);
	set_at<48, 512>(result, dark_weights_normed_rd3_res);
	hw_uint<16> dark_weights_normed_rd4_res = dark_weights_normed_rd4_select(dark_weights, d0, d1, dynamic_address);
	set_at<64, 512>(result, dark_weights_normed_rd4_res);
	hw_uint<16> dark_weights_normed_rd5_res = dark_weights_normed_rd5_select(dark_weights, d0, d1, dynamic_address);
	set_at<80, 512>(result, dark_weights_normed_rd5_res);
	hw_uint<16> dark_weights_normed_rd6_res = dark_weights_normed_rd6_select(dark_weights, d0, d1, dynamic_address);
	set_at<96, 512>(result, dark_weights_normed_rd6_res);
	hw_uint<16> dark_weights_normed_rd7_res = dark_weights_normed_rd7_select(dark_weights, d0, d1, dynamic_address);
	set_at<112, 512>(result, dark_weights_normed_rd7_res);
	hw_uint<16> dark_weights_normed_rd8_res = dark_weights_normed_rd8_select(dark_weights, d0, d1, dynamic_address);
	set_at<128, 512>(result, dark_weights_normed_rd8_res);
	hw_uint<16> dark_weights_normed_rd9_res = dark_weights_normed_rd9_select(dark_weights, d0, d1, dynamic_address);
	set_at<144, 512>(result, dark_weights_normed_rd9_res);
	hw_uint<16> dark_weights_normed_rd10_res = dark_weights_normed_rd10_select(dark_weights, d0, d1, dynamic_address);
	set_at<160, 512>(result, dark_weights_normed_rd10_res);
	hw_uint<16> dark_weights_normed_rd11_res = dark_weights_normed_rd11_select(dark_weights, d0, d1, dynamic_address);
	set_at<176, 512>(result, dark_weights_normed_rd11_res);
	hw_uint<16> dark_weights_normed_rd12_res = dark_weights_normed_rd12_select(dark_weights, d0, d1, dynamic_address);
	set_at<192, 512>(result, dark_weights_normed_rd12_res);
	hw_uint<16> dark_weights_normed_rd13_res = dark_weights_normed_rd13_select(dark_weights, d0, d1, dynamic_address);
	set_at<208, 512>(result, dark_weights_normed_rd13_res);
	hw_uint<16> dark_weights_normed_rd14_res = dark_weights_normed_rd14_select(dark_weights, d0, d1, dynamic_address);
	set_at<224, 512>(result, dark_weights_normed_rd14_res);
	hw_uint<16> dark_weights_normed_rd15_res = dark_weights_normed_rd15_select(dark_weights, d0, d1, dynamic_address);
	set_at<240, 512>(result, dark_weights_normed_rd15_res);
	hw_uint<16> dark_weights_normed_rd16_res = dark_weights_normed_rd16_select(dark_weights, d0, d1, dynamic_address);
	set_at<256, 512>(result, dark_weights_normed_rd16_res);
	hw_uint<16> dark_weights_normed_rd17_res = dark_weights_normed_rd17_select(dark_weights, d0, d1, dynamic_address);
	set_at<272, 512>(result, dark_weights_normed_rd17_res);
	hw_uint<16> dark_weights_normed_rd18_res = dark_weights_normed_rd18_select(dark_weights, d0, d1, dynamic_address);
	set_at<288, 512>(result, dark_weights_normed_rd18_res);
	hw_uint<16> dark_weights_normed_rd19_res = dark_weights_normed_rd19_select(dark_weights, d0, d1, dynamic_address);
	set_at<304, 512>(result, dark_weights_normed_rd19_res);
	hw_uint<16> dark_weights_normed_rd20_res = dark_weights_normed_rd20_select(dark_weights, d0, d1, dynamic_address);
	set_at<320, 512>(result, dark_weights_normed_rd20_res);
	hw_uint<16> dark_weights_normed_rd21_res = dark_weights_normed_rd21_select(dark_weights, d0, d1, dynamic_address);
	set_at<336, 512>(result, dark_weights_normed_rd21_res);
	hw_uint<16> dark_weights_normed_rd22_res = dark_weights_normed_rd22_select(dark_weights, d0, d1, dynamic_address);
	set_at<352, 512>(result, dark_weights_normed_rd22_res);
	hw_uint<16> dark_weights_normed_rd23_res = dark_weights_normed_rd23_select(dark_weights, d0, d1, dynamic_address);
	set_at<368, 512>(result, dark_weights_normed_rd23_res);
	hw_uint<16> dark_weights_normed_rd24_res = dark_weights_normed_rd24_select(dark_weights, d0, d1, dynamic_address);
	set_at<384, 512>(result, dark_weights_normed_rd24_res);
	hw_uint<16> dark_weights_normed_rd25_res = dark_weights_normed_rd25_select(dark_weights, d0, d1, dynamic_address);
	set_at<400, 512>(result, dark_weights_normed_rd25_res);
	hw_uint<16> dark_weights_normed_rd26_res = dark_weights_normed_rd26_select(dark_weights, d0, d1, dynamic_address);
	set_at<416, 512>(result, dark_weights_normed_rd26_res);
	hw_uint<16> dark_weights_normed_rd27_res = dark_weights_normed_rd27_select(dark_weights, d0, d1, dynamic_address);
	set_at<432, 512>(result, dark_weights_normed_rd27_res);
	hw_uint<16> dark_weights_normed_rd28_res = dark_weights_normed_rd28_select(dark_weights, d0, d1, dynamic_address);
	set_at<448, 512>(result, dark_weights_normed_rd28_res);
	hw_uint<16> dark_weights_normed_rd29_res = dark_weights_normed_rd29_select(dark_weights, d0, d1, dynamic_address);
	set_at<464, 512>(result, dark_weights_normed_rd29_res);
	hw_uint<16> dark_weights_normed_rd30_res = dark_weights_normed_rd30_select(dark_weights, d0, d1, dynamic_address);
	set_at<480, 512>(result, dark_weights_normed_rd30_res);
	hw_uint<16> dark_weights_normed_rd31_res = dark_weights_normed_rd31_select(dark_weights, d0, d1, dynamic_address);
	set_at<496, 512>(result, dark_weights_normed_rd31_res);
	return result;
}

// dark_weights_update_0_write
//	dark_weights_dark_weights_update_0_write0
//	dark_weights_dark_weights_update_0_write1
//	dark_weights_dark_weights_update_0_write2
//	dark_weights_dark_weights_update_0_write3
//	dark_weights_dark_weights_update_0_write4
//	dark_weights_dark_weights_update_0_write5
//	dark_weights_dark_weights_update_0_write6
//	dark_weights_dark_weights_update_0_write7
//	dark_weights_dark_weights_update_0_write8
//	dark_weights_dark_weights_update_0_write9
//	dark_weights_dark_weights_update_0_write10
//	dark_weights_dark_weights_update_0_write11
//	dark_weights_dark_weights_update_0_write12
//	dark_weights_dark_weights_update_0_write13
//	dark_weights_dark_weights_update_0_write14
//	dark_weights_dark_weights_update_0_write15
//	dark_weights_dark_weights_update_0_write16
//	dark_weights_dark_weights_update_0_write17
//	dark_weights_dark_weights_update_0_write18
//	dark_weights_dark_weights_update_0_write19
//	dark_weights_dark_weights_update_0_write20
//	dark_weights_dark_weights_update_0_write21
//	dark_weights_dark_weights_update_0_write22
//	dark_weights_dark_weights_update_0_write23
//	dark_weights_dark_weights_update_0_write24
//	dark_weights_dark_weights_update_0_write25
//	dark_weights_dark_weights_update_0_write26
//	dark_weights_dark_weights_update_0_write27
//	dark_weights_dark_weights_update_0_write28
//	dark_weights_dark_weights_update_0_write29
//	dark_weights_dark_weights_update_0_write30
//	dark_weights_dark_weights_update_0_write31
inline void dark_weights_dark_weights_update_0_write_bundle_write(hw_uint<512>& dark_weights_update_0_write, dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
	hw_uint<16> dark_weights_dark_weights_update_0_write0_res = dark_weights_update_0_write.extract<0, 15>();
	dark_weights_dark_weights_update_0_write0_write(dark_weights_dark_weights_update_0_write0_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write1_res = dark_weights_update_0_write.extract<16, 31>();
	dark_weights_dark_weights_update_0_write1_write(dark_weights_dark_weights_update_0_write1_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write2_res = dark_weights_update_0_write.extract<32, 47>();
	dark_weights_dark_weights_update_0_write2_write(dark_weights_dark_weights_update_0_write2_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write3_res = dark_weights_update_0_write.extract<48, 63>();
	dark_weights_dark_weights_update_0_write3_write(dark_weights_dark_weights_update_0_write3_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write4_res = dark_weights_update_0_write.extract<64, 79>();
	dark_weights_dark_weights_update_0_write4_write(dark_weights_dark_weights_update_0_write4_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write5_res = dark_weights_update_0_write.extract<80, 95>();
	dark_weights_dark_weights_update_0_write5_write(dark_weights_dark_weights_update_0_write5_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write6_res = dark_weights_update_0_write.extract<96, 111>();
	dark_weights_dark_weights_update_0_write6_write(dark_weights_dark_weights_update_0_write6_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write7_res = dark_weights_update_0_write.extract<112, 127>();
	dark_weights_dark_weights_update_0_write7_write(dark_weights_dark_weights_update_0_write7_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write8_res = dark_weights_update_0_write.extract<128, 143>();
	dark_weights_dark_weights_update_0_write8_write(dark_weights_dark_weights_update_0_write8_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write9_res = dark_weights_update_0_write.extract<144, 159>();
	dark_weights_dark_weights_update_0_write9_write(dark_weights_dark_weights_update_0_write9_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write10_res = dark_weights_update_0_write.extract<160, 175>();
	dark_weights_dark_weights_update_0_write10_write(dark_weights_dark_weights_update_0_write10_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write11_res = dark_weights_update_0_write.extract<176, 191>();
	dark_weights_dark_weights_update_0_write11_write(dark_weights_dark_weights_update_0_write11_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write12_res = dark_weights_update_0_write.extract<192, 207>();
	dark_weights_dark_weights_update_0_write12_write(dark_weights_dark_weights_update_0_write12_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write13_res = dark_weights_update_0_write.extract<208, 223>();
	dark_weights_dark_weights_update_0_write13_write(dark_weights_dark_weights_update_0_write13_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write14_res = dark_weights_update_0_write.extract<224, 239>();
	dark_weights_dark_weights_update_0_write14_write(dark_weights_dark_weights_update_0_write14_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write15_res = dark_weights_update_0_write.extract<240, 255>();
	dark_weights_dark_weights_update_0_write15_write(dark_weights_dark_weights_update_0_write15_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write16_res = dark_weights_update_0_write.extract<256, 271>();
	dark_weights_dark_weights_update_0_write16_write(dark_weights_dark_weights_update_0_write16_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write17_res = dark_weights_update_0_write.extract<272, 287>();
	dark_weights_dark_weights_update_0_write17_write(dark_weights_dark_weights_update_0_write17_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write18_res = dark_weights_update_0_write.extract<288, 303>();
	dark_weights_dark_weights_update_0_write18_write(dark_weights_dark_weights_update_0_write18_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write19_res = dark_weights_update_0_write.extract<304, 319>();
	dark_weights_dark_weights_update_0_write19_write(dark_weights_dark_weights_update_0_write19_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write20_res = dark_weights_update_0_write.extract<320, 335>();
	dark_weights_dark_weights_update_0_write20_write(dark_weights_dark_weights_update_0_write20_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write21_res = dark_weights_update_0_write.extract<336, 351>();
	dark_weights_dark_weights_update_0_write21_write(dark_weights_dark_weights_update_0_write21_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write22_res = dark_weights_update_0_write.extract<352, 367>();
	dark_weights_dark_weights_update_0_write22_write(dark_weights_dark_weights_update_0_write22_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write23_res = dark_weights_update_0_write.extract<368, 383>();
	dark_weights_dark_weights_update_0_write23_write(dark_weights_dark_weights_update_0_write23_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write24_res = dark_weights_update_0_write.extract<384, 399>();
	dark_weights_dark_weights_update_0_write24_write(dark_weights_dark_weights_update_0_write24_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write25_res = dark_weights_update_0_write.extract<400, 415>();
	dark_weights_dark_weights_update_0_write25_write(dark_weights_dark_weights_update_0_write25_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write26_res = dark_weights_update_0_write.extract<416, 431>();
	dark_weights_dark_weights_update_0_write26_write(dark_weights_dark_weights_update_0_write26_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write27_res = dark_weights_update_0_write.extract<432, 447>();
	dark_weights_dark_weights_update_0_write27_write(dark_weights_dark_weights_update_0_write27_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write28_res = dark_weights_update_0_write.extract<448, 463>();
	dark_weights_dark_weights_update_0_write28_write(dark_weights_dark_weights_update_0_write28_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write29_res = dark_weights_update_0_write.extract<464, 479>();
	dark_weights_dark_weights_update_0_write29_write(dark_weights_dark_weights_update_0_write29_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write30_res = dark_weights_update_0_write.extract<480, 495>();
	dark_weights_dark_weights_update_0_write30_write(dark_weights_dark_weights_update_0_write30_res, dark_weights, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_dark_weights_update_0_write31_res = dark_weights_update_0_write.extract<496, 511>();
	dark_weights_dark_weights_update_0_write31_write(dark_weights_dark_weights_update_0_write31_res, dark_weights, d0, d1, dynamic_address);
}

// weight_sums_update_0_read
//	weight_sums_rd0
//	weight_sums_rd1
//	weight_sums_rd2
//	weight_sums_rd3
//	weight_sums_rd4
//	weight_sums_rd5
//	weight_sums_rd6
//	weight_sums_rd7
//	weight_sums_rd8
//	weight_sums_rd9
//	weight_sums_rd10
//	weight_sums_rd11
//	weight_sums_rd12
//	weight_sums_rd13
//	weight_sums_rd14
//	weight_sums_rd15
//	weight_sums_rd16
//	weight_sums_rd17
//	weight_sums_rd18
//	weight_sums_rd19
//	weight_sums_rd20
//	weight_sums_rd21
//	weight_sums_rd22
//	weight_sums_rd23
//	weight_sums_rd24
//	weight_sums_rd25
//	weight_sums_rd26
//	weight_sums_rd27
//	weight_sums_rd28
//	weight_sums_rd29
//	weight_sums_rd30
//	weight_sums_rd31
inline hw_uint<512> dark_weights_weight_sums_update_0_read_bundle_read(dark_weights_cache& dark_weights, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // weight_sums_rd0
    // weight_sums_rd1
    // weight_sums_rd2
    // weight_sums_rd3
    // weight_sums_rd4
    // weight_sums_rd5
    // weight_sums_rd6
    // weight_sums_rd7
    // weight_sums_rd8
    // weight_sums_rd9
    // weight_sums_rd10
    // weight_sums_rd11
    // weight_sums_rd12
    // weight_sums_rd13
    // weight_sums_rd14
    // weight_sums_rd15
    // weight_sums_rd16
    // weight_sums_rd17
    // weight_sums_rd18
    // weight_sums_rd19
    // weight_sums_rd20
    // weight_sums_rd21
    // weight_sums_rd22
    // weight_sums_rd23
    // weight_sums_rd24
    // weight_sums_rd25
    // weight_sums_rd26
    // weight_sums_rd27
    // weight_sums_rd28
    // weight_sums_rd29
    // weight_sums_rd30
    // weight_sums_rd31

	hw_uint<512> result;
	hw_uint<16> weight_sums_rd0_res = weight_sums_rd0_select(dark_weights, d0, d1, dynamic_address);
	set_at<0, 512>(result, weight_sums_rd0_res);
	hw_uint<16> weight_sums_rd1_res = weight_sums_rd1_select(dark_weights, d0, d1, dynamic_address);
	set_at<16, 512>(result, weight_sums_rd1_res);
	hw_uint<16> weight_sums_rd2_res = weight_sums_rd2_select(dark_weights, d0, d1, dynamic_address);
	set_at<32, 512>(result, weight_sums_rd2_res);
	hw_uint<16> weight_sums_rd3_res = weight_sums_rd3_select(dark_weights, d0, d1, dynamic_address);
	set_at<48, 512>(result, weight_sums_rd3_res);
	hw_uint<16> weight_sums_rd4_res = weight_sums_rd4_select(dark_weights, d0, d1, dynamic_address);
	set_at<64, 512>(result, weight_sums_rd4_res);
	hw_uint<16> weight_sums_rd5_res = weight_sums_rd5_select(dark_weights, d0, d1, dynamic_address);
	set_at<80, 512>(result, weight_sums_rd5_res);
	hw_uint<16> weight_sums_rd6_res = weight_sums_rd6_select(dark_weights, d0, d1, dynamic_address);
	set_at<96, 512>(result, weight_sums_rd6_res);
	hw_uint<16> weight_sums_rd7_res = weight_sums_rd7_select(dark_weights, d0, d1, dynamic_address);
	set_at<112, 512>(result, weight_sums_rd7_res);
	hw_uint<16> weight_sums_rd8_res = weight_sums_rd8_select(dark_weights, d0, d1, dynamic_address);
	set_at<128, 512>(result, weight_sums_rd8_res);
	hw_uint<16> weight_sums_rd9_res = weight_sums_rd9_select(dark_weights, d0, d1, dynamic_address);
	set_at<144, 512>(result, weight_sums_rd9_res);
	hw_uint<16> weight_sums_rd10_res = weight_sums_rd10_select(dark_weights, d0, d1, dynamic_address);
	set_at<160, 512>(result, weight_sums_rd10_res);
	hw_uint<16> weight_sums_rd11_res = weight_sums_rd11_select(dark_weights, d0, d1, dynamic_address);
	set_at<176, 512>(result, weight_sums_rd11_res);
	hw_uint<16> weight_sums_rd12_res = weight_sums_rd12_select(dark_weights, d0, d1, dynamic_address);
	set_at<192, 512>(result, weight_sums_rd12_res);
	hw_uint<16> weight_sums_rd13_res = weight_sums_rd13_select(dark_weights, d0, d1, dynamic_address);
	set_at<208, 512>(result, weight_sums_rd13_res);
	hw_uint<16> weight_sums_rd14_res = weight_sums_rd14_select(dark_weights, d0, d1, dynamic_address);
	set_at<224, 512>(result, weight_sums_rd14_res);
	hw_uint<16> weight_sums_rd15_res = weight_sums_rd15_select(dark_weights, d0, d1, dynamic_address);
	set_at<240, 512>(result, weight_sums_rd15_res);
	hw_uint<16> weight_sums_rd16_res = weight_sums_rd16_select(dark_weights, d0, d1, dynamic_address);
	set_at<256, 512>(result, weight_sums_rd16_res);
	hw_uint<16> weight_sums_rd17_res = weight_sums_rd17_select(dark_weights, d0, d1, dynamic_address);
	set_at<272, 512>(result, weight_sums_rd17_res);
	hw_uint<16> weight_sums_rd18_res = weight_sums_rd18_select(dark_weights, d0, d1, dynamic_address);
	set_at<288, 512>(result, weight_sums_rd18_res);
	hw_uint<16> weight_sums_rd19_res = weight_sums_rd19_select(dark_weights, d0, d1, dynamic_address);
	set_at<304, 512>(result, weight_sums_rd19_res);
	hw_uint<16> weight_sums_rd20_res = weight_sums_rd20_select(dark_weights, d0, d1, dynamic_address);
	set_at<320, 512>(result, weight_sums_rd20_res);
	hw_uint<16> weight_sums_rd21_res = weight_sums_rd21_select(dark_weights, d0, d1, dynamic_address);
	set_at<336, 512>(result, weight_sums_rd21_res);
	hw_uint<16> weight_sums_rd22_res = weight_sums_rd22_select(dark_weights, d0, d1, dynamic_address);
	set_at<352, 512>(result, weight_sums_rd22_res);
	hw_uint<16> weight_sums_rd23_res = weight_sums_rd23_select(dark_weights, d0, d1, dynamic_address);
	set_at<368, 512>(result, weight_sums_rd23_res);
	hw_uint<16> weight_sums_rd24_res = weight_sums_rd24_select(dark_weights, d0, d1, dynamic_address);
	set_at<384, 512>(result, weight_sums_rd24_res);
	hw_uint<16> weight_sums_rd25_res = weight_sums_rd25_select(dark_weights, d0, d1, dynamic_address);
	set_at<400, 512>(result, weight_sums_rd25_res);
	hw_uint<16> weight_sums_rd26_res = weight_sums_rd26_select(dark_weights, d0, d1, dynamic_address);
	set_at<416, 512>(result, weight_sums_rd26_res);
	hw_uint<16> weight_sums_rd27_res = weight_sums_rd27_select(dark_weights, d0, d1, dynamic_address);
	set_at<432, 512>(result, weight_sums_rd27_res);
	hw_uint<16> weight_sums_rd28_res = weight_sums_rd28_select(dark_weights, d0, d1, dynamic_address);
	set_at<448, 512>(result, weight_sums_rd28_res);
	hw_uint<16> weight_sums_rd29_res = weight_sums_rd29_select(dark_weights, d0, d1, dynamic_address);
	set_at<464, 512>(result, weight_sums_rd29_res);
	hw_uint<16> weight_sums_rd30_res = weight_sums_rd30_select(dark_weights, d0, d1, dynamic_address);
	set_at<480, 512>(result, weight_sums_rd30_res);
	hw_uint<16> weight_sums_rd31_res = weight_sums_rd31_select(dark_weights, d0, d1, dynamic_address);
	set_at<496, 512>(result, weight_sums_rd31_res);
	return result;
}

#include "hw_classes.h"

struct dark_weights_normed_dark_weights_normed_update_0_write0_to_fused_level_0_rd0_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write1_to_fused_level_0_rd1_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write10_to_fused_level_0_rd10_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write11_to_fused_level_0_rd11_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write12_to_fused_level_0_rd12_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write13_to_fused_level_0_rd13_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write14_to_fused_level_0_rd14_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write15_to_fused_level_0_rd15_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write16_to_fused_level_0_rd16_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write17_to_fused_level_0_rd17_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write18_to_fused_level_0_rd18_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write19_to_fused_level_0_rd19_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write2_to_fused_level_0_rd2_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write20_to_fused_level_0_rd20_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write21_to_fused_level_0_rd21_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write22_to_fused_level_0_rd22_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write23_to_fused_level_0_rd23_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write24_to_fused_level_0_rd24_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write25_to_fused_level_0_rd25_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write26_to_fused_level_0_rd26_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write27_to_fused_level_0_rd27_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write28_to_fused_level_0_rd28_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write29_to_fused_level_0_rd29_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write3_to_fused_level_0_rd3_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write30_to_fused_level_0_rd30_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write31_to_fused_level_0_rd31_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write4_to_fused_level_0_rd4_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write5_to_fused_level_0_rd5_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write6_to_fused_level_0_rd6_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write7_to_fused_level_0_rd7_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write8_to_fused_level_0_rd8_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_dark_weights_normed_update_0_write9_to_fused_level_0_rd9_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct dark_weights_normed_cache {
  // # of banks: 32
  dark_weights_normed_dark_weights_normed_update_0_write0_to_fused_level_0_rd0_cache dark_weights_normed_dark_weights_normed_update_0_write0_to_fused_level_0_rd0;
  dark_weights_normed_dark_weights_normed_update_0_write1_to_fused_level_0_rd1_cache dark_weights_normed_dark_weights_normed_update_0_write1_to_fused_level_0_rd1;
  dark_weights_normed_dark_weights_normed_update_0_write10_to_fused_level_0_rd10_cache dark_weights_normed_dark_weights_normed_update_0_write10_to_fused_level_0_rd10;
  dark_weights_normed_dark_weights_normed_update_0_write11_to_fused_level_0_rd11_cache dark_weights_normed_dark_weights_normed_update_0_write11_to_fused_level_0_rd11;
  dark_weights_normed_dark_weights_normed_update_0_write12_to_fused_level_0_rd12_cache dark_weights_normed_dark_weights_normed_update_0_write12_to_fused_level_0_rd12;
  dark_weights_normed_dark_weights_normed_update_0_write13_to_fused_level_0_rd13_cache dark_weights_normed_dark_weights_normed_update_0_write13_to_fused_level_0_rd13;
  dark_weights_normed_dark_weights_normed_update_0_write14_to_fused_level_0_rd14_cache dark_weights_normed_dark_weights_normed_update_0_write14_to_fused_level_0_rd14;
  dark_weights_normed_dark_weights_normed_update_0_write15_to_fused_level_0_rd15_cache dark_weights_normed_dark_weights_normed_update_0_write15_to_fused_level_0_rd15;
  dark_weights_normed_dark_weights_normed_update_0_write16_to_fused_level_0_rd16_cache dark_weights_normed_dark_weights_normed_update_0_write16_to_fused_level_0_rd16;
  dark_weights_normed_dark_weights_normed_update_0_write17_to_fused_level_0_rd17_cache dark_weights_normed_dark_weights_normed_update_0_write17_to_fused_level_0_rd17;
  dark_weights_normed_dark_weights_normed_update_0_write18_to_fused_level_0_rd18_cache dark_weights_normed_dark_weights_normed_update_0_write18_to_fused_level_0_rd18;
  dark_weights_normed_dark_weights_normed_update_0_write19_to_fused_level_0_rd19_cache dark_weights_normed_dark_weights_normed_update_0_write19_to_fused_level_0_rd19;
  dark_weights_normed_dark_weights_normed_update_0_write2_to_fused_level_0_rd2_cache dark_weights_normed_dark_weights_normed_update_0_write2_to_fused_level_0_rd2;
  dark_weights_normed_dark_weights_normed_update_0_write20_to_fused_level_0_rd20_cache dark_weights_normed_dark_weights_normed_update_0_write20_to_fused_level_0_rd20;
  dark_weights_normed_dark_weights_normed_update_0_write21_to_fused_level_0_rd21_cache dark_weights_normed_dark_weights_normed_update_0_write21_to_fused_level_0_rd21;
  dark_weights_normed_dark_weights_normed_update_0_write22_to_fused_level_0_rd22_cache dark_weights_normed_dark_weights_normed_update_0_write22_to_fused_level_0_rd22;
  dark_weights_normed_dark_weights_normed_update_0_write23_to_fused_level_0_rd23_cache dark_weights_normed_dark_weights_normed_update_0_write23_to_fused_level_0_rd23;
  dark_weights_normed_dark_weights_normed_update_0_write24_to_fused_level_0_rd24_cache dark_weights_normed_dark_weights_normed_update_0_write24_to_fused_level_0_rd24;
  dark_weights_normed_dark_weights_normed_update_0_write25_to_fused_level_0_rd25_cache dark_weights_normed_dark_weights_normed_update_0_write25_to_fused_level_0_rd25;
  dark_weights_normed_dark_weights_normed_update_0_write26_to_fused_level_0_rd26_cache dark_weights_normed_dark_weights_normed_update_0_write26_to_fused_level_0_rd26;
  dark_weights_normed_dark_weights_normed_update_0_write27_to_fused_level_0_rd27_cache dark_weights_normed_dark_weights_normed_update_0_write27_to_fused_level_0_rd27;
  dark_weights_normed_dark_weights_normed_update_0_write28_to_fused_level_0_rd28_cache dark_weights_normed_dark_weights_normed_update_0_write28_to_fused_level_0_rd28;
  dark_weights_normed_dark_weights_normed_update_0_write29_to_fused_level_0_rd29_cache dark_weights_normed_dark_weights_normed_update_0_write29_to_fused_level_0_rd29;
  dark_weights_normed_dark_weights_normed_update_0_write3_to_fused_level_0_rd3_cache dark_weights_normed_dark_weights_normed_update_0_write3_to_fused_level_0_rd3;
  dark_weights_normed_dark_weights_normed_update_0_write30_to_fused_level_0_rd30_cache dark_weights_normed_dark_weights_normed_update_0_write30_to_fused_level_0_rd30;
  dark_weights_normed_dark_weights_normed_update_0_write31_to_fused_level_0_rd31_cache dark_weights_normed_dark_weights_normed_update_0_write31_to_fused_level_0_rd31;
  dark_weights_normed_dark_weights_normed_update_0_write4_to_fused_level_0_rd4_cache dark_weights_normed_dark_weights_normed_update_0_write4_to_fused_level_0_rd4;
  dark_weights_normed_dark_weights_normed_update_0_write5_to_fused_level_0_rd5_cache dark_weights_normed_dark_weights_normed_update_0_write5_to_fused_level_0_rd5;
  dark_weights_normed_dark_weights_normed_update_0_write6_to_fused_level_0_rd6_cache dark_weights_normed_dark_weights_normed_update_0_write6_to_fused_level_0_rd6;
  dark_weights_normed_dark_weights_normed_update_0_write7_to_fused_level_0_rd7_cache dark_weights_normed_dark_weights_normed_update_0_write7_to_fused_level_0_rd7;
  dark_weights_normed_dark_weights_normed_update_0_write8_to_fused_level_0_rd8_cache dark_weights_normed_dark_weights_normed_update_0_write8_to_fused_level_0_rd8;
  dark_weights_normed_dark_weights_normed_update_0_write9_to_fused_level_0_rd9_cache dark_weights_normed_dark_weights_normed_update_0_write9_to_fused_level_0_rd9;
};



inline void dark_weights_normed_dark_weights_normed_update_0_write0_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write0, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write0_to_fused_level_0_rd0.push(dark_weights_normed_dark_weights_normed_update_0_write0);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write1_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write1, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write1_to_fused_level_0_rd1.push(dark_weights_normed_dark_weights_normed_update_0_write1);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write10_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write10, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write10_to_fused_level_0_rd10.push(dark_weights_normed_dark_weights_normed_update_0_write10);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write11_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write11, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write11_to_fused_level_0_rd11.push(dark_weights_normed_dark_weights_normed_update_0_write11);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write12_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write12, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write12_to_fused_level_0_rd12.push(dark_weights_normed_dark_weights_normed_update_0_write12);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write13_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write13, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write13_to_fused_level_0_rd13.push(dark_weights_normed_dark_weights_normed_update_0_write13);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write14_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write14, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write14_to_fused_level_0_rd14.push(dark_weights_normed_dark_weights_normed_update_0_write14);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write15_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write15, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write15_to_fused_level_0_rd15.push(dark_weights_normed_dark_weights_normed_update_0_write15);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write16_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write16, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write16_to_fused_level_0_rd16.push(dark_weights_normed_dark_weights_normed_update_0_write16);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write17_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write17, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write17_to_fused_level_0_rd17.push(dark_weights_normed_dark_weights_normed_update_0_write17);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write18_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write18, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write18_to_fused_level_0_rd18.push(dark_weights_normed_dark_weights_normed_update_0_write18);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write19_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write19, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write19_to_fused_level_0_rd19.push(dark_weights_normed_dark_weights_normed_update_0_write19);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write2_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write2, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write2_to_fused_level_0_rd2.push(dark_weights_normed_dark_weights_normed_update_0_write2);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write20_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write20, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write20_to_fused_level_0_rd20.push(dark_weights_normed_dark_weights_normed_update_0_write20);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write21_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write21, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write21_to_fused_level_0_rd21.push(dark_weights_normed_dark_weights_normed_update_0_write21);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write22_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write22, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write22_to_fused_level_0_rd22.push(dark_weights_normed_dark_weights_normed_update_0_write22);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write23_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write23, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write23_to_fused_level_0_rd23.push(dark_weights_normed_dark_weights_normed_update_0_write23);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write24_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write24, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write24_to_fused_level_0_rd24.push(dark_weights_normed_dark_weights_normed_update_0_write24);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write25_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write25, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write25_to_fused_level_0_rd25.push(dark_weights_normed_dark_weights_normed_update_0_write25);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write26_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write26, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write26_to_fused_level_0_rd26.push(dark_weights_normed_dark_weights_normed_update_0_write26);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write27_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write27, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write27_to_fused_level_0_rd27.push(dark_weights_normed_dark_weights_normed_update_0_write27);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write28_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write28, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write28_to_fused_level_0_rd28.push(dark_weights_normed_dark_weights_normed_update_0_write28);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write29_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write29, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write29_to_fused_level_0_rd29.push(dark_weights_normed_dark_weights_normed_update_0_write29);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write3_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write3, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write3_to_fused_level_0_rd3.push(dark_weights_normed_dark_weights_normed_update_0_write3);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write30_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write30, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write30_to_fused_level_0_rd30.push(dark_weights_normed_dark_weights_normed_update_0_write30);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write31_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write31, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write31_to_fused_level_0_rd31.push(dark_weights_normed_dark_weights_normed_update_0_write31);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write4_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write4, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write4_to_fused_level_0_rd4.push(dark_weights_normed_dark_weights_normed_update_0_write4);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write5_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write5, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write5_to_fused_level_0_rd5.push(dark_weights_normed_dark_weights_normed_update_0_write5);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write6_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write6, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write6_to_fused_level_0_rd6.push(dark_weights_normed_dark_weights_normed_update_0_write6);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write7_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write7, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write7_to_fused_level_0_rd7.push(dark_weights_normed_dark_weights_normed_update_0_write7);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write8_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write8, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write8_to_fused_level_0_rd8.push(dark_weights_normed_dark_weights_normed_update_0_write8);
}

inline void dark_weights_normed_dark_weights_normed_update_0_write9_write(hw_uint<16>& dark_weights_normed_dark_weights_normed_update_0_write9, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write9_to_fused_level_0_rd9.push(dark_weights_normed_dark_weights_normed_update_0_write9);
}

inline hw_uint<16> fused_level_0_rd0_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd0 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write0 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write0_to_fused_level_0_rd0.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write0;
  return 0;
}

inline hw_uint<16> fused_level_0_rd1_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd1 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write1 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write1_to_fused_level_0_rd1.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write1;
  return 0;
}

inline hw_uint<16> fused_level_0_rd10_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd10 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write10 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write10_to_fused_level_0_rd10.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write10;
  return 0;
}

inline hw_uint<16> fused_level_0_rd11_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd11 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write11 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write11_to_fused_level_0_rd11.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write11;
  return 0;
}

inline hw_uint<16> fused_level_0_rd12_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd12 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write12 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write12_to_fused_level_0_rd12.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write12;
  return 0;
}

inline hw_uint<16> fused_level_0_rd13_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd13 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write13 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write13_to_fused_level_0_rd13.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write13;
  return 0;
}

inline hw_uint<16> fused_level_0_rd14_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd14 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write14 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write14_to_fused_level_0_rd14.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write14;
  return 0;
}

inline hw_uint<16> fused_level_0_rd15_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd15 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write15 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write15_to_fused_level_0_rd15.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write15;
  return 0;
}

inline hw_uint<16> fused_level_0_rd16_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd16 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write16 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write16_to_fused_level_0_rd16.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write16;
  return 0;
}

inline hw_uint<16> fused_level_0_rd17_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd17 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write17 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write17_to_fused_level_0_rd17.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write17;
  return 0;
}

inline hw_uint<16> fused_level_0_rd18_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd18 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write18 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write18_to_fused_level_0_rd18.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write18;
  return 0;
}

inline hw_uint<16> fused_level_0_rd19_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd19 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write19 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write19_to_fused_level_0_rd19.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write19;
  return 0;
}

inline hw_uint<16> fused_level_0_rd2_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd2 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write2 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write2_to_fused_level_0_rd2.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write2;
  return 0;
}

inline hw_uint<16> fused_level_0_rd20_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd20 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write20 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write20_to_fused_level_0_rd20.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write20;
  return 0;
}

inline hw_uint<16> fused_level_0_rd21_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd21 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write21 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write21_to_fused_level_0_rd21.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write21;
  return 0;
}

inline hw_uint<16> fused_level_0_rd22_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd22 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write22 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write22_to_fused_level_0_rd22.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write22;
  return 0;
}

inline hw_uint<16> fused_level_0_rd23_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd23 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write23 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write23_to_fused_level_0_rd23.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write23;
  return 0;
}

inline hw_uint<16> fused_level_0_rd24_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd24 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write24 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write24_to_fused_level_0_rd24.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write24;
  return 0;
}

inline hw_uint<16> fused_level_0_rd25_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd25 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write25 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write25_to_fused_level_0_rd25.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write25;
  return 0;
}

inline hw_uint<16> fused_level_0_rd26_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd26 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write26 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write26_to_fused_level_0_rd26.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write26;
  return 0;
}

inline hw_uint<16> fused_level_0_rd27_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd27 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write27 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write27_to_fused_level_0_rd27.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write27;
  return 0;
}

inline hw_uint<16> fused_level_0_rd28_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd28 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write28 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write28_to_fused_level_0_rd28.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write28;
  return 0;
}

inline hw_uint<16> fused_level_0_rd29_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd29 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write29 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write29_to_fused_level_0_rd29.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write29;
  return 0;
}

inline hw_uint<16> fused_level_0_rd3_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd3 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write3 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write3_to_fused_level_0_rd3.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write3;
  return 0;
}

inline hw_uint<16> fused_level_0_rd30_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd30 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write30 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write30_to_fused_level_0_rd30.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write30;
  return 0;
}

inline hw_uint<16> fused_level_0_rd31_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd31 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write31 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write31_to_fused_level_0_rd31.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write31;
  return 0;
}

inline hw_uint<16> fused_level_0_rd4_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd4 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write4 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write4_to_fused_level_0_rd4.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write4;
  return 0;
}

inline hw_uint<16> fused_level_0_rd5_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd5 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write5 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write5_to_fused_level_0_rd5.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write5;
  return 0;
}

inline hw_uint<16> fused_level_0_rd6_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd6 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write6 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write6_to_fused_level_0_rd6.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write6;
  return 0;
}

inline hw_uint<16> fused_level_0_rd7_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd7 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write7 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write7_to_fused_level_0_rd7.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write7;
  return 0;
}

inline hw_uint<16> fused_level_0_rd8_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd8 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write8 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write8_to_fused_level_0_rd8.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write8;
  return 0;
}

inline hw_uint<16> fused_level_0_rd9_select(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // fused_level_0_rd9 read pattern: { fused_level_0_update_0[d0, d1] -> dark_weights_normed[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_dark_weights_normed_dark_weights_normed_update_0_write9 = dark_weights_normed.dark_weights_normed_dark_weights_normed_update_0_write9_to_fused_level_0_rd9.peek(/* one reader or all rams */ 0);
  return value_dark_weights_normed_dark_weights_normed_update_0_write9;
  return 0;
}

// # of bundles = 2
// dark_weights_normed_update_0_write
//	dark_weights_normed_dark_weights_normed_update_0_write0
//	dark_weights_normed_dark_weights_normed_update_0_write1
//	dark_weights_normed_dark_weights_normed_update_0_write2
//	dark_weights_normed_dark_weights_normed_update_0_write3
//	dark_weights_normed_dark_weights_normed_update_0_write4
//	dark_weights_normed_dark_weights_normed_update_0_write5
//	dark_weights_normed_dark_weights_normed_update_0_write6
//	dark_weights_normed_dark_weights_normed_update_0_write7
//	dark_weights_normed_dark_weights_normed_update_0_write8
//	dark_weights_normed_dark_weights_normed_update_0_write9
//	dark_weights_normed_dark_weights_normed_update_0_write10
//	dark_weights_normed_dark_weights_normed_update_0_write11
//	dark_weights_normed_dark_weights_normed_update_0_write12
//	dark_weights_normed_dark_weights_normed_update_0_write13
//	dark_weights_normed_dark_weights_normed_update_0_write14
//	dark_weights_normed_dark_weights_normed_update_0_write15
//	dark_weights_normed_dark_weights_normed_update_0_write16
//	dark_weights_normed_dark_weights_normed_update_0_write17
//	dark_weights_normed_dark_weights_normed_update_0_write18
//	dark_weights_normed_dark_weights_normed_update_0_write19
//	dark_weights_normed_dark_weights_normed_update_0_write20
//	dark_weights_normed_dark_weights_normed_update_0_write21
//	dark_weights_normed_dark_weights_normed_update_0_write22
//	dark_weights_normed_dark_weights_normed_update_0_write23
//	dark_weights_normed_dark_weights_normed_update_0_write24
//	dark_weights_normed_dark_weights_normed_update_0_write25
//	dark_weights_normed_dark_weights_normed_update_0_write26
//	dark_weights_normed_dark_weights_normed_update_0_write27
//	dark_weights_normed_dark_weights_normed_update_0_write28
//	dark_weights_normed_dark_weights_normed_update_0_write29
//	dark_weights_normed_dark_weights_normed_update_0_write30
//	dark_weights_normed_dark_weights_normed_update_0_write31
inline void dark_weights_normed_dark_weights_normed_update_0_write_bundle_write(hw_uint<512>& dark_weights_normed_update_0_write, dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write0_res = dark_weights_normed_update_0_write.extract<0, 15>();
	dark_weights_normed_dark_weights_normed_update_0_write0_write(dark_weights_normed_dark_weights_normed_update_0_write0_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write1_res = dark_weights_normed_update_0_write.extract<16, 31>();
	dark_weights_normed_dark_weights_normed_update_0_write1_write(dark_weights_normed_dark_weights_normed_update_0_write1_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write2_res = dark_weights_normed_update_0_write.extract<32, 47>();
	dark_weights_normed_dark_weights_normed_update_0_write2_write(dark_weights_normed_dark_weights_normed_update_0_write2_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write3_res = dark_weights_normed_update_0_write.extract<48, 63>();
	dark_weights_normed_dark_weights_normed_update_0_write3_write(dark_weights_normed_dark_weights_normed_update_0_write3_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write4_res = dark_weights_normed_update_0_write.extract<64, 79>();
	dark_weights_normed_dark_weights_normed_update_0_write4_write(dark_weights_normed_dark_weights_normed_update_0_write4_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write5_res = dark_weights_normed_update_0_write.extract<80, 95>();
	dark_weights_normed_dark_weights_normed_update_0_write5_write(dark_weights_normed_dark_weights_normed_update_0_write5_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write6_res = dark_weights_normed_update_0_write.extract<96, 111>();
	dark_weights_normed_dark_weights_normed_update_0_write6_write(dark_weights_normed_dark_weights_normed_update_0_write6_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write7_res = dark_weights_normed_update_0_write.extract<112, 127>();
	dark_weights_normed_dark_weights_normed_update_0_write7_write(dark_weights_normed_dark_weights_normed_update_0_write7_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write8_res = dark_weights_normed_update_0_write.extract<128, 143>();
	dark_weights_normed_dark_weights_normed_update_0_write8_write(dark_weights_normed_dark_weights_normed_update_0_write8_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write9_res = dark_weights_normed_update_0_write.extract<144, 159>();
	dark_weights_normed_dark_weights_normed_update_0_write9_write(dark_weights_normed_dark_weights_normed_update_0_write9_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write10_res = dark_weights_normed_update_0_write.extract<160, 175>();
	dark_weights_normed_dark_weights_normed_update_0_write10_write(dark_weights_normed_dark_weights_normed_update_0_write10_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write11_res = dark_weights_normed_update_0_write.extract<176, 191>();
	dark_weights_normed_dark_weights_normed_update_0_write11_write(dark_weights_normed_dark_weights_normed_update_0_write11_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write12_res = dark_weights_normed_update_0_write.extract<192, 207>();
	dark_weights_normed_dark_weights_normed_update_0_write12_write(dark_weights_normed_dark_weights_normed_update_0_write12_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write13_res = dark_weights_normed_update_0_write.extract<208, 223>();
	dark_weights_normed_dark_weights_normed_update_0_write13_write(dark_weights_normed_dark_weights_normed_update_0_write13_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write14_res = dark_weights_normed_update_0_write.extract<224, 239>();
	dark_weights_normed_dark_weights_normed_update_0_write14_write(dark_weights_normed_dark_weights_normed_update_0_write14_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write15_res = dark_weights_normed_update_0_write.extract<240, 255>();
	dark_weights_normed_dark_weights_normed_update_0_write15_write(dark_weights_normed_dark_weights_normed_update_0_write15_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write16_res = dark_weights_normed_update_0_write.extract<256, 271>();
	dark_weights_normed_dark_weights_normed_update_0_write16_write(dark_weights_normed_dark_weights_normed_update_0_write16_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write17_res = dark_weights_normed_update_0_write.extract<272, 287>();
	dark_weights_normed_dark_weights_normed_update_0_write17_write(dark_weights_normed_dark_weights_normed_update_0_write17_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write18_res = dark_weights_normed_update_0_write.extract<288, 303>();
	dark_weights_normed_dark_weights_normed_update_0_write18_write(dark_weights_normed_dark_weights_normed_update_0_write18_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write19_res = dark_weights_normed_update_0_write.extract<304, 319>();
	dark_weights_normed_dark_weights_normed_update_0_write19_write(dark_weights_normed_dark_weights_normed_update_0_write19_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write20_res = dark_weights_normed_update_0_write.extract<320, 335>();
	dark_weights_normed_dark_weights_normed_update_0_write20_write(dark_weights_normed_dark_weights_normed_update_0_write20_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write21_res = dark_weights_normed_update_0_write.extract<336, 351>();
	dark_weights_normed_dark_weights_normed_update_0_write21_write(dark_weights_normed_dark_weights_normed_update_0_write21_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write22_res = dark_weights_normed_update_0_write.extract<352, 367>();
	dark_weights_normed_dark_weights_normed_update_0_write22_write(dark_weights_normed_dark_weights_normed_update_0_write22_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write23_res = dark_weights_normed_update_0_write.extract<368, 383>();
	dark_weights_normed_dark_weights_normed_update_0_write23_write(dark_weights_normed_dark_weights_normed_update_0_write23_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write24_res = dark_weights_normed_update_0_write.extract<384, 399>();
	dark_weights_normed_dark_weights_normed_update_0_write24_write(dark_weights_normed_dark_weights_normed_update_0_write24_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write25_res = dark_weights_normed_update_0_write.extract<400, 415>();
	dark_weights_normed_dark_weights_normed_update_0_write25_write(dark_weights_normed_dark_weights_normed_update_0_write25_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write26_res = dark_weights_normed_update_0_write.extract<416, 431>();
	dark_weights_normed_dark_weights_normed_update_0_write26_write(dark_weights_normed_dark_weights_normed_update_0_write26_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write27_res = dark_weights_normed_update_0_write.extract<432, 447>();
	dark_weights_normed_dark_weights_normed_update_0_write27_write(dark_weights_normed_dark_weights_normed_update_0_write27_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write28_res = dark_weights_normed_update_0_write.extract<448, 463>();
	dark_weights_normed_dark_weights_normed_update_0_write28_write(dark_weights_normed_dark_weights_normed_update_0_write28_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write29_res = dark_weights_normed_update_0_write.extract<464, 479>();
	dark_weights_normed_dark_weights_normed_update_0_write29_write(dark_weights_normed_dark_weights_normed_update_0_write29_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write30_res = dark_weights_normed_update_0_write.extract<480, 495>();
	dark_weights_normed_dark_weights_normed_update_0_write30_write(dark_weights_normed_dark_weights_normed_update_0_write30_res, dark_weights_normed, d0, d1, dynamic_address);
	hw_uint<16> dark_weights_normed_dark_weights_normed_update_0_write31_res = dark_weights_normed_update_0_write.extract<496, 511>();
	dark_weights_normed_dark_weights_normed_update_0_write31_write(dark_weights_normed_dark_weights_normed_update_0_write31_res, dark_weights_normed, d0, d1, dynamic_address);
}

// fused_level_0_update_0_read
//	fused_level_0_rd0
//	fused_level_0_rd1
//	fused_level_0_rd2
//	fused_level_0_rd3
//	fused_level_0_rd4
//	fused_level_0_rd5
//	fused_level_0_rd6
//	fused_level_0_rd7
//	fused_level_0_rd8
//	fused_level_0_rd9
//	fused_level_0_rd10
//	fused_level_0_rd11
//	fused_level_0_rd12
//	fused_level_0_rd13
//	fused_level_0_rd14
//	fused_level_0_rd15
//	fused_level_0_rd16
//	fused_level_0_rd17
//	fused_level_0_rd18
//	fused_level_0_rd19
//	fused_level_0_rd20
//	fused_level_0_rd21
//	fused_level_0_rd22
//	fused_level_0_rd23
//	fused_level_0_rd24
//	fused_level_0_rd25
//	fused_level_0_rd26
//	fused_level_0_rd27
//	fused_level_0_rd28
//	fused_level_0_rd29
//	fused_level_0_rd30
//	fused_level_0_rd31
inline hw_uint<512> dark_weights_normed_fused_level_0_update_0_read_bundle_read(dark_weights_normed_cache& dark_weights_normed, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // fused_level_0_rd0
    // fused_level_0_rd1
    // fused_level_0_rd2
    // fused_level_0_rd3
    // fused_level_0_rd4
    // fused_level_0_rd5
    // fused_level_0_rd6
    // fused_level_0_rd7
    // fused_level_0_rd8
    // fused_level_0_rd9
    // fused_level_0_rd10
    // fused_level_0_rd11
    // fused_level_0_rd12
    // fused_level_0_rd13
    // fused_level_0_rd14
    // fused_level_0_rd15
    // fused_level_0_rd16
    // fused_level_0_rd17
    // fused_level_0_rd18
    // fused_level_0_rd19
    // fused_level_0_rd20
    // fused_level_0_rd21
    // fused_level_0_rd22
    // fused_level_0_rd23
    // fused_level_0_rd24
    // fused_level_0_rd25
    // fused_level_0_rd26
    // fused_level_0_rd27
    // fused_level_0_rd28
    // fused_level_0_rd29
    // fused_level_0_rd30
    // fused_level_0_rd31

	hw_uint<512> result;
	hw_uint<16> fused_level_0_rd0_res = fused_level_0_rd0_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<0, 512>(result, fused_level_0_rd0_res);
	hw_uint<16> fused_level_0_rd1_res = fused_level_0_rd1_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<16, 512>(result, fused_level_0_rd1_res);
	hw_uint<16> fused_level_0_rd2_res = fused_level_0_rd2_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<32, 512>(result, fused_level_0_rd2_res);
	hw_uint<16> fused_level_0_rd3_res = fused_level_0_rd3_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<48, 512>(result, fused_level_0_rd3_res);
	hw_uint<16> fused_level_0_rd4_res = fused_level_0_rd4_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<64, 512>(result, fused_level_0_rd4_res);
	hw_uint<16> fused_level_0_rd5_res = fused_level_0_rd5_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<80, 512>(result, fused_level_0_rd5_res);
	hw_uint<16> fused_level_0_rd6_res = fused_level_0_rd6_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<96, 512>(result, fused_level_0_rd6_res);
	hw_uint<16> fused_level_0_rd7_res = fused_level_0_rd7_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<112, 512>(result, fused_level_0_rd7_res);
	hw_uint<16> fused_level_0_rd8_res = fused_level_0_rd8_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<128, 512>(result, fused_level_0_rd8_res);
	hw_uint<16> fused_level_0_rd9_res = fused_level_0_rd9_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<144, 512>(result, fused_level_0_rd9_res);
	hw_uint<16> fused_level_0_rd10_res = fused_level_0_rd10_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<160, 512>(result, fused_level_0_rd10_res);
	hw_uint<16> fused_level_0_rd11_res = fused_level_0_rd11_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<176, 512>(result, fused_level_0_rd11_res);
	hw_uint<16> fused_level_0_rd12_res = fused_level_0_rd12_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<192, 512>(result, fused_level_0_rd12_res);
	hw_uint<16> fused_level_0_rd13_res = fused_level_0_rd13_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<208, 512>(result, fused_level_0_rd13_res);
	hw_uint<16> fused_level_0_rd14_res = fused_level_0_rd14_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<224, 512>(result, fused_level_0_rd14_res);
	hw_uint<16> fused_level_0_rd15_res = fused_level_0_rd15_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<240, 512>(result, fused_level_0_rd15_res);
	hw_uint<16> fused_level_0_rd16_res = fused_level_0_rd16_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<256, 512>(result, fused_level_0_rd16_res);
	hw_uint<16> fused_level_0_rd17_res = fused_level_0_rd17_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<272, 512>(result, fused_level_0_rd17_res);
	hw_uint<16> fused_level_0_rd18_res = fused_level_0_rd18_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<288, 512>(result, fused_level_0_rd18_res);
	hw_uint<16> fused_level_0_rd19_res = fused_level_0_rd19_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<304, 512>(result, fused_level_0_rd19_res);
	hw_uint<16> fused_level_0_rd20_res = fused_level_0_rd20_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<320, 512>(result, fused_level_0_rd20_res);
	hw_uint<16> fused_level_0_rd21_res = fused_level_0_rd21_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<336, 512>(result, fused_level_0_rd21_res);
	hw_uint<16> fused_level_0_rd22_res = fused_level_0_rd22_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<352, 512>(result, fused_level_0_rd22_res);
	hw_uint<16> fused_level_0_rd23_res = fused_level_0_rd23_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<368, 512>(result, fused_level_0_rd23_res);
	hw_uint<16> fused_level_0_rd24_res = fused_level_0_rd24_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<384, 512>(result, fused_level_0_rd24_res);
	hw_uint<16> fused_level_0_rd25_res = fused_level_0_rd25_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<400, 512>(result, fused_level_0_rd25_res);
	hw_uint<16> fused_level_0_rd26_res = fused_level_0_rd26_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<416, 512>(result, fused_level_0_rd26_res);
	hw_uint<16> fused_level_0_rd27_res = fused_level_0_rd27_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<432, 512>(result, fused_level_0_rd27_res);
	hw_uint<16> fused_level_0_rd28_res = fused_level_0_rd28_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<448, 512>(result, fused_level_0_rd28_res);
	hw_uint<16> fused_level_0_rd29_res = fused_level_0_rd29_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<464, 512>(result, fused_level_0_rd29_res);
	hw_uint<16> fused_level_0_rd30_res = fused_level_0_rd30_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<480, 512>(result, fused_level_0_rd30_res);
	hw_uint<16> fused_level_0_rd31_res = fused_level_0_rd31_select(dark_weights_normed, d0, d1, dynamic_address);
	set_at<496, 512>(result, fused_level_0_rd31_res);
	return result;
}

#include "hw_classes.h"

struct fused_level_0_fused_level_0_update_0_write0_to_wa16_rd0_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write1_to_wa16_rd1_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write10_to_wa16_rd10_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write11_to_wa16_rd11_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write12_to_wa16_rd12_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write13_to_wa16_rd13_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write14_to_wa16_rd14_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write15_to_wa16_rd15_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write16_to_wa16_rd16_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write17_to_wa16_rd17_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write18_to_wa16_rd18_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write19_to_wa16_rd19_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write2_to_wa16_rd2_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write20_to_wa16_rd20_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write21_to_wa16_rd21_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write22_to_wa16_rd22_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write23_to_wa16_rd23_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write24_to_wa16_rd24_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write25_to_wa16_rd25_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write26_to_wa16_rd26_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write27_to_wa16_rd27_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write28_to_wa16_rd28_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write29_to_wa16_rd29_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write3_to_wa16_rd3_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write30_to_wa16_rd30_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write31_to_wa16_rd31_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write4_to_wa16_rd4_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write5_to_wa16_rd5_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write6_to_wa16_rd6_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write7_to_wa16_rd7_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write8_to_wa16_rd8_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_fused_level_0_update_0_write9_to_wa16_rd9_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct fused_level_0_cache {
  // # of banks: 32
  fused_level_0_fused_level_0_update_0_write0_to_wa16_rd0_cache fused_level_0_fused_level_0_update_0_write0_to_wa16_rd0;
  fused_level_0_fused_level_0_update_0_write1_to_wa16_rd1_cache fused_level_0_fused_level_0_update_0_write1_to_wa16_rd1;
  fused_level_0_fused_level_0_update_0_write10_to_wa16_rd10_cache fused_level_0_fused_level_0_update_0_write10_to_wa16_rd10;
  fused_level_0_fused_level_0_update_0_write11_to_wa16_rd11_cache fused_level_0_fused_level_0_update_0_write11_to_wa16_rd11;
  fused_level_0_fused_level_0_update_0_write12_to_wa16_rd12_cache fused_level_0_fused_level_0_update_0_write12_to_wa16_rd12;
  fused_level_0_fused_level_0_update_0_write13_to_wa16_rd13_cache fused_level_0_fused_level_0_update_0_write13_to_wa16_rd13;
  fused_level_0_fused_level_0_update_0_write14_to_wa16_rd14_cache fused_level_0_fused_level_0_update_0_write14_to_wa16_rd14;
  fused_level_0_fused_level_0_update_0_write15_to_wa16_rd15_cache fused_level_0_fused_level_0_update_0_write15_to_wa16_rd15;
  fused_level_0_fused_level_0_update_0_write16_to_wa16_rd16_cache fused_level_0_fused_level_0_update_0_write16_to_wa16_rd16;
  fused_level_0_fused_level_0_update_0_write17_to_wa16_rd17_cache fused_level_0_fused_level_0_update_0_write17_to_wa16_rd17;
  fused_level_0_fused_level_0_update_0_write18_to_wa16_rd18_cache fused_level_0_fused_level_0_update_0_write18_to_wa16_rd18;
  fused_level_0_fused_level_0_update_0_write19_to_wa16_rd19_cache fused_level_0_fused_level_0_update_0_write19_to_wa16_rd19;
  fused_level_0_fused_level_0_update_0_write2_to_wa16_rd2_cache fused_level_0_fused_level_0_update_0_write2_to_wa16_rd2;
  fused_level_0_fused_level_0_update_0_write20_to_wa16_rd20_cache fused_level_0_fused_level_0_update_0_write20_to_wa16_rd20;
  fused_level_0_fused_level_0_update_0_write21_to_wa16_rd21_cache fused_level_0_fused_level_0_update_0_write21_to_wa16_rd21;
  fused_level_0_fused_level_0_update_0_write22_to_wa16_rd22_cache fused_level_0_fused_level_0_update_0_write22_to_wa16_rd22;
  fused_level_0_fused_level_0_update_0_write23_to_wa16_rd23_cache fused_level_0_fused_level_0_update_0_write23_to_wa16_rd23;
  fused_level_0_fused_level_0_update_0_write24_to_wa16_rd24_cache fused_level_0_fused_level_0_update_0_write24_to_wa16_rd24;
  fused_level_0_fused_level_0_update_0_write25_to_wa16_rd25_cache fused_level_0_fused_level_0_update_0_write25_to_wa16_rd25;
  fused_level_0_fused_level_0_update_0_write26_to_wa16_rd26_cache fused_level_0_fused_level_0_update_0_write26_to_wa16_rd26;
  fused_level_0_fused_level_0_update_0_write27_to_wa16_rd27_cache fused_level_0_fused_level_0_update_0_write27_to_wa16_rd27;
  fused_level_0_fused_level_0_update_0_write28_to_wa16_rd28_cache fused_level_0_fused_level_0_update_0_write28_to_wa16_rd28;
  fused_level_0_fused_level_0_update_0_write29_to_wa16_rd29_cache fused_level_0_fused_level_0_update_0_write29_to_wa16_rd29;
  fused_level_0_fused_level_0_update_0_write3_to_wa16_rd3_cache fused_level_0_fused_level_0_update_0_write3_to_wa16_rd3;
  fused_level_0_fused_level_0_update_0_write30_to_wa16_rd30_cache fused_level_0_fused_level_0_update_0_write30_to_wa16_rd30;
  fused_level_0_fused_level_0_update_0_write31_to_wa16_rd31_cache fused_level_0_fused_level_0_update_0_write31_to_wa16_rd31;
  fused_level_0_fused_level_0_update_0_write4_to_wa16_rd4_cache fused_level_0_fused_level_0_update_0_write4_to_wa16_rd4;
  fused_level_0_fused_level_0_update_0_write5_to_wa16_rd5_cache fused_level_0_fused_level_0_update_0_write5_to_wa16_rd5;
  fused_level_0_fused_level_0_update_0_write6_to_wa16_rd6_cache fused_level_0_fused_level_0_update_0_write6_to_wa16_rd6;
  fused_level_0_fused_level_0_update_0_write7_to_wa16_rd7_cache fused_level_0_fused_level_0_update_0_write7_to_wa16_rd7;
  fused_level_0_fused_level_0_update_0_write8_to_wa16_rd8_cache fused_level_0_fused_level_0_update_0_write8_to_wa16_rd8;
  fused_level_0_fused_level_0_update_0_write9_to_wa16_rd9_cache fused_level_0_fused_level_0_update_0_write9_to_wa16_rd9;
};



inline void fused_level_0_fused_level_0_update_0_write0_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write0, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write0_to_wa16_rd0.push(fused_level_0_fused_level_0_update_0_write0);
}

inline void fused_level_0_fused_level_0_update_0_write1_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write1, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write1_to_wa16_rd1.push(fused_level_0_fused_level_0_update_0_write1);
}

inline void fused_level_0_fused_level_0_update_0_write10_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write10, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write10_to_wa16_rd10.push(fused_level_0_fused_level_0_update_0_write10);
}

inline void fused_level_0_fused_level_0_update_0_write11_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write11, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write11_to_wa16_rd11.push(fused_level_0_fused_level_0_update_0_write11);
}

inline void fused_level_0_fused_level_0_update_0_write12_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write12, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write12_to_wa16_rd12.push(fused_level_0_fused_level_0_update_0_write12);
}

inline void fused_level_0_fused_level_0_update_0_write13_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write13, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write13_to_wa16_rd13.push(fused_level_0_fused_level_0_update_0_write13);
}

inline void fused_level_0_fused_level_0_update_0_write14_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write14, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write14_to_wa16_rd14.push(fused_level_0_fused_level_0_update_0_write14);
}

inline void fused_level_0_fused_level_0_update_0_write15_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write15, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write15_to_wa16_rd15.push(fused_level_0_fused_level_0_update_0_write15);
}

inline void fused_level_0_fused_level_0_update_0_write16_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write16, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write16_to_wa16_rd16.push(fused_level_0_fused_level_0_update_0_write16);
}

inline void fused_level_0_fused_level_0_update_0_write17_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write17, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write17_to_wa16_rd17.push(fused_level_0_fused_level_0_update_0_write17);
}

inline void fused_level_0_fused_level_0_update_0_write18_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write18, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write18_to_wa16_rd18.push(fused_level_0_fused_level_0_update_0_write18);
}

inline void fused_level_0_fused_level_0_update_0_write19_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write19, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write19_to_wa16_rd19.push(fused_level_0_fused_level_0_update_0_write19);
}

inline void fused_level_0_fused_level_0_update_0_write2_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write2, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write2_to_wa16_rd2.push(fused_level_0_fused_level_0_update_0_write2);
}

inline void fused_level_0_fused_level_0_update_0_write20_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write20, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write20_to_wa16_rd20.push(fused_level_0_fused_level_0_update_0_write20);
}

inline void fused_level_0_fused_level_0_update_0_write21_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write21, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write21_to_wa16_rd21.push(fused_level_0_fused_level_0_update_0_write21);
}

inline void fused_level_0_fused_level_0_update_0_write22_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write22, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write22_to_wa16_rd22.push(fused_level_0_fused_level_0_update_0_write22);
}

inline void fused_level_0_fused_level_0_update_0_write23_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write23, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write23_to_wa16_rd23.push(fused_level_0_fused_level_0_update_0_write23);
}

inline void fused_level_0_fused_level_0_update_0_write24_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write24, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write24_to_wa16_rd24.push(fused_level_0_fused_level_0_update_0_write24);
}

inline void fused_level_0_fused_level_0_update_0_write25_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write25, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write25_to_wa16_rd25.push(fused_level_0_fused_level_0_update_0_write25);
}

inline void fused_level_0_fused_level_0_update_0_write26_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write26, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write26_to_wa16_rd26.push(fused_level_0_fused_level_0_update_0_write26);
}

inline void fused_level_0_fused_level_0_update_0_write27_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write27, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write27_to_wa16_rd27.push(fused_level_0_fused_level_0_update_0_write27);
}

inline void fused_level_0_fused_level_0_update_0_write28_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write28, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write28_to_wa16_rd28.push(fused_level_0_fused_level_0_update_0_write28);
}

inline void fused_level_0_fused_level_0_update_0_write29_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write29, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write29_to_wa16_rd29.push(fused_level_0_fused_level_0_update_0_write29);
}

inline void fused_level_0_fused_level_0_update_0_write3_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write3, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write3_to_wa16_rd3.push(fused_level_0_fused_level_0_update_0_write3);
}

inline void fused_level_0_fused_level_0_update_0_write30_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write30, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write30_to_wa16_rd30.push(fused_level_0_fused_level_0_update_0_write30);
}

inline void fused_level_0_fused_level_0_update_0_write31_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write31, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write31_to_wa16_rd31.push(fused_level_0_fused_level_0_update_0_write31);
}

inline void fused_level_0_fused_level_0_update_0_write4_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write4, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write4_to_wa16_rd4.push(fused_level_0_fused_level_0_update_0_write4);
}

inline void fused_level_0_fused_level_0_update_0_write5_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write5, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write5_to_wa16_rd5.push(fused_level_0_fused_level_0_update_0_write5);
}

inline void fused_level_0_fused_level_0_update_0_write6_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write6, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write6_to_wa16_rd6.push(fused_level_0_fused_level_0_update_0_write6);
}

inline void fused_level_0_fused_level_0_update_0_write7_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write7, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write7_to_wa16_rd7.push(fused_level_0_fused_level_0_update_0_write7);
}

inline void fused_level_0_fused_level_0_update_0_write8_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write8, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write8_to_wa16_rd8.push(fused_level_0_fused_level_0_update_0_write8);
}

inline void fused_level_0_fused_level_0_update_0_write9_write(hw_uint<16>& fused_level_0_fused_level_0_update_0_write9, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  fused_level_0.fused_level_0_fused_level_0_update_0_write9_to_wa16_rd9.push(fused_level_0_fused_level_0_update_0_write9);
}

inline hw_uint<16> wa16_rd0_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa16_rd0 read pattern: { wa16_update_0[d0, d1] -> fused_level_0[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write0 = fused_level_0.fused_level_0_fused_level_0_update_0_write0_to_wa16_rd0.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write0;
  return 0;
}

inline hw_uint<16> wa16_rd1_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa16_rd1 read pattern: { wa16_update_0[d0, d1] -> fused_level_0[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write1 = fused_level_0.fused_level_0_fused_level_0_update_0_write1_to_wa16_rd1.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write1;
  return 0;
}

inline hw_uint<16> wa16_rd10_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa16_rd10 read pattern: { wa16_update_0[d0, d1] -> fused_level_0[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write10 = fused_level_0.fused_level_0_fused_level_0_update_0_write10_to_wa16_rd10.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write10;
  return 0;
}

inline hw_uint<16> wa16_rd11_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa16_rd11 read pattern: { wa16_update_0[d0, d1] -> fused_level_0[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write11 = fused_level_0.fused_level_0_fused_level_0_update_0_write11_to_wa16_rd11.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write11;
  return 0;
}

inline hw_uint<16> wa16_rd12_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa16_rd12 read pattern: { wa16_update_0[d0, d1] -> fused_level_0[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write12 = fused_level_0.fused_level_0_fused_level_0_update_0_write12_to_wa16_rd12.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write12;
  return 0;
}

inline hw_uint<16> wa16_rd13_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa16_rd13 read pattern: { wa16_update_0[d0, d1] -> fused_level_0[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write13 = fused_level_0.fused_level_0_fused_level_0_update_0_write13_to_wa16_rd13.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write13;
  return 0;
}

inline hw_uint<16> wa16_rd14_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa16_rd14 read pattern: { wa16_update_0[d0, d1] -> fused_level_0[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write14 = fused_level_0.fused_level_0_fused_level_0_update_0_write14_to_wa16_rd14.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write14;
  return 0;
}

inline hw_uint<16> wa16_rd15_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa16_rd15 read pattern: { wa16_update_0[d0, d1] -> fused_level_0[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write15 = fused_level_0.fused_level_0_fused_level_0_update_0_write15_to_wa16_rd15.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write15;
  return 0;
}

inline hw_uint<16> wa16_rd16_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa16_rd16 read pattern: { wa16_update_0[d0, d1] -> fused_level_0[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write16 = fused_level_0.fused_level_0_fused_level_0_update_0_write16_to_wa16_rd16.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write16;
  return 0;
}

inline hw_uint<16> wa16_rd17_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa16_rd17 read pattern: { wa16_update_0[d0, d1] -> fused_level_0[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write17 = fused_level_0.fused_level_0_fused_level_0_update_0_write17_to_wa16_rd17.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write17;
  return 0;
}

inline hw_uint<16> wa16_rd18_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa16_rd18 read pattern: { wa16_update_0[d0, d1] -> fused_level_0[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write18 = fused_level_0.fused_level_0_fused_level_0_update_0_write18_to_wa16_rd18.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write18;
  return 0;
}

inline hw_uint<16> wa16_rd19_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa16_rd19 read pattern: { wa16_update_0[d0, d1] -> fused_level_0[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write19 = fused_level_0.fused_level_0_fused_level_0_update_0_write19_to_wa16_rd19.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write19;
  return 0;
}

inline hw_uint<16> wa16_rd2_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa16_rd2 read pattern: { wa16_update_0[d0, d1] -> fused_level_0[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write2 = fused_level_0.fused_level_0_fused_level_0_update_0_write2_to_wa16_rd2.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write2;
  return 0;
}

inline hw_uint<16> wa16_rd20_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa16_rd20 read pattern: { wa16_update_0[d0, d1] -> fused_level_0[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write20 = fused_level_0.fused_level_0_fused_level_0_update_0_write20_to_wa16_rd20.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write20;
  return 0;
}

inline hw_uint<16> wa16_rd21_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa16_rd21 read pattern: { wa16_update_0[d0, d1] -> fused_level_0[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write21 = fused_level_0.fused_level_0_fused_level_0_update_0_write21_to_wa16_rd21.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write21;
  return 0;
}

inline hw_uint<16> wa16_rd22_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa16_rd22 read pattern: { wa16_update_0[d0, d1] -> fused_level_0[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write22 = fused_level_0.fused_level_0_fused_level_0_update_0_write22_to_wa16_rd22.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write22;
  return 0;
}

inline hw_uint<16> wa16_rd23_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa16_rd23 read pattern: { wa16_update_0[d0, d1] -> fused_level_0[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write23 = fused_level_0.fused_level_0_fused_level_0_update_0_write23_to_wa16_rd23.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write23;
  return 0;
}

inline hw_uint<16> wa16_rd24_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa16_rd24 read pattern: { wa16_update_0[d0, d1] -> fused_level_0[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write24 = fused_level_0.fused_level_0_fused_level_0_update_0_write24_to_wa16_rd24.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write24;
  return 0;
}

inline hw_uint<16> wa16_rd25_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa16_rd25 read pattern: { wa16_update_0[d0, d1] -> fused_level_0[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write25 = fused_level_0.fused_level_0_fused_level_0_update_0_write25_to_wa16_rd25.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write25;
  return 0;
}

inline hw_uint<16> wa16_rd26_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa16_rd26 read pattern: { wa16_update_0[d0, d1] -> fused_level_0[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write26 = fused_level_0.fused_level_0_fused_level_0_update_0_write26_to_wa16_rd26.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write26;
  return 0;
}

inline hw_uint<16> wa16_rd27_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa16_rd27 read pattern: { wa16_update_0[d0, d1] -> fused_level_0[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write27 = fused_level_0.fused_level_0_fused_level_0_update_0_write27_to_wa16_rd27.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write27;
  return 0;
}

inline hw_uint<16> wa16_rd28_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa16_rd28 read pattern: { wa16_update_0[d0, d1] -> fused_level_0[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write28 = fused_level_0.fused_level_0_fused_level_0_update_0_write28_to_wa16_rd28.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write28;
  return 0;
}

inline hw_uint<16> wa16_rd29_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa16_rd29 read pattern: { wa16_update_0[d0, d1] -> fused_level_0[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write29 = fused_level_0.fused_level_0_fused_level_0_update_0_write29_to_wa16_rd29.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write29;
  return 0;
}

inline hw_uint<16> wa16_rd3_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa16_rd3 read pattern: { wa16_update_0[d0, d1] -> fused_level_0[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write3 = fused_level_0.fused_level_0_fused_level_0_update_0_write3_to_wa16_rd3.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write3;
  return 0;
}

inline hw_uint<16> wa16_rd30_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa16_rd30 read pattern: { wa16_update_0[d0, d1] -> fused_level_0[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write30 = fused_level_0.fused_level_0_fused_level_0_update_0_write30_to_wa16_rd30.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write30;
  return 0;
}

inline hw_uint<16> wa16_rd31_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa16_rd31 read pattern: { wa16_update_0[d0, d1] -> fused_level_0[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write31 = fused_level_0.fused_level_0_fused_level_0_update_0_write31_to_wa16_rd31.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write31;
  return 0;
}

inline hw_uint<16> wa16_rd4_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa16_rd4 read pattern: { wa16_update_0[d0, d1] -> fused_level_0[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write4 = fused_level_0.fused_level_0_fused_level_0_update_0_write4_to_wa16_rd4.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write4;
  return 0;
}

inline hw_uint<16> wa16_rd5_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa16_rd5 read pattern: { wa16_update_0[d0, d1] -> fused_level_0[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write5 = fused_level_0.fused_level_0_fused_level_0_update_0_write5_to_wa16_rd5.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write5;
  return 0;
}

inline hw_uint<16> wa16_rd6_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa16_rd6 read pattern: { wa16_update_0[d0, d1] -> fused_level_0[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write6 = fused_level_0.fused_level_0_fused_level_0_update_0_write6_to_wa16_rd6.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write6;
  return 0;
}

inline hw_uint<16> wa16_rd7_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa16_rd7 read pattern: { wa16_update_0[d0, d1] -> fused_level_0[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write7 = fused_level_0.fused_level_0_fused_level_0_update_0_write7_to_wa16_rd7.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write7;
  return 0;
}

inline hw_uint<16> wa16_rd8_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa16_rd8 read pattern: { wa16_update_0[d0, d1] -> fused_level_0[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write8 = fused_level_0.fused_level_0_fused_level_0_update_0_write8_to_wa16_rd8.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write8;
  return 0;
}

inline hw_uint<16> wa16_rd9_select(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa16_rd9 read pattern: { wa16_update_0[d0, d1] -> fused_level_0[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_fused_level_0_fused_level_0_update_0_write9 = fused_level_0.fused_level_0_fused_level_0_update_0_write9_to_wa16_rd9.peek(/* one reader or all rams */ 0);
  return value_fused_level_0_fused_level_0_update_0_write9;
  return 0;
}

// # of bundles = 2
// fused_level_0_update_0_write
//	fused_level_0_fused_level_0_update_0_write0
//	fused_level_0_fused_level_0_update_0_write1
//	fused_level_0_fused_level_0_update_0_write2
//	fused_level_0_fused_level_0_update_0_write3
//	fused_level_0_fused_level_0_update_0_write4
//	fused_level_0_fused_level_0_update_0_write5
//	fused_level_0_fused_level_0_update_0_write6
//	fused_level_0_fused_level_0_update_0_write7
//	fused_level_0_fused_level_0_update_0_write8
//	fused_level_0_fused_level_0_update_0_write9
//	fused_level_0_fused_level_0_update_0_write10
//	fused_level_0_fused_level_0_update_0_write11
//	fused_level_0_fused_level_0_update_0_write12
//	fused_level_0_fused_level_0_update_0_write13
//	fused_level_0_fused_level_0_update_0_write14
//	fused_level_0_fused_level_0_update_0_write15
//	fused_level_0_fused_level_0_update_0_write16
//	fused_level_0_fused_level_0_update_0_write17
//	fused_level_0_fused_level_0_update_0_write18
//	fused_level_0_fused_level_0_update_0_write19
//	fused_level_0_fused_level_0_update_0_write20
//	fused_level_0_fused_level_0_update_0_write21
//	fused_level_0_fused_level_0_update_0_write22
//	fused_level_0_fused_level_0_update_0_write23
//	fused_level_0_fused_level_0_update_0_write24
//	fused_level_0_fused_level_0_update_0_write25
//	fused_level_0_fused_level_0_update_0_write26
//	fused_level_0_fused_level_0_update_0_write27
//	fused_level_0_fused_level_0_update_0_write28
//	fused_level_0_fused_level_0_update_0_write29
//	fused_level_0_fused_level_0_update_0_write30
//	fused_level_0_fused_level_0_update_0_write31
inline void fused_level_0_fused_level_0_update_0_write_bundle_write(hw_uint<512>& fused_level_0_update_0_write, fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
	hw_uint<16> fused_level_0_fused_level_0_update_0_write0_res = fused_level_0_update_0_write.extract<0, 15>();
	fused_level_0_fused_level_0_update_0_write0_write(fused_level_0_fused_level_0_update_0_write0_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write1_res = fused_level_0_update_0_write.extract<16, 31>();
	fused_level_0_fused_level_0_update_0_write1_write(fused_level_0_fused_level_0_update_0_write1_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write2_res = fused_level_0_update_0_write.extract<32, 47>();
	fused_level_0_fused_level_0_update_0_write2_write(fused_level_0_fused_level_0_update_0_write2_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write3_res = fused_level_0_update_0_write.extract<48, 63>();
	fused_level_0_fused_level_0_update_0_write3_write(fused_level_0_fused_level_0_update_0_write3_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write4_res = fused_level_0_update_0_write.extract<64, 79>();
	fused_level_0_fused_level_0_update_0_write4_write(fused_level_0_fused_level_0_update_0_write4_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write5_res = fused_level_0_update_0_write.extract<80, 95>();
	fused_level_0_fused_level_0_update_0_write5_write(fused_level_0_fused_level_0_update_0_write5_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write6_res = fused_level_0_update_0_write.extract<96, 111>();
	fused_level_0_fused_level_0_update_0_write6_write(fused_level_0_fused_level_0_update_0_write6_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write7_res = fused_level_0_update_0_write.extract<112, 127>();
	fused_level_0_fused_level_0_update_0_write7_write(fused_level_0_fused_level_0_update_0_write7_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write8_res = fused_level_0_update_0_write.extract<128, 143>();
	fused_level_0_fused_level_0_update_0_write8_write(fused_level_0_fused_level_0_update_0_write8_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write9_res = fused_level_0_update_0_write.extract<144, 159>();
	fused_level_0_fused_level_0_update_0_write9_write(fused_level_0_fused_level_0_update_0_write9_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write10_res = fused_level_0_update_0_write.extract<160, 175>();
	fused_level_0_fused_level_0_update_0_write10_write(fused_level_0_fused_level_0_update_0_write10_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write11_res = fused_level_0_update_0_write.extract<176, 191>();
	fused_level_0_fused_level_0_update_0_write11_write(fused_level_0_fused_level_0_update_0_write11_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write12_res = fused_level_0_update_0_write.extract<192, 207>();
	fused_level_0_fused_level_0_update_0_write12_write(fused_level_0_fused_level_0_update_0_write12_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write13_res = fused_level_0_update_0_write.extract<208, 223>();
	fused_level_0_fused_level_0_update_0_write13_write(fused_level_0_fused_level_0_update_0_write13_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write14_res = fused_level_0_update_0_write.extract<224, 239>();
	fused_level_0_fused_level_0_update_0_write14_write(fused_level_0_fused_level_0_update_0_write14_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write15_res = fused_level_0_update_0_write.extract<240, 255>();
	fused_level_0_fused_level_0_update_0_write15_write(fused_level_0_fused_level_0_update_0_write15_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write16_res = fused_level_0_update_0_write.extract<256, 271>();
	fused_level_0_fused_level_0_update_0_write16_write(fused_level_0_fused_level_0_update_0_write16_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write17_res = fused_level_0_update_0_write.extract<272, 287>();
	fused_level_0_fused_level_0_update_0_write17_write(fused_level_0_fused_level_0_update_0_write17_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write18_res = fused_level_0_update_0_write.extract<288, 303>();
	fused_level_0_fused_level_0_update_0_write18_write(fused_level_0_fused_level_0_update_0_write18_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write19_res = fused_level_0_update_0_write.extract<304, 319>();
	fused_level_0_fused_level_0_update_0_write19_write(fused_level_0_fused_level_0_update_0_write19_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write20_res = fused_level_0_update_0_write.extract<320, 335>();
	fused_level_0_fused_level_0_update_0_write20_write(fused_level_0_fused_level_0_update_0_write20_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write21_res = fused_level_0_update_0_write.extract<336, 351>();
	fused_level_0_fused_level_0_update_0_write21_write(fused_level_0_fused_level_0_update_0_write21_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write22_res = fused_level_0_update_0_write.extract<352, 367>();
	fused_level_0_fused_level_0_update_0_write22_write(fused_level_0_fused_level_0_update_0_write22_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write23_res = fused_level_0_update_0_write.extract<368, 383>();
	fused_level_0_fused_level_0_update_0_write23_write(fused_level_0_fused_level_0_update_0_write23_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write24_res = fused_level_0_update_0_write.extract<384, 399>();
	fused_level_0_fused_level_0_update_0_write24_write(fused_level_0_fused_level_0_update_0_write24_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write25_res = fused_level_0_update_0_write.extract<400, 415>();
	fused_level_0_fused_level_0_update_0_write25_write(fused_level_0_fused_level_0_update_0_write25_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write26_res = fused_level_0_update_0_write.extract<416, 431>();
	fused_level_0_fused_level_0_update_0_write26_write(fused_level_0_fused_level_0_update_0_write26_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write27_res = fused_level_0_update_0_write.extract<432, 447>();
	fused_level_0_fused_level_0_update_0_write27_write(fused_level_0_fused_level_0_update_0_write27_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write28_res = fused_level_0_update_0_write.extract<448, 463>();
	fused_level_0_fused_level_0_update_0_write28_write(fused_level_0_fused_level_0_update_0_write28_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write29_res = fused_level_0_update_0_write.extract<464, 479>();
	fused_level_0_fused_level_0_update_0_write29_write(fused_level_0_fused_level_0_update_0_write29_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write30_res = fused_level_0_update_0_write.extract<480, 495>();
	fused_level_0_fused_level_0_update_0_write30_write(fused_level_0_fused_level_0_update_0_write30_res, fused_level_0, d0, d1, dynamic_address);
	hw_uint<16> fused_level_0_fused_level_0_update_0_write31_res = fused_level_0_update_0_write.extract<496, 511>();
	fused_level_0_fused_level_0_update_0_write31_write(fused_level_0_fused_level_0_update_0_write31_res, fused_level_0, d0, d1, dynamic_address);
}

// wa16_update_0_read
//	wa16_rd0
//	wa16_rd1
//	wa16_rd2
//	wa16_rd3
//	wa16_rd4
//	wa16_rd5
//	wa16_rd6
//	wa16_rd7
//	wa16_rd8
//	wa16_rd9
//	wa16_rd10
//	wa16_rd11
//	wa16_rd12
//	wa16_rd13
//	wa16_rd14
//	wa16_rd15
//	wa16_rd16
//	wa16_rd17
//	wa16_rd18
//	wa16_rd19
//	wa16_rd20
//	wa16_rd21
//	wa16_rd22
//	wa16_rd23
//	wa16_rd24
//	wa16_rd25
//	wa16_rd26
//	wa16_rd27
//	wa16_rd28
//	wa16_rd29
//	wa16_rd30
//	wa16_rd31
inline hw_uint<512> fused_level_0_wa16_update_0_read_bundle_read(fused_level_0_cache& fused_level_0, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // wa16_rd0
    // wa16_rd1
    // wa16_rd2
    // wa16_rd3
    // wa16_rd4
    // wa16_rd5
    // wa16_rd6
    // wa16_rd7
    // wa16_rd8
    // wa16_rd9
    // wa16_rd10
    // wa16_rd11
    // wa16_rd12
    // wa16_rd13
    // wa16_rd14
    // wa16_rd15
    // wa16_rd16
    // wa16_rd17
    // wa16_rd18
    // wa16_rd19
    // wa16_rd20
    // wa16_rd21
    // wa16_rd22
    // wa16_rd23
    // wa16_rd24
    // wa16_rd25
    // wa16_rd26
    // wa16_rd27
    // wa16_rd28
    // wa16_rd29
    // wa16_rd30
    // wa16_rd31

	hw_uint<512> result;
	hw_uint<16> wa16_rd0_res = wa16_rd0_select(fused_level_0, d0, d1, dynamic_address);
	set_at<0, 512>(result, wa16_rd0_res);
	hw_uint<16> wa16_rd1_res = wa16_rd1_select(fused_level_0, d0, d1, dynamic_address);
	set_at<16, 512>(result, wa16_rd1_res);
	hw_uint<16> wa16_rd2_res = wa16_rd2_select(fused_level_0, d0, d1, dynamic_address);
	set_at<32, 512>(result, wa16_rd2_res);
	hw_uint<16> wa16_rd3_res = wa16_rd3_select(fused_level_0, d0, d1, dynamic_address);
	set_at<48, 512>(result, wa16_rd3_res);
	hw_uint<16> wa16_rd4_res = wa16_rd4_select(fused_level_0, d0, d1, dynamic_address);
	set_at<64, 512>(result, wa16_rd4_res);
	hw_uint<16> wa16_rd5_res = wa16_rd5_select(fused_level_0, d0, d1, dynamic_address);
	set_at<80, 512>(result, wa16_rd5_res);
	hw_uint<16> wa16_rd6_res = wa16_rd6_select(fused_level_0, d0, d1, dynamic_address);
	set_at<96, 512>(result, wa16_rd6_res);
	hw_uint<16> wa16_rd7_res = wa16_rd7_select(fused_level_0, d0, d1, dynamic_address);
	set_at<112, 512>(result, wa16_rd7_res);
	hw_uint<16> wa16_rd8_res = wa16_rd8_select(fused_level_0, d0, d1, dynamic_address);
	set_at<128, 512>(result, wa16_rd8_res);
	hw_uint<16> wa16_rd9_res = wa16_rd9_select(fused_level_0, d0, d1, dynamic_address);
	set_at<144, 512>(result, wa16_rd9_res);
	hw_uint<16> wa16_rd10_res = wa16_rd10_select(fused_level_0, d0, d1, dynamic_address);
	set_at<160, 512>(result, wa16_rd10_res);
	hw_uint<16> wa16_rd11_res = wa16_rd11_select(fused_level_0, d0, d1, dynamic_address);
	set_at<176, 512>(result, wa16_rd11_res);
	hw_uint<16> wa16_rd12_res = wa16_rd12_select(fused_level_0, d0, d1, dynamic_address);
	set_at<192, 512>(result, wa16_rd12_res);
	hw_uint<16> wa16_rd13_res = wa16_rd13_select(fused_level_0, d0, d1, dynamic_address);
	set_at<208, 512>(result, wa16_rd13_res);
	hw_uint<16> wa16_rd14_res = wa16_rd14_select(fused_level_0, d0, d1, dynamic_address);
	set_at<224, 512>(result, wa16_rd14_res);
	hw_uint<16> wa16_rd15_res = wa16_rd15_select(fused_level_0, d0, d1, dynamic_address);
	set_at<240, 512>(result, wa16_rd15_res);
	hw_uint<16> wa16_rd16_res = wa16_rd16_select(fused_level_0, d0, d1, dynamic_address);
	set_at<256, 512>(result, wa16_rd16_res);
	hw_uint<16> wa16_rd17_res = wa16_rd17_select(fused_level_0, d0, d1, dynamic_address);
	set_at<272, 512>(result, wa16_rd17_res);
	hw_uint<16> wa16_rd18_res = wa16_rd18_select(fused_level_0, d0, d1, dynamic_address);
	set_at<288, 512>(result, wa16_rd18_res);
	hw_uint<16> wa16_rd19_res = wa16_rd19_select(fused_level_0, d0, d1, dynamic_address);
	set_at<304, 512>(result, wa16_rd19_res);
	hw_uint<16> wa16_rd20_res = wa16_rd20_select(fused_level_0, d0, d1, dynamic_address);
	set_at<320, 512>(result, wa16_rd20_res);
	hw_uint<16> wa16_rd21_res = wa16_rd21_select(fused_level_0, d0, d1, dynamic_address);
	set_at<336, 512>(result, wa16_rd21_res);
	hw_uint<16> wa16_rd22_res = wa16_rd22_select(fused_level_0, d0, d1, dynamic_address);
	set_at<352, 512>(result, wa16_rd22_res);
	hw_uint<16> wa16_rd23_res = wa16_rd23_select(fused_level_0, d0, d1, dynamic_address);
	set_at<368, 512>(result, wa16_rd23_res);
	hw_uint<16> wa16_rd24_res = wa16_rd24_select(fused_level_0, d0, d1, dynamic_address);
	set_at<384, 512>(result, wa16_rd24_res);
	hw_uint<16> wa16_rd25_res = wa16_rd25_select(fused_level_0, d0, d1, dynamic_address);
	set_at<400, 512>(result, wa16_rd25_res);
	hw_uint<16> wa16_rd26_res = wa16_rd26_select(fused_level_0, d0, d1, dynamic_address);
	set_at<416, 512>(result, wa16_rd26_res);
	hw_uint<16> wa16_rd27_res = wa16_rd27_select(fused_level_0, d0, d1, dynamic_address);
	set_at<432, 512>(result, wa16_rd27_res);
	hw_uint<16> wa16_rd28_res = wa16_rd28_select(fused_level_0, d0, d1, dynamic_address);
	set_at<448, 512>(result, wa16_rd28_res);
	hw_uint<16> wa16_rd29_res = wa16_rd29_select(fused_level_0, d0, d1, dynamic_address);
	set_at<464, 512>(result, wa16_rd29_res);
	hw_uint<16> wa16_rd30_res = wa16_rd30_select(fused_level_0, d0, d1, dynamic_address);
	set_at<480, 512>(result, wa16_rd30_res);
	hw_uint<16> wa16_rd31_res = wa16_rd31_select(fused_level_0, d0, d1, dynamic_address);
	set_at<496, 512>(result, wa16_rd31_res);
	return result;
}

#include "hw_classes.h"

struct in_in_update_0_write0_merged_banks_2_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write1_merged_banks_2_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write10_merged_banks_2_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write11_merged_banks_2_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write12_merged_banks_2_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write13_merged_banks_2_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write14_merged_banks_2_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write15_merged_banks_2_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write16_merged_banks_2_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write17_merged_banks_2_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write18_merged_banks_2_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write19_merged_banks_2_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write2_merged_banks_2_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write20_merged_banks_2_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write21_merged_banks_2_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write22_merged_banks_2_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write23_merged_banks_2_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write24_merged_banks_2_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write25_merged_banks_2_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write26_merged_banks_2_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write27_merged_banks_2_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write28_merged_banks_2_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write29_merged_banks_2_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write3_merged_banks_2_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write30_merged_banks_2_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write31_merged_banks_2_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write4_merged_banks_2_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write5_merged_banks_2_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write6_merged_banks_2_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write7_merged_banks_2_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write8_merged_banks_2_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_in_update_0_write9_merged_banks_2_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_cache {
  // # of banks: 32
  in_in_update_0_write0_merged_banks_2_cache in_in_update_0_write0_merged_banks_2;
  in_in_update_0_write1_merged_banks_2_cache in_in_update_0_write1_merged_banks_2;
  in_in_update_0_write10_merged_banks_2_cache in_in_update_0_write10_merged_banks_2;
  in_in_update_0_write11_merged_banks_2_cache in_in_update_0_write11_merged_banks_2;
  in_in_update_0_write12_merged_banks_2_cache in_in_update_0_write12_merged_banks_2;
  in_in_update_0_write13_merged_banks_2_cache in_in_update_0_write13_merged_banks_2;
  in_in_update_0_write14_merged_banks_2_cache in_in_update_0_write14_merged_banks_2;
  in_in_update_0_write15_merged_banks_2_cache in_in_update_0_write15_merged_banks_2;
  in_in_update_0_write16_merged_banks_2_cache in_in_update_0_write16_merged_banks_2;
  in_in_update_0_write17_merged_banks_2_cache in_in_update_0_write17_merged_banks_2;
  in_in_update_0_write18_merged_banks_2_cache in_in_update_0_write18_merged_banks_2;
  in_in_update_0_write19_merged_banks_2_cache in_in_update_0_write19_merged_banks_2;
  in_in_update_0_write2_merged_banks_2_cache in_in_update_0_write2_merged_banks_2;
  in_in_update_0_write20_merged_banks_2_cache in_in_update_0_write20_merged_banks_2;
  in_in_update_0_write21_merged_banks_2_cache in_in_update_0_write21_merged_banks_2;
  in_in_update_0_write22_merged_banks_2_cache in_in_update_0_write22_merged_banks_2;
  in_in_update_0_write23_merged_banks_2_cache in_in_update_0_write23_merged_banks_2;
  in_in_update_0_write24_merged_banks_2_cache in_in_update_0_write24_merged_banks_2;
  in_in_update_0_write25_merged_banks_2_cache in_in_update_0_write25_merged_banks_2;
  in_in_update_0_write26_merged_banks_2_cache in_in_update_0_write26_merged_banks_2;
  in_in_update_0_write27_merged_banks_2_cache in_in_update_0_write27_merged_banks_2;
  in_in_update_0_write28_merged_banks_2_cache in_in_update_0_write28_merged_banks_2;
  in_in_update_0_write29_merged_banks_2_cache in_in_update_0_write29_merged_banks_2;
  in_in_update_0_write3_merged_banks_2_cache in_in_update_0_write3_merged_banks_2;
  in_in_update_0_write30_merged_banks_2_cache in_in_update_0_write30_merged_banks_2;
  in_in_update_0_write31_merged_banks_2_cache in_in_update_0_write31_merged_banks_2;
  in_in_update_0_write4_merged_banks_2_cache in_in_update_0_write4_merged_banks_2;
  in_in_update_0_write5_merged_banks_2_cache in_in_update_0_write5_merged_banks_2;
  in_in_update_0_write6_merged_banks_2_cache in_in_update_0_write6_merged_banks_2;
  in_in_update_0_write7_merged_banks_2_cache in_in_update_0_write7_merged_banks_2;
  in_in_update_0_write8_merged_banks_2_cache in_in_update_0_write8_merged_banks_2;
  in_in_update_0_write9_merged_banks_2_cache in_in_update_0_write9_merged_banks_2;
};



inline void in_in_update_0_write0_write(hw_uint<16>& in_in_update_0_write0, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write0_merged_banks_2.push(in_in_update_0_write0);
}

inline void in_in_update_0_write1_write(hw_uint<16>& in_in_update_0_write1, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write1_merged_banks_2.push(in_in_update_0_write1);
}

inline void in_in_update_0_write10_write(hw_uint<16>& in_in_update_0_write10, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write10_merged_banks_2.push(in_in_update_0_write10);
}

inline void in_in_update_0_write11_write(hw_uint<16>& in_in_update_0_write11, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write11_merged_banks_2.push(in_in_update_0_write11);
}

inline void in_in_update_0_write12_write(hw_uint<16>& in_in_update_0_write12, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write12_merged_banks_2.push(in_in_update_0_write12);
}

inline void in_in_update_0_write13_write(hw_uint<16>& in_in_update_0_write13, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write13_merged_banks_2.push(in_in_update_0_write13);
}

inline void in_in_update_0_write14_write(hw_uint<16>& in_in_update_0_write14, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write14_merged_banks_2.push(in_in_update_0_write14);
}

inline void in_in_update_0_write15_write(hw_uint<16>& in_in_update_0_write15, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write15_merged_banks_2.push(in_in_update_0_write15);
}

inline void in_in_update_0_write16_write(hw_uint<16>& in_in_update_0_write16, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write16_merged_banks_2.push(in_in_update_0_write16);
}

inline void in_in_update_0_write17_write(hw_uint<16>& in_in_update_0_write17, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write17_merged_banks_2.push(in_in_update_0_write17);
}

inline void in_in_update_0_write18_write(hw_uint<16>& in_in_update_0_write18, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write18_merged_banks_2.push(in_in_update_0_write18);
}

inline void in_in_update_0_write19_write(hw_uint<16>& in_in_update_0_write19, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write19_merged_banks_2.push(in_in_update_0_write19);
}

inline void in_in_update_0_write2_write(hw_uint<16>& in_in_update_0_write2, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write2_merged_banks_2.push(in_in_update_0_write2);
}

inline void in_in_update_0_write20_write(hw_uint<16>& in_in_update_0_write20, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write20_merged_banks_2.push(in_in_update_0_write20);
}

inline void in_in_update_0_write21_write(hw_uint<16>& in_in_update_0_write21, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write21_merged_banks_2.push(in_in_update_0_write21);
}

inline void in_in_update_0_write22_write(hw_uint<16>& in_in_update_0_write22, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write22_merged_banks_2.push(in_in_update_0_write22);
}

inline void in_in_update_0_write23_write(hw_uint<16>& in_in_update_0_write23, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write23_merged_banks_2.push(in_in_update_0_write23);
}

inline void in_in_update_0_write24_write(hw_uint<16>& in_in_update_0_write24, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write24_merged_banks_2.push(in_in_update_0_write24);
}

inline void in_in_update_0_write25_write(hw_uint<16>& in_in_update_0_write25, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write25_merged_banks_2.push(in_in_update_0_write25);
}

inline void in_in_update_0_write26_write(hw_uint<16>& in_in_update_0_write26, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write26_merged_banks_2.push(in_in_update_0_write26);
}

inline void in_in_update_0_write27_write(hw_uint<16>& in_in_update_0_write27, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write27_merged_banks_2.push(in_in_update_0_write27);
}

inline void in_in_update_0_write28_write(hw_uint<16>& in_in_update_0_write28, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write28_merged_banks_2.push(in_in_update_0_write28);
}

inline void in_in_update_0_write29_write(hw_uint<16>& in_in_update_0_write29, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write29_merged_banks_2.push(in_in_update_0_write29);
}

inline void in_in_update_0_write3_write(hw_uint<16>& in_in_update_0_write3, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write3_merged_banks_2.push(in_in_update_0_write3);
}

inline void in_in_update_0_write30_write(hw_uint<16>& in_in_update_0_write30, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write30_merged_banks_2.push(in_in_update_0_write30);
}

inline void in_in_update_0_write31_write(hw_uint<16>& in_in_update_0_write31, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write31_merged_banks_2.push(in_in_update_0_write31);
}

inline void in_in_update_0_write4_write(hw_uint<16>& in_in_update_0_write4, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write4_merged_banks_2.push(in_in_update_0_write4);
}

inline void in_in_update_0_write5_write(hw_uint<16>& in_in_update_0_write5, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write5_merged_banks_2.push(in_in_update_0_write5);
}

inline void in_in_update_0_write6_write(hw_uint<16>& in_in_update_0_write6, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write6_merged_banks_2.push(in_in_update_0_write6);
}

inline void in_in_update_0_write7_write(hw_uint<16>& in_in_update_0_write7, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write7_merged_banks_2.push(in_in_update_0_write7);
}

inline void in_in_update_0_write8_write(hw_uint<16>& in_in_update_0_write8, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write8_merged_banks_2.push(in_in_update_0_write8);
}

inline void in_in_update_0_write9_write(hw_uint<16>& in_in_update_0_write9, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write9_merged_banks_2.push(in_in_update_0_write9);
}

inline hw_uint<16> bright_rd0_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd0 read pattern: { bright_update_0[d0, d1] -> in[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_2.peek_0();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> bright_rd1_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd1 read pattern: { bright_update_0[d0, d1] -> in[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_2.peek_0();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> bright_rd10_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd10 read pattern: { bright_update_0[d0, d1] -> in[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_2.peek_0();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> bright_rd11_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd11 read pattern: { bright_update_0[d0, d1] -> in[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_2.peek_0();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> bright_rd12_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd12 read pattern: { bright_update_0[d0, d1] -> in[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_2.peek_0();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> bright_rd13_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd13 read pattern: { bright_update_0[d0, d1] -> in[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_2.peek_0();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> bright_rd14_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd14 read pattern: { bright_update_0[d0, d1] -> in[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_2.peek_0();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> bright_rd15_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd15 read pattern: { bright_update_0[d0, d1] -> in[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_2.peek_0();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> bright_rd16_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd16 read pattern: { bright_update_0[d0, d1] -> in[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write16 = in.in_in_update_0_write16_merged_banks_2.peek_0();
  return value_in_in_update_0_write16;
  return 0;
}

inline hw_uint<16> bright_rd17_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd17 read pattern: { bright_update_0[d0, d1] -> in[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write17 = in.in_in_update_0_write17_merged_banks_2.peek_0();
  return value_in_in_update_0_write17;
  return 0;
}

inline hw_uint<16> bright_rd18_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd18 read pattern: { bright_update_0[d0, d1] -> in[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write18 = in.in_in_update_0_write18_merged_banks_2.peek_0();
  return value_in_in_update_0_write18;
  return 0;
}

inline hw_uint<16> bright_rd19_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd19 read pattern: { bright_update_0[d0, d1] -> in[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write19 = in.in_in_update_0_write19_merged_banks_2.peek_0();
  return value_in_in_update_0_write19;
  return 0;
}

inline hw_uint<16> bright_rd2_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd2 read pattern: { bright_update_0[d0, d1] -> in[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_2.peek_0();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> bright_rd20_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd20 read pattern: { bright_update_0[d0, d1] -> in[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write20 = in.in_in_update_0_write20_merged_banks_2.peek_0();
  return value_in_in_update_0_write20;
  return 0;
}

inline hw_uint<16> bright_rd21_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd21 read pattern: { bright_update_0[d0, d1] -> in[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write21 = in.in_in_update_0_write21_merged_banks_2.peek_0();
  return value_in_in_update_0_write21;
  return 0;
}

inline hw_uint<16> bright_rd22_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd22 read pattern: { bright_update_0[d0, d1] -> in[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write22 = in.in_in_update_0_write22_merged_banks_2.peek_0();
  return value_in_in_update_0_write22;
  return 0;
}

inline hw_uint<16> bright_rd23_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd23 read pattern: { bright_update_0[d0, d1] -> in[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write23 = in.in_in_update_0_write23_merged_banks_2.peek_0();
  return value_in_in_update_0_write23;
  return 0;
}

inline hw_uint<16> bright_rd24_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd24 read pattern: { bright_update_0[d0, d1] -> in[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write24 = in.in_in_update_0_write24_merged_banks_2.peek_0();
  return value_in_in_update_0_write24;
  return 0;
}

inline hw_uint<16> bright_rd25_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd25 read pattern: { bright_update_0[d0, d1] -> in[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write25 = in.in_in_update_0_write25_merged_banks_2.peek_0();
  return value_in_in_update_0_write25;
  return 0;
}

inline hw_uint<16> bright_rd26_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd26 read pattern: { bright_update_0[d0, d1] -> in[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write26 = in.in_in_update_0_write26_merged_banks_2.peek_0();
  return value_in_in_update_0_write26;
  return 0;
}

inline hw_uint<16> bright_rd27_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd27 read pattern: { bright_update_0[d0, d1] -> in[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write27 = in.in_in_update_0_write27_merged_banks_2.peek_0();
  return value_in_in_update_0_write27;
  return 0;
}

inline hw_uint<16> bright_rd28_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd28 read pattern: { bright_update_0[d0, d1] -> in[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write28 = in.in_in_update_0_write28_merged_banks_2.peek_0();
  return value_in_in_update_0_write28;
  return 0;
}

inline hw_uint<16> bright_rd29_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd29 read pattern: { bright_update_0[d0, d1] -> in[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write29 = in.in_in_update_0_write29_merged_banks_2.peek_0();
  return value_in_in_update_0_write29;
  return 0;
}

inline hw_uint<16> bright_rd3_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd3 read pattern: { bright_update_0[d0, d1] -> in[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_2.peek_0();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> bright_rd30_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd30 read pattern: { bright_update_0[d0, d1] -> in[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write30 = in.in_in_update_0_write30_merged_banks_2.peek_0();
  return value_in_in_update_0_write30;
  return 0;
}

inline hw_uint<16> bright_rd31_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd31 read pattern: { bright_update_0[d0, d1] -> in[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write31 = in.in_in_update_0_write31_merged_banks_2.peek_0();
  return value_in_in_update_0_write31;
  return 0;
}

inline hw_uint<16> bright_rd4_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd4 read pattern: { bright_update_0[d0, d1] -> in[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_2.peek_0();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> bright_rd5_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd5 read pattern: { bright_update_0[d0, d1] -> in[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_2.peek_0();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> bright_rd6_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd6 read pattern: { bright_update_0[d0, d1] -> in[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_2.peek_0();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> bright_rd7_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd7 read pattern: { bright_update_0[d0, d1] -> in[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_2.peek_0();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> bright_rd8_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd8 read pattern: { bright_update_0[d0, d1] -> in[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_2.peek_0();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> bright_rd9_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_rd9 read pattern: { bright_update_0[d0, d1] -> in[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_2.peek_0();
  return value_in_in_update_0_write9;
  return 0;
}

inline hw_uint<16> dark_rd0_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd0 read pattern: { dark_update_0[d0, d1] -> in[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_2.peek_0();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> dark_rd1_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd1 read pattern: { dark_update_0[d0, d1] -> in[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_2.peek_0();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> dark_rd10_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd10 read pattern: { dark_update_0[d0, d1] -> in[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_2.peek_0();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> dark_rd11_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd11 read pattern: { dark_update_0[d0, d1] -> in[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_2.peek_0();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> dark_rd12_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd12 read pattern: { dark_update_0[d0, d1] -> in[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_2.peek_0();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> dark_rd13_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd13 read pattern: { dark_update_0[d0, d1] -> in[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_2.peek_0();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> dark_rd14_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd14 read pattern: { dark_update_0[d0, d1] -> in[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_2.peek_0();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> dark_rd15_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd15 read pattern: { dark_update_0[d0, d1] -> in[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_2.peek_0();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> dark_rd16_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd16 read pattern: { dark_update_0[d0, d1] -> in[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write16 = in.in_in_update_0_write16_merged_banks_2.peek_0();
  return value_in_in_update_0_write16;
  return 0;
}

inline hw_uint<16> dark_rd17_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd17 read pattern: { dark_update_0[d0, d1] -> in[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write17 = in.in_in_update_0_write17_merged_banks_2.peek_0();
  return value_in_in_update_0_write17;
  return 0;
}

inline hw_uint<16> dark_rd18_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd18 read pattern: { dark_update_0[d0, d1] -> in[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write18 = in.in_in_update_0_write18_merged_banks_2.peek_0();
  return value_in_in_update_0_write18;
  return 0;
}

inline hw_uint<16> dark_rd19_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd19 read pattern: { dark_update_0[d0, d1] -> in[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write19 = in.in_in_update_0_write19_merged_banks_2.peek_0();
  return value_in_in_update_0_write19;
  return 0;
}

inline hw_uint<16> dark_rd2_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd2 read pattern: { dark_update_0[d0, d1] -> in[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_2.peek_0();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> dark_rd20_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd20 read pattern: { dark_update_0[d0, d1] -> in[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write20 = in.in_in_update_0_write20_merged_banks_2.peek_0();
  return value_in_in_update_0_write20;
  return 0;
}

inline hw_uint<16> dark_rd21_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd21 read pattern: { dark_update_0[d0, d1] -> in[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write21 = in.in_in_update_0_write21_merged_banks_2.peek_0();
  return value_in_in_update_0_write21;
  return 0;
}

inline hw_uint<16> dark_rd22_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd22 read pattern: { dark_update_0[d0, d1] -> in[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write22 = in.in_in_update_0_write22_merged_banks_2.peek_0();
  return value_in_in_update_0_write22;
  return 0;
}

inline hw_uint<16> dark_rd23_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd23 read pattern: { dark_update_0[d0, d1] -> in[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write23 = in.in_in_update_0_write23_merged_banks_2.peek_0();
  return value_in_in_update_0_write23;
  return 0;
}

inline hw_uint<16> dark_rd24_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd24 read pattern: { dark_update_0[d0, d1] -> in[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write24 = in.in_in_update_0_write24_merged_banks_2.peek_0();
  return value_in_in_update_0_write24;
  return 0;
}

inline hw_uint<16> dark_rd25_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd25 read pattern: { dark_update_0[d0, d1] -> in[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write25 = in.in_in_update_0_write25_merged_banks_2.peek_0();
  return value_in_in_update_0_write25;
  return 0;
}

inline hw_uint<16> dark_rd26_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd26 read pattern: { dark_update_0[d0, d1] -> in[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write26 = in.in_in_update_0_write26_merged_banks_2.peek_0();
  return value_in_in_update_0_write26;
  return 0;
}

inline hw_uint<16> dark_rd27_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd27 read pattern: { dark_update_0[d0, d1] -> in[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write27 = in.in_in_update_0_write27_merged_banks_2.peek_0();
  return value_in_in_update_0_write27;
  return 0;
}

inline hw_uint<16> dark_rd28_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd28 read pattern: { dark_update_0[d0, d1] -> in[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write28 = in.in_in_update_0_write28_merged_banks_2.peek_0();
  return value_in_in_update_0_write28;
  return 0;
}

inline hw_uint<16> dark_rd29_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd29 read pattern: { dark_update_0[d0, d1] -> in[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write29 = in.in_in_update_0_write29_merged_banks_2.peek_0();
  return value_in_in_update_0_write29;
  return 0;
}

inline hw_uint<16> dark_rd3_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd3 read pattern: { dark_update_0[d0, d1] -> in[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_2.peek_0();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> dark_rd30_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd30 read pattern: { dark_update_0[d0, d1] -> in[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write30 = in.in_in_update_0_write30_merged_banks_2.peek_0();
  return value_in_in_update_0_write30;
  return 0;
}

inline hw_uint<16> dark_rd31_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd31 read pattern: { dark_update_0[d0, d1] -> in[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write31 = in.in_in_update_0_write31_merged_banks_2.peek_0();
  return value_in_in_update_0_write31;
  return 0;
}

inline hw_uint<16> dark_rd4_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd4 read pattern: { dark_update_0[d0, d1] -> in[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_2.peek_0();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> dark_rd5_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd5 read pattern: { dark_update_0[d0, d1] -> in[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_2.peek_0();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> dark_rd6_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd6 read pattern: { dark_update_0[d0, d1] -> in[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_2.peek_0();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> dark_rd7_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd7 read pattern: { dark_update_0[d0, d1] -> in[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_2.peek_0();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> dark_rd8_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd8 read pattern: { dark_update_0[d0, d1] -> in[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_2.peek_0();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> dark_rd9_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_rd9 read pattern: { dark_update_0[d0, d1] -> in[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_2.peek_0();
  return value_in_in_update_0_write9;
  return 0;
}

// # of bundles = 3
// bright_update_0_read
//	bright_rd0
//	bright_rd1
//	bright_rd2
//	bright_rd3
//	bright_rd4
//	bright_rd5
//	bright_rd6
//	bright_rd7
//	bright_rd8
//	bright_rd9
//	bright_rd10
//	bright_rd11
//	bright_rd12
//	bright_rd13
//	bright_rd14
//	bright_rd15
//	bright_rd16
//	bright_rd17
//	bright_rd18
//	bright_rd19
//	bright_rd20
//	bright_rd21
//	bright_rd22
//	bright_rd23
//	bright_rd24
//	bright_rd25
//	bright_rd26
//	bright_rd27
//	bright_rd28
//	bright_rd29
//	bright_rd30
//	bright_rd31
inline hw_uint<512> in_bright_update_0_read_bundle_read(in_cache& in, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // bright_rd0
    // bright_rd1
    // bright_rd2
    // bright_rd3
    // bright_rd4
    // bright_rd5
    // bright_rd6
    // bright_rd7
    // bright_rd8
    // bright_rd9
    // bright_rd10
    // bright_rd11
    // bright_rd12
    // bright_rd13
    // bright_rd14
    // bright_rd15
    // bright_rd16
    // bright_rd17
    // bright_rd18
    // bright_rd19
    // bright_rd20
    // bright_rd21
    // bright_rd22
    // bright_rd23
    // bright_rd24
    // bright_rd25
    // bright_rd26
    // bright_rd27
    // bright_rd28
    // bright_rd29
    // bright_rd30
    // bright_rd31

	hw_uint<512> result;
	hw_uint<16> bright_rd0_res = bright_rd0_select(in, d0, d1, dynamic_address);
	set_at<0, 512>(result, bright_rd0_res);
	hw_uint<16> bright_rd1_res = bright_rd1_select(in, d0, d1, dynamic_address);
	set_at<16, 512>(result, bright_rd1_res);
	hw_uint<16> bright_rd2_res = bright_rd2_select(in, d0, d1, dynamic_address);
	set_at<32, 512>(result, bright_rd2_res);
	hw_uint<16> bright_rd3_res = bright_rd3_select(in, d0, d1, dynamic_address);
	set_at<48, 512>(result, bright_rd3_res);
	hw_uint<16> bright_rd4_res = bright_rd4_select(in, d0, d1, dynamic_address);
	set_at<64, 512>(result, bright_rd4_res);
	hw_uint<16> bright_rd5_res = bright_rd5_select(in, d0, d1, dynamic_address);
	set_at<80, 512>(result, bright_rd5_res);
	hw_uint<16> bright_rd6_res = bright_rd6_select(in, d0, d1, dynamic_address);
	set_at<96, 512>(result, bright_rd6_res);
	hw_uint<16> bright_rd7_res = bright_rd7_select(in, d0, d1, dynamic_address);
	set_at<112, 512>(result, bright_rd7_res);
	hw_uint<16> bright_rd8_res = bright_rd8_select(in, d0, d1, dynamic_address);
	set_at<128, 512>(result, bright_rd8_res);
	hw_uint<16> bright_rd9_res = bright_rd9_select(in, d0, d1, dynamic_address);
	set_at<144, 512>(result, bright_rd9_res);
	hw_uint<16> bright_rd10_res = bright_rd10_select(in, d0, d1, dynamic_address);
	set_at<160, 512>(result, bright_rd10_res);
	hw_uint<16> bright_rd11_res = bright_rd11_select(in, d0, d1, dynamic_address);
	set_at<176, 512>(result, bright_rd11_res);
	hw_uint<16> bright_rd12_res = bright_rd12_select(in, d0, d1, dynamic_address);
	set_at<192, 512>(result, bright_rd12_res);
	hw_uint<16> bright_rd13_res = bright_rd13_select(in, d0, d1, dynamic_address);
	set_at<208, 512>(result, bright_rd13_res);
	hw_uint<16> bright_rd14_res = bright_rd14_select(in, d0, d1, dynamic_address);
	set_at<224, 512>(result, bright_rd14_res);
	hw_uint<16> bright_rd15_res = bright_rd15_select(in, d0, d1, dynamic_address);
	set_at<240, 512>(result, bright_rd15_res);
	hw_uint<16> bright_rd16_res = bright_rd16_select(in, d0, d1, dynamic_address);
	set_at<256, 512>(result, bright_rd16_res);
	hw_uint<16> bright_rd17_res = bright_rd17_select(in, d0, d1, dynamic_address);
	set_at<272, 512>(result, bright_rd17_res);
	hw_uint<16> bright_rd18_res = bright_rd18_select(in, d0, d1, dynamic_address);
	set_at<288, 512>(result, bright_rd18_res);
	hw_uint<16> bright_rd19_res = bright_rd19_select(in, d0, d1, dynamic_address);
	set_at<304, 512>(result, bright_rd19_res);
	hw_uint<16> bright_rd20_res = bright_rd20_select(in, d0, d1, dynamic_address);
	set_at<320, 512>(result, bright_rd20_res);
	hw_uint<16> bright_rd21_res = bright_rd21_select(in, d0, d1, dynamic_address);
	set_at<336, 512>(result, bright_rd21_res);
	hw_uint<16> bright_rd22_res = bright_rd22_select(in, d0, d1, dynamic_address);
	set_at<352, 512>(result, bright_rd22_res);
	hw_uint<16> bright_rd23_res = bright_rd23_select(in, d0, d1, dynamic_address);
	set_at<368, 512>(result, bright_rd23_res);
	hw_uint<16> bright_rd24_res = bright_rd24_select(in, d0, d1, dynamic_address);
	set_at<384, 512>(result, bright_rd24_res);
	hw_uint<16> bright_rd25_res = bright_rd25_select(in, d0, d1, dynamic_address);
	set_at<400, 512>(result, bright_rd25_res);
	hw_uint<16> bright_rd26_res = bright_rd26_select(in, d0, d1, dynamic_address);
	set_at<416, 512>(result, bright_rd26_res);
	hw_uint<16> bright_rd27_res = bright_rd27_select(in, d0, d1, dynamic_address);
	set_at<432, 512>(result, bright_rd27_res);
	hw_uint<16> bright_rd28_res = bright_rd28_select(in, d0, d1, dynamic_address);
	set_at<448, 512>(result, bright_rd28_res);
	hw_uint<16> bright_rd29_res = bright_rd29_select(in, d0, d1, dynamic_address);
	set_at<464, 512>(result, bright_rd29_res);
	hw_uint<16> bright_rd30_res = bright_rd30_select(in, d0, d1, dynamic_address);
	set_at<480, 512>(result, bright_rd30_res);
	hw_uint<16> bright_rd31_res = bright_rd31_select(in, d0, d1, dynamic_address);
	set_at<496, 512>(result, bright_rd31_res);
	return result;
}

// dark_update_0_read
//	dark_rd0
//	dark_rd1
//	dark_rd2
//	dark_rd3
//	dark_rd4
//	dark_rd5
//	dark_rd6
//	dark_rd7
//	dark_rd8
//	dark_rd9
//	dark_rd10
//	dark_rd11
//	dark_rd12
//	dark_rd13
//	dark_rd14
//	dark_rd15
//	dark_rd16
//	dark_rd17
//	dark_rd18
//	dark_rd19
//	dark_rd20
//	dark_rd21
//	dark_rd22
//	dark_rd23
//	dark_rd24
//	dark_rd25
//	dark_rd26
//	dark_rd27
//	dark_rd28
//	dark_rd29
//	dark_rd30
//	dark_rd31
inline hw_uint<512> in_dark_update_0_read_bundle_read(in_cache& in, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // dark_rd0
    // dark_rd1
    // dark_rd2
    // dark_rd3
    // dark_rd4
    // dark_rd5
    // dark_rd6
    // dark_rd7
    // dark_rd8
    // dark_rd9
    // dark_rd10
    // dark_rd11
    // dark_rd12
    // dark_rd13
    // dark_rd14
    // dark_rd15
    // dark_rd16
    // dark_rd17
    // dark_rd18
    // dark_rd19
    // dark_rd20
    // dark_rd21
    // dark_rd22
    // dark_rd23
    // dark_rd24
    // dark_rd25
    // dark_rd26
    // dark_rd27
    // dark_rd28
    // dark_rd29
    // dark_rd30
    // dark_rd31

	hw_uint<512> result;
	hw_uint<16> dark_rd0_res = dark_rd0_select(in, d0, d1, dynamic_address);
	set_at<0, 512>(result, dark_rd0_res);
	hw_uint<16> dark_rd1_res = dark_rd1_select(in, d0, d1, dynamic_address);
	set_at<16, 512>(result, dark_rd1_res);
	hw_uint<16> dark_rd2_res = dark_rd2_select(in, d0, d1, dynamic_address);
	set_at<32, 512>(result, dark_rd2_res);
	hw_uint<16> dark_rd3_res = dark_rd3_select(in, d0, d1, dynamic_address);
	set_at<48, 512>(result, dark_rd3_res);
	hw_uint<16> dark_rd4_res = dark_rd4_select(in, d0, d1, dynamic_address);
	set_at<64, 512>(result, dark_rd4_res);
	hw_uint<16> dark_rd5_res = dark_rd5_select(in, d0, d1, dynamic_address);
	set_at<80, 512>(result, dark_rd5_res);
	hw_uint<16> dark_rd6_res = dark_rd6_select(in, d0, d1, dynamic_address);
	set_at<96, 512>(result, dark_rd6_res);
	hw_uint<16> dark_rd7_res = dark_rd7_select(in, d0, d1, dynamic_address);
	set_at<112, 512>(result, dark_rd7_res);
	hw_uint<16> dark_rd8_res = dark_rd8_select(in, d0, d1, dynamic_address);
	set_at<128, 512>(result, dark_rd8_res);
	hw_uint<16> dark_rd9_res = dark_rd9_select(in, d0, d1, dynamic_address);
	set_at<144, 512>(result, dark_rd9_res);
	hw_uint<16> dark_rd10_res = dark_rd10_select(in, d0, d1, dynamic_address);
	set_at<160, 512>(result, dark_rd10_res);
	hw_uint<16> dark_rd11_res = dark_rd11_select(in, d0, d1, dynamic_address);
	set_at<176, 512>(result, dark_rd11_res);
	hw_uint<16> dark_rd12_res = dark_rd12_select(in, d0, d1, dynamic_address);
	set_at<192, 512>(result, dark_rd12_res);
	hw_uint<16> dark_rd13_res = dark_rd13_select(in, d0, d1, dynamic_address);
	set_at<208, 512>(result, dark_rd13_res);
	hw_uint<16> dark_rd14_res = dark_rd14_select(in, d0, d1, dynamic_address);
	set_at<224, 512>(result, dark_rd14_res);
	hw_uint<16> dark_rd15_res = dark_rd15_select(in, d0, d1, dynamic_address);
	set_at<240, 512>(result, dark_rd15_res);
	hw_uint<16> dark_rd16_res = dark_rd16_select(in, d0, d1, dynamic_address);
	set_at<256, 512>(result, dark_rd16_res);
	hw_uint<16> dark_rd17_res = dark_rd17_select(in, d0, d1, dynamic_address);
	set_at<272, 512>(result, dark_rd17_res);
	hw_uint<16> dark_rd18_res = dark_rd18_select(in, d0, d1, dynamic_address);
	set_at<288, 512>(result, dark_rd18_res);
	hw_uint<16> dark_rd19_res = dark_rd19_select(in, d0, d1, dynamic_address);
	set_at<304, 512>(result, dark_rd19_res);
	hw_uint<16> dark_rd20_res = dark_rd20_select(in, d0, d1, dynamic_address);
	set_at<320, 512>(result, dark_rd20_res);
	hw_uint<16> dark_rd21_res = dark_rd21_select(in, d0, d1, dynamic_address);
	set_at<336, 512>(result, dark_rd21_res);
	hw_uint<16> dark_rd22_res = dark_rd22_select(in, d0, d1, dynamic_address);
	set_at<352, 512>(result, dark_rd22_res);
	hw_uint<16> dark_rd23_res = dark_rd23_select(in, d0, d1, dynamic_address);
	set_at<368, 512>(result, dark_rd23_res);
	hw_uint<16> dark_rd24_res = dark_rd24_select(in, d0, d1, dynamic_address);
	set_at<384, 512>(result, dark_rd24_res);
	hw_uint<16> dark_rd25_res = dark_rd25_select(in, d0, d1, dynamic_address);
	set_at<400, 512>(result, dark_rd25_res);
	hw_uint<16> dark_rd26_res = dark_rd26_select(in, d0, d1, dynamic_address);
	set_at<416, 512>(result, dark_rd26_res);
	hw_uint<16> dark_rd27_res = dark_rd27_select(in, d0, d1, dynamic_address);
	set_at<432, 512>(result, dark_rd27_res);
	hw_uint<16> dark_rd28_res = dark_rd28_select(in, d0, d1, dynamic_address);
	set_at<448, 512>(result, dark_rd28_res);
	hw_uint<16> dark_rd29_res = dark_rd29_select(in, d0, d1, dynamic_address);
	set_at<464, 512>(result, dark_rd29_res);
	hw_uint<16> dark_rd30_res = dark_rd30_select(in, d0, d1, dynamic_address);
	set_at<480, 512>(result, dark_rd30_res);
	hw_uint<16> dark_rd31_res = dark_rd31_select(in, d0, d1, dynamic_address);
	set_at<496, 512>(result, dark_rd31_res);
	return result;
}

// in_update_0_write
//	in_in_update_0_write0
//	in_in_update_0_write1
//	in_in_update_0_write2
//	in_in_update_0_write3
//	in_in_update_0_write4
//	in_in_update_0_write5
//	in_in_update_0_write6
//	in_in_update_0_write7
//	in_in_update_0_write8
//	in_in_update_0_write9
//	in_in_update_0_write10
//	in_in_update_0_write11
//	in_in_update_0_write12
//	in_in_update_0_write13
//	in_in_update_0_write14
//	in_in_update_0_write15
//	in_in_update_0_write16
//	in_in_update_0_write17
//	in_in_update_0_write18
//	in_in_update_0_write19
//	in_in_update_0_write20
//	in_in_update_0_write21
//	in_in_update_0_write22
//	in_in_update_0_write23
//	in_in_update_0_write24
//	in_in_update_0_write25
//	in_in_update_0_write26
//	in_in_update_0_write27
//	in_in_update_0_write28
//	in_in_update_0_write29
//	in_in_update_0_write30
//	in_in_update_0_write31
inline void in_in_update_0_write_bundle_write(hw_uint<512>& in_update_0_write, in_cache& in, int d0, int d1, int dynamic_address) {
	hw_uint<16> in_in_update_0_write0_res = in_update_0_write.extract<0, 15>();
	in_in_update_0_write0_write(in_in_update_0_write0_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write1_res = in_update_0_write.extract<16, 31>();
	in_in_update_0_write1_write(in_in_update_0_write1_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write2_res = in_update_0_write.extract<32, 47>();
	in_in_update_0_write2_write(in_in_update_0_write2_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write3_res = in_update_0_write.extract<48, 63>();
	in_in_update_0_write3_write(in_in_update_0_write3_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write4_res = in_update_0_write.extract<64, 79>();
	in_in_update_0_write4_write(in_in_update_0_write4_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write5_res = in_update_0_write.extract<80, 95>();
	in_in_update_0_write5_write(in_in_update_0_write5_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write6_res = in_update_0_write.extract<96, 111>();
	in_in_update_0_write6_write(in_in_update_0_write6_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write7_res = in_update_0_write.extract<112, 127>();
	in_in_update_0_write7_write(in_in_update_0_write7_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write8_res = in_update_0_write.extract<128, 143>();
	in_in_update_0_write8_write(in_in_update_0_write8_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write9_res = in_update_0_write.extract<144, 159>();
	in_in_update_0_write9_write(in_in_update_0_write9_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write10_res = in_update_0_write.extract<160, 175>();
	in_in_update_0_write10_write(in_in_update_0_write10_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write11_res = in_update_0_write.extract<176, 191>();
	in_in_update_0_write11_write(in_in_update_0_write11_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write12_res = in_update_0_write.extract<192, 207>();
	in_in_update_0_write12_write(in_in_update_0_write12_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write13_res = in_update_0_write.extract<208, 223>();
	in_in_update_0_write13_write(in_in_update_0_write13_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write14_res = in_update_0_write.extract<224, 239>();
	in_in_update_0_write14_write(in_in_update_0_write14_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write15_res = in_update_0_write.extract<240, 255>();
	in_in_update_0_write15_write(in_in_update_0_write15_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write16_res = in_update_0_write.extract<256, 271>();
	in_in_update_0_write16_write(in_in_update_0_write16_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write17_res = in_update_0_write.extract<272, 287>();
	in_in_update_0_write17_write(in_in_update_0_write17_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write18_res = in_update_0_write.extract<288, 303>();
	in_in_update_0_write18_write(in_in_update_0_write18_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write19_res = in_update_0_write.extract<304, 319>();
	in_in_update_0_write19_write(in_in_update_0_write19_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write20_res = in_update_0_write.extract<320, 335>();
	in_in_update_0_write20_write(in_in_update_0_write20_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write21_res = in_update_0_write.extract<336, 351>();
	in_in_update_0_write21_write(in_in_update_0_write21_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write22_res = in_update_0_write.extract<352, 367>();
	in_in_update_0_write22_write(in_in_update_0_write22_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write23_res = in_update_0_write.extract<368, 383>();
	in_in_update_0_write23_write(in_in_update_0_write23_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write24_res = in_update_0_write.extract<384, 399>();
	in_in_update_0_write24_write(in_in_update_0_write24_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write25_res = in_update_0_write.extract<400, 415>();
	in_in_update_0_write25_write(in_in_update_0_write25_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write26_res = in_update_0_write.extract<416, 431>();
	in_in_update_0_write26_write(in_in_update_0_write26_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write27_res = in_update_0_write.extract<432, 447>();
	in_in_update_0_write27_write(in_in_update_0_write27_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write28_res = in_update_0_write.extract<448, 463>();
	in_in_update_0_write28_write(in_in_update_0_write28_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write29_res = in_update_0_write.extract<464, 479>();
	in_in_update_0_write29_write(in_in_update_0_write29_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write30_res = in_update_0_write.extract<480, 495>();
	in_in_update_0_write30_write(in_in_update_0_write30_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write31_res = in_update_0_write.extract<496, 511>();
	in_in_update_0_write31_write(in_in_update_0_write31_res, in, d0, d1, dynamic_address);
}

#include "hw_classes.h"

struct in_off_chip0_in_off_chip0_update_0_write0_merged_banks_2_cache {
	// RAM Box: {[0, 944], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write1_merged_banks_2_cache {
	// RAM Box: {[1, 945], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write10_merged_banks_2_cache {
	// RAM Box: {[10, 954], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write11_merged_banks_2_cache {
	// RAM Box: {[11, 955], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write12_merged_banks_2_cache {
	// RAM Box: {[12, 956], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write13_merged_banks_2_cache {
	// RAM Box: {[13, 957], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write14_merged_banks_2_cache {
	// RAM Box: {[14, 958], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write15_merged_banks_2_cache {
	// RAM Box: {[15, 959], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write2_merged_banks_2_cache {
	// RAM Box: {[2, 946], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write3_merged_banks_2_cache {
	// RAM Box: {[3, 947], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write4_merged_banks_2_cache {
	// RAM Box: {[4, 948], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write5_merged_banks_2_cache {
	// RAM Box: {[5, 949], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write6_merged_banks_2_cache {
	// RAM Box: {[6, 950], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write7_merged_banks_2_cache {
	// RAM Box: {[7, 951], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write8_merged_banks_2_cache {
	// RAM Box: {[8, 952], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_in_off_chip0_update_0_write9_merged_banks_2_cache {
	// RAM Box: {[9, 953], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip0_cache {
  // # of banks: 16
  in_off_chip0_in_off_chip0_update_0_write0_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write0_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write1_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write1_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write10_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write10_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write11_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write11_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write12_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write12_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write13_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write13_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write14_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write14_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write15_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write15_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write2_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write2_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write3_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write3_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write4_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write4_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write5_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write5_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write6_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write6_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write7_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write7_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write8_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write8_merged_banks_2;
  in_off_chip0_in_off_chip0_update_0_write9_merged_banks_2_cache in_off_chip0_in_off_chip0_update_0_write9_merged_banks_2;
};



inline void in_off_chip0_in_off_chip0_update_0_write0_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write0, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write0_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write0);
}

inline void in_off_chip0_in_off_chip0_update_0_write1_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write1, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write1_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write1);
}

inline void in_off_chip0_in_off_chip0_update_0_write10_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write10, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write10_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write10);
}

inline void in_off_chip0_in_off_chip0_update_0_write11_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write11, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write11_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write11);
}

inline void in_off_chip0_in_off_chip0_update_0_write12_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write12, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write12_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write12);
}

inline void in_off_chip0_in_off_chip0_update_0_write13_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write13, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write13_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write13);
}

inline void in_off_chip0_in_off_chip0_update_0_write14_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write14, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write14_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write14);
}

inline void in_off_chip0_in_off_chip0_update_0_write15_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write15, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write15_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write15);
}

inline void in_off_chip0_in_off_chip0_update_0_write2_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write2, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write2_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write2);
}

inline void in_off_chip0_in_off_chip0_update_0_write3_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write3, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write3_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write3);
}

inline void in_off_chip0_in_off_chip0_update_0_write4_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write4, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write4_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write4);
}

inline void in_off_chip0_in_off_chip0_update_0_write5_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write5, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write5_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write5);
}

inline void in_off_chip0_in_off_chip0_update_0_write6_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write6, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write6_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write6);
}

inline void in_off_chip0_in_off_chip0_update_0_write7_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write7, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write7_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write7);
}

inline void in_off_chip0_in_off_chip0_update_0_write8_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write8, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write8_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write8);
}

inline void in_off_chip0_in_off_chip0_update_0_write9_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write9, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write9_merged_banks_2.push(in_off_chip0_in_off_chip0_update_0_write9);
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd0_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd0 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write0 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write0_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write0;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd1_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd1 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write0 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write0_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write0;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd10_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd10 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[5 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write5 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write5_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write5;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd11_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd11 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[5 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write5 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write5_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write5;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd12_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd12 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[6 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write6 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write6_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write6;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd13_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd13 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[6 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write6 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write6_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write6;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd14_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd14 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[7 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write7 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write7_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write7;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd15_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd15 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[7 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write7 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write7_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write7;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd16_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd16 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[8 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write8 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write8_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write8;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd17_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd17 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[8 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write8 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write8_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write8;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd18_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd18 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[9 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write9 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write9_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write9;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd19_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd19 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[9 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write9 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write9_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write9;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd2_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd2 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[1 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write1 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write1_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write1;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd20_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd20 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[10 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write10 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write10_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write10;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd21_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd21 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[10 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write10 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write10_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write10;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd22_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd22 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[11 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write11 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write11_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write11;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd23_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd23 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[11 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write11 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write11_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write11;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd24_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd24 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[12 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write12 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write12_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write12;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd25_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd25 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[12 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write12 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write12_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write12;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd26_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd26 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[13 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write13 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write13_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write13;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd27_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd27 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[13 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write13 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write13_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write13;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd28_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd28 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[14 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write14 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write14_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write14;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd29_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd29 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[14 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write14 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write14_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write14;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd3_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd3 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[1 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write1 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write1_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write1;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd30_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd30 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[15 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write15 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write15_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write15;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd31_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd31 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[15 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write15 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write15_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write15;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd4_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd4 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[2 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write2 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write2_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write2;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd5_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd5 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[2 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write2 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write2_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write2;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd6_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd6 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[3 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write3 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write3_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write3;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd7_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd7 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[3 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write3 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write3_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write3;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd8_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd8 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[4 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write4 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write4_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write4;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd9_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd9 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip0[4 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_in_off_chip0_update_0_write4 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write4_merged_banks_2.peek_0();
  return value_in_off_chip0_in_off_chip0_update_0_write4;
  return 0;
}

// # of bundles = 2
// in_off_chip0_oc_in_off_chip1_oc_update_0_read
//	in_off_chip0_oc_in_off_chip1_oc_rd0
//	in_off_chip0_oc_in_off_chip1_oc_rd1
//	in_off_chip0_oc_in_off_chip1_oc_rd2
//	in_off_chip0_oc_in_off_chip1_oc_rd3
//	in_off_chip0_oc_in_off_chip1_oc_rd4
//	in_off_chip0_oc_in_off_chip1_oc_rd5
//	in_off_chip0_oc_in_off_chip1_oc_rd6
//	in_off_chip0_oc_in_off_chip1_oc_rd7
//	in_off_chip0_oc_in_off_chip1_oc_rd8
//	in_off_chip0_oc_in_off_chip1_oc_rd9
//	in_off_chip0_oc_in_off_chip1_oc_rd10
//	in_off_chip0_oc_in_off_chip1_oc_rd11
//	in_off_chip0_oc_in_off_chip1_oc_rd12
//	in_off_chip0_oc_in_off_chip1_oc_rd13
//	in_off_chip0_oc_in_off_chip1_oc_rd14
//	in_off_chip0_oc_in_off_chip1_oc_rd15
//	in_off_chip0_oc_in_off_chip1_oc_rd16
//	in_off_chip0_oc_in_off_chip1_oc_rd17
//	in_off_chip0_oc_in_off_chip1_oc_rd18
//	in_off_chip0_oc_in_off_chip1_oc_rd19
//	in_off_chip0_oc_in_off_chip1_oc_rd20
//	in_off_chip0_oc_in_off_chip1_oc_rd21
//	in_off_chip0_oc_in_off_chip1_oc_rd22
//	in_off_chip0_oc_in_off_chip1_oc_rd23
//	in_off_chip0_oc_in_off_chip1_oc_rd24
//	in_off_chip0_oc_in_off_chip1_oc_rd25
//	in_off_chip0_oc_in_off_chip1_oc_rd26
//	in_off_chip0_oc_in_off_chip1_oc_rd27
//	in_off_chip0_oc_in_off_chip1_oc_rd28
//	in_off_chip0_oc_in_off_chip1_oc_rd29
//	in_off_chip0_oc_in_off_chip1_oc_rd30
//	in_off_chip0_oc_in_off_chip1_oc_rd31
inline hw_uint<512> in_off_chip0_in_off_chip0_oc_in_off_chip1_oc_update_0_read_bundle_read(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // in_off_chip0_oc_in_off_chip1_oc_rd0
    // in_off_chip0_oc_in_off_chip1_oc_rd1
    // in_off_chip0_oc_in_off_chip1_oc_rd2
    // in_off_chip0_oc_in_off_chip1_oc_rd3
    // in_off_chip0_oc_in_off_chip1_oc_rd4
    // in_off_chip0_oc_in_off_chip1_oc_rd5
    // in_off_chip0_oc_in_off_chip1_oc_rd6
    // in_off_chip0_oc_in_off_chip1_oc_rd7
    // in_off_chip0_oc_in_off_chip1_oc_rd8
    // in_off_chip0_oc_in_off_chip1_oc_rd9
    // in_off_chip0_oc_in_off_chip1_oc_rd10
    // in_off_chip0_oc_in_off_chip1_oc_rd11
    // in_off_chip0_oc_in_off_chip1_oc_rd12
    // in_off_chip0_oc_in_off_chip1_oc_rd13
    // in_off_chip0_oc_in_off_chip1_oc_rd14
    // in_off_chip0_oc_in_off_chip1_oc_rd15
    // in_off_chip0_oc_in_off_chip1_oc_rd16
    // in_off_chip0_oc_in_off_chip1_oc_rd17
    // in_off_chip0_oc_in_off_chip1_oc_rd18
    // in_off_chip0_oc_in_off_chip1_oc_rd19
    // in_off_chip0_oc_in_off_chip1_oc_rd20
    // in_off_chip0_oc_in_off_chip1_oc_rd21
    // in_off_chip0_oc_in_off_chip1_oc_rd22
    // in_off_chip0_oc_in_off_chip1_oc_rd23
    // in_off_chip0_oc_in_off_chip1_oc_rd24
    // in_off_chip0_oc_in_off_chip1_oc_rd25
    // in_off_chip0_oc_in_off_chip1_oc_rd26
    // in_off_chip0_oc_in_off_chip1_oc_rd27
    // in_off_chip0_oc_in_off_chip1_oc_rd28
    // in_off_chip0_oc_in_off_chip1_oc_rd29
    // in_off_chip0_oc_in_off_chip1_oc_rd30
    // in_off_chip0_oc_in_off_chip1_oc_rd31

	hw_uint<512> result;
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd0_res = in_off_chip0_oc_in_off_chip1_oc_rd0_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<0, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd0_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd1_res = in_off_chip0_oc_in_off_chip1_oc_rd1_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<16, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd1_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd2_res = in_off_chip0_oc_in_off_chip1_oc_rd2_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<32, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd2_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd3_res = in_off_chip0_oc_in_off_chip1_oc_rd3_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<48, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd3_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd4_res = in_off_chip0_oc_in_off_chip1_oc_rd4_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<64, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd4_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd5_res = in_off_chip0_oc_in_off_chip1_oc_rd5_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<80, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd5_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd6_res = in_off_chip0_oc_in_off_chip1_oc_rd6_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<96, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd6_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd7_res = in_off_chip0_oc_in_off_chip1_oc_rd7_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<112, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd7_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd8_res = in_off_chip0_oc_in_off_chip1_oc_rd8_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<128, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd8_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd9_res = in_off_chip0_oc_in_off_chip1_oc_rd9_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<144, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd9_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd10_res = in_off_chip0_oc_in_off_chip1_oc_rd10_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<160, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd10_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd11_res = in_off_chip0_oc_in_off_chip1_oc_rd11_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<176, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd11_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd12_res = in_off_chip0_oc_in_off_chip1_oc_rd12_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<192, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd12_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd13_res = in_off_chip0_oc_in_off_chip1_oc_rd13_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<208, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd13_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd14_res = in_off_chip0_oc_in_off_chip1_oc_rd14_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<224, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd14_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd15_res = in_off_chip0_oc_in_off_chip1_oc_rd15_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<240, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd15_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd16_res = in_off_chip0_oc_in_off_chip1_oc_rd16_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<256, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd16_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd17_res = in_off_chip0_oc_in_off_chip1_oc_rd17_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<272, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd17_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd18_res = in_off_chip0_oc_in_off_chip1_oc_rd18_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<288, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd18_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd19_res = in_off_chip0_oc_in_off_chip1_oc_rd19_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<304, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd19_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd20_res = in_off_chip0_oc_in_off_chip1_oc_rd20_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<320, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd20_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd21_res = in_off_chip0_oc_in_off_chip1_oc_rd21_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<336, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd21_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd22_res = in_off_chip0_oc_in_off_chip1_oc_rd22_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<352, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd22_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd23_res = in_off_chip0_oc_in_off_chip1_oc_rd23_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<368, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd23_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd24_res = in_off_chip0_oc_in_off_chip1_oc_rd24_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<384, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd24_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd25_res = in_off_chip0_oc_in_off_chip1_oc_rd25_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<400, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd25_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd26_res = in_off_chip0_oc_in_off_chip1_oc_rd26_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<416, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd26_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd27_res = in_off_chip0_oc_in_off_chip1_oc_rd27_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<432, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd27_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd28_res = in_off_chip0_oc_in_off_chip1_oc_rd28_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<448, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd28_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd29_res = in_off_chip0_oc_in_off_chip1_oc_rd29_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<464, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd29_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd30_res = in_off_chip0_oc_in_off_chip1_oc_rd30_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<480, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd30_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd31_res = in_off_chip0_oc_in_off_chip1_oc_rd31_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<496, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd31_res);
	return result;
}

// in_off_chip0_update_0_write
//	in_off_chip0_in_off_chip0_update_0_write0
//	in_off_chip0_in_off_chip0_update_0_write1
//	in_off_chip0_in_off_chip0_update_0_write2
//	in_off_chip0_in_off_chip0_update_0_write3
//	in_off_chip0_in_off_chip0_update_0_write4
//	in_off_chip0_in_off_chip0_update_0_write5
//	in_off_chip0_in_off_chip0_update_0_write6
//	in_off_chip0_in_off_chip0_update_0_write7
//	in_off_chip0_in_off_chip0_update_0_write8
//	in_off_chip0_in_off_chip0_update_0_write9
//	in_off_chip0_in_off_chip0_update_0_write10
//	in_off_chip0_in_off_chip0_update_0_write11
//	in_off_chip0_in_off_chip0_update_0_write12
//	in_off_chip0_in_off_chip0_update_0_write13
//	in_off_chip0_in_off_chip0_update_0_write14
//	in_off_chip0_in_off_chip0_update_0_write15
inline void in_off_chip0_in_off_chip0_update_0_write_bundle_write(hw_uint<256>& in_off_chip0_update_0_write, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write0_res = in_off_chip0_update_0_write.extract<0, 15>();
	in_off_chip0_in_off_chip0_update_0_write0_write(in_off_chip0_in_off_chip0_update_0_write0_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write1_res = in_off_chip0_update_0_write.extract<16, 31>();
	in_off_chip0_in_off_chip0_update_0_write1_write(in_off_chip0_in_off_chip0_update_0_write1_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write2_res = in_off_chip0_update_0_write.extract<32, 47>();
	in_off_chip0_in_off_chip0_update_0_write2_write(in_off_chip0_in_off_chip0_update_0_write2_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write3_res = in_off_chip0_update_0_write.extract<48, 63>();
	in_off_chip0_in_off_chip0_update_0_write3_write(in_off_chip0_in_off_chip0_update_0_write3_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write4_res = in_off_chip0_update_0_write.extract<64, 79>();
	in_off_chip0_in_off_chip0_update_0_write4_write(in_off_chip0_in_off_chip0_update_0_write4_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write5_res = in_off_chip0_update_0_write.extract<80, 95>();
	in_off_chip0_in_off_chip0_update_0_write5_write(in_off_chip0_in_off_chip0_update_0_write5_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write6_res = in_off_chip0_update_0_write.extract<96, 111>();
	in_off_chip0_in_off_chip0_update_0_write6_write(in_off_chip0_in_off_chip0_update_0_write6_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write7_res = in_off_chip0_update_0_write.extract<112, 127>();
	in_off_chip0_in_off_chip0_update_0_write7_write(in_off_chip0_in_off_chip0_update_0_write7_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write8_res = in_off_chip0_update_0_write.extract<128, 143>();
	in_off_chip0_in_off_chip0_update_0_write8_write(in_off_chip0_in_off_chip0_update_0_write8_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write9_res = in_off_chip0_update_0_write.extract<144, 159>();
	in_off_chip0_in_off_chip0_update_0_write9_write(in_off_chip0_in_off_chip0_update_0_write9_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write10_res = in_off_chip0_update_0_write.extract<160, 175>();
	in_off_chip0_in_off_chip0_update_0_write10_write(in_off_chip0_in_off_chip0_update_0_write10_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write11_res = in_off_chip0_update_0_write.extract<176, 191>();
	in_off_chip0_in_off_chip0_update_0_write11_write(in_off_chip0_in_off_chip0_update_0_write11_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write12_res = in_off_chip0_update_0_write.extract<192, 207>();
	in_off_chip0_in_off_chip0_update_0_write12_write(in_off_chip0_in_off_chip0_update_0_write12_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write13_res = in_off_chip0_update_0_write.extract<208, 223>();
	in_off_chip0_in_off_chip0_update_0_write13_write(in_off_chip0_in_off_chip0_update_0_write13_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write14_res = in_off_chip0_update_0_write.extract<224, 239>();
	in_off_chip0_in_off_chip0_update_0_write14_write(in_off_chip0_in_off_chip0_update_0_write14_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write15_res = in_off_chip0_update_0_write.extract<240, 255>();
	in_off_chip0_in_off_chip0_update_0_write15_write(in_off_chip0_in_off_chip0_update_0_write15_res, in_off_chip0, d0, d1, dynamic_address);
}

#include "hw_classes.h"

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0_to_in_rd0_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1_to_in_rd1_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10_to_in_rd10_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11_to_in_rd11_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12_to_in_rd12_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13_to_in_rd13_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14_to_in_rd14_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15_to_in_rd15_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16_to_in_rd16_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17_to_in_rd17_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18_to_in_rd18_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19_to_in_rd19_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2_to_in_rd2_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20_to_in_rd20_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21_to_in_rd21_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22_to_in_rd22_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23_to_in_rd23_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24_to_in_rd24_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25_to_in_rd25_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26_to_in_rd26_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27_to_in_rd27_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28_to_in_rd28_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29_to_in_rd29_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3_to_in_rd3_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30_to_in_rd30_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31_to_in_rd31_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4_to_in_rd4_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5_to_in_rd5_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6_to_in_rd6_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7_to_in_rd7_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8_to_in_rd8_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9_to_in_rd9_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_oc_in_off_chip1_oc_cache {
  // # of banks: 32
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0_to_in_rd0_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0_to_in_rd0;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1_to_in_rd1_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1_to_in_rd1;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10_to_in_rd10_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10_to_in_rd10;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11_to_in_rd11_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11_to_in_rd11;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12_to_in_rd12_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12_to_in_rd12;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13_to_in_rd13_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13_to_in_rd13;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14_to_in_rd14_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14_to_in_rd14;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15_to_in_rd15_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15_to_in_rd15;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16_to_in_rd16_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16_to_in_rd16;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17_to_in_rd17_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17_to_in_rd17;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18_to_in_rd18_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18_to_in_rd18;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19_to_in_rd19_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19_to_in_rd19;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2_to_in_rd2_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2_to_in_rd2;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20_to_in_rd20_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20_to_in_rd20;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21_to_in_rd21_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21_to_in_rd21;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22_to_in_rd22_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22_to_in_rd22;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23_to_in_rd23_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23_to_in_rd23;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24_to_in_rd24_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24_to_in_rd24;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25_to_in_rd25_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25_to_in_rd25;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26_to_in_rd26_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26_to_in_rd26;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27_to_in_rd27_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27_to_in_rd27;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28_to_in_rd28_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28_to_in_rd28;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29_to_in_rd29_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29_to_in_rd29;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3_to_in_rd3_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3_to_in_rd3;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30_to_in_rd30_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30_to_in_rd30;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31_to_in_rd31_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31_to_in_rd31;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4_to_in_rd4_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4_to_in_rd4;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5_to_in_rd5_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5_to_in_rd5;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6_to_in_rd6_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6_to_in_rd6;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7_to_in_rd7_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7_to_in_rd7;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8_to_in_rd8_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8_to_in_rd8;
  in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9_to_in_rd9_cache in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9_to_in_rd9;
};



inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0_to_in_rd0.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1_to_in_rd1.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10_to_in_rd10.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11_to_in_rd11.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12_to_in_rd12.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13_to_in_rd13.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14_to_in_rd14.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15_to_in_rd15.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16_to_in_rd16.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17_to_in_rd17.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18_to_in_rd18.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19_to_in_rd19.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2_to_in_rd2.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20_to_in_rd20.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21_to_in_rd21.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22_to_in_rd22.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23_to_in_rd23.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24_to_in_rd24.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25_to_in_rd25.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26_to_in_rd26.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27_to_in_rd27.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28_to_in_rd28.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29_to_in_rd29.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3_to_in_rd3.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30_to_in_rd30.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31_to_in_rd31.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4_to_in_rd4.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5_to_in_rd5.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6_to_in_rd6.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7_to_in_rd7.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8_to_in_rd8.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8);
}

inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9_write(hw_uint<16>& in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9_to_in_rd9.push(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9);
}

inline hw_uint<16> in_rd0_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd0 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0_to_in_rd0.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0;
  return 0;
}

inline hw_uint<16> in_rd1_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd1 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1_to_in_rd1.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1;
  return 0;
}

inline hw_uint<16> in_rd10_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd10 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10_to_in_rd10.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10;
  return 0;
}

inline hw_uint<16> in_rd11_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd11 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11_to_in_rd11.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11;
  return 0;
}

inline hw_uint<16> in_rd12_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd12 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12_to_in_rd12.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12;
  return 0;
}

inline hw_uint<16> in_rd13_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd13 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13_to_in_rd13.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13;
  return 0;
}

inline hw_uint<16> in_rd14_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd14 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14_to_in_rd14.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14;
  return 0;
}

inline hw_uint<16> in_rd15_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd15 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15_to_in_rd15.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15;
  return 0;
}

inline hw_uint<16> in_rd16_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd16 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16_to_in_rd16.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16;
  return 0;
}

inline hw_uint<16> in_rd17_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd17 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17_to_in_rd17.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17;
  return 0;
}

inline hw_uint<16> in_rd18_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd18 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18_to_in_rd18.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18;
  return 0;
}

inline hw_uint<16> in_rd19_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd19 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19_to_in_rd19.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19;
  return 0;
}

inline hw_uint<16> in_rd2_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd2 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2_to_in_rd2.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2;
  return 0;
}

inline hw_uint<16> in_rd20_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd20 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20_to_in_rd20.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20;
  return 0;
}

inline hw_uint<16> in_rd21_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd21 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21_to_in_rd21.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21;
  return 0;
}

inline hw_uint<16> in_rd22_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd22 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22_to_in_rd22.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22;
  return 0;
}

inline hw_uint<16> in_rd23_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd23 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23_to_in_rd23.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23;
  return 0;
}

inline hw_uint<16> in_rd24_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd24 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24_to_in_rd24.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24;
  return 0;
}

inline hw_uint<16> in_rd25_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd25 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25_to_in_rd25.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25;
  return 0;
}

inline hw_uint<16> in_rd26_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd26 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26_to_in_rd26.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26;
  return 0;
}

inline hw_uint<16> in_rd27_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd27 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27_to_in_rd27.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27;
  return 0;
}

inline hw_uint<16> in_rd28_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd28 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28_to_in_rd28.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28;
  return 0;
}

inline hw_uint<16> in_rd29_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd29 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29_to_in_rd29.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29;
  return 0;
}

inline hw_uint<16> in_rd3_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd3 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3_to_in_rd3.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3;
  return 0;
}

inline hw_uint<16> in_rd30_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd30 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30_to_in_rd30.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30;
  return 0;
}

inline hw_uint<16> in_rd31_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd31 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31_to_in_rd31.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31;
  return 0;
}

inline hw_uint<16> in_rd4_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd4 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4_to_in_rd4.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4;
  return 0;
}

inline hw_uint<16> in_rd5_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd5 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5_to_in_rd5.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5;
  return 0;
}

inline hw_uint<16> in_rd6_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd6 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6_to_in_rd6.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6;
  return 0;
}

inline hw_uint<16> in_rd7_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd7 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7_to_in_rd7.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7;
  return 0;
}

inline hw_uint<16> in_rd8_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd8 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8_to_in_rd8.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8;
  return 0;
}

inline hw_uint<16> in_rd9_select(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_rd9 read pattern: { in_update_0[d0, d1] -> in_off_chip0_oc_in_off_chip1_oc[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9 = in_off_chip0_oc_in_off_chip1_oc.in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9_to_in_rd9.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9;
  return 0;
}

// # of bundles = 2
// in_off_chip0_oc_in_off_chip1_oc_update_0_write
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30
//	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31
inline void in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write_bundle_write(hw_uint<512>& in_off_chip0_oc_in_off_chip1_oc_update_0_write, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<0, 15>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write0_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<16, 31>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write1_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<32, 47>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write2_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<48, 63>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write3_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<64, 79>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write4_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<80, 95>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write5_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<96, 111>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write6_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<112, 127>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write7_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<128, 143>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write8_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<144, 159>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write9_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<160, 175>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write10_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<176, 191>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write11_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<192, 207>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write12_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<208, 223>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write13_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<224, 239>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write14_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<240, 255>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write15_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<256, 271>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write16_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<272, 287>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write17_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<288, 303>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write18_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<304, 319>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write19_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<320, 335>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write20_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<336, 351>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write21_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<352, 367>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write22_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<368, 383>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write23_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<384, 399>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write24_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<400, 415>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write25_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<416, 431>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write26_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<432, 447>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write27_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<448, 463>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write28_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<464, 479>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write29_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<480, 495>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write30_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31_res = in_off_chip0_oc_in_off_chip1_oc_update_0_write.extract<496, 511>();
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31_write(in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write31_res, in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
}

// in_update_0_read
//	in_rd0
//	in_rd1
//	in_rd2
//	in_rd3
//	in_rd4
//	in_rd5
//	in_rd6
//	in_rd7
//	in_rd8
//	in_rd9
//	in_rd10
//	in_rd11
//	in_rd12
//	in_rd13
//	in_rd14
//	in_rd15
//	in_rd16
//	in_rd17
//	in_rd18
//	in_rd19
//	in_rd20
//	in_rd21
//	in_rd22
//	in_rd23
//	in_rd24
//	in_rd25
//	in_rd26
//	in_rd27
//	in_rd28
//	in_rd29
//	in_rd30
//	in_rd31
inline hw_uint<512> in_off_chip0_oc_in_off_chip1_oc_in_update_0_read_bundle_read(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // in_rd0
    // in_rd1
    // in_rd2
    // in_rd3
    // in_rd4
    // in_rd5
    // in_rd6
    // in_rd7
    // in_rd8
    // in_rd9
    // in_rd10
    // in_rd11
    // in_rd12
    // in_rd13
    // in_rd14
    // in_rd15
    // in_rd16
    // in_rd17
    // in_rd18
    // in_rd19
    // in_rd20
    // in_rd21
    // in_rd22
    // in_rd23
    // in_rd24
    // in_rd25
    // in_rd26
    // in_rd27
    // in_rd28
    // in_rd29
    // in_rd30
    // in_rd31

	hw_uint<512> result;
	hw_uint<16> in_rd0_res = in_rd0_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<0, 512>(result, in_rd0_res);
	hw_uint<16> in_rd1_res = in_rd1_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<16, 512>(result, in_rd1_res);
	hw_uint<16> in_rd2_res = in_rd2_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<32, 512>(result, in_rd2_res);
	hw_uint<16> in_rd3_res = in_rd3_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<48, 512>(result, in_rd3_res);
	hw_uint<16> in_rd4_res = in_rd4_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<64, 512>(result, in_rd4_res);
	hw_uint<16> in_rd5_res = in_rd5_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<80, 512>(result, in_rd5_res);
	hw_uint<16> in_rd6_res = in_rd6_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<96, 512>(result, in_rd6_res);
	hw_uint<16> in_rd7_res = in_rd7_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<112, 512>(result, in_rd7_res);
	hw_uint<16> in_rd8_res = in_rd8_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<128, 512>(result, in_rd8_res);
	hw_uint<16> in_rd9_res = in_rd9_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<144, 512>(result, in_rd9_res);
	hw_uint<16> in_rd10_res = in_rd10_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<160, 512>(result, in_rd10_res);
	hw_uint<16> in_rd11_res = in_rd11_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<176, 512>(result, in_rd11_res);
	hw_uint<16> in_rd12_res = in_rd12_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<192, 512>(result, in_rd12_res);
	hw_uint<16> in_rd13_res = in_rd13_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<208, 512>(result, in_rd13_res);
	hw_uint<16> in_rd14_res = in_rd14_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<224, 512>(result, in_rd14_res);
	hw_uint<16> in_rd15_res = in_rd15_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<240, 512>(result, in_rd15_res);
	hw_uint<16> in_rd16_res = in_rd16_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<256, 512>(result, in_rd16_res);
	hw_uint<16> in_rd17_res = in_rd17_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<272, 512>(result, in_rd17_res);
	hw_uint<16> in_rd18_res = in_rd18_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<288, 512>(result, in_rd18_res);
	hw_uint<16> in_rd19_res = in_rd19_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<304, 512>(result, in_rd19_res);
	hw_uint<16> in_rd20_res = in_rd20_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<320, 512>(result, in_rd20_res);
	hw_uint<16> in_rd21_res = in_rd21_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<336, 512>(result, in_rd21_res);
	hw_uint<16> in_rd22_res = in_rd22_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<352, 512>(result, in_rd22_res);
	hw_uint<16> in_rd23_res = in_rd23_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<368, 512>(result, in_rd23_res);
	hw_uint<16> in_rd24_res = in_rd24_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<384, 512>(result, in_rd24_res);
	hw_uint<16> in_rd25_res = in_rd25_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<400, 512>(result, in_rd25_res);
	hw_uint<16> in_rd26_res = in_rd26_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<416, 512>(result, in_rd26_res);
	hw_uint<16> in_rd27_res = in_rd27_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<432, 512>(result, in_rd27_res);
	hw_uint<16> in_rd28_res = in_rd28_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<448, 512>(result, in_rd28_res);
	hw_uint<16> in_rd29_res = in_rd29_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<464, 512>(result, in_rd29_res);
	hw_uint<16> in_rd30_res = in_rd30_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<480, 512>(result, in_rd30_res);
	hw_uint<16> in_rd31_res = in_rd31_select(in_off_chip0_oc_in_off_chip1_oc, d0, d1, dynamic_address);
	set_at<496, 512>(result, in_rd31_res);
	return result;
}

#include "hw_classes.h"

struct in_off_chip1_in_off_chip1_update_0_write0_merged_banks_2_cache {
	// RAM Box: {[0, 944], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write1_merged_banks_2_cache {
	// RAM Box: {[1, 945], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write10_merged_banks_2_cache {
	// RAM Box: {[10, 954], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write11_merged_banks_2_cache {
	// RAM Box: {[11, 955], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write12_merged_banks_2_cache {
	// RAM Box: {[12, 956], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write13_merged_banks_2_cache {
	// RAM Box: {[13, 957], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write14_merged_banks_2_cache {
	// RAM Box: {[14, 958], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write15_merged_banks_2_cache {
	// RAM Box: {[15, 959], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write2_merged_banks_2_cache {
	// RAM Box: {[2, 946], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write3_merged_banks_2_cache {
	// RAM Box: {[3, 947], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write4_merged_banks_2_cache {
	// RAM Box: {[4, 948], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write5_merged_banks_2_cache {
	// RAM Box: {[5, 949], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write6_merged_banks_2_cache {
	// RAM Box: {[6, 950], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write7_merged_banks_2_cache {
	// RAM Box: {[7, 951], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write8_merged_banks_2_cache {
	// RAM Box: {[8, 952], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_in_off_chip1_update_0_write9_merged_banks_2_cache {
	// RAM Box: {[9, 953], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct in_off_chip1_cache {
  // # of banks: 16
  in_off_chip1_in_off_chip1_update_0_write0_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write0_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write1_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write1_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write10_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write10_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write11_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write11_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write12_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write12_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write13_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write13_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write14_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write14_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write15_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write15_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write2_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write2_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write3_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write3_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write4_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write4_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write5_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write5_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write6_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write6_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write7_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write7_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write8_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write8_merged_banks_2;
  in_off_chip1_in_off_chip1_update_0_write9_merged_banks_2_cache in_off_chip1_in_off_chip1_update_0_write9_merged_banks_2;
};



inline void in_off_chip1_in_off_chip1_update_0_write0_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write0, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write0_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write0);
}

inline void in_off_chip1_in_off_chip1_update_0_write1_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write1, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write1_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write1);
}

inline void in_off_chip1_in_off_chip1_update_0_write10_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write10, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write10_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write10);
}

inline void in_off_chip1_in_off_chip1_update_0_write11_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write11, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write11_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write11);
}

inline void in_off_chip1_in_off_chip1_update_0_write12_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write12, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write12_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write12);
}

inline void in_off_chip1_in_off_chip1_update_0_write13_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write13, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write13_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write13);
}

inline void in_off_chip1_in_off_chip1_update_0_write14_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write14, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write14_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write14);
}

inline void in_off_chip1_in_off_chip1_update_0_write15_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write15, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write15_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write15);
}

inline void in_off_chip1_in_off_chip1_update_0_write2_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write2, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write2_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write2);
}

inline void in_off_chip1_in_off_chip1_update_0_write3_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write3, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write3_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write3);
}

inline void in_off_chip1_in_off_chip1_update_0_write4_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write4, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write4_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write4);
}

inline void in_off_chip1_in_off_chip1_update_0_write5_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write5, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write5_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write5);
}

inline void in_off_chip1_in_off_chip1_update_0_write6_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write6, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write6_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write6);
}

inline void in_off_chip1_in_off_chip1_update_0_write7_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write7, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write7_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write7);
}

inline void in_off_chip1_in_off_chip1_update_0_write8_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write8, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write8_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write8);
}

inline void in_off_chip1_in_off_chip1_update_0_write9_write(hw_uint<16>& in_off_chip1_in_off_chip1_update_0_write9, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  in_off_chip1.in_off_chip1_in_off_chip1_update_0_write9_merged_banks_2.push(in_off_chip1_in_off_chip1_update_0_write9);
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd0_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd0 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write0 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write0_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write0;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd1_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd1 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write0 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write0_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write0;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd10_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd10 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[5 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write5 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write5_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write5;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd11_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd11 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[5 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write5 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write5_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write5;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd12_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd12 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[6 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write6 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write6_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write6;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd13_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd13 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[6 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write6 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write6_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write6;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd14_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd14 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[7 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write7 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write7_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write7;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd15_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd15 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[7 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write7 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write7_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write7;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd16_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd16 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[8 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write8 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write8_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write8;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd17_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd17 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[8 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write8 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write8_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write8;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd18_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd18 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[9 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write9 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write9_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write9;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd19_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd19 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[9 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write9 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write9_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write9;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd2_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd2 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[1 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write1 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write1_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write1;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd20_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd20 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[10 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write10 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write10_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write10;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd21_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd21 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[10 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write10 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write10_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write10;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd22_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd22 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[11 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write11 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write11_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write11;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd23_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd23 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[11 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write11 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write11_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write11;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd24_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd24 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[12 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write12 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write12_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write12;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd25_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd25 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[12 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write12 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write12_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write12;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd26_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd26 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[13 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write13 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write13_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write13;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd27_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd27 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[13 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write13 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write13_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write13;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd28_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd28 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[14 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write14 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write14_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write14;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd29_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd29 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[14 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write14 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write14_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write14;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd3_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd3 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[1 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write1 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write1_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write1;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd30_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd30 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[15 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write15 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write15_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write15;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd31_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd31 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[15 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write15 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write15_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write15;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd4_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd4 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[2 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write2 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write2_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write2;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd5_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd5 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[2 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write2 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write2_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write2;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd6_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd6 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[3 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write3 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write3_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write3;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd7_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd7 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[3 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write3 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write3_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write3;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd8_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd8 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[4 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write4 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write4_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write4;
  return 0;
}

inline hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd9_select(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_off_chip0_oc_in_off_chip1_oc_rd9 read pattern: { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> in_off_chip1[4 + 16d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in_off_chip1_in_off_chip1_update_0_write4 = in_off_chip1.in_off_chip1_in_off_chip1_update_0_write4_merged_banks_2.peek_0();
  return value_in_off_chip1_in_off_chip1_update_0_write4;
  return 0;
}

// # of bundles = 2
// in_off_chip0_oc_in_off_chip1_oc_update_0_read
//	in_off_chip0_oc_in_off_chip1_oc_rd0
//	in_off_chip0_oc_in_off_chip1_oc_rd1
//	in_off_chip0_oc_in_off_chip1_oc_rd2
//	in_off_chip0_oc_in_off_chip1_oc_rd3
//	in_off_chip0_oc_in_off_chip1_oc_rd4
//	in_off_chip0_oc_in_off_chip1_oc_rd5
//	in_off_chip0_oc_in_off_chip1_oc_rd6
//	in_off_chip0_oc_in_off_chip1_oc_rd7
//	in_off_chip0_oc_in_off_chip1_oc_rd8
//	in_off_chip0_oc_in_off_chip1_oc_rd9
//	in_off_chip0_oc_in_off_chip1_oc_rd10
//	in_off_chip0_oc_in_off_chip1_oc_rd11
//	in_off_chip0_oc_in_off_chip1_oc_rd12
//	in_off_chip0_oc_in_off_chip1_oc_rd13
//	in_off_chip0_oc_in_off_chip1_oc_rd14
//	in_off_chip0_oc_in_off_chip1_oc_rd15
//	in_off_chip0_oc_in_off_chip1_oc_rd16
//	in_off_chip0_oc_in_off_chip1_oc_rd17
//	in_off_chip0_oc_in_off_chip1_oc_rd18
//	in_off_chip0_oc_in_off_chip1_oc_rd19
//	in_off_chip0_oc_in_off_chip1_oc_rd20
//	in_off_chip0_oc_in_off_chip1_oc_rd21
//	in_off_chip0_oc_in_off_chip1_oc_rd22
//	in_off_chip0_oc_in_off_chip1_oc_rd23
//	in_off_chip0_oc_in_off_chip1_oc_rd24
//	in_off_chip0_oc_in_off_chip1_oc_rd25
//	in_off_chip0_oc_in_off_chip1_oc_rd26
//	in_off_chip0_oc_in_off_chip1_oc_rd27
//	in_off_chip0_oc_in_off_chip1_oc_rd28
//	in_off_chip0_oc_in_off_chip1_oc_rd29
//	in_off_chip0_oc_in_off_chip1_oc_rd30
//	in_off_chip0_oc_in_off_chip1_oc_rd31
inline hw_uint<512> in_off_chip1_in_off_chip0_oc_in_off_chip1_oc_update_0_read_bundle_read(in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // in_off_chip0_oc_in_off_chip1_oc_rd0
    // in_off_chip0_oc_in_off_chip1_oc_rd1
    // in_off_chip0_oc_in_off_chip1_oc_rd2
    // in_off_chip0_oc_in_off_chip1_oc_rd3
    // in_off_chip0_oc_in_off_chip1_oc_rd4
    // in_off_chip0_oc_in_off_chip1_oc_rd5
    // in_off_chip0_oc_in_off_chip1_oc_rd6
    // in_off_chip0_oc_in_off_chip1_oc_rd7
    // in_off_chip0_oc_in_off_chip1_oc_rd8
    // in_off_chip0_oc_in_off_chip1_oc_rd9
    // in_off_chip0_oc_in_off_chip1_oc_rd10
    // in_off_chip0_oc_in_off_chip1_oc_rd11
    // in_off_chip0_oc_in_off_chip1_oc_rd12
    // in_off_chip0_oc_in_off_chip1_oc_rd13
    // in_off_chip0_oc_in_off_chip1_oc_rd14
    // in_off_chip0_oc_in_off_chip1_oc_rd15
    // in_off_chip0_oc_in_off_chip1_oc_rd16
    // in_off_chip0_oc_in_off_chip1_oc_rd17
    // in_off_chip0_oc_in_off_chip1_oc_rd18
    // in_off_chip0_oc_in_off_chip1_oc_rd19
    // in_off_chip0_oc_in_off_chip1_oc_rd20
    // in_off_chip0_oc_in_off_chip1_oc_rd21
    // in_off_chip0_oc_in_off_chip1_oc_rd22
    // in_off_chip0_oc_in_off_chip1_oc_rd23
    // in_off_chip0_oc_in_off_chip1_oc_rd24
    // in_off_chip0_oc_in_off_chip1_oc_rd25
    // in_off_chip0_oc_in_off_chip1_oc_rd26
    // in_off_chip0_oc_in_off_chip1_oc_rd27
    // in_off_chip0_oc_in_off_chip1_oc_rd28
    // in_off_chip0_oc_in_off_chip1_oc_rd29
    // in_off_chip0_oc_in_off_chip1_oc_rd30
    // in_off_chip0_oc_in_off_chip1_oc_rd31

	hw_uint<512> result;
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd0_res = in_off_chip0_oc_in_off_chip1_oc_rd0_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<0, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd0_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd1_res = in_off_chip0_oc_in_off_chip1_oc_rd1_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<16, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd1_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd2_res = in_off_chip0_oc_in_off_chip1_oc_rd2_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<32, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd2_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd3_res = in_off_chip0_oc_in_off_chip1_oc_rd3_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<48, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd3_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd4_res = in_off_chip0_oc_in_off_chip1_oc_rd4_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<64, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd4_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd5_res = in_off_chip0_oc_in_off_chip1_oc_rd5_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<80, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd5_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd6_res = in_off_chip0_oc_in_off_chip1_oc_rd6_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<96, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd6_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd7_res = in_off_chip0_oc_in_off_chip1_oc_rd7_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<112, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd7_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd8_res = in_off_chip0_oc_in_off_chip1_oc_rd8_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<128, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd8_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd9_res = in_off_chip0_oc_in_off_chip1_oc_rd9_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<144, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd9_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd10_res = in_off_chip0_oc_in_off_chip1_oc_rd10_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<160, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd10_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd11_res = in_off_chip0_oc_in_off_chip1_oc_rd11_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<176, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd11_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd12_res = in_off_chip0_oc_in_off_chip1_oc_rd12_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<192, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd12_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd13_res = in_off_chip0_oc_in_off_chip1_oc_rd13_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<208, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd13_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd14_res = in_off_chip0_oc_in_off_chip1_oc_rd14_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<224, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd14_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd15_res = in_off_chip0_oc_in_off_chip1_oc_rd15_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<240, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd15_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd16_res = in_off_chip0_oc_in_off_chip1_oc_rd16_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<256, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd16_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd17_res = in_off_chip0_oc_in_off_chip1_oc_rd17_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<272, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd17_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd18_res = in_off_chip0_oc_in_off_chip1_oc_rd18_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<288, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd18_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd19_res = in_off_chip0_oc_in_off_chip1_oc_rd19_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<304, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd19_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd20_res = in_off_chip0_oc_in_off_chip1_oc_rd20_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<320, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd20_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd21_res = in_off_chip0_oc_in_off_chip1_oc_rd21_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<336, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd21_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd22_res = in_off_chip0_oc_in_off_chip1_oc_rd22_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<352, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd22_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd23_res = in_off_chip0_oc_in_off_chip1_oc_rd23_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<368, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd23_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd24_res = in_off_chip0_oc_in_off_chip1_oc_rd24_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<384, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd24_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd25_res = in_off_chip0_oc_in_off_chip1_oc_rd25_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<400, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd25_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd26_res = in_off_chip0_oc_in_off_chip1_oc_rd26_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<416, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd26_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd27_res = in_off_chip0_oc_in_off_chip1_oc_rd27_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<432, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd27_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd28_res = in_off_chip0_oc_in_off_chip1_oc_rd28_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<448, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd28_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd29_res = in_off_chip0_oc_in_off_chip1_oc_rd29_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<464, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd29_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd30_res = in_off_chip0_oc_in_off_chip1_oc_rd30_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<480, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd30_res);
	hw_uint<16> in_off_chip0_oc_in_off_chip1_oc_rd31_res = in_off_chip0_oc_in_off_chip1_oc_rd31_select(in_off_chip1, d0, d1, dynamic_address);
	set_at<496, 512>(result, in_off_chip0_oc_in_off_chip1_oc_rd31_res);
	return result;
}

// in_off_chip1_update_0_write
//	in_off_chip1_in_off_chip1_update_0_write0
//	in_off_chip1_in_off_chip1_update_0_write1
//	in_off_chip1_in_off_chip1_update_0_write2
//	in_off_chip1_in_off_chip1_update_0_write3
//	in_off_chip1_in_off_chip1_update_0_write4
//	in_off_chip1_in_off_chip1_update_0_write5
//	in_off_chip1_in_off_chip1_update_0_write6
//	in_off_chip1_in_off_chip1_update_0_write7
//	in_off_chip1_in_off_chip1_update_0_write8
//	in_off_chip1_in_off_chip1_update_0_write9
//	in_off_chip1_in_off_chip1_update_0_write10
//	in_off_chip1_in_off_chip1_update_0_write11
//	in_off_chip1_in_off_chip1_update_0_write12
//	in_off_chip1_in_off_chip1_update_0_write13
//	in_off_chip1_in_off_chip1_update_0_write14
//	in_off_chip1_in_off_chip1_update_0_write15
inline void in_off_chip1_in_off_chip1_update_0_write_bundle_write(hw_uint<256>& in_off_chip1_update_0_write, in_off_chip1_cache& in_off_chip1, int d0, int d1, int dynamic_address) {
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write0_res = in_off_chip1_update_0_write.extract<0, 15>();
	in_off_chip1_in_off_chip1_update_0_write0_write(in_off_chip1_in_off_chip1_update_0_write0_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write1_res = in_off_chip1_update_0_write.extract<16, 31>();
	in_off_chip1_in_off_chip1_update_0_write1_write(in_off_chip1_in_off_chip1_update_0_write1_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write2_res = in_off_chip1_update_0_write.extract<32, 47>();
	in_off_chip1_in_off_chip1_update_0_write2_write(in_off_chip1_in_off_chip1_update_0_write2_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write3_res = in_off_chip1_update_0_write.extract<48, 63>();
	in_off_chip1_in_off_chip1_update_0_write3_write(in_off_chip1_in_off_chip1_update_0_write3_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write4_res = in_off_chip1_update_0_write.extract<64, 79>();
	in_off_chip1_in_off_chip1_update_0_write4_write(in_off_chip1_in_off_chip1_update_0_write4_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write5_res = in_off_chip1_update_0_write.extract<80, 95>();
	in_off_chip1_in_off_chip1_update_0_write5_write(in_off_chip1_in_off_chip1_update_0_write5_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write6_res = in_off_chip1_update_0_write.extract<96, 111>();
	in_off_chip1_in_off_chip1_update_0_write6_write(in_off_chip1_in_off_chip1_update_0_write6_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write7_res = in_off_chip1_update_0_write.extract<112, 127>();
	in_off_chip1_in_off_chip1_update_0_write7_write(in_off_chip1_in_off_chip1_update_0_write7_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write8_res = in_off_chip1_update_0_write.extract<128, 143>();
	in_off_chip1_in_off_chip1_update_0_write8_write(in_off_chip1_in_off_chip1_update_0_write8_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write9_res = in_off_chip1_update_0_write.extract<144, 159>();
	in_off_chip1_in_off_chip1_update_0_write9_write(in_off_chip1_in_off_chip1_update_0_write9_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write10_res = in_off_chip1_update_0_write.extract<160, 175>();
	in_off_chip1_in_off_chip1_update_0_write10_write(in_off_chip1_in_off_chip1_update_0_write10_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write11_res = in_off_chip1_update_0_write.extract<176, 191>();
	in_off_chip1_in_off_chip1_update_0_write11_write(in_off_chip1_in_off_chip1_update_0_write11_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write12_res = in_off_chip1_update_0_write.extract<192, 207>();
	in_off_chip1_in_off_chip1_update_0_write12_write(in_off_chip1_in_off_chip1_update_0_write12_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write13_res = in_off_chip1_update_0_write.extract<208, 223>();
	in_off_chip1_in_off_chip1_update_0_write13_write(in_off_chip1_in_off_chip1_update_0_write13_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write14_res = in_off_chip1_update_0_write.extract<224, 239>();
	in_off_chip1_in_off_chip1_update_0_write14_write(in_off_chip1_in_off_chip1_update_0_write14_res, in_off_chip1, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip1_in_off_chip1_update_0_write15_res = in_off_chip1_update_0_write.extract<240, 255>();
	in_off_chip1_in_off_chip1_update_0_write15_write(in_off_chip1_in_off_chip1_update_0_write15_res, in_off_chip1, d0, d1, dynamic_address);
}

#include "hw_classes.h"

struct wa16_wa16_update_0_write0_to_wa160_rd0_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa16_wa16_update_0_write2_to_wa160_rd1_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa16_wa16_update_0_write20_to_wa160_rd10_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa16_wa16_update_0_write22_to_wa160_rd11_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa16_wa16_update_0_write24_to_wa160_rd12_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa16_wa16_update_0_write26_to_wa160_rd13_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa16_wa16_update_0_write28_to_wa160_rd14_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa16_wa16_update_0_write30_to_wa160_rd15_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa16_wa16_update_0_write4_to_wa160_rd2_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa16_wa16_update_0_write6_to_wa160_rd3_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa16_wa16_update_0_write8_to_wa160_rd4_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa16_wa16_update_0_write10_to_wa160_rd5_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa16_wa16_update_0_write12_to_wa160_rd6_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa16_wa16_update_0_write14_to_wa160_rd7_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa16_wa16_update_0_write16_to_wa160_rd8_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa16_wa16_update_0_write18_to_wa160_rd9_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa16_wa16_update_0_write1_to_wa161_rd0_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa16_wa16_update_0_write3_to_wa161_rd1_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa16_wa16_update_0_write21_to_wa161_rd10_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa16_wa16_update_0_write23_to_wa161_rd11_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa16_wa16_update_0_write25_to_wa161_rd12_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa16_wa16_update_0_write27_to_wa161_rd13_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa16_wa16_update_0_write29_to_wa161_rd14_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa16_wa16_update_0_write31_to_wa161_rd15_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa16_wa16_update_0_write5_to_wa161_rd2_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa16_wa16_update_0_write7_to_wa161_rd3_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa16_wa16_update_0_write9_to_wa161_rd4_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa16_wa16_update_0_write11_to_wa161_rd5_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa16_wa16_update_0_write13_to_wa161_rd6_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa16_wa16_update_0_write15_to_wa161_rd7_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa16_wa16_update_0_write17_to_wa161_rd8_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa16_wa16_update_0_write19_to_wa161_rd9_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct wa16_cache {
  // # of banks: 32
  wa16_wa16_update_0_write0_to_wa160_rd0_cache wa16_wa16_update_0_write0_to_wa160_rd0;
  wa16_wa16_update_0_write2_to_wa160_rd1_cache wa16_wa16_update_0_write2_to_wa160_rd1;
  wa16_wa16_update_0_write20_to_wa160_rd10_cache wa16_wa16_update_0_write20_to_wa160_rd10;
  wa16_wa16_update_0_write22_to_wa160_rd11_cache wa16_wa16_update_0_write22_to_wa160_rd11;
  wa16_wa16_update_0_write24_to_wa160_rd12_cache wa16_wa16_update_0_write24_to_wa160_rd12;
  wa16_wa16_update_0_write26_to_wa160_rd13_cache wa16_wa16_update_0_write26_to_wa160_rd13;
  wa16_wa16_update_0_write28_to_wa160_rd14_cache wa16_wa16_update_0_write28_to_wa160_rd14;
  wa16_wa16_update_0_write30_to_wa160_rd15_cache wa16_wa16_update_0_write30_to_wa160_rd15;
  wa16_wa16_update_0_write4_to_wa160_rd2_cache wa16_wa16_update_0_write4_to_wa160_rd2;
  wa16_wa16_update_0_write6_to_wa160_rd3_cache wa16_wa16_update_0_write6_to_wa160_rd3;
  wa16_wa16_update_0_write8_to_wa160_rd4_cache wa16_wa16_update_0_write8_to_wa160_rd4;
  wa16_wa16_update_0_write10_to_wa160_rd5_cache wa16_wa16_update_0_write10_to_wa160_rd5;
  wa16_wa16_update_0_write12_to_wa160_rd6_cache wa16_wa16_update_0_write12_to_wa160_rd6;
  wa16_wa16_update_0_write14_to_wa160_rd7_cache wa16_wa16_update_0_write14_to_wa160_rd7;
  wa16_wa16_update_0_write16_to_wa160_rd8_cache wa16_wa16_update_0_write16_to_wa160_rd8;
  wa16_wa16_update_0_write18_to_wa160_rd9_cache wa16_wa16_update_0_write18_to_wa160_rd9;
  wa16_wa16_update_0_write1_to_wa161_rd0_cache wa16_wa16_update_0_write1_to_wa161_rd0;
  wa16_wa16_update_0_write3_to_wa161_rd1_cache wa16_wa16_update_0_write3_to_wa161_rd1;
  wa16_wa16_update_0_write21_to_wa161_rd10_cache wa16_wa16_update_0_write21_to_wa161_rd10;
  wa16_wa16_update_0_write23_to_wa161_rd11_cache wa16_wa16_update_0_write23_to_wa161_rd11;
  wa16_wa16_update_0_write25_to_wa161_rd12_cache wa16_wa16_update_0_write25_to_wa161_rd12;
  wa16_wa16_update_0_write27_to_wa161_rd13_cache wa16_wa16_update_0_write27_to_wa161_rd13;
  wa16_wa16_update_0_write29_to_wa161_rd14_cache wa16_wa16_update_0_write29_to_wa161_rd14;
  wa16_wa16_update_0_write31_to_wa161_rd15_cache wa16_wa16_update_0_write31_to_wa161_rd15;
  wa16_wa16_update_0_write5_to_wa161_rd2_cache wa16_wa16_update_0_write5_to_wa161_rd2;
  wa16_wa16_update_0_write7_to_wa161_rd3_cache wa16_wa16_update_0_write7_to_wa161_rd3;
  wa16_wa16_update_0_write9_to_wa161_rd4_cache wa16_wa16_update_0_write9_to_wa161_rd4;
  wa16_wa16_update_0_write11_to_wa161_rd5_cache wa16_wa16_update_0_write11_to_wa161_rd5;
  wa16_wa16_update_0_write13_to_wa161_rd6_cache wa16_wa16_update_0_write13_to_wa161_rd6;
  wa16_wa16_update_0_write15_to_wa161_rd7_cache wa16_wa16_update_0_write15_to_wa161_rd7;
  wa16_wa16_update_0_write17_to_wa161_rd8_cache wa16_wa16_update_0_write17_to_wa161_rd8;
  wa16_wa16_update_0_write19_to_wa161_rd9_cache wa16_wa16_update_0_write19_to_wa161_rd9;
};



inline void wa16_wa16_update_0_write0_write(hw_uint<16>& wa16_wa16_update_0_write0, wa16_cache& wa16, int d0, int d1, int dynamic_address) {
  wa16.wa16_wa16_update_0_write0_to_wa160_rd0.push(wa16_wa16_update_0_write0);
}

inline void wa16_wa16_update_0_write1_write(hw_uint<16>& wa16_wa16_update_0_write1, wa16_cache& wa16, int d0, int d1, int dynamic_address) {
  wa16.wa16_wa16_update_0_write1_to_wa161_rd0.push(wa16_wa16_update_0_write1);
}

inline void wa16_wa16_update_0_write10_write(hw_uint<16>& wa16_wa16_update_0_write10, wa16_cache& wa16, int d0, int d1, int dynamic_address) {
  wa16.wa16_wa16_update_0_write10_to_wa160_rd5.push(wa16_wa16_update_0_write10);
}

inline void wa16_wa16_update_0_write11_write(hw_uint<16>& wa16_wa16_update_0_write11, wa16_cache& wa16, int d0, int d1, int dynamic_address) {
  wa16.wa16_wa16_update_0_write11_to_wa161_rd5.push(wa16_wa16_update_0_write11);
}

inline void wa16_wa16_update_0_write12_write(hw_uint<16>& wa16_wa16_update_0_write12, wa16_cache& wa16, int d0, int d1, int dynamic_address) {
  wa16.wa16_wa16_update_0_write12_to_wa160_rd6.push(wa16_wa16_update_0_write12);
}

inline void wa16_wa16_update_0_write13_write(hw_uint<16>& wa16_wa16_update_0_write13, wa16_cache& wa16, int d0, int d1, int dynamic_address) {
  wa16.wa16_wa16_update_0_write13_to_wa161_rd6.push(wa16_wa16_update_0_write13);
}

inline void wa16_wa16_update_0_write14_write(hw_uint<16>& wa16_wa16_update_0_write14, wa16_cache& wa16, int d0, int d1, int dynamic_address) {
  wa16.wa16_wa16_update_0_write14_to_wa160_rd7.push(wa16_wa16_update_0_write14);
}

inline void wa16_wa16_update_0_write15_write(hw_uint<16>& wa16_wa16_update_0_write15, wa16_cache& wa16, int d0, int d1, int dynamic_address) {
  wa16.wa16_wa16_update_0_write15_to_wa161_rd7.push(wa16_wa16_update_0_write15);
}

inline void wa16_wa16_update_0_write16_write(hw_uint<16>& wa16_wa16_update_0_write16, wa16_cache& wa16, int d0, int d1, int dynamic_address) {
  wa16.wa16_wa16_update_0_write16_to_wa160_rd8.push(wa16_wa16_update_0_write16);
}

inline void wa16_wa16_update_0_write17_write(hw_uint<16>& wa16_wa16_update_0_write17, wa16_cache& wa16, int d0, int d1, int dynamic_address) {
  wa16.wa16_wa16_update_0_write17_to_wa161_rd8.push(wa16_wa16_update_0_write17);
}

inline void wa16_wa16_update_0_write18_write(hw_uint<16>& wa16_wa16_update_0_write18, wa16_cache& wa16, int d0, int d1, int dynamic_address) {
  wa16.wa16_wa16_update_0_write18_to_wa160_rd9.push(wa16_wa16_update_0_write18);
}

inline void wa16_wa16_update_0_write19_write(hw_uint<16>& wa16_wa16_update_0_write19, wa16_cache& wa16, int d0, int d1, int dynamic_address) {
  wa16.wa16_wa16_update_0_write19_to_wa161_rd9.push(wa16_wa16_update_0_write19);
}

inline void wa16_wa16_update_0_write2_write(hw_uint<16>& wa16_wa16_update_0_write2, wa16_cache& wa16, int d0, int d1, int dynamic_address) {
  wa16.wa16_wa16_update_0_write2_to_wa160_rd1.push(wa16_wa16_update_0_write2);
}

inline void wa16_wa16_update_0_write20_write(hw_uint<16>& wa16_wa16_update_0_write20, wa16_cache& wa16, int d0, int d1, int dynamic_address) {
  wa16.wa16_wa16_update_0_write20_to_wa160_rd10.push(wa16_wa16_update_0_write20);
}

inline void wa16_wa16_update_0_write21_write(hw_uint<16>& wa16_wa16_update_0_write21, wa16_cache& wa16, int d0, int d1, int dynamic_address) {
  wa16.wa16_wa16_update_0_write21_to_wa161_rd10.push(wa16_wa16_update_0_write21);
}

inline void wa16_wa16_update_0_write22_write(hw_uint<16>& wa16_wa16_update_0_write22, wa16_cache& wa16, int d0, int d1, int dynamic_address) {
  wa16.wa16_wa16_update_0_write22_to_wa160_rd11.push(wa16_wa16_update_0_write22);
}

inline void wa16_wa16_update_0_write23_write(hw_uint<16>& wa16_wa16_update_0_write23, wa16_cache& wa16, int d0, int d1, int dynamic_address) {
  wa16.wa16_wa16_update_0_write23_to_wa161_rd11.push(wa16_wa16_update_0_write23);
}

inline void wa16_wa16_update_0_write24_write(hw_uint<16>& wa16_wa16_update_0_write24, wa16_cache& wa16, int d0, int d1, int dynamic_address) {
  wa16.wa16_wa16_update_0_write24_to_wa160_rd12.push(wa16_wa16_update_0_write24);
}

inline void wa16_wa16_update_0_write25_write(hw_uint<16>& wa16_wa16_update_0_write25, wa16_cache& wa16, int d0, int d1, int dynamic_address) {
  wa16.wa16_wa16_update_0_write25_to_wa161_rd12.push(wa16_wa16_update_0_write25);
}

inline void wa16_wa16_update_0_write26_write(hw_uint<16>& wa16_wa16_update_0_write26, wa16_cache& wa16, int d0, int d1, int dynamic_address) {
  wa16.wa16_wa16_update_0_write26_to_wa160_rd13.push(wa16_wa16_update_0_write26);
}

inline void wa16_wa16_update_0_write27_write(hw_uint<16>& wa16_wa16_update_0_write27, wa16_cache& wa16, int d0, int d1, int dynamic_address) {
  wa16.wa16_wa16_update_0_write27_to_wa161_rd13.push(wa16_wa16_update_0_write27);
}

inline void wa16_wa16_update_0_write28_write(hw_uint<16>& wa16_wa16_update_0_write28, wa16_cache& wa16, int d0, int d1, int dynamic_address) {
  wa16.wa16_wa16_update_0_write28_to_wa160_rd14.push(wa16_wa16_update_0_write28);
}

inline void wa16_wa16_update_0_write29_write(hw_uint<16>& wa16_wa16_update_0_write29, wa16_cache& wa16, int d0, int d1, int dynamic_address) {
  wa16.wa16_wa16_update_0_write29_to_wa161_rd14.push(wa16_wa16_update_0_write29);
}

inline void wa16_wa16_update_0_write3_write(hw_uint<16>& wa16_wa16_update_0_write3, wa16_cache& wa16, int d0, int d1, int dynamic_address) {
  wa16.wa16_wa16_update_0_write3_to_wa161_rd1.push(wa16_wa16_update_0_write3);
}

inline void wa16_wa16_update_0_write30_write(hw_uint<16>& wa16_wa16_update_0_write30, wa16_cache& wa16, int d0, int d1, int dynamic_address) {
  wa16.wa16_wa16_update_0_write30_to_wa160_rd15.push(wa16_wa16_update_0_write30);
}

inline void wa16_wa16_update_0_write31_write(hw_uint<16>& wa16_wa16_update_0_write31, wa16_cache& wa16, int d0, int d1, int dynamic_address) {
  wa16.wa16_wa16_update_0_write31_to_wa161_rd15.push(wa16_wa16_update_0_write31);
}

inline void wa16_wa16_update_0_write4_write(hw_uint<16>& wa16_wa16_update_0_write4, wa16_cache& wa16, int d0, int d1, int dynamic_address) {
  wa16.wa16_wa16_update_0_write4_to_wa160_rd2.push(wa16_wa16_update_0_write4);
}

inline void wa16_wa16_update_0_write5_write(hw_uint<16>& wa16_wa16_update_0_write5, wa16_cache& wa16, int d0, int d1, int dynamic_address) {
  wa16.wa16_wa16_update_0_write5_to_wa161_rd2.push(wa16_wa16_update_0_write5);
}

inline void wa16_wa16_update_0_write6_write(hw_uint<16>& wa16_wa16_update_0_write6, wa16_cache& wa16, int d0, int d1, int dynamic_address) {
  wa16.wa16_wa16_update_0_write6_to_wa160_rd3.push(wa16_wa16_update_0_write6);
}

inline void wa16_wa16_update_0_write7_write(hw_uint<16>& wa16_wa16_update_0_write7, wa16_cache& wa16, int d0, int d1, int dynamic_address) {
  wa16.wa16_wa16_update_0_write7_to_wa161_rd3.push(wa16_wa16_update_0_write7);
}

inline void wa16_wa16_update_0_write8_write(hw_uint<16>& wa16_wa16_update_0_write8, wa16_cache& wa16, int d0, int d1, int dynamic_address) {
  wa16.wa16_wa16_update_0_write8_to_wa160_rd4.push(wa16_wa16_update_0_write8);
}

inline void wa16_wa16_update_0_write9_write(hw_uint<16>& wa16_wa16_update_0_write9, wa16_cache& wa16, int d0, int d1, int dynamic_address) {
  wa16.wa16_wa16_update_0_write9_to_wa161_rd4.push(wa16_wa16_update_0_write9);
}

inline hw_uint<16> wa160_rd0_select(wa16_cache& wa16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa160_rd0 read pattern: { wa160_update_0[d0, d1] -> wa16[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa160_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_wa16_wa16_update_0_write0 = wa16.wa16_wa16_update_0_write0_to_wa160_rd0.peek(/* one reader or all rams */ 0);
  return value_wa16_wa16_update_0_write0;
  return 0;
}

inline hw_uint<16> wa160_rd1_select(wa16_cache& wa16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa160_rd1 read pattern: { wa160_update_0[d0, d1] -> wa16[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa160_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_wa16_wa16_update_0_write2 = wa16.wa16_wa16_update_0_write2_to_wa160_rd1.peek(/* one reader or all rams */ 0);
  return value_wa16_wa16_update_0_write2;
  return 0;
}

inline hw_uint<16> wa160_rd10_select(wa16_cache& wa16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa160_rd10 read pattern: { wa160_update_0[d0, d1] -> wa16[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa160_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_wa16_wa16_update_0_write20 = wa16.wa16_wa16_update_0_write20_to_wa160_rd10.peek(/* one reader or all rams */ 0);
  return value_wa16_wa16_update_0_write20;
  return 0;
}

inline hw_uint<16> wa160_rd11_select(wa16_cache& wa16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa160_rd11 read pattern: { wa160_update_0[d0, d1] -> wa16[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa160_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_wa16_wa16_update_0_write22 = wa16.wa16_wa16_update_0_write22_to_wa160_rd11.peek(/* one reader or all rams */ 0);
  return value_wa16_wa16_update_0_write22;
  return 0;
}

inline hw_uint<16> wa160_rd12_select(wa16_cache& wa16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa160_rd12 read pattern: { wa160_update_0[d0, d1] -> wa16[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa160_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_wa16_wa16_update_0_write24 = wa16.wa16_wa16_update_0_write24_to_wa160_rd12.peek(/* one reader or all rams */ 0);
  return value_wa16_wa16_update_0_write24;
  return 0;
}

inline hw_uint<16> wa160_rd13_select(wa16_cache& wa16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa160_rd13 read pattern: { wa160_update_0[d0, d1] -> wa16[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa160_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_wa16_wa16_update_0_write26 = wa16.wa16_wa16_update_0_write26_to_wa160_rd13.peek(/* one reader or all rams */ 0);
  return value_wa16_wa16_update_0_write26;
  return 0;
}

inline hw_uint<16> wa160_rd14_select(wa16_cache& wa16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa160_rd14 read pattern: { wa160_update_0[d0, d1] -> wa16[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa160_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_wa16_wa16_update_0_write28 = wa16.wa16_wa16_update_0_write28_to_wa160_rd14.peek(/* one reader or all rams */ 0);
  return value_wa16_wa16_update_0_write28;
  return 0;
}

inline hw_uint<16> wa160_rd15_select(wa16_cache& wa16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa160_rd15 read pattern: { wa160_update_0[d0, d1] -> wa16[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa160_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_wa16_wa16_update_0_write30 = wa16.wa16_wa16_update_0_write30_to_wa160_rd15.peek(/* one reader or all rams */ 0);
  return value_wa16_wa16_update_0_write30;
  return 0;
}

inline hw_uint<16> wa160_rd2_select(wa16_cache& wa16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa160_rd2 read pattern: { wa160_update_0[d0, d1] -> wa16[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa160_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_wa16_wa16_update_0_write4 = wa16.wa16_wa16_update_0_write4_to_wa160_rd2.peek(/* one reader or all rams */ 0);
  return value_wa16_wa16_update_0_write4;
  return 0;
}

inline hw_uint<16> wa160_rd3_select(wa16_cache& wa16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa160_rd3 read pattern: { wa160_update_0[d0, d1] -> wa16[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa160_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_wa16_wa16_update_0_write6 = wa16.wa16_wa16_update_0_write6_to_wa160_rd3.peek(/* one reader or all rams */ 0);
  return value_wa16_wa16_update_0_write6;
  return 0;
}

inline hw_uint<16> wa160_rd4_select(wa16_cache& wa16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa160_rd4 read pattern: { wa160_update_0[d0, d1] -> wa16[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa160_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_wa16_wa16_update_0_write8 = wa16.wa16_wa16_update_0_write8_to_wa160_rd4.peek(/* one reader or all rams */ 0);
  return value_wa16_wa16_update_0_write8;
  return 0;
}

inline hw_uint<16> wa160_rd5_select(wa16_cache& wa16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa160_rd5 read pattern: { wa160_update_0[d0, d1] -> wa16[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa160_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_wa16_wa16_update_0_write10 = wa16.wa16_wa16_update_0_write10_to_wa160_rd5.peek(/* one reader or all rams */ 0);
  return value_wa16_wa16_update_0_write10;
  return 0;
}

inline hw_uint<16> wa160_rd6_select(wa16_cache& wa16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa160_rd6 read pattern: { wa160_update_0[d0, d1] -> wa16[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa160_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_wa16_wa16_update_0_write12 = wa16.wa16_wa16_update_0_write12_to_wa160_rd6.peek(/* one reader or all rams */ 0);
  return value_wa16_wa16_update_0_write12;
  return 0;
}

inline hw_uint<16> wa160_rd7_select(wa16_cache& wa16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa160_rd7 read pattern: { wa160_update_0[d0, d1] -> wa16[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa160_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_wa16_wa16_update_0_write14 = wa16.wa16_wa16_update_0_write14_to_wa160_rd7.peek(/* one reader or all rams */ 0);
  return value_wa16_wa16_update_0_write14;
  return 0;
}

inline hw_uint<16> wa160_rd8_select(wa16_cache& wa16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa160_rd8 read pattern: { wa160_update_0[d0, d1] -> wa16[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa160_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_wa16_wa16_update_0_write16 = wa16.wa16_wa16_update_0_write16_to_wa160_rd8.peek(/* one reader or all rams */ 0);
  return value_wa16_wa16_update_0_write16;
  return 0;
}

inline hw_uint<16> wa160_rd9_select(wa16_cache& wa16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa160_rd9 read pattern: { wa160_update_0[d0, d1] -> wa16[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa160_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_wa16_wa16_update_0_write18 = wa16.wa16_wa16_update_0_write18_to_wa160_rd9.peek(/* one reader or all rams */ 0);
  return value_wa16_wa16_update_0_write18;
  return 0;
}

inline hw_uint<16> wa161_rd0_select(wa16_cache& wa16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa161_rd0 read pattern: { wa161_update_0[d0, d1] -> wa16[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa161_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_wa16_wa16_update_0_write1 = wa16.wa16_wa16_update_0_write1_to_wa161_rd0.peek(/* one reader or all rams */ 0);
  return value_wa16_wa16_update_0_write1;
  return 0;
}

inline hw_uint<16> wa161_rd1_select(wa16_cache& wa16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa161_rd1 read pattern: { wa161_update_0[d0, d1] -> wa16[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa161_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_wa16_wa16_update_0_write3 = wa16.wa16_wa16_update_0_write3_to_wa161_rd1.peek(/* one reader or all rams */ 0);
  return value_wa16_wa16_update_0_write3;
  return 0;
}

inline hw_uint<16> wa161_rd10_select(wa16_cache& wa16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa161_rd10 read pattern: { wa161_update_0[d0, d1] -> wa16[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa161_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_wa16_wa16_update_0_write21 = wa16.wa16_wa16_update_0_write21_to_wa161_rd10.peek(/* one reader or all rams */ 0);
  return value_wa16_wa16_update_0_write21;
  return 0;
}

inline hw_uint<16> wa161_rd11_select(wa16_cache& wa16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa161_rd11 read pattern: { wa161_update_0[d0, d1] -> wa16[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa161_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_wa16_wa16_update_0_write23 = wa16.wa16_wa16_update_0_write23_to_wa161_rd11.peek(/* one reader or all rams */ 0);
  return value_wa16_wa16_update_0_write23;
  return 0;
}

inline hw_uint<16> wa161_rd12_select(wa16_cache& wa16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa161_rd12 read pattern: { wa161_update_0[d0, d1] -> wa16[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa161_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_wa16_wa16_update_0_write25 = wa16.wa16_wa16_update_0_write25_to_wa161_rd12.peek(/* one reader or all rams */ 0);
  return value_wa16_wa16_update_0_write25;
  return 0;
}

inline hw_uint<16> wa161_rd13_select(wa16_cache& wa16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa161_rd13 read pattern: { wa161_update_0[d0, d1] -> wa16[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa161_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_wa16_wa16_update_0_write27 = wa16.wa16_wa16_update_0_write27_to_wa161_rd13.peek(/* one reader or all rams */ 0);
  return value_wa16_wa16_update_0_write27;
  return 0;
}

inline hw_uint<16> wa161_rd14_select(wa16_cache& wa16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa161_rd14 read pattern: { wa161_update_0[d0, d1] -> wa16[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa161_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_wa16_wa16_update_0_write29 = wa16.wa16_wa16_update_0_write29_to_wa161_rd14.peek(/* one reader or all rams */ 0);
  return value_wa16_wa16_update_0_write29;
  return 0;
}

inline hw_uint<16> wa161_rd15_select(wa16_cache& wa16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa161_rd15 read pattern: { wa161_update_0[d0, d1] -> wa16[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa161_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_wa16_wa16_update_0_write31 = wa16.wa16_wa16_update_0_write31_to_wa161_rd15.peek(/* one reader or all rams */ 0);
  return value_wa16_wa16_update_0_write31;
  return 0;
}

inline hw_uint<16> wa161_rd2_select(wa16_cache& wa16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa161_rd2 read pattern: { wa161_update_0[d0, d1] -> wa16[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa161_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_wa16_wa16_update_0_write5 = wa16.wa16_wa16_update_0_write5_to_wa161_rd2.peek(/* one reader or all rams */ 0);
  return value_wa16_wa16_update_0_write5;
  return 0;
}

inline hw_uint<16> wa161_rd3_select(wa16_cache& wa16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa161_rd3 read pattern: { wa161_update_0[d0, d1] -> wa16[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa161_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_wa16_wa16_update_0_write7 = wa16.wa16_wa16_update_0_write7_to_wa161_rd3.peek(/* one reader or all rams */ 0);
  return value_wa16_wa16_update_0_write7;
  return 0;
}

inline hw_uint<16> wa161_rd4_select(wa16_cache& wa16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa161_rd4 read pattern: { wa161_update_0[d0, d1] -> wa16[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa161_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_wa16_wa16_update_0_write9 = wa16.wa16_wa16_update_0_write9_to_wa161_rd4.peek(/* one reader or all rams */ 0);
  return value_wa16_wa16_update_0_write9;
  return 0;
}

inline hw_uint<16> wa161_rd5_select(wa16_cache& wa16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa161_rd5 read pattern: { wa161_update_0[d0, d1] -> wa16[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa161_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_wa16_wa16_update_0_write11 = wa16.wa16_wa16_update_0_write11_to_wa161_rd5.peek(/* one reader or all rams */ 0);
  return value_wa16_wa16_update_0_write11;
  return 0;
}

inline hw_uint<16> wa161_rd6_select(wa16_cache& wa16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa161_rd6 read pattern: { wa161_update_0[d0, d1] -> wa16[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa161_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_wa16_wa16_update_0_write13 = wa16.wa16_wa16_update_0_write13_to_wa161_rd6.peek(/* one reader or all rams */ 0);
  return value_wa16_wa16_update_0_write13;
  return 0;
}

inline hw_uint<16> wa161_rd7_select(wa16_cache& wa16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa161_rd7 read pattern: { wa161_update_0[d0, d1] -> wa16[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa161_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_wa16_wa16_update_0_write15 = wa16.wa16_wa16_update_0_write15_to_wa161_rd7.peek(/* one reader or all rams */ 0);
  return value_wa16_wa16_update_0_write15;
  return 0;
}

inline hw_uint<16> wa161_rd8_select(wa16_cache& wa16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa161_rd8 read pattern: { wa161_update_0[d0, d1] -> wa16[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa161_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_wa16_wa16_update_0_write17 = wa16.wa16_wa16_update_0_write17_to_wa161_rd8.peek(/* one reader or all rams */ 0);
  return value_wa16_wa16_update_0_write17;
  return 0;
}

inline hw_uint<16> wa161_rd9_select(wa16_cache& wa16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // wa161_rd9 read pattern: { wa161_update_0[d0, d1] -> wa16[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { wa161_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_wa16_wa16_update_0_write19 = wa16.wa16_wa16_update_0_write19_to_wa161_rd9.peek(/* one reader or all rams */ 0);
  return value_wa16_wa16_update_0_write19;
  return 0;
}

// # of bundles = 3
// wa160_update_0_read
//	wa160_rd0
//	wa160_rd1
//	wa160_rd2
//	wa160_rd3
//	wa160_rd4
//	wa160_rd5
//	wa160_rd6
//	wa160_rd7
//	wa160_rd8
//	wa160_rd9
//	wa160_rd10
//	wa160_rd11
//	wa160_rd12
//	wa160_rd13
//	wa160_rd14
//	wa160_rd15
inline hw_uint<256> wa16_wa160_update_0_read_bundle_read(wa16_cache& wa16, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 16
    // wa160_rd0
    // wa160_rd1
    // wa160_rd2
    // wa160_rd3
    // wa160_rd4
    // wa160_rd5
    // wa160_rd6
    // wa160_rd7
    // wa160_rd8
    // wa160_rd9
    // wa160_rd10
    // wa160_rd11
    // wa160_rd12
    // wa160_rd13
    // wa160_rd14
    // wa160_rd15

	hw_uint<256> result;
	hw_uint<16> wa160_rd0_res = wa160_rd0_select(wa16, d0, d1, dynamic_address);
	set_at<0, 256>(result, wa160_rd0_res);
	hw_uint<16> wa160_rd1_res = wa160_rd1_select(wa16, d0, d1, dynamic_address);
	set_at<16, 256>(result, wa160_rd1_res);
	hw_uint<16> wa160_rd2_res = wa160_rd2_select(wa16, d0, d1, dynamic_address);
	set_at<32, 256>(result, wa160_rd2_res);
	hw_uint<16> wa160_rd3_res = wa160_rd3_select(wa16, d0, d1, dynamic_address);
	set_at<48, 256>(result, wa160_rd3_res);
	hw_uint<16> wa160_rd4_res = wa160_rd4_select(wa16, d0, d1, dynamic_address);
	set_at<64, 256>(result, wa160_rd4_res);
	hw_uint<16> wa160_rd5_res = wa160_rd5_select(wa16, d0, d1, dynamic_address);
	set_at<80, 256>(result, wa160_rd5_res);
	hw_uint<16> wa160_rd6_res = wa160_rd6_select(wa16, d0, d1, dynamic_address);
	set_at<96, 256>(result, wa160_rd6_res);
	hw_uint<16> wa160_rd7_res = wa160_rd7_select(wa16, d0, d1, dynamic_address);
	set_at<112, 256>(result, wa160_rd7_res);
	hw_uint<16> wa160_rd8_res = wa160_rd8_select(wa16, d0, d1, dynamic_address);
	set_at<128, 256>(result, wa160_rd8_res);
	hw_uint<16> wa160_rd9_res = wa160_rd9_select(wa16, d0, d1, dynamic_address);
	set_at<144, 256>(result, wa160_rd9_res);
	hw_uint<16> wa160_rd10_res = wa160_rd10_select(wa16, d0, d1, dynamic_address);
	set_at<160, 256>(result, wa160_rd10_res);
	hw_uint<16> wa160_rd11_res = wa160_rd11_select(wa16, d0, d1, dynamic_address);
	set_at<176, 256>(result, wa160_rd11_res);
	hw_uint<16> wa160_rd12_res = wa160_rd12_select(wa16, d0, d1, dynamic_address);
	set_at<192, 256>(result, wa160_rd12_res);
	hw_uint<16> wa160_rd13_res = wa160_rd13_select(wa16, d0, d1, dynamic_address);
	set_at<208, 256>(result, wa160_rd13_res);
	hw_uint<16> wa160_rd14_res = wa160_rd14_select(wa16, d0, d1, dynamic_address);
	set_at<224, 256>(result, wa160_rd14_res);
	hw_uint<16> wa160_rd15_res = wa160_rd15_select(wa16, d0, d1, dynamic_address);
	set_at<240, 256>(result, wa160_rd15_res);
	return result;
}

// wa161_update_0_read
//	wa161_rd0
//	wa161_rd1
//	wa161_rd2
//	wa161_rd3
//	wa161_rd4
//	wa161_rd5
//	wa161_rd6
//	wa161_rd7
//	wa161_rd8
//	wa161_rd9
//	wa161_rd10
//	wa161_rd11
//	wa161_rd12
//	wa161_rd13
//	wa161_rd14
//	wa161_rd15
inline hw_uint<256> wa16_wa161_update_0_read_bundle_read(wa16_cache& wa16, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 16
    // wa161_rd0
    // wa161_rd1
    // wa161_rd2
    // wa161_rd3
    // wa161_rd4
    // wa161_rd5
    // wa161_rd6
    // wa161_rd7
    // wa161_rd8
    // wa161_rd9
    // wa161_rd10
    // wa161_rd11
    // wa161_rd12
    // wa161_rd13
    // wa161_rd14
    // wa161_rd15

	hw_uint<256> result;
	hw_uint<16> wa161_rd0_res = wa161_rd0_select(wa16, d0, d1, dynamic_address);
	set_at<0, 256>(result, wa161_rd0_res);
	hw_uint<16> wa161_rd1_res = wa161_rd1_select(wa16, d0, d1, dynamic_address);
	set_at<16, 256>(result, wa161_rd1_res);
	hw_uint<16> wa161_rd2_res = wa161_rd2_select(wa16, d0, d1, dynamic_address);
	set_at<32, 256>(result, wa161_rd2_res);
	hw_uint<16> wa161_rd3_res = wa161_rd3_select(wa16, d0, d1, dynamic_address);
	set_at<48, 256>(result, wa161_rd3_res);
	hw_uint<16> wa161_rd4_res = wa161_rd4_select(wa16, d0, d1, dynamic_address);
	set_at<64, 256>(result, wa161_rd4_res);
	hw_uint<16> wa161_rd5_res = wa161_rd5_select(wa16, d0, d1, dynamic_address);
	set_at<80, 256>(result, wa161_rd5_res);
	hw_uint<16> wa161_rd6_res = wa161_rd6_select(wa16, d0, d1, dynamic_address);
	set_at<96, 256>(result, wa161_rd6_res);
	hw_uint<16> wa161_rd7_res = wa161_rd7_select(wa16, d0, d1, dynamic_address);
	set_at<112, 256>(result, wa161_rd7_res);
	hw_uint<16> wa161_rd8_res = wa161_rd8_select(wa16, d0, d1, dynamic_address);
	set_at<128, 256>(result, wa161_rd8_res);
	hw_uint<16> wa161_rd9_res = wa161_rd9_select(wa16, d0, d1, dynamic_address);
	set_at<144, 256>(result, wa161_rd9_res);
	hw_uint<16> wa161_rd10_res = wa161_rd10_select(wa16, d0, d1, dynamic_address);
	set_at<160, 256>(result, wa161_rd10_res);
	hw_uint<16> wa161_rd11_res = wa161_rd11_select(wa16, d0, d1, dynamic_address);
	set_at<176, 256>(result, wa161_rd11_res);
	hw_uint<16> wa161_rd12_res = wa161_rd12_select(wa16, d0, d1, dynamic_address);
	set_at<192, 256>(result, wa161_rd12_res);
	hw_uint<16> wa161_rd13_res = wa161_rd13_select(wa16, d0, d1, dynamic_address);
	set_at<208, 256>(result, wa161_rd13_res);
	hw_uint<16> wa161_rd14_res = wa161_rd14_select(wa16, d0, d1, dynamic_address);
	set_at<224, 256>(result, wa161_rd14_res);
	hw_uint<16> wa161_rd15_res = wa161_rd15_select(wa16, d0, d1, dynamic_address);
	set_at<240, 256>(result, wa161_rd15_res);
	return result;
}

// wa16_update_0_write
//	wa16_wa16_update_0_write0
//	wa16_wa16_update_0_write1
//	wa16_wa16_update_0_write2
//	wa16_wa16_update_0_write3
//	wa16_wa16_update_0_write4
//	wa16_wa16_update_0_write5
//	wa16_wa16_update_0_write6
//	wa16_wa16_update_0_write7
//	wa16_wa16_update_0_write8
//	wa16_wa16_update_0_write9
//	wa16_wa16_update_0_write10
//	wa16_wa16_update_0_write11
//	wa16_wa16_update_0_write12
//	wa16_wa16_update_0_write13
//	wa16_wa16_update_0_write14
//	wa16_wa16_update_0_write15
//	wa16_wa16_update_0_write16
//	wa16_wa16_update_0_write17
//	wa16_wa16_update_0_write18
//	wa16_wa16_update_0_write19
//	wa16_wa16_update_0_write20
//	wa16_wa16_update_0_write21
//	wa16_wa16_update_0_write22
//	wa16_wa16_update_0_write23
//	wa16_wa16_update_0_write24
//	wa16_wa16_update_0_write25
//	wa16_wa16_update_0_write26
//	wa16_wa16_update_0_write27
//	wa16_wa16_update_0_write28
//	wa16_wa16_update_0_write29
//	wa16_wa16_update_0_write30
//	wa16_wa16_update_0_write31
inline void wa16_wa16_update_0_write_bundle_write(hw_uint<512>& wa16_update_0_write, wa16_cache& wa16, int d0, int d1, int dynamic_address) {
	hw_uint<16> wa16_wa16_update_0_write0_res = wa16_update_0_write.extract<0, 15>();
	wa16_wa16_update_0_write0_write(wa16_wa16_update_0_write0_res, wa16, d0, d1, dynamic_address);
	hw_uint<16> wa16_wa16_update_0_write1_res = wa16_update_0_write.extract<16, 31>();
	wa16_wa16_update_0_write1_write(wa16_wa16_update_0_write1_res, wa16, d0, d1, dynamic_address);
	hw_uint<16> wa16_wa16_update_0_write2_res = wa16_update_0_write.extract<32, 47>();
	wa16_wa16_update_0_write2_write(wa16_wa16_update_0_write2_res, wa16, d0, d1, dynamic_address);
	hw_uint<16> wa16_wa16_update_0_write3_res = wa16_update_0_write.extract<48, 63>();
	wa16_wa16_update_0_write3_write(wa16_wa16_update_0_write3_res, wa16, d0, d1, dynamic_address);
	hw_uint<16> wa16_wa16_update_0_write4_res = wa16_update_0_write.extract<64, 79>();
	wa16_wa16_update_0_write4_write(wa16_wa16_update_0_write4_res, wa16, d0, d1, dynamic_address);
	hw_uint<16> wa16_wa16_update_0_write5_res = wa16_update_0_write.extract<80, 95>();
	wa16_wa16_update_0_write5_write(wa16_wa16_update_0_write5_res, wa16, d0, d1, dynamic_address);
	hw_uint<16> wa16_wa16_update_0_write6_res = wa16_update_0_write.extract<96, 111>();
	wa16_wa16_update_0_write6_write(wa16_wa16_update_0_write6_res, wa16, d0, d1, dynamic_address);
	hw_uint<16> wa16_wa16_update_0_write7_res = wa16_update_0_write.extract<112, 127>();
	wa16_wa16_update_0_write7_write(wa16_wa16_update_0_write7_res, wa16, d0, d1, dynamic_address);
	hw_uint<16> wa16_wa16_update_0_write8_res = wa16_update_0_write.extract<128, 143>();
	wa16_wa16_update_0_write8_write(wa16_wa16_update_0_write8_res, wa16, d0, d1, dynamic_address);
	hw_uint<16> wa16_wa16_update_0_write9_res = wa16_update_0_write.extract<144, 159>();
	wa16_wa16_update_0_write9_write(wa16_wa16_update_0_write9_res, wa16, d0, d1, dynamic_address);
	hw_uint<16> wa16_wa16_update_0_write10_res = wa16_update_0_write.extract<160, 175>();
	wa16_wa16_update_0_write10_write(wa16_wa16_update_0_write10_res, wa16, d0, d1, dynamic_address);
	hw_uint<16> wa16_wa16_update_0_write11_res = wa16_update_0_write.extract<176, 191>();
	wa16_wa16_update_0_write11_write(wa16_wa16_update_0_write11_res, wa16, d0, d1, dynamic_address);
	hw_uint<16> wa16_wa16_update_0_write12_res = wa16_update_0_write.extract<192, 207>();
	wa16_wa16_update_0_write12_write(wa16_wa16_update_0_write12_res, wa16, d0, d1, dynamic_address);
	hw_uint<16> wa16_wa16_update_0_write13_res = wa16_update_0_write.extract<208, 223>();
	wa16_wa16_update_0_write13_write(wa16_wa16_update_0_write13_res, wa16, d0, d1, dynamic_address);
	hw_uint<16> wa16_wa16_update_0_write14_res = wa16_update_0_write.extract<224, 239>();
	wa16_wa16_update_0_write14_write(wa16_wa16_update_0_write14_res, wa16, d0, d1, dynamic_address);
	hw_uint<16> wa16_wa16_update_0_write15_res = wa16_update_0_write.extract<240, 255>();
	wa16_wa16_update_0_write15_write(wa16_wa16_update_0_write15_res, wa16, d0, d1, dynamic_address);
	hw_uint<16> wa16_wa16_update_0_write16_res = wa16_update_0_write.extract<256, 271>();
	wa16_wa16_update_0_write16_write(wa16_wa16_update_0_write16_res, wa16, d0, d1, dynamic_address);
	hw_uint<16> wa16_wa16_update_0_write17_res = wa16_update_0_write.extract<272, 287>();
	wa16_wa16_update_0_write17_write(wa16_wa16_update_0_write17_res, wa16, d0, d1, dynamic_address);
	hw_uint<16> wa16_wa16_update_0_write18_res = wa16_update_0_write.extract<288, 303>();
	wa16_wa16_update_0_write18_write(wa16_wa16_update_0_write18_res, wa16, d0, d1, dynamic_address);
	hw_uint<16> wa16_wa16_update_0_write19_res = wa16_update_0_write.extract<304, 319>();
	wa16_wa16_update_0_write19_write(wa16_wa16_update_0_write19_res, wa16, d0, d1, dynamic_address);
	hw_uint<16> wa16_wa16_update_0_write20_res = wa16_update_0_write.extract<320, 335>();
	wa16_wa16_update_0_write20_write(wa16_wa16_update_0_write20_res, wa16, d0, d1, dynamic_address);
	hw_uint<16> wa16_wa16_update_0_write21_res = wa16_update_0_write.extract<336, 351>();
	wa16_wa16_update_0_write21_write(wa16_wa16_update_0_write21_res, wa16, d0, d1, dynamic_address);
	hw_uint<16> wa16_wa16_update_0_write22_res = wa16_update_0_write.extract<352, 367>();
	wa16_wa16_update_0_write22_write(wa16_wa16_update_0_write22_res, wa16, d0, d1, dynamic_address);
	hw_uint<16> wa16_wa16_update_0_write23_res = wa16_update_0_write.extract<368, 383>();
	wa16_wa16_update_0_write23_write(wa16_wa16_update_0_write23_res, wa16, d0, d1, dynamic_address);
	hw_uint<16> wa16_wa16_update_0_write24_res = wa16_update_0_write.extract<384, 399>();
	wa16_wa16_update_0_write24_write(wa16_wa16_update_0_write24_res, wa16, d0, d1, dynamic_address);
	hw_uint<16> wa16_wa16_update_0_write25_res = wa16_update_0_write.extract<400, 415>();
	wa16_wa16_update_0_write25_write(wa16_wa16_update_0_write25_res, wa16, d0, d1, dynamic_address);
	hw_uint<16> wa16_wa16_update_0_write26_res = wa16_update_0_write.extract<416, 431>();
	wa16_wa16_update_0_write26_write(wa16_wa16_update_0_write26_res, wa16, d0, d1, dynamic_address);
	hw_uint<16> wa16_wa16_update_0_write27_res = wa16_update_0_write.extract<432, 447>();
	wa16_wa16_update_0_write27_write(wa16_wa16_update_0_write27_res, wa16, d0, d1, dynamic_address);
	hw_uint<16> wa16_wa16_update_0_write28_res = wa16_update_0_write.extract<448, 463>();
	wa16_wa16_update_0_write28_write(wa16_wa16_update_0_write28_res, wa16, d0, d1, dynamic_address);
	hw_uint<16> wa16_wa16_update_0_write29_res = wa16_update_0_write.extract<464, 479>();
	wa16_wa16_update_0_write29_write(wa16_wa16_update_0_write29_res, wa16, d0, d1, dynamic_address);
	hw_uint<16> wa16_wa16_update_0_write30_res = wa16_update_0_write.extract<480, 495>();
	wa16_wa16_update_0_write30_write(wa16_wa16_update_0_write30_res, wa16, d0, d1, dynamic_address);
	hw_uint<16> wa16_wa16_update_0_write31_res = wa16_update_0_write.extract<496, 511>();
	wa16_wa16_update_0_write31_write(wa16_wa16_update_0_write31_res, wa16, d0, d1, dynamic_address);
}

#include "hw_classes.h"

struct weight_sums_weight_sums_update_0_write0_merged_banks_2_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write1_merged_banks_2_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write10_merged_banks_2_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write11_merged_banks_2_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write12_merged_banks_2_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write13_merged_banks_2_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write14_merged_banks_2_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write15_merged_banks_2_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write16_merged_banks_2_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write17_merged_banks_2_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write18_merged_banks_2_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write19_merged_banks_2_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write2_merged_banks_2_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write20_merged_banks_2_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write21_merged_banks_2_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write22_merged_banks_2_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write23_merged_banks_2_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write24_merged_banks_2_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write25_merged_banks_2_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write26_merged_banks_2_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write27_merged_banks_2_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write28_merged_banks_2_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write29_merged_banks_2_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write3_merged_banks_2_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write30_merged_banks_2_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write31_merged_banks_2_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write4_merged_banks_2_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write5_merged_banks_2_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write6_merged_banks_2_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write7_merged_banks_2_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write8_merged_banks_2_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_weight_sums_update_0_write9_merged_banks_2_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	hw_uint<16> f1;


	inline hw_uint<16> peek_0() {
		return f1;
	}



	inline void push(const hw_uint<16> value) {
    // cap: 1
    f1 = value;
	}

};

struct weight_sums_cache {
  // # of banks: 32
  weight_sums_weight_sums_update_0_write0_merged_banks_2_cache weight_sums_weight_sums_update_0_write0_merged_banks_2;
  weight_sums_weight_sums_update_0_write1_merged_banks_2_cache weight_sums_weight_sums_update_0_write1_merged_banks_2;
  weight_sums_weight_sums_update_0_write10_merged_banks_2_cache weight_sums_weight_sums_update_0_write10_merged_banks_2;
  weight_sums_weight_sums_update_0_write11_merged_banks_2_cache weight_sums_weight_sums_update_0_write11_merged_banks_2;
  weight_sums_weight_sums_update_0_write12_merged_banks_2_cache weight_sums_weight_sums_update_0_write12_merged_banks_2;
  weight_sums_weight_sums_update_0_write13_merged_banks_2_cache weight_sums_weight_sums_update_0_write13_merged_banks_2;
  weight_sums_weight_sums_update_0_write14_merged_banks_2_cache weight_sums_weight_sums_update_0_write14_merged_banks_2;
  weight_sums_weight_sums_update_0_write15_merged_banks_2_cache weight_sums_weight_sums_update_0_write15_merged_banks_2;
  weight_sums_weight_sums_update_0_write16_merged_banks_2_cache weight_sums_weight_sums_update_0_write16_merged_banks_2;
  weight_sums_weight_sums_update_0_write17_merged_banks_2_cache weight_sums_weight_sums_update_0_write17_merged_banks_2;
  weight_sums_weight_sums_update_0_write18_merged_banks_2_cache weight_sums_weight_sums_update_0_write18_merged_banks_2;
  weight_sums_weight_sums_update_0_write19_merged_banks_2_cache weight_sums_weight_sums_update_0_write19_merged_banks_2;
  weight_sums_weight_sums_update_0_write2_merged_banks_2_cache weight_sums_weight_sums_update_0_write2_merged_banks_2;
  weight_sums_weight_sums_update_0_write20_merged_banks_2_cache weight_sums_weight_sums_update_0_write20_merged_banks_2;
  weight_sums_weight_sums_update_0_write21_merged_banks_2_cache weight_sums_weight_sums_update_0_write21_merged_banks_2;
  weight_sums_weight_sums_update_0_write22_merged_banks_2_cache weight_sums_weight_sums_update_0_write22_merged_banks_2;
  weight_sums_weight_sums_update_0_write23_merged_banks_2_cache weight_sums_weight_sums_update_0_write23_merged_banks_2;
  weight_sums_weight_sums_update_0_write24_merged_banks_2_cache weight_sums_weight_sums_update_0_write24_merged_banks_2;
  weight_sums_weight_sums_update_0_write25_merged_banks_2_cache weight_sums_weight_sums_update_0_write25_merged_banks_2;
  weight_sums_weight_sums_update_0_write26_merged_banks_2_cache weight_sums_weight_sums_update_0_write26_merged_banks_2;
  weight_sums_weight_sums_update_0_write27_merged_banks_2_cache weight_sums_weight_sums_update_0_write27_merged_banks_2;
  weight_sums_weight_sums_update_0_write28_merged_banks_2_cache weight_sums_weight_sums_update_0_write28_merged_banks_2;
  weight_sums_weight_sums_update_0_write29_merged_banks_2_cache weight_sums_weight_sums_update_0_write29_merged_banks_2;
  weight_sums_weight_sums_update_0_write3_merged_banks_2_cache weight_sums_weight_sums_update_0_write3_merged_banks_2;
  weight_sums_weight_sums_update_0_write30_merged_banks_2_cache weight_sums_weight_sums_update_0_write30_merged_banks_2;
  weight_sums_weight_sums_update_0_write31_merged_banks_2_cache weight_sums_weight_sums_update_0_write31_merged_banks_2;
  weight_sums_weight_sums_update_0_write4_merged_banks_2_cache weight_sums_weight_sums_update_0_write4_merged_banks_2;
  weight_sums_weight_sums_update_0_write5_merged_banks_2_cache weight_sums_weight_sums_update_0_write5_merged_banks_2;
  weight_sums_weight_sums_update_0_write6_merged_banks_2_cache weight_sums_weight_sums_update_0_write6_merged_banks_2;
  weight_sums_weight_sums_update_0_write7_merged_banks_2_cache weight_sums_weight_sums_update_0_write7_merged_banks_2;
  weight_sums_weight_sums_update_0_write8_merged_banks_2_cache weight_sums_weight_sums_update_0_write8_merged_banks_2;
  weight_sums_weight_sums_update_0_write9_merged_banks_2_cache weight_sums_weight_sums_update_0_write9_merged_banks_2;
};



inline void weight_sums_weight_sums_update_0_write0_write(hw_uint<16>& weight_sums_weight_sums_update_0_write0, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write0_merged_banks_2.push(weight_sums_weight_sums_update_0_write0);
}

inline void weight_sums_weight_sums_update_0_write1_write(hw_uint<16>& weight_sums_weight_sums_update_0_write1, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write1_merged_banks_2.push(weight_sums_weight_sums_update_0_write1);
}

inline void weight_sums_weight_sums_update_0_write10_write(hw_uint<16>& weight_sums_weight_sums_update_0_write10, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write10_merged_banks_2.push(weight_sums_weight_sums_update_0_write10);
}

inline void weight_sums_weight_sums_update_0_write11_write(hw_uint<16>& weight_sums_weight_sums_update_0_write11, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write11_merged_banks_2.push(weight_sums_weight_sums_update_0_write11);
}

inline void weight_sums_weight_sums_update_0_write12_write(hw_uint<16>& weight_sums_weight_sums_update_0_write12, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write12_merged_banks_2.push(weight_sums_weight_sums_update_0_write12);
}

inline void weight_sums_weight_sums_update_0_write13_write(hw_uint<16>& weight_sums_weight_sums_update_0_write13, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write13_merged_banks_2.push(weight_sums_weight_sums_update_0_write13);
}

inline void weight_sums_weight_sums_update_0_write14_write(hw_uint<16>& weight_sums_weight_sums_update_0_write14, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write14_merged_banks_2.push(weight_sums_weight_sums_update_0_write14);
}

inline void weight_sums_weight_sums_update_0_write15_write(hw_uint<16>& weight_sums_weight_sums_update_0_write15, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write15_merged_banks_2.push(weight_sums_weight_sums_update_0_write15);
}

inline void weight_sums_weight_sums_update_0_write16_write(hw_uint<16>& weight_sums_weight_sums_update_0_write16, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write16_merged_banks_2.push(weight_sums_weight_sums_update_0_write16);
}

inline void weight_sums_weight_sums_update_0_write17_write(hw_uint<16>& weight_sums_weight_sums_update_0_write17, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write17_merged_banks_2.push(weight_sums_weight_sums_update_0_write17);
}

inline void weight_sums_weight_sums_update_0_write18_write(hw_uint<16>& weight_sums_weight_sums_update_0_write18, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write18_merged_banks_2.push(weight_sums_weight_sums_update_0_write18);
}

inline void weight_sums_weight_sums_update_0_write19_write(hw_uint<16>& weight_sums_weight_sums_update_0_write19, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write19_merged_banks_2.push(weight_sums_weight_sums_update_0_write19);
}

inline void weight_sums_weight_sums_update_0_write2_write(hw_uint<16>& weight_sums_weight_sums_update_0_write2, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write2_merged_banks_2.push(weight_sums_weight_sums_update_0_write2);
}

inline void weight_sums_weight_sums_update_0_write20_write(hw_uint<16>& weight_sums_weight_sums_update_0_write20, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write20_merged_banks_2.push(weight_sums_weight_sums_update_0_write20);
}

inline void weight_sums_weight_sums_update_0_write21_write(hw_uint<16>& weight_sums_weight_sums_update_0_write21, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write21_merged_banks_2.push(weight_sums_weight_sums_update_0_write21);
}

inline void weight_sums_weight_sums_update_0_write22_write(hw_uint<16>& weight_sums_weight_sums_update_0_write22, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write22_merged_banks_2.push(weight_sums_weight_sums_update_0_write22);
}

inline void weight_sums_weight_sums_update_0_write23_write(hw_uint<16>& weight_sums_weight_sums_update_0_write23, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write23_merged_banks_2.push(weight_sums_weight_sums_update_0_write23);
}

inline void weight_sums_weight_sums_update_0_write24_write(hw_uint<16>& weight_sums_weight_sums_update_0_write24, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write24_merged_banks_2.push(weight_sums_weight_sums_update_0_write24);
}

inline void weight_sums_weight_sums_update_0_write25_write(hw_uint<16>& weight_sums_weight_sums_update_0_write25, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write25_merged_banks_2.push(weight_sums_weight_sums_update_0_write25);
}

inline void weight_sums_weight_sums_update_0_write26_write(hw_uint<16>& weight_sums_weight_sums_update_0_write26, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write26_merged_banks_2.push(weight_sums_weight_sums_update_0_write26);
}

inline void weight_sums_weight_sums_update_0_write27_write(hw_uint<16>& weight_sums_weight_sums_update_0_write27, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write27_merged_banks_2.push(weight_sums_weight_sums_update_0_write27);
}

inline void weight_sums_weight_sums_update_0_write28_write(hw_uint<16>& weight_sums_weight_sums_update_0_write28, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write28_merged_banks_2.push(weight_sums_weight_sums_update_0_write28);
}

inline void weight_sums_weight_sums_update_0_write29_write(hw_uint<16>& weight_sums_weight_sums_update_0_write29, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write29_merged_banks_2.push(weight_sums_weight_sums_update_0_write29);
}

inline void weight_sums_weight_sums_update_0_write3_write(hw_uint<16>& weight_sums_weight_sums_update_0_write3, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write3_merged_banks_2.push(weight_sums_weight_sums_update_0_write3);
}

inline void weight_sums_weight_sums_update_0_write30_write(hw_uint<16>& weight_sums_weight_sums_update_0_write30, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write30_merged_banks_2.push(weight_sums_weight_sums_update_0_write30);
}

inline void weight_sums_weight_sums_update_0_write31_write(hw_uint<16>& weight_sums_weight_sums_update_0_write31, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write31_merged_banks_2.push(weight_sums_weight_sums_update_0_write31);
}

inline void weight_sums_weight_sums_update_0_write4_write(hw_uint<16>& weight_sums_weight_sums_update_0_write4, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write4_merged_banks_2.push(weight_sums_weight_sums_update_0_write4);
}

inline void weight_sums_weight_sums_update_0_write5_write(hw_uint<16>& weight_sums_weight_sums_update_0_write5, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write5_merged_banks_2.push(weight_sums_weight_sums_update_0_write5);
}

inline void weight_sums_weight_sums_update_0_write6_write(hw_uint<16>& weight_sums_weight_sums_update_0_write6, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write6_merged_banks_2.push(weight_sums_weight_sums_update_0_write6);
}

inline void weight_sums_weight_sums_update_0_write7_write(hw_uint<16>& weight_sums_weight_sums_update_0_write7, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write7_merged_banks_2.push(weight_sums_weight_sums_update_0_write7);
}

inline void weight_sums_weight_sums_update_0_write8_write(hw_uint<16>& weight_sums_weight_sums_update_0_write8, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write8_merged_banks_2.push(weight_sums_weight_sums_update_0_write8);
}

inline void weight_sums_weight_sums_update_0_write9_write(hw_uint<16>& weight_sums_weight_sums_update_0_write9, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  weight_sums.weight_sums_weight_sums_update_0_write9_merged_banks_2.push(weight_sums_weight_sums_update_0_write9);
}

inline hw_uint<16> bright_weights_normed_rd0_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd0 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write0 = weight_sums.weight_sums_weight_sums_update_0_write0_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write0;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd1_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd1 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write1 = weight_sums.weight_sums_weight_sums_update_0_write1_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write1;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd10_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd10 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write10 = weight_sums.weight_sums_weight_sums_update_0_write10_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write10;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd11_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd11 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write11 = weight_sums.weight_sums_weight_sums_update_0_write11_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write11;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd12_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd12 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write12 = weight_sums.weight_sums_weight_sums_update_0_write12_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write12;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd13_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd13 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write13 = weight_sums.weight_sums_weight_sums_update_0_write13_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write13;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd14_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd14 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write14 = weight_sums.weight_sums_weight_sums_update_0_write14_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write14;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd15_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd15 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write15 = weight_sums.weight_sums_weight_sums_update_0_write15_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write15;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd16_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd16 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write16 = weight_sums.weight_sums_weight_sums_update_0_write16_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write16;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd17_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd17 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write17 = weight_sums.weight_sums_weight_sums_update_0_write17_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write17;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd18_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd18 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write18 = weight_sums.weight_sums_weight_sums_update_0_write18_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write18;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd19_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd19 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write19 = weight_sums.weight_sums_weight_sums_update_0_write19_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write19;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd2_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd2 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write2 = weight_sums.weight_sums_weight_sums_update_0_write2_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write2;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd20_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd20 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write20 = weight_sums.weight_sums_weight_sums_update_0_write20_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write20;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd21_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd21 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write21 = weight_sums.weight_sums_weight_sums_update_0_write21_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write21;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd22_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd22 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write22 = weight_sums.weight_sums_weight_sums_update_0_write22_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write22;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd23_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd23 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write23 = weight_sums.weight_sums_weight_sums_update_0_write23_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write23;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd24_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd24 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write24 = weight_sums.weight_sums_weight_sums_update_0_write24_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write24;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd25_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd25 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write25 = weight_sums.weight_sums_weight_sums_update_0_write25_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write25;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd26_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd26 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write26 = weight_sums.weight_sums_weight_sums_update_0_write26_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write26;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd27_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd27 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write27 = weight_sums.weight_sums_weight_sums_update_0_write27_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write27;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd28_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd28 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write28 = weight_sums.weight_sums_weight_sums_update_0_write28_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write28;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd29_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd29 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write29 = weight_sums.weight_sums_weight_sums_update_0_write29_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write29;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd3_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd3 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write3 = weight_sums.weight_sums_weight_sums_update_0_write3_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write3;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd30_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd30 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write30 = weight_sums.weight_sums_weight_sums_update_0_write30_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write30;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd31_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd31 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write31 = weight_sums.weight_sums_weight_sums_update_0_write31_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write31;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd4_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd4 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write4 = weight_sums.weight_sums_weight_sums_update_0_write4_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write4;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd5_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd5 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write5 = weight_sums.weight_sums_weight_sums_update_0_write5_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write5;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd6_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd6 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write6 = weight_sums.weight_sums_weight_sums_update_0_write6_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write6;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd7_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd7 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write7 = weight_sums.weight_sums_weight_sums_update_0_write7_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write7;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd8_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd8 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write8 = weight_sums.weight_sums_weight_sums_update_0_write8_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write8;
  return 0;
}

inline hw_uint<16> bright_weights_normed_rd9_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bright_weights_normed_rd9 read pattern: { bright_weights_normed_update_0[d0, d1] -> weight_sums[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write9 = weight_sums.weight_sums_weight_sums_update_0_write9_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write9;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd0_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd0 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write0 = weight_sums.weight_sums_weight_sums_update_0_write0_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write0;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd1_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd1 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write1 = weight_sums.weight_sums_weight_sums_update_0_write1_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write1;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd10_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd10 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write10 = weight_sums.weight_sums_weight_sums_update_0_write10_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write10;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd11_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd11 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write11 = weight_sums.weight_sums_weight_sums_update_0_write11_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write11;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd12_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd12 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write12 = weight_sums.weight_sums_weight_sums_update_0_write12_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write12;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd13_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd13 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write13 = weight_sums.weight_sums_weight_sums_update_0_write13_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write13;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd14_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd14 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write14 = weight_sums.weight_sums_weight_sums_update_0_write14_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write14;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd15_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd15 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write15 = weight_sums.weight_sums_weight_sums_update_0_write15_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write15;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd16_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd16 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write16 = weight_sums.weight_sums_weight_sums_update_0_write16_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write16;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd17_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd17 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write17 = weight_sums.weight_sums_weight_sums_update_0_write17_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write17;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd18_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd18 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write18 = weight_sums.weight_sums_weight_sums_update_0_write18_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write18;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd19_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd19 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write19 = weight_sums.weight_sums_weight_sums_update_0_write19_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write19;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd2_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd2 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write2 = weight_sums.weight_sums_weight_sums_update_0_write2_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write2;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd20_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd20 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write20 = weight_sums.weight_sums_weight_sums_update_0_write20_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write20;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd21_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd21 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write21 = weight_sums.weight_sums_weight_sums_update_0_write21_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write21;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd22_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd22 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write22 = weight_sums.weight_sums_weight_sums_update_0_write22_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write22;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd23_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd23 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write23 = weight_sums.weight_sums_weight_sums_update_0_write23_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write23;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd24_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd24 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write24 = weight_sums.weight_sums_weight_sums_update_0_write24_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write24;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd25_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd25 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write25 = weight_sums.weight_sums_weight_sums_update_0_write25_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write25;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd26_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd26 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write26 = weight_sums.weight_sums_weight_sums_update_0_write26_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write26;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd27_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd27 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write27 = weight_sums.weight_sums_weight_sums_update_0_write27_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write27;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd28_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd28 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write28 = weight_sums.weight_sums_weight_sums_update_0_write28_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write28;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd29_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd29 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write29 = weight_sums.weight_sums_weight_sums_update_0_write29_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write29;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd3_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd3 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write3 = weight_sums.weight_sums_weight_sums_update_0_write3_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write3;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd30_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd30 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write30 = weight_sums.weight_sums_weight_sums_update_0_write30_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write30;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd31_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd31 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write31 = weight_sums.weight_sums_weight_sums_update_0_write31_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write31;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd4_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd4 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write4 = weight_sums.weight_sums_weight_sums_update_0_write4_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write4;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd5_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd5 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write5 = weight_sums.weight_sums_weight_sums_update_0_write5_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write5;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd6_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd6 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write6 = weight_sums.weight_sums_weight_sums_update_0_write6_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write6;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd7_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd7 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write7 = weight_sums.weight_sums_weight_sums_update_0_write7_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write7;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd8_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd8 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write8 = weight_sums.weight_sums_weight_sums_update_0_write8_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write8;
  return 0;
}

inline hw_uint<16> dark_weights_normed_rd9_select(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // dark_weights_normed_rd9 read pattern: { dark_weights_normed_update_0[d0, d1] -> weight_sums[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_weight_sums_weight_sums_update_0_write9 = weight_sums.weight_sums_weight_sums_update_0_write9_merged_banks_2.peek_0();
  return value_weight_sums_weight_sums_update_0_write9;
  return 0;
}

// # of bundles = 3
// bright_weights_normed_update_0_read
//	bright_weights_normed_rd0
//	bright_weights_normed_rd1
//	bright_weights_normed_rd2
//	bright_weights_normed_rd3
//	bright_weights_normed_rd4
//	bright_weights_normed_rd5
//	bright_weights_normed_rd6
//	bright_weights_normed_rd7
//	bright_weights_normed_rd8
//	bright_weights_normed_rd9
//	bright_weights_normed_rd10
//	bright_weights_normed_rd11
//	bright_weights_normed_rd12
//	bright_weights_normed_rd13
//	bright_weights_normed_rd14
//	bright_weights_normed_rd15
//	bright_weights_normed_rd16
//	bright_weights_normed_rd17
//	bright_weights_normed_rd18
//	bright_weights_normed_rd19
//	bright_weights_normed_rd20
//	bright_weights_normed_rd21
//	bright_weights_normed_rd22
//	bright_weights_normed_rd23
//	bright_weights_normed_rd24
//	bright_weights_normed_rd25
//	bright_weights_normed_rd26
//	bright_weights_normed_rd27
//	bright_weights_normed_rd28
//	bright_weights_normed_rd29
//	bright_weights_normed_rd30
//	bright_weights_normed_rd31
inline hw_uint<512> weight_sums_bright_weights_normed_update_0_read_bundle_read(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // bright_weights_normed_rd0
    // bright_weights_normed_rd1
    // bright_weights_normed_rd2
    // bright_weights_normed_rd3
    // bright_weights_normed_rd4
    // bright_weights_normed_rd5
    // bright_weights_normed_rd6
    // bright_weights_normed_rd7
    // bright_weights_normed_rd8
    // bright_weights_normed_rd9
    // bright_weights_normed_rd10
    // bright_weights_normed_rd11
    // bright_weights_normed_rd12
    // bright_weights_normed_rd13
    // bright_weights_normed_rd14
    // bright_weights_normed_rd15
    // bright_weights_normed_rd16
    // bright_weights_normed_rd17
    // bright_weights_normed_rd18
    // bright_weights_normed_rd19
    // bright_weights_normed_rd20
    // bright_weights_normed_rd21
    // bright_weights_normed_rd22
    // bright_weights_normed_rd23
    // bright_weights_normed_rd24
    // bright_weights_normed_rd25
    // bright_weights_normed_rd26
    // bright_weights_normed_rd27
    // bright_weights_normed_rd28
    // bright_weights_normed_rd29
    // bright_weights_normed_rd30
    // bright_weights_normed_rd31

	hw_uint<512> result;
	hw_uint<16> bright_weights_normed_rd0_res = bright_weights_normed_rd0_select(weight_sums, d0, d1, dynamic_address);
	set_at<0, 512>(result, bright_weights_normed_rd0_res);
	hw_uint<16> bright_weights_normed_rd1_res = bright_weights_normed_rd1_select(weight_sums, d0, d1, dynamic_address);
	set_at<16, 512>(result, bright_weights_normed_rd1_res);
	hw_uint<16> bright_weights_normed_rd2_res = bright_weights_normed_rd2_select(weight_sums, d0, d1, dynamic_address);
	set_at<32, 512>(result, bright_weights_normed_rd2_res);
	hw_uint<16> bright_weights_normed_rd3_res = bright_weights_normed_rd3_select(weight_sums, d0, d1, dynamic_address);
	set_at<48, 512>(result, bright_weights_normed_rd3_res);
	hw_uint<16> bright_weights_normed_rd4_res = bright_weights_normed_rd4_select(weight_sums, d0, d1, dynamic_address);
	set_at<64, 512>(result, bright_weights_normed_rd4_res);
	hw_uint<16> bright_weights_normed_rd5_res = bright_weights_normed_rd5_select(weight_sums, d0, d1, dynamic_address);
	set_at<80, 512>(result, bright_weights_normed_rd5_res);
	hw_uint<16> bright_weights_normed_rd6_res = bright_weights_normed_rd6_select(weight_sums, d0, d1, dynamic_address);
	set_at<96, 512>(result, bright_weights_normed_rd6_res);
	hw_uint<16> bright_weights_normed_rd7_res = bright_weights_normed_rd7_select(weight_sums, d0, d1, dynamic_address);
	set_at<112, 512>(result, bright_weights_normed_rd7_res);
	hw_uint<16> bright_weights_normed_rd8_res = bright_weights_normed_rd8_select(weight_sums, d0, d1, dynamic_address);
	set_at<128, 512>(result, bright_weights_normed_rd8_res);
	hw_uint<16> bright_weights_normed_rd9_res = bright_weights_normed_rd9_select(weight_sums, d0, d1, dynamic_address);
	set_at<144, 512>(result, bright_weights_normed_rd9_res);
	hw_uint<16> bright_weights_normed_rd10_res = bright_weights_normed_rd10_select(weight_sums, d0, d1, dynamic_address);
	set_at<160, 512>(result, bright_weights_normed_rd10_res);
	hw_uint<16> bright_weights_normed_rd11_res = bright_weights_normed_rd11_select(weight_sums, d0, d1, dynamic_address);
	set_at<176, 512>(result, bright_weights_normed_rd11_res);
	hw_uint<16> bright_weights_normed_rd12_res = bright_weights_normed_rd12_select(weight_sums, d0, d1, dynamic_address);
	set_at<192, 512>(result, bright_weights_normed_rd12_res);
	hw_uint<16> bright_weights_normed_rd13_res = bright_weights_normed_rd13_select(weight_sums, d0, d1, dynamic_address);
	set_at<208, 512>(result, bright_weights_normed_rd13_res);
	hw_uint<16> bright_weights_normed_rd14_res = bright_weights_normed_rd14_select(weight_sums, d0, d1, dynamic_address);
	set_at<224, 512>(result, bright_weights_normed_rd14_res);
	hw_uint<16> bright_weights_normed_rd15_res = bright_weights_normed_rd15_select(weight_sums, d0, d1, dynamic_address);
	set_at<240, 512>(result, bright_weights_normed_rd15_res);
	hw_uint<16> bright_weights_normed_rd16_res = bright_weights_normed_rd16_select(weight_sums, d0, d1, dynamic_address);
	set_at<256, 512>(result, bright_weights_normed_rd16_res);
	hw_uint<16> bright_weights_normed_rd17_res = bright_weights_normed_rd17_select(weight_sums, d0, d1, dynamic_address);
	set_at<272, 512>(result, bright_weights_normed_rd17_res);
	hw_uint<16> bright_weights_normed_rd18_res = bright_weights_normed_rd18_select(weight_sums, d0, d1, dynamic_address);
	set_at<288, 512>(result, bright_weights_normed_rd18_res);
	hw_uint<16> bright_weights_normed_rd19_res = bright_weights_normed_rd19_select(weight_sums, d0, d1, dynamic_address);
	set_at<304, 512>(result, bright_weights_normed_rd19_res);
	hw_uint<16> bright_weights_normed_rd20_res = bright_weights_normed_rd20_select(weight_sums, d0, d1, dynamic_address);
	set_at<320, 512>(result, bright_weights_normed_rd20_res);
	hw_uint<16> bright_weights_normed_rd21_res = bright_weights_normed_rd21_select(weight_sums, d0, d1, dynamic_address);
	set_at<336, 512>(result, bright_weights_normed_rd21_res);
	hw_uint<16> bright_weights_normed_rd22_res = bright_weights_normed_rd22_select(weight_sums, d0, d1, dynamic_address);
	set_at<352, 512>(result, bright_weights_normed_rd22_res);
	hw_uint<16> bright_weights_normed_rd23_res = bright_weights_normed_rd23_select(weight_sums, d0, d1, dynamic_address);
	set_at<368, 512>(result, bright_weights_normed_rd23_res);
	hw_uint<16> bright_weights_normed_rd24_res = bright_weights_normed_rd24_select(weight_sums, d0, d1, dynamic_address);
	set_at<384, 512>(result, bright_weights_normed_rd24_res);
	hw_uint<16> bright_weights_normed_rd25_res = bright_weights_normed_rd25_select(weight_sums, d0, d1, dynamic_address);
	set_at<400, 512>(result, bright_weights_normed_rd25_res);
	hw_uint<16> bright_weights_normed_rd26_res = bright_weights_normed_rd26_select(weight_sums, d0, d1, dynamic_address);
	set_at<416, 512>(result, bright_weights_normed_rd26_res);
	hw_uint<16> bright_weights_normed_rd27_res = bright_weights_normed_rd27_select(weight_sums, d0, d1, dynamic_address);
	set_at<432, 512>(result, bright_weights_normed_rd27_res);
	hw_uint<16> bright_weights_normed_rd28_res = bright_weights_normed_rd28_select(weight_sums, d0, d1, dynamic_address);
	set_at<448, 512>(result, bright_weights_normed_rd28_res);
	hw_uint<16> bright_weights_normed_rd29_res = bright_weights_normed_rd29_select(weight_sums, d0, d1, dynamic_address);
	set_at<464, 512>(result, bright_weights_normed_rd29_res);
	hw_uint<16> bright_weights_normed_rd30_res = bright_weights_normed_rd30_select(weight_sums, d0, d1, dynamic_address);
	set_at<480, 512>(result, bright_weights_normed_rd30_res);
	hw_uint<16> bright_weights_normed_rd31_res = bright_weights_normed_rd31_select(weight_sums, d0, d1, dynamic_address);
	set_at<496, 512>(result, bright_weights_normed_rd31_res);
	return result;
}

// dark_weights_normed_update_0_read
//	dark_weights_normed_rd0
//	dark_weights_normed_rd1
//	dark_weights_normed_rd2
//	dark_weights_normed_rd3
//	dark_weights_normed_rd4
//	dark_weights_normed_rd5
//	dark_weights_normed_rd6
//	dark_weights_normed_rd7
//	dark_weights_normed_rd8
//	dark_weights_normed_rd9
//	dark_weights_normed_rd10
//	dark_weights_normed_rd11
//	dark_weights_normed_rd12
//	dark_weights_normed_rd13
//	dark_weights_normed_rd14
//	dark_weights_normed_rd15
//	dark_weights_normed_rd16
//	dark_weights_normed_rd17
//	dark_weights_normed_rd18
//	dark_weights_normed_rd19
//	dark_weights_normed_rd20
//	dark_weights_normed_rd21
//	dark_weights_normed_rd22
//	dark_weights_normed_rd23
//	dark_weights_normed_rd24
//	dark_weights_normed_rd25
//	dark_weights_normed_rd26
//	dark_weights_normed_rd27
//	dark_weights_normed_rd28
//	dark_weights_normed_rd29
//	dark_weights_normed_rd30
//	dark_weights_normed_rd31
inline hw_uint<512> weight_sums_dark_weights_normed_update_0_read_bundle_read(weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // dark_weights_normed_rd0
    // dark_weights_normed_rd1
    // dark_weights_normed_rd2
    // dark_weights_normed_rd3
    // dark_weights_normed_rd4
    // dark_weights_normed_rd5
    // dark_weights_normed_rd6
    // dark_weights_normed_rd7
    // dark_weights_normed_rd8
    // dark_weights_normed_rd9
    // dark_weights_normed_rd10
    // dark_weights_normed_rd11
    // dark_weights_normed_rd12
    // dark_weights_normed_rd13
    // dark_weights_normed_rd14
    // dark_weights_normed_rd15
    // dark_weights_normed_rd16
    // dark_weights_normed_rd17
    // dark_weights_normed_rd18
    // dark_weights_normed_rd19
    // dark_weights_normed_rd20
    // dark_weights_normed_rd21
    // dark_weights_normed_rd22
    // dark_weights_normed_rd23
    // dark_weights_normed_rd24
    // dark_weights_normed_rd25
    // dark_weights_normed_rd26
    // dark_weights_normed_rd27
    // dark_weights_normed_rd28
    // dark_weights_normed_rd29
    // dark_weights_normed_rd30
    // dark_weights_normed_rd31

	hw_uint<512> result;
	hw_uint<16> dark_weights_normed_rd0_res = dark_weights_normed_rd0_select(weight_sums, d0, d1, dynamic_address);
	set_at<0, 512>(result, dark_weights_normed_rd0_res);
	hw_uint<16> dark_weights_normed_rd1_res = dark_weights_normed_rd1_select(weight_sums, d0, d1, dynamic_address);
	set_at<16, 512>(result, dark_weights_normed_rd1_res);
	hw_uint<16> dark_weights_normed_rd2_res = dark_weights_normed_rd2_select(weight_sums, d0, d1, dynamic_address);
	set_at<32, 512>(result, dark_weights_normed_rd2_res);
	hw_uint<16> dark_weights_normed_rd3_res = dark_weights_normed_rd3_select(weight_sums, d0, d1, dynamic_address);
	set_at<48, 512>(result, dark_weights_normed_rd3_res);
	hw_uint<16> dark_weights_normed_rd4_res = dark_weights_normed_rd4_select(weight_sums, d0, d1, dynamic_address);
	set_at<64, 512>(result, dark_weights_normed_rd4_res);
	hw_uint<16> dark_weights_normed_rd5_res = dark_weights_normed_rd5_select(weight_sums, d0, d1, dynamic_address);
	set_at<80, 512>(result, dark_weights_normed_rd5_res);
	hw_uint<16> dark_weights_normed_rd6_res = dark_weights_normed_rd6_select(weight_sums, d0, d1, dynamic_address);
	set_at<96, 512>(result, dark_weights_normed_rd6_res);
	hw_uint<16> dark_weights_normed_rd7_res = dark_weights_normed_rd7_select(weight_sums, d0, d1, dynamic_address);
	set_at<112, 512>(result, dark_weights_normed_rd7_res);
	hw_uint<16> dark_weights_normed_rd8_res = dark_weights_normed_rd8_select(weight_sums, d0, d1, dynamic_address);
	set_at<128, 512>(result, dark_weights_normed_rd8_res);
	hw_uint<16> dark_weights_normed_rd9_res = dark_weights_normed_rd9_select(weight_sums, d0, d1, dynamic_address);
	set_at<144, 512>(result, dark_weights_normed_rd9_res);
	hw_uint<16> dark_weights_normed_rd10_res = dark_weights_normed_rd10_select(weight_sums, d0, d1, dynamic_address);
	set_at<160, 512>(result, dark_weights_normed_rd10_res);
	hw_uint<16> dark_weights_normed_rd11_res = dark_weights_normed_rd11_select(weight_sums, d0, d1, dynamic_address);
	set_at<176, 512>(result, dark_weights_normed_rd11_res);
	hw_uint<16> dark_weights_normed_rd12_res = dark_weights_normed_rd12_select(weight_sums, d0, d1, dynamic_address);
	set_at<192, 512>(result, dark_weights_normed_rd12_res);
	hw_uint<16> dark_weights_normed_rd13_res = dark_weights_normed_rd13_select(weight_sums, d0, d1, dynamic_address);
	set_at<208, 512>(result, dark_weights_normed_rd13_res);
	hw_uint<16> dark_weights_normed_rd14_res = dark_weights_normed_rd14_select(weight_sums, d0, d1, dynamic_address);
	set_at<224, 512>(result, dark_weights_normed_rd14_res);
	hw_uint<16> dark_weights_normed_rd15_res = dark_weights_normed_rd15_select(weight_sums, d0, d1, dynamic_address);
	set_at<240, 512>(result, dark_weights_normed_rd15_res);
	hw_uint<16> dark_weights_normed_rd16_res = dark_weights_normed_rd16_select(weight_sums, d0, d1, dynamic_address);
	set_at<256, 512>(result, dark_weights_normed_rd16_res);
	hw_uint<16> dark_weights_normed_rd17_res = dark_weights_normed_rd17_select(weight_sums, d0, d1, dynamic_address);
	set_at<272, 512>(result, dark_weights_normed_rd17_res);
	hw_uint<16> dark_weights_normed_rd18_res = dark_weights_normed_rd18_select(weight_sums, d0, d1, dynamic_address);
	set_at<288, 512>(result, dark_weights_normed_rd18_res);
	hw_uint<16> dark_weights_normed_rd19_res = dark_weights_normed_rd19_select(weight_sums, d0, d1, dynamic_address);
	set_at<304, 512>(result, dark_weights_normed_rd19_res);
	hw_uint<16> dark_weights_normed_rd20_res = dark_weights_normed_rd20_select(weight_sums, d0, d1, dynamic_address);
	set_at<320, 512>(result, dark_weights_normed_rd20_res);
	hw_uint<16> dark_weights_normed_rd21_res = dark_weights_normed_rd21_select(weight_sums, d0, d1, dynamic_address);
	set_at<336, 512>(result, dark_weights_normed_rd21_res);
	hw_uint<16> dark_weights_normed_rd22_res = dark_weights_normed_rd22_select(weight_sums, d0, d1, dynamic_address);
	set_at<352, 512>(result, dark_weights_normed_rd22_res);
	hw_uint<16> dark_weights_normed_rd23_res = dark_weights_normed_rd23_select(weight_sums, d0, d1, dynamic_address);
	set_at<368, 512>(result, dark_weights_normed_rd23_res);
	hw_uint<16> dark_weights_normed_rd24_res = dark_weights_normed_rd24_select(weight_sums, d0, d1, dynamic_address);
	set_at<384, 512>(result, dark_weights_normed_rd24_res);
	hw_uint<16> dark_weights_normed_rd25_res = dark_weights_normed_rd25_select(weight_sums, d0, d1, dynamic_address);
	set_at<400, 512>(result, dark_weights_normed_rd25_res);
	hw_uint<16> dark_weights_normed_rd26_res = dark_weights_normed_rd26_select(weight_sums, d0, d1, dynamic_address);
	set_at<416, 512>(result, dark_weights_normed_rd26_res);
	hw_uint<16> dark_weights_normed_rd27_res = dark_weights_normed_rd27_select(weight_sums, d0, d1, dynamic_address);
	set_at<432, 512>(result, dark_weights_normed_rd27_res);
	hw_uint<16> dark_weights_normed_rd28_res = dark_weights_normed_rd28_select(weight_sums, d0, d1, dynamic_address);
	set_at<448, 512>(result, dark_weights_normed_rd28_res);
	hw_uint<16> dark_weights_normed_rd29_res = dark_weights_normed_rd29_select(weight_sums, d0, d1, dynamic_address);
	set_at<464, 512>(result, dark_weights_normed_rd29_res);
	hw_uint<16> dark_weights_normed_rd30_res = dark_weights_normed_rd30_select(weight_sums, d0, d1, dynamic_address);
	set_at<480, 512>(result, dark_weights_normed_rd30_res);
	hw_uint<16> dark_weights_normed_rd31_res = dark_weights_normed_rd31_select(weight_sums, d0, d1, dynamic_address);
	set_at<496, 512>(result, dark_weights_normed_rd31_res);
	return result;
}

// weight_sums_update_0_write
//	weight_sums_weight_sums_update_0_write0
//	weight_sums_weight_sums_update_0_write1
//	weight_sums_weight_sums_update_0_write2
//	weight_sums_weight_sums_update_0_write3
//	weight_sums_weight_sums_update_0_write4
//	weight_sums_weight_sums_update_0_write5
//	weight_sums_weight_sums_update_0_write6
//	weight_sums_weight_sums_update_0_write7
//	weight_sums_weight_sums_update_0_write8
//	weight_sums_weight_sums_update_0_write9
//	weight_sums_weight_sums_update_0_write10
//	weight_sums_weight_sums_update_0_write11
//	weight_sums_weight_sums_update_0_write12
//	weight_sums_weight_sums_update_0_write13
//	weight_sums_weight_sums_update_0_write14
//	weight_sums_weight_sums_update_0_write15
//	weight_sums_weight_sums_update_0_write16
//	weight_sums_weight_sums_update_0_write17
//	weight_sums_weight_sums_update_0_write18
//	weight_sums_weight_sums_update_0_write19
//	weight_sums_weight_sums_update_0_write20
//	weight_sums_weight_sums_update_0_write21
//	weight_sums_weight_sums_update_0_write22
//	weight_sums_weight_sums_update_0_write23
//	weight_sums_weight_sums_update_0_write24
//	weight_sums_weight_sums_update_0_write25
//	weight_sums_weight_sums_update_0_write26
//	weight_sums_weight_sums_update_0_write27
//	weight_sums_weight_sums_update_0_write28
//	weight_sums_weight_sums_update_0_write29
//	weight_sums_weight_sums_update_0_write30
//	weight_sums_weight_sums_update_0_write31
inline void weight_sums_weight_sums_update_0_write_bundle_write(hw_uint<512>& weight_sums_update_0_write, weight_sums_cache& weight_sums, int d0, int d1, int dynamic_address) {
	hw_uint<16> weight_sums_weight_sums_update_0_write0_res = weight_sums_update_0_write.extract<0, 15>();
	weight_sums_weight_sums_update_0_write0_write(weight_sums_weight_sums_update_0_write0_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write1_res = weight_sums_update_0_write.extract<16, 31>();
	weight_sums_weight_sums_update_0_write1_write(weight_sums_weight_sums_update_0_write1_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write2_res = weight_sums_update_0_write.extract<32, 47>();
	weight_sums_weight_sums_update_0_write2_write(weight_sums_weight_sums_update_0_write2_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write3_res = weight_sums_update_0_write.extract<48, 63>();
	weight_sums_weight_sums_update_0_write3_write(weight_sums_weight_sums_update_0_write3_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write4_res = weight_sums_update_0_write.extract<64, 79>();
	weight_sums_weight_sums_update_0_write4_write(weight_sums_weight_sums_update_0_write4_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write5_res = weight_sums_update_0_write.extract<80, 95>();
	weight_sums_weight_sums_update_0_write5_write(weight_sums_weight_sums_update_0_write5_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write6_res = weight_sums_update_0_write.extract<96, 111>();
	weight_sums_weight_sums_update_0_write6_write(weight_sums_weight_sums_update_0_write6_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write7_res = weight_sums_update_0_write.extract<112, 127>();
	weight_sums_weight_sums_update_0_write7_write(weight_sums_weight_sums_update_0_write7_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write8_res = weight_sums_update_0_write.extract<128, 143>();
	weight_sums_weight_sums_update_0_write8_write(weight_sums_weight_sums_update_0_write8_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write9_res = weight_sums_update_0_write.extract<144, 159>();
	weight_sums_weight_sums_update_0_write9_write(weight_sums_weight_sums_update_0_write9_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write10_res = weight_sums_update_0_write.extract<160, 175>();
	weight_sums_weight_sums_update_0_write10_write(weight_sums_weight_sums_update_0_write10_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write11_res = weight_sums_update_0_write.extract<176, 191>();
	weight_sums_weight_sums_update_0_write11_write(weight_sums_weight_sums_update_0_write11_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write12_res = weight_sums_update_0_write.extract<192, 207>();
	weight_sums_weight_sums_update_0_write12_write(weight_sums_weight_sums_update_0_write12_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write13_res = weight_sums_update_0_write.extract<208, 223>();
	weight_sums_weight_sums_update_0_write13_write(weight_sums_weight_sums_update_0_write13_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write14_res = weight_sums_update_0_write.extract<224, 239>();
	weight_sums_weight_sums_update_0_write14_write(weight_sums_weight_sums_update_0_write14_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write15_res = weight_sums_update_0_write.extract<240, 255>();
	weight_sums_weight_sums_update_0_write15_write(weight_sums_weight_sums_update_0_write15_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write16_res = weight_sums_update_0_write.extract<256, 271>();
	weight_sums_weight_sums_update_0_write16_write(weight_sums_weight_sums_update_0_write16_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write17_res = weight_sums_update_0_write.extract<272, 287>();
	weight_sums_weight_sums_update_0_write17_write(weight_sums_weight_sums_update_0_write17_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write18_res = weight_sums_update_0_write.extract<288, 303>();
	weight_sums_weight_sums_update_0_write18_write(weight_sums_weight_sums_update_0_write18_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write19_res = weight_sums_update_0_write.extract<304, 319>();
	weight_sums_weight_sums_update_0_write19_write(weight_sums_weight_sums_update_0_write19_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write20_res = weight_sums_update_0_write.extract<320, 335>();
	weight_sums_weight_sums_update_0_write20_write(weight_sums_weight_sums_update_0_write20_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write21_res = weight_sums_update_0_write.extract<336, 351>();
	weight_sums_weight_sums_update_0_write21_write(weight_sums_weight_sums_update_0_write21_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write22_res = weight_sums_update_0_write.extract<352, 367>();
	weight_sums_weight_sums_update_0_write22_write(weight_sums_weight_sums_update_0_write22_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write23_res = weight_sums_update_0_write.extract<368, 383>();
	weight_sums_weight_sums_update_0_write23_write(weight_sums_weight_sums_update_0_write23_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write24_res = weight_sums_update_0_write.extract<384, 399>();
	weight_sums_weight_sums_update_0_write24_write(weight_sums_weight_sums_update_0_write24_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write25_res = weight_sums_update_0_write.extract<400, 415>();
	weight_sums_weight_sums_update_0_write25_write(weight_sums_weight_sums_update_0_write25_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write26_res = weight_sums_update_0_write.extract<416, 431>();
	weight_sums_weight_sums_update_0_write26_write(weight_sums_weight_sums_update_0_write26_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write27_res = weight_sums_update_0_write.extract<432, 447>();
	weight_sums_weight_sums_update_0_write27_write(weight_sums_weight_sums_update_0_write27_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write28_res = weight_sums_update_0_write.extract<448, 463>();
	weight_sums_weight_sums_update_0_write28_write(weight_sums_weight_sums_update_0_write28_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write29_res = weight_sums_update_0_write.extract<464, 479>();
	weight_sums_weight_sums_update_0_write29_write(weight_sums_weight_sums_update_0_write29_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write30_res = weight_sums_update_0_write.extract<480, 495>();
	weight_sums_weight_sums_update_0_write30_write(weight_sums_weight_sums_update_0_write30_res, weight_sums, d0, d1, dynamic_address);
	hw_uint<16> weight_sums_weight_sums_update_0_write31_res = weight_sums_update_0_write.extract<496, 511>();
	weight_sums_weight_sums_update_0_write31_write(weight_sums_weight_sums_update_0_write31_res, weight_sums, d0, d1, dynamic_address);
}



// Operation logic
inline void wa160_update_0(wa16_cache& wa16, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */wa160, int d0, int d1) {
  // Dynamic address computation

	// Consume: wa16
	auto wa16_0_c__0_value = wa16_wa160_update_0_read_bundle_read(wa16/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = id_unrolled_16(wa16_0_c__0_value);
	// Produce: wa160
	wa160.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void bright_update_0(in_cache& in, bright_cache& bright, int d0, int d1) {
  // Dynamic address computation

	// Consume: in
	auto in_0_c__0_value = in_bright_update_0_read_bundle_read(in/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = id_unrolled_32(in_0_c__0_value);
	// Produce: bright
	bright_bright_update_0_write_bundle_write(/* arg names */compute_result, bright, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in_off_chip0_oc_in_off_chip1_oc_update_0(in_off_chip0_cache& in_off_chip0, in_off_chip1_cache& in_off_chip1, in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, int d0, int d1) {
  // Dynamic address computation

	// Consume: in_off_chip0
	auto in_off_chip0_0_c__0_value = in_off_chip0_in_off_chip0_oc_in_off_chip1_oc_update_0_read_bundle_read(in_off_chip0/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: in_off_chip1
	auto in_off_chip1_0_c__0_value = in_off_chip1_in_off_chip0_oc_in_off_chip1_oc_update_0_read_bundle_read(in_off_chip1/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = interleave_unrolled_32(in_off_chip0_0_c__0_value, in_off_chip1_0_c__0_value, d0);
	// Produce: in_off_chip0_oc_in_off_chip1_oc
	in_off_chip0_oc_in_off_chip1_oc_in_off_chip0_oc_in_off_chip1_oc_update_0_write_bundle_write(/* arg names */compute_result, in_off_chip0_oc_in_off_chip1_oc, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void dark_weights_update_0(dark_cache& dark, dark_weights_cache& dark_weights, int d0, int d1) {
  // Dynamic address computation

	// Consume: dark
	auto dark_0_c__0_value = dark_dark_weights_update_0_read_bundle_read(dark/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = exposure_weight_unrolled_32(dark_0_c__0_value);
	// Produce: dark_weights
	dark_weights_dark_weights_update_0_write_bundle_write(/* arg names */compute_result, dark_weights, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void weight_sums_update_0(dark_weights_cache& dark_weights, bright_weights_cache& bright_weights, weight_sums_cache& weight_sums, int d0, int d1) {
  // Dynamic address computation

	// Consume: dark_weights
	auto dark_weights_0_c__0_value = dark_weights_weight_sums_update_0_read_bundle_read(dark_weights/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: bright_weights
	auto bright_weights_0_c__0_value = bright_weights_weight_sums_update_0_read_bundle_read(bright_weights/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = add_unrolled_32(dark_weights_0_c__0_value, bright_weights_0_c__0_value);
	// Produce: weight_sums
	weight_sums_weight_sums_update_0_write_bundle_write(/* arg names */compute_result, weight_sums, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void fused_level_0_update_0(bright_cache& bright, dark_cache& dark, bright_weights_normed_cache& bright_weights_normed, dark_weights_normed_cache& dark_weights_normed, fused_level_0_cache& fused_level_0, int d0, int d1) {
  // Dynamic address computation

	// Consume: bright
	auto bright_0_c__0_value = bright_fused_level_0_update_0_read_bundle_read(bright/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: dark
	auto dark_0_c__0_value = dark_fused_level_0_update_0_read_bundle_read(dark/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: bright_weights_normed
	auto bright_weights_normed_0_c__0_value = bright_weights_normed_fused_level_0_update_0_read_bundle_read(bright_weights_normed/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: dark_weights_normed
	auto dark_weights_normed_0_c__0_value = dark_weights_normed_fused_level_0_update_0_read_bundle_read(dark_weights_normed/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merge_exposures_unrolled_32(bright_0_c__0_value, dark_0_c__0_value, bright_weights_normed_0_c__0_value, dark_weights_normed_0_c__0_value);
	// Produce: fused_level_0
	fused_level_0_fused_level_0_update_0_write_bundle_write(/* arg names */compute_result, fused_level_0, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void wa16_update_0(fused_level_0_cache& fused_level_0, wa16_cache& wa16, int d0, int d1) {
  // Dynamic address computation

	// Consume: fused_level_0
	auto fused_level_0_0_c__0_value = fused_level_0_wa16_update_0_read_bundle_read(fused_level_0/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = id_unrolled_32(fused_level_0_0_c__0_value);
	// Produce: wa16
	wa16_wa16_update_0_write_bundle_write(/* arg names */compute_result, wa16, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void wa161_update_0(wa16_cache& wa16, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */wa161, int d0, int d1) {
  // Dynamic address computation

	// Consume: wa16
	auto wa16_0_c__0_value = wa16_wa161_update_0_read_bundle_read(wa16/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = id_unrolled_16(wa16_0_c__0_value);
	// Produce: wa161
	wa161.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in_off_chip0_update_0(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */in_off_chip0_oc, in_off_chip0_cache& in_off_chip0, int d0, int d1) {
  // Dynamic address computation

	// Consume: in_off_chip0_oc
	auto in_off_chip0_oc_0_c__0_value = in_off_chip0_oc.read();
	auto compute_result = id_unrolled_16(in_off_chip0_oc_0_c__0_value);
	// Produce: in_off_chip0
	in_off_chip0_in_off_chip0_update_0_write_bundle_write(/* arg names */compute_result, in_off_chip0, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in_off_chip1_update_0(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */in_off_chip1_oc, in_off_chip1_cache& in_off_chip1, int d0, int d1) {
  // Dynamic address computation

	// Consume: in_off_chip1_oc
	auto in_off_chip1_oc_0_c__0_value = in_off_chip1_oc.read();
	auto compute_result = id_unrolled_16(in_off_chip1_oc_0_c__0_value);
	// Produce: in_off_chip1
	in_off_chip1_in_off_chip1_update_0_write_bundle_write(/* arg names */compute_result, in_off_chip1, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in_update_0(in_off_chip0_oc_in_off_chip1_oc_cache& in_off_chip0_oc_in_off_chip1_oc, in_cache& in, int d0, int d1) {
  // Dynamic address computation

	// Consume: in_off_chip0_oc_in_off_chip1_oc
	auto in_off_chip0_oc_in_off_chip1_oc_0_c__0_value = in_off_chip0_oc_in_off_chip1_oc_in_update_0_read_bundle_read(in_off_chip0_oc_in_off_chip1_oc/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = id_unrolled_32(in_off_chip0_oc_in_off_chip1_oc_0_c__0_value);
	// Produce: in
	in_in_update_0_write_bundle_write(/* arg names */compute_result, in, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void dark_update_0(in_cache& in, dark_cache& dark, int d0, int d1) {
  // Dynamic address computation

	// Consume: in
	auto in_0_c__0_value = in_dark_update_0_read_bundle_read(in/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = scale_exposure_unrolled_32(in_0_c__0_value);
	// Produce: dark
	dark_dark_update_0_write_bundle_write(/* arg names */compute_result, dark, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void bright_weights_update_0(bright_cache& bright, bright_weights_cache& bright_weights, int d0, int d1) {
  // Dynamic address computation

	// Consume: bright
	auto bright_0_c__0_value = bright_bright_weights_update_0_read_bundle_read(bright/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = exposure_weight_unrolled_32(bright_0_c__0_value);
	// Produce: bright_weights
	bright_weights_bright_weights_update_0_write_bundle_write(/* arg names */compute_result, bright_weights, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void dark_weights_normed_update_0(dark_weights_cache& dark_weights, weight_sums_cache& weight_sums, dark_weights_normed_cache& dark_weights_normed, int d0, int d1) {
  // Dynamic address computation

	// Consume: dark_weights
	auto dark_weights_0_c__0_value = dark_weights_dark_weights_normed_update_0_read_bundle_read(dark_weights/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: weight_sums
	auto weight_sums_0_c__0_value = weight_sums_dark_weights_normed_update_0_read_bundle_read(weight_sums/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = f_divide_unrolled_32(dark_weights_0_c__0_value, weight_sums_0_c__0_value);
	// Produce: dark_weights_normed
	dark_weights_normed_dark_weights_normed_update_0_write_bundle_write(/* arg names */compute_result, dark_weights_normed, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void bright_weights_normed_update_0(bright_weights_cache& bright_weights, weight_sums_cache& weight_sums, bright_weights_normed_cache& bright_weights_normed, int d0, int d1) {
  // Dynamic address computation

	// Consume: bright_weights
	auto bright_weights_0_c__0_value = bright_weights_bright_weights_normed_update_0_read_bundle_read(bright_weights/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: weight_sums
	auto weight_sums_0_c__0_value = weight_sums_bright_weights_normed_update_0_read_bundle_read(weight_sums/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = f_divide_unrolled_32(bright_weights_0_c__0_value, weight_sums_0_c__0_value);
	// Produce: bright_weights_normed
	bright_weights_normed_bright_weights_normed_update_0_write_bundle_write(/* arg names */compute_result, bright_weights_normed, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void wa160_wa161_opt(HWStream<hw_uint<256> >& /* get_args num ports = 16 */in_off_chip0_oc, HWStream<hw_uint<256> >& /* get_args num ports = 16 */in_off_chip1_oc, HWStream<hw_uint<256> >& /* get_args num ports = 16 */wa160, HWStream<hw_uint<256> >& /* get_args num ports = 16 */wa161) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("wa160_wa161_opt_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  bright_cache bright;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  bright_weights_cache bright_weights;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  bright_weights_normed_cache bright_weights_normed;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  dark_cache dark;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  dark_weights_cache dark_weights;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  dark_weights_normed_cache dark_weights_normed;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  fused_level_0_cache fused_level_0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in_cache in;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in_off_chip0_cache in_off_chip0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in_off_chip0_oc_in_off_chip1_oc_cache in_off_chip0_oc_in_off_chip1_oc;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in_off_chip1_cache in_off_chip1;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  wa16_cache wa16;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  weight_sums_cache weight_sums;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; wa160_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; wa161_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
//   { dark_weights_normed_update_0[d0, d1] -> [d1, d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for dark_weights_normed_update_0(((-11 + i2 == 0) && (i1 >= 0) && (59 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { wa16_update_0[d0, d1] -> [d1, d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for wa16_update_0(((-14 + i2 == 0) && (i1 >= 0) && (59 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { in_off_chip0_oc_in_off_chip1_oc_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for in_off_chip0_oc_in_off_chip1_oc_update_0(((-4 + i2 == 0) && (i1 >= 0) && (59 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { dark_weights_update_0[d0, d1] -> [d1, d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for dark_weights_update_0(((-8 + i2 == 0) && (i1 >= 0) && (59 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { bright_update_0[d0, d1] -> [d1, d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for bright_update_0(((-7 + i2 == 0) && (i1 >= 0) && (59 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { weight_sums_update_0[d0, d1] -> [d1, d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for weight_sums_update_0(((-10 + i2 == 0) && (i1 >= 0) && (59 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { bright_weights_update_0[d0, d1] -> [d1, d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for bright_weights_update_0(((-9 + i2 == 0) && (i1 >= 0) && (59 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { bright_weights_normed_update_0[d0, d1] -> [d1, d0, 12] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for bright_weights_normed_update_0(((-12 + i2 == 0) && (i1 >= 0) && (59 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { dark_update_0[d0, d1] -> [d1, d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for dark_update_0(((-6 + i2 == 0) && (i1 >= 0) && (59 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { wa160_update_0[d0, d1] -> [d1, d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for wa160_update_0(((-16 + i2 == 0) && (i1 >= 0) && (59 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for in_off_chip0_update_0(((-1 + i2 == 0) && (i1 >= 0) && (59 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { in_off_chip1_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for in_off_chip1_update_0(((-3 + i2 == 0) && (i1 >= 0) && (59 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { wa161_update_0[d0, d1] -> [d1, d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for wa161_update_0(((-15 + i2 == 0) && (i1 >= 0) && (59 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { fused_level_0_update_0[d0, d1] -> [d1, d0, 13] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for fused_level_0_update_0(((-13 + i2 == 0) && (i1 >= 0) && (59 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { in_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for in_update_0(((-5 + i2 == 0) && (i1 >= 0) && (59 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))

  /*
  // Schedules...
    // bright_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*7]
    // bright_weights_normed_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*12]
    // bright_weights_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*9]
    // dark_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*6]
    // dark_weights_normed_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*11]
    // dark_weights_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*8]
    // fused_level_0_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*13]
    // in_off_chip0_oc_in_off_chip1_oc_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*4]
    // in_off_chip0_oc_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*0]
    // in_off_chip0_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*1]
    // in_off_chip1_oc_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*2]
    // in_off_chip1_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*3]
    // in_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*5]
    // wa160_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*16]
    // wa161_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*15]
    // wa16_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*14]
    // weight_sums_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*10]
for (int c0 = 0; c0 <= 1079; c0++) {
  for (int c1 = 0; c1 <= 59; c1++) {

#ifdef __VIVADO_SYNTH__
#pragma HLS pipeline II=1
#endif // __VIVADO_SYNTH__

    if ((0 <= c1 && c1 <= 59) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      in_off_chip0_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((0 <= c1 && c1 <= 59) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      in_off_chip1_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((0 <= c1 && c1 <= 59) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      in_off_chip0_oc_in_off_chip1_oc_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((0 <= c1 && c1 <= 59) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      in_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((0 <= c1 && c1 <= 59) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      dark_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((0 <= c1 && c1 <= 59) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      bright_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((0 <= c1 && c1 <= 59) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      dark_weights_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((0 <= c1 && c1 <= 59) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      bright_weights_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((0 <= c1 && c1 <= 59) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      weight_sums_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((0 <= c1 && c1 <= 59) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      dark_weights_normed_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((0 <= c1 && c1 <= 59) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      bright_weights_normed_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((0 <= c1 && c1 <= 59) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      fused_level_0_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((0 <= c1 && c1 <= 59) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      wa16_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((0 <= c1 && c1 <= 59) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      wa161_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((0 <= c1 && c1 <= 59) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
      wa160_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

  }
}

  */
	  // Schedules...
	    // bright_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*7]
	    // bright_weights_normed_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*12]
	    // bright_weights_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*9]
	    // dark_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*6]
	    // dark_weights_normed_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*11]
	    // dark_weights_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*8]
	    // fused_level_0_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*13]
	    // in_off_chip0_oc_in_off_chip1_oc_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*4]
	    // in_off_chip0_oc_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*0]
	    // in_off_chip0_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*1]
	    // in_off_chip1_oc_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*2]
	    // in_off_chip1_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*3]
	    // in_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*5]
	    // wa160_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*16]
	    // wa161_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*15]
	    // wa16_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*14]
	    // weight_sums_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*10]
	for (int c0 = 0; c0 <= 1079; c0++) {
	  for (int c1 = 0; c1 <= 59; c1++) {
	
	#ifdef __VIVADO_SYNTH__
	#pragma HLS pipeline II=1
	#endif // __VIVADO_SYNTH__
	
	    if ((0 <= c1 && c1 <= 59) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      in_off_chip0_update_0(in_off_chip0_oc /* buf name */, in_off_chip0, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 59) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      in_off_chip1_update_0(in_off_chip1_oc /* buf name */, in_off_chip1, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 59) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      in_off_chip0_oc_in_off_chip1_oc_update_0(in_off_chip0 /* buf name */, in_off_chip1 /* buf name */, in_off_chip0_oc_in_off_chip1_oc, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 59) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      in_update_0(in_off_chip0_oc_in_off_chip1_oc /* buf name */, in, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 59) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      dark_update_0(in /* buf name */, dark, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 59) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      bright_update_0(in /* buf name */, bright, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 59) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      dark_weights_update_0(dark /* buf name */, dark_weights, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 59) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      bright_weights_update_0(bright /* buf name */, bright_weights, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 59) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      weight_sums_update_0(dark_weights /* buf name */, bright_weights /* buf name */, weight_sums, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 59) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      dark_weights_normed_update_0(dark_weights /* buf name */, weight_sums /* buf name */, dark_weights_normed, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 59) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      bright_weights_normed_update_0(bright_weights /* buf name */, weight_sums /* buf name */, bright_weights_normed, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 59) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      fused_level_0_update_0(bright /* buf name */, dark /* buf name */, bright_weights_normed /* buf name */, dark_weights_normed /* buf name */, fused_level_0, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 59) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      wa16_update_0(fused_level_0 /* buf name */, wa16, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 59) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      wa161_update_0(wa16 /* buf name */, wa161, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 59) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	      wa160_update_0(wa16 /* buf name */, wa160, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	  }
	}
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

#ifdef __VIVADO_SYNTH__
  // { in_off_chip0_update_0[root = 0, in_off_chip0_0, in_off_chip0_1] -> in_off_chip0_oc[0, 0] : 0 <= in_off_chip0_0 <= 59 and 0 <= in_off_chip0_1 <= 1079 }
const int in_off_chip0_update_0_read_num_transfers = 64800;
  // { in_off_chip1_update_0[root = 0, in_off_chip1_0, in_off_chip1_1] -> in_off_chip1_oc[0, 0] : 0 <= in_off_chip1_0 <= 59 and 0 <= in_off_chip1_1 <= 1079 }
const int in_off_chip1_update_0_read_num_transfers = 64800;
  // { wa160_update_0[root = 0, wa160_0, wa160_1] -> wa160[0, 0] : 0 <= wa160_0 <= 59 and 0 <= wa160_1 <= 1079 }
const int wa160_update_0_write_num_transfers = 64800;
  // { wa161_update_0[root = 0, wa161_0, wa161_1] -> wa161[0, 0] : 0 <= wa161_0 <= 59 and 0 <= wa161_1 <= 1079 }
const int wa161_update_0_write_num_transfers = 64800;


extern "C" {

static void read_in_off_chip0_update_0_read(hw_uint<256>* input, HWStream<hw_uint<256> >& v, const int size) {
  hw_uint<256> burst_reg;
  int num_transfers = in_off_chip0_update_0_read_num_transfers*size;
  for (int i = 0; i < num_transfers; i++) {
    #pragma HLS pipeline II=1
    burst_reg = input[i];
    v.write(burst_reg);
  }
}

static void read_in_off_chip1_update_0_read(hw_uint<256>* input, HWStream<hw_uint<256> >& v, const int size) {
  hw_uint<256> burst_reg;
  int num_transfers = in_off_chip1_update_0_read_num_transfers*size;
  for (int i = 0; i < num_transfers; i++) {
    #pragma HLS pipeline II=1
    burst_reg = input[i];
    v.write(burst_reg);
  }
}

static void write_wa160_update_0_write(hw_uint<256>* output, HWStream<hw_uint<256> >& v, const int size) {
  hw_uint<256> burst_reg;
  int num_transfers = wa160_update_0_write_num_transfers*size;
  for (int i = 0; i < num_transfers; i++) {
    #pragma HLS pipeline II=1
    burst_reg = v.read();
    output[i] = burst_reg;
  }
}

static void write_wa161_update_0_write(hw_uint<256>* output, HWStream<hw_uint<256> >& v, const int size) {
  hw_uint<256> burst_reg;
  int num_transfers = wa161_update_0_write_num_transfers*size;
  for (int i = 0; i < num_transfers; i++) {
    #pragma HLS pipeline II=1
    burst_reg = v.read();
    output[i] = burst_reg;
  }
}

void wa160_wa161_opt_accel(hw_uint<256>* in_off_chip0_update_0_read, hw_uint<256>* in_off_chip1_update_0_read, hw_uint<256>* wa160_update_0_write, hw_uint<256>* wa161_update_0_write, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = in_off_chip0_update_0_read offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = in_off_chip1_update_0_read offset = slave depth = 65536 bundle = gmem1
#pragma HLS INTERFACE m_axi port = wa160_update_0_write offset = slave depth = 65536 bundle = gmem2
#pragma HLS INTERFACE m_axi port = wa161_update_0_write offset = slave depth = 65536 bundle = gmem3

#pragma HLS INTERFACE s_axilite port = in_off_chip0_update_0_read bundle = control
#pragma HLS INTERFACE s_axilite port = in_off_chip1_update_0_read bundle = control
#pragma HLS INTERFACE s_axilite port = wa160_update_0_write bundle = control
#pragma HLS INTERFACE s_axilite port = wa161_update_0_write bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control

  static HWStream<hw_uint<256> > in_off_chip0_update_0_read_channel;
  static HWStream<hw_uint<256> > in_off_chip1_update_0_read_channel;
  static HWStream<hw_uint<256> > wa160_update_0_write_channel;
  static HWStream<hw_uint<256> > wa161_update_0_write_channel;

  read_in_off_chip0_update_0_read(in_off_chip0_update_0_read, in_off_chip0_update_0_read_channel, size);
  read_in_off_chip1_update_0_read(in_off_chip1_update_0_read, in_off_chip1_update_0_read_channel, size);

  wa160_wa161_opt(in_off_chip0_update_0_read_channel, in_off_chip1_update_0_read_channel, wa160_update_0_write_channel, wa161_update_0_write_channel);

  write_wa160_update_0_write(wa160_update_0_write, wa160_update_0_write_channel, size);
  write_wa161_update_0_write(wa161_update_0_write, wa161_update_0_write_channel, size);
}

}
#endif //__VIVADO_SYNTH__

