# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_13.srcs/sources_1/new/AND_GATE_2to1.vhd" \
"../../../../project_13.srcs/sources_1/new/Module_register.vhd" \
"../../../../project_13.srcs/sources_1/new/and_gate.vhd" \
"../../../../project_13.srcs/sources_1/new/flipflop.vhd" \
"../../../../project_13.srcs/sources_1/new/mux.vhd" \
"../../../../project_13.srcs/sources_1/new/not_gate.vhd" \
"../../../../project_13.srcs/sources_1/new/or_gate.vhd" \
"../../../../project_13.srcs/sources_1/new/reloj.vhd" \
"../../../../project_13.srcs/sim_1/new/TB_Lab13.vhd" \

# Do not sort compile order
nosort
