;redcode
;assert 1
	SPL -9, @-12
	MOV -1, <-26
	SUB 121, 1
	ADD 10, 7
	CMP 12, @0
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	SPL <0, <-54
	SPL 0, <-54
	SPL 0, <-54
	DAT #0, <2
	SUB 0, @2
	SLT 20, <12
	ADD 210, 0
	ADD 210, 0
	ADD 210, 0
	JMP -1, @-26
	JMP -1, @-26
	JMP -1, @-26
	ADD #250, <1
	SPL 0, #1
	SUB @121, 100
	SUB -1, <-20
	SUB -1, <-20
	ADD 210, 0
	CMP -1, <-20
	MOV @121, 106
	SUB -1, <-20
	SLT @0, @2
	SLT @0, @2
	MOV 20, <12
	SUB 20, <12
	SUB @10, -80
	SLT -1, <-26
	SPL -9, @-12
	ADD 210, 0
	ADD #250, <1
	ADD #250, <1
	DAT #210, #61
	DAT #210, #61
	SPL -9, @-12
	SPL -9, @-12
	SLT 300, 90
	SPL -9, @-12
	MOV 100, @802
	MOV 100, @802
