

================================================================
== Vitis HLS Report for 'Matrix_Vector_Activate_Batch_7'
================================================================
* Date:           Thu May 29 09:37:02 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.883 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                    |                                                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                              Instance                              |                          Module                          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1_fu_52  |Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     41|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    1804|   2828|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     56|    -|
|Register         |        -|    -|      30|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1834|   2925|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+------+-----+
    |                              Instance                              |                          Module                          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+------+-----+
    |grp_Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1_fu_52  |Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1  |        0|   0|  1804|  2828|    0|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                               |                                                          |        0|   0|  1804|  2828|    0|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |mul_i_fu_97_p2   |         +|   0|  0|  39|          32|          32|
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|  41|          33|          33|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  20|          4|    1|          4|
    |ap_done                 |   9|          2|    1|          2|
    |convInp_1_read          |   9|          2|    1|          2|
    |mvOut_m_buffer_6_write  |   9|          2|    1|          2|
    |real_start              |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  56|         12|    5|         12|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                       Name                                      | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                        |   3|   0|    3|          0|
    |ap_done_reg                                                                      |   1|   0|    1|          0|
    |grp_Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1_fu_52_ap_start_reg  |   1|   0|    1|          0|
    |mul_i_reg_103                                                                    |  24|   0|   32|          8|
    |start_once_reg                                                                   |   1|   0|    1|          0|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                            |  30|   0|   38|          8|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+--------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.7|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.7|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.7|  return value|
|start_full_n                     |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.7|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.7|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.7|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.7|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.7|  return value|
|start_out                        |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.7|  return value|
|start_write                      |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.7|  return value|
|convInp_1_dout                   |   in|   32|     ap_fifo|                       convInp_1|       pointer|
|convInp_1_num_data_valid         |   in|    3|     ap_fifo|                       convInp_1|       pointer|
|convInp_1_fifo_cap               |   in|    3|     ap_fifo|                       convInp_1|       pointer|
|convInp_1_empty_n                |   in|    1|     ap_fifo|                       convInp_1|       pointer|
|convInp_1_read                   |  out|    1|     ap_fifo|                       convInp_1|       pointer|
|mvOut_m_buffer_6_din             |  out|    4|     ap_fifo|                mvOut_m_buffer_6|       pointer|
|mvOut_m_buffer_6_num_data_valid  |   in|    3|     ap_fifo|                mvOut_m_buffer_6|       pointer|
|mvOut_m_buffer_6_fifo_cap        |   in|    3|     ap_fifo|                mvOut_m_buffer_6|       pointer|
|mvOut_m_buffer_6_full_n          |   in|    1|     ap_fifo|                mvOut_m_buffer_6|       pointer|
|mvOut_m_buffer_6_write           |  out|    1|     ap_fifo|                mvOut_m_buffer_6|       pointer|
|p_read                           |   in|   24|     ap_none|                          p_read|        scalar|
|p_ZL8weights4_0_address0         |  out|   12|   ap_memory|                 p_ZL8weights4_0|         array|
|p_ZL8weights4_0_ce0              |  out|    1|   ap_memory|                 p_ZL8weights4_0|         array|
|p_ZL8weights4_0_q0               |   in|   32|   ap_memory|                 p_ZL8weights4_0|         array|
|p_ZL8weights4_1_address0         |  out|   12|   ap_memory|                 p_ZL8weights4_1|         array|
|p_ZL8weights4_1_ce0              |  out|    1|   ap_memory|                 p_ZL8weights4_1|         array|
|p_ZL8weights4_1_q0               |   in|   32|   ap_memory|                 p_ZL8weights4_1|         array|
|p_ZL8weights4_2_address0         |  out|   12|   ap_memory|                 p_ZL8weights4_2|         array|
|p_ZL8weights4_2_ce0              |  out|    1|   ap_memory|                 p_ZL8weights4_2|         array|
|p_ZL8weights4_2_q0               |   in|   32|   ap_memory|                 p_ZL8weights4_2|         array|
|p_ZL8weights4_3_address0         |  out|   12|   ap_memory|                 p_ZL8weights4_3|         array|
|p_ZL8weights4_3_ce0              |  out|    1|   ap_memory|                 p_ZL8weights4_3|         array|
|p_ZL8weights4_3_q0               |   in|   32|   ap_memory|                 p_ZL8weights4_3|         array|
|p_ZL8threshs4_0_address0         |  out|    6|   ap_memory|                 p_ZL8threshs4_0|         array|
|p_ZL8threshs4_0_ce0              |  out|    1|   ap_memory|                 p_ZL8threshs4_0|         array|
|p_ZL8threshs4_0_q0               |   in|   16|   ap_memory|                 p_ZL8threshs4_0|         array|
|p_ZL8threshs4_1_address0         |  out|    6|   ap_memory|                 p_ZL8threshs4_1|         array|
|p_ZL8threshs4_1_ce0              |  out|    1|   ap_memory|                 p_ZL8threshs4_1|         array|
|p_ZL8threshs4_1_q0               |   in|   16|   ap_memory|                 p_ZL8threshs4_1|         array|
|p_ZL8threshs4_2_address0         |  out|    6|   ap_memory|                 p_ZL8threshs4_2|         array|
|p_ZL8threshs4_2_ce0              |  out|    1|   ap_memory|                 p_ZL8threshs4_2|         array|
|p_ZL8threshs4_2_q0               |   in|   16|   ap_memory|                 p_ZL8threshs4_2|         array|
|p_ZL8threshs4_3_address0         |  out|    6|   ap_memory|                 p_ZL8threshs4_3|         array|
|p_ZL8threshs4_3_ce0              |  out|    1|   ap_memory|                 p_ZL8threshs4_3|         array|
|p_ZL8threshs4_3_q0               |   in|   16|   ap_memory|                 p_ZL8threshs4_3|         array|
+---------------------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.18>
ST_1 : Operation 4 [1/1] (3.63ns)   --->   "%p_read_2 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read"   --->   Operation 4 'read' 'p_read_2' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = trunc i24 %p_read_2"   --->   Operation 5 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_shl_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i21.i11, i21 %empty, i11 0"   --->   Operation 6 'bitconcatenate' 'p_shl_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_shl1_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %p_read_2, i8 0"   --->   Operation 7 'bitconcatenate' 'p_shl1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (2.55ns)   --->   "%mul_i = add i32 %p_shl_i, i32 %p_shl1_i"   --->   Operation 8 'add' 'mul_i' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty_1261 = wait i32 @_ssdm_op_Wait"   --->   Operation 9 'wait' 'empty_1261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Matrix_Vector_Activate_Batch.7_Pipeline_VITIS_LOOP_122_1, i32 %mul_i, i32 %convInp_1, i4 %mvOut_m_buffer_6, i32 %p_ZL8weights4_0, i32 %p_ZL8weights4_1, i32 %p_ZL8weights4_2, i32 %p_ZL8weights4_3, i16 %p_ZL8threshs4_0, i16 %p_ZL8threshs4_1, i16 %p_ZL8threshs4_2, i16 %p_ZL8threshs4_3"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convInp_1, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %mvOut_m_buffer_6, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Matrix_Vector_Activate_Batch.7_Pipeline_VITIS_LOOP_122_1, i32 %mul_i, i32 %convInp_1, i4 %mvOut_m_buffer_6, i32 %p_ZL8weights4_0, i32 %p_ZL8weights4_1, i32 %p_ZL8weights4_2, i32 %p_ZL8weights4_3, i16 %p_ZL8threshs4_0, i16 %p_ZL8threshs4_1, i16 %p_ZL8threshs4_2, i16 %p_ZL8threshs4_3"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%ret_ln118 = ret" [../convlayer.h:118->../top.cpp:138]   --->   Operation 14 'ret' 'ret_ln118' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ convInp_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mvOut_m_buffer_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZL8weights4_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights4_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights4_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights4_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs4_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs4_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs4_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs4_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_2          (read          ) [ 0000]
empty             (trunc         ) [ 0000]
p_shl_i           (bitconcatenate) [ 0000]
p_shl1_i          (bitconcatenate) [ 0000]
mul_i             (add           ) [ 0011]
empty_1261        (wait          ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
call_ln0          (call          ) [ 0000]
ret_ln118         (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="convInp_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convInp_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mvOut_m_buffer_6">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mvOut_m_buffer_6"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_ZL8weights4_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights4_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_ZL8weights4_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights4_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_ZL8weights4_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights4_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_ZL8weights4_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights4_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_ZL8threshs4_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs4_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_ZL8threshs4_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs4_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_ZL8threshs4_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs4_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_ZL8threshs4_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs4_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i21.i11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i24.i8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Matrix_Vector_Activate_Batch.7_Pipeline_VITIS_LOOP_122_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="p_read_2_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="24" slack="0"/>
<pin id="48" dir="0" index="1" bw="24" slack="0"/>
<pin id="49" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="1"/>
<pin id="55" dir="0" index="2" bw="32" slack="0"/>
<pin id="56" dir="0" index="3" bw="4" slack="0"/>
<pin id="57" dir="0" index="4" bw="32" slack="0"/>
<pin id="58" dir="0" index="5" bw="32" slack="0"/>
<pin id="59" dir="0" index="6" bw="32" slack="0"/>
<pin id="60" dir="0" index="7" bw="32" slack="0"/>
<pin id="61" dir="0" index="8" bw="16" slack="0"/>
<pin id="62" dir="0" index="9" bw="16" slack="0"/>
<pin id="63" dir="0" index="10" bw="16" slack="0"/>
<pin id="64" dir="0" index="11" bw="16" slack="0"/>
<pin id="65" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="empty_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="24" slack="0"/>
<pin id="79" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="p_shl_i_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="21" slack="0"/>
<pin id="84" dir="0" index="2" bw="1" slack="0"/>
<pin id="85" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="p_shl1_i_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="24" slack="0"/>
<pin id="92" dir="0" index="2" bw="1" slack="0"/>
<pin id="93" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_i/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="mul_i_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mul_i/1 "/>
</bind>
</comp>

<comp id="103" class="1005" name="mul_i_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="1"/>
<pin id="105" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="22" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="66"><net_src comp="34" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="52" pin=3"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="52" pin=4"/></net>

<net id="70"><net_src comp="8" pin="0"/><net_sink comp="52" pin=5"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="52" pin=6"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="52" pin=7"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="52" pin=8"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="52" pin=9"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="52" pin=10"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="52" pin=11"/></net>

<net id="80"><net_src comp="46" pin="2"/><net_sink comp="77" pin=0"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="77" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="81" pin=2"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="46" pin="2"/><net_sink comp="89" pin=1"/></net>

<net id="96"><net_src comp="30" pin="0"/><net_sink comp="89" pin=2"/></net>

<net id="101"><net_src comp="81" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="89" pin="3"/><net_sink comp="97" pin=1"/></net>

<net id="106"><net_src comp="97" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="52" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mvOut_m_buffer_6 | {2 3 }
	Port: p_ZL8weights4_0 | {}
	Port: p_ZL8weights4_1 | {}
	Port: p_ZL8weights4_2 | {}
	Port: p_ZL8weights4_3 | {}
	Port: p_ZL8threshs4_0 | {}
	Port: p_ZL8threshs4_1 | {}
	Port: p_ZL8threshs4_2 | {}
	Port: p_ZL8threshs4_3 | {}
 - Input state : 
	Port: Matrix_Vector_Activate_Batch.7 : convInp_1 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.7 : p_read | {1 }
	Port: Matrix_Vector_Activate_Batch.7 : p_ZL8weights4_0 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.7 : p_ZL8weights4_1 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.7 : p_ZL8weights4_2 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.7 : p_ZL8weights4_3 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.7 : p_ZL8threshs4_0 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.7 : p_ZL8threshs4_1 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.7 : p_ZL8threshs4_2 | {2 3 }
	Port: Matrix_Vector_Activate_Batch.7 : p_ZL8threshs4_3 | {2 3 }
  - Chain level:
	State 1
		p_shl_i : 1
		mul_i : 2
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------|---------|---------|---------|
| Operation|                           Functional Unit                          |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------------|---------|---------|---------|
|   call   | grp_Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1_fu_52 |  12.704 |   1835  |   2702  |
|----------|--------------------------------------------------------------------|---------|---------|---------|
|    add   |                             mul_i_fu_97                            |    0    |    0    |    39   |
|----------|--------------------------------------------------------------------|---------|---------|---------|
|   read   |                         p_read_2_read_fu_46                        |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|
|   trunc  |                             empty_fu_77                            |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                            p_shl_i_fu_81                           |    0    |    0    |    0    |
|          |                           p_shl1_i_fu_89                           |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                    |  12.704 |   1835  |   2741  |
|----------|--------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|mul_i_reg_103|   32   |
+-------------+--------+
|    Total    |   32   |
+-------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   12   |  1835  |  2741  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   32   |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |  1867  |  2741  |
+-----------+--------+--------+--------+
