{"vcs1":{"timestamp_begin":1731484398.045704361, "rt":1.79, "ut":0.59, "st":0.24}}
{"vcselab":{"timestamp_begin":1731484399.912174036, "rt":1.20, "ut":0.29, "st":0.12}}
{"link":{"timestamp_begin":1731484401.181775377, "rt":0.34, "ut":0.14, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731484397.338463622}
{"VCS_COMP_START_TIME": 1731484397.338463622}
{"VCS_COMP_END_TIME": 1731484403.652338192}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331552}}
{"stitch_vcselab": {"peak_mem": 231548}}
