{
  "creator": "Yosys 0.47+61 (git sha1 81011ad92, clang++ 18.1.8 -fPIC -O3)",
  "modules": {
    "dot_unit_core": {
      "attributes": {
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:3.1-91.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "a_x0": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "a_x1": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "a_x2": {
          "direction": "input",
          "bits": [ 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ]
        },
        "a_x3": {
          "direction": "input",
          "bits": [ 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131 ]
        },
        "b_x0": {
          "direction": "input",
          "bits": [ 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163 ]
        },
        "b_x1": {
          "direction": "input",
          "bits": [ 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195 ]
        },
        "b_x2": {
          "direction": "input",
          "bits": [ 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227 ]
        },
        "b_x3": {
          "direction": "input",
          "bits": [ 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259 ]
        },
        "c_x0": {
          "direction": "input",
          "bits": [ 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291 ]
        },
        "w_xx3": {
          "direction": "output",
          "bits": [ 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323 ]
        }
      },
      "cells": {
        "adder0": {
          "hide_name": 0,
          "type": "fpadd_3_pipe",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:35.16-41.4"
          },
          "port_directions": {
            "clk": "input",
            "r": "output",
            "rst": "input",
            "x": "input",
            "y": "input"
          },
          "connections": {
            "clk": [ 2 ],
            "r": [ 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355 ],
            "rst": [ 3 ],
            "x": [ 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387 ],
            "y": [ 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419 ]
          }
        },
        "adder1": {
          "hide_name": 0,
          "type": "fpadd_3_pipe",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:42.16-48.4"
          },
          "port_directions": {
            "clk": "input",
            "r": "output",
            "rst": "input",
            "x": "input",
            "y": "input"
          },
          "connections": {
            "clk": [ 2 ],
            "r": [ 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451 ],
            "rst": [ 3 ],
            "x": [ 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483 ],
            "y": [ 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515 ]
          }
        },
        "adder2": {
          "hide_name": 0,
          "type": "fpadd_3_pipe",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:49.16-55.4"
          },
          "port_directions": {
            "clk": "input",
            "r": "output",
            "rst": "input",
            "x": "input",
            "y": "input"
          },
          "connections": {
            "clk": [ 2 ],
            "r": [ 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547 ],
            "rst": [ 3 ],
            "x": [ 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355 ],
            "y": [ 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451 ]
          }
        },
        "adder3": {
          "hide_name": 0,
          "type": "fpadd_3_pipe",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:56.16-62.4"
          },
          "port_directions": {
            "clk": "input",
            "r": "output",
            "rst": "input",
            "x": "input",
            "y": "input"
          },
          "connections": {
            "clk": [ 2 ],
            "r": [ 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323 ],
            "rst": [ 3 ],
            "x": [ 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547 ],
            "y": [ 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291 ]
          }
        },
        "fmul0": {
          "hide_name": 0,
          "type": "fpmult_3_pipe",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:63.17-69.4"
          },
          "port_directions": {
            "clk": "input",
            "r": "output",
            "rst": "input",
            "x": "input",
            "y": "input"
          },
          "connections": {
            "clk": [ 2 ],
            "r": [ 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387 ],
            "rst": [ 3 ],
            "x": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
            "y": [ 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163 ]
          }
        },
        "fmul1": {
          "hide_name": 0,
          "type": "fpmult_3_pipe",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:70.17-76.4"
          },
          "port_directions": {
            "clk": "input",
            "r": "output",
            "rst": "input",
            "x": "input",
            "y": "input"
          },
          "connections": {
            "clk": [ 2 ],
            "r": [ 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419 ],
            "rst": [ 3 ],
            "x": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
            "y": [ 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195 ]
          }
        },
        "fmul2": {
          "hide_name": 0,
          "type": "fpmult_3_pipe",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:77.17-83.4"
          },
          "port_directions": {
            "clk": "input",
            "r": "output",
            "rst": "input",
            "x": "input",
            "y": "input"
          },
          "connections": {
            "clk": [ 2 ],
            "r": [ 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483 ],
            "rst": [ 3 ],
            "x": [ 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ],
            "y": [ 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227 ]
          }
        },
        "fmul3": {
          "hide_name": 0,
          "type": "fpmult_3_pipe",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:84.17-90.4"
          },
          "port_directions": {
            "clk": "input",
            "r": "output",
            "rst": "input",
            "x": "input",
            "y": "input"
          },
          "connections": {
            "clk": [ 2 ],
            "r": [ 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515 ],
            "rst": [ 3 ],
            "x": [ 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131 ],
            "y": [ 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259 ]
          }
        }
      },
      "netnames": {
        "a_plus_b_s": {
          "hide_name": 0,
          "bits": [ 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:4.15-4.25"
          }
        },
        "a_x0": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:5.16-5.20"
          }
        },
        "a_x0_b_x0_plus_a_x1_b_x1_s": {
          "hide_name": 0,
          "bits": [ 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:7.15-7.41"
          }
        },
        "a_x0_b_x0_s": {
          "hide_name": 0,
          "bits": [ 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:8.15-8.26"
          }
        },
        "a_x1": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:9.16-9.20"
          }
        },
        "a_x1_b_x1_s": {
          "hide_name": 0,
          "bits": [ 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:11.15-11.26"
          }
        },
        "a_x2": {
          "hide_name": 0,
          "bits": [ 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:12.16-12.20"
          }
        },
        "a_x2_b_x2_plus_a_x3_b_x3_s": {
          "hide_name": 0,
          "bits": [ 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:14.15-14.41"
          }
        },
        "a_x2_b_x2_s": {
          "hide_name": 0,
          "bits": [ 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:15.15-15.26"
          }
        },
        "a_x3": {
          "hide_name": 0,
          "bits": [ 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:16.16-16.20"
          }
        },
        "a_x3_b_x3_s": {
          "hide_name": 0,
          "bits": [ 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:18.15-18.26"
          }
        },
        "b_x0": {
          "hide_name": 0,
          "bits": [ 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:19.16-19.20"
          }
        },
        "b_x1": {
          "hide_name": 0,
          "bits": [ 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:21.16-21.20"
          }
        },
        "b_x2": {
          "hide_name": 0,
          "bits": [ 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:23.16-23.20"
          }
        },
        "b_x3": {
          "hide_name": 0,
          "bits": [ 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:25.16-25.20"
          }
        },
        "c_x0": {
          "hide_name": 0,
          "bits": [ 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:27.16-27.20"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:29.9-29.12"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:31.9-31.12"
          }
        },
        "w_xx3": {
          "hide_name": 0,
          "bits": [ 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:33.17-33.22"
          }
        }
      }
    },
    "dspblock_17x24_freq625_uid9": {
      "attributes": {
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:93.1-105.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "x": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20 ]
        },
        "y": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44 ]
        },
        "r": {
          "direction": "output",
          "bits": [ 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85 ]
        }
      },
      "cells": {
        "$mul$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:104$1": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000101001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000101001",
            "Y_WIDTH": "00000000000000000000000000101001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:104.14-104.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85 ]
          }
        }
      },
      "netnames": {
        "$mul$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:104$1_Y": {
          "hide_name": 1,
          "bits": [ 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:104.14-104.50"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:94.9-94.12"
          }
        },
        "r": {
          "hide_name": 0,
          "bits": [ 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:96.17-96.18"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:98.9-98.12"
          }
        },
        "x": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:100.16-100.17"
          }
        },
        "y": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:102.16-102.17"
          }
        }
      }
    },
    "dspblock_7x24_freq625_uid11": {
      "attributes": {
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:107.1-119.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "x": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10 ]
        },
        "y": {
          "direction": "input",
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ]
        },
        "r": {
          "direction": "output",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        }
      },
      "cells": {
        "$mul$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:118$2": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000011111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000011111",
            "Y_WIDTH": "00000000000000000000000000011111"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:118.14-118.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4, 5, 6, 7, 8, 9, 10, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
          }
        }
      },
      "netnames": {
        "$mul$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:118$2_Y": {
          "hide_name": 1,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:118.14-118.46"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:108.9-108.12"
          }
        },
        "r": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:110.17-110.18"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:112.9-112.12"
          }
        },
        "x": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:114.15-114.16"
          }
        },
        "y": {
          "hide_name": 0,
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:116.16-116.17"
          }
        }
      }
    },
    "fpadd_3_pipe": {
      "attributes": {
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:121.1-571.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "x": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "y": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "r": {
          "direction": "output",
          "bits": [ 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ]
        }
      },
      "cells": {
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:323$26": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:323.19-323.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 100 ],
            "B": [ 101 ],
            "Y": [ 102 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:325$28": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:325.19-325.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 103 ],
            "B": [ 104 ],
            "Y": [ 105 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:326$29": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:326.24-326.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 100 ],
            "B": [ 106 ],
            "Y": [ 107 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:327$30": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:327.24-327.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 103 ],
            "B": [ 108 ],
            "Y": [ 109 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:328$31": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:328.20-328.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 110 ],
            "B": [ 106 ],
            "Y": [ 111 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:329$32": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:329.20-329.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 112 ],
            "B": [ 108 ],
            "Y": [ 113 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:331$34": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:331.33-331.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 107 ],
            "B": [ 109 ],
            "Y": [ 114 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:332$35": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:332.33-332.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 114 ],
            "B": [ 115 ],
            "Y": [ 116 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:339$42": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:339.33-339.68"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 117 ],
            "B": [ 112 ],
            "Y": [ 118 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:344$47": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:344.20-344.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 119 ],
            "B": [ 120 ],
            "Y": [ 121 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:346$49": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:346.33-346.76"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 122 ],
            "B": [ 123 ],
            "Y": [ 124 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:349$52": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:349.33-349.76"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 125 ],
            "B": [ 123 ],
            "Y": [ 126 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:351$54": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:351.33-351.76"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 127 ],
            "B": [ 126 ],
            "Y": [ 128 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:355$58": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:355.33-355.76"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 123 ],
            "B": [ 129 ],
            "Y": [ 130 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:356$59": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:356.33-356.72"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 131 ],
            "B": [ 132 ],
            "Y": [ 133 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:359$62": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:359.33-359.61"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 134 ],
            "B": [ 135 ],
            "Y": [ 129 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:360$63": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:360.33-360.72"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 131 ],
            "B": [ 129 ],
            "Y": [ 136 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:366$69": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:366.33-366.76"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 137 ],
            "B": [ 135 ],
            "Y": [ 132 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:368$71": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:368.33-368.76"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 123 ],
            "B": [ 132 ],
            "Y": [ 138 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:370$73": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:370.33-370.76"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 139 ],
            "B": [ 138 ],
            "Y": [ 140 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:372$75": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:372.33-372.76"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 125 ],
            "B": [ 140 ],
            "Y": [ 141 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:378$81": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:378.33-378.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 142 ],
            "B": [ 143 ],
            "Y": [ 144 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:380$83": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:380.33-380.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 145 ],
            "B": [ 146 ],
            "Y": [ 147 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:383$86": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:383.33-383.75"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 148 ],
            "B": [ 149 ],
            "Y": [ 150 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:386$89": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:386.33-386.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 151 ],
            "B": [ 152 ],
            "Y": [ 153 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:388$91": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:388.33-388.76"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 154 ],
            "B": [ 153 ],
            "Y": [ 155 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:389$92": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:389.33-389.70"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 151 ],
            "B": [ 156 ],
            "Y": [ 157 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:391$94": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:391.33-391.70"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 158 ],
            "B": [ 152 ],
            "Y": [ 159 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:395$98": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:395.33-395.76"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 160 ],
            "B": [ 161 ],
            "Y": [ 162 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:400$103": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:400.33-400.68"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 156 ],
            "B": [ 163 ],
            "Y": [ 164 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:402$105": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:402.33-402.76"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 158 ],
            "B": [ 164 ],
            "Y": [ 165 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:409$112": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:409.33-409.76"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 166 ],
            "B": [ 167 ],
            "Y": [ 168 ]
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:314$17": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:314.33-314.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 169, 170, 171, 172, 173, 174, 175, 176 ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
            "Y": [ 177 ]
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:316$19": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:316.33-316.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 178, 179, 180, 181, 182, 183, 184, 185 ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
            "Y": [ 186 ]
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:393$96": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:393.33-393.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 187, 188, 189, 190, 191, 192, 193, 194 ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
            "Y": [ 195 ]
          }
        },
        "$ge$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:305$8": {
          "hide_name": 1,
          "type": "$ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000011111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000011111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:305.33-305.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
            "B": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
            "Y": [ 196 ]
          }
        },
        "$ge$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:335$38": {
          "hide_name": 1,
          "type": "$ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:335.33-335.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197, 198, 199, 200, 201, 202, 203, 204, 205 ],
            "B": [ "0", "1", "0", "1", "1", "0", "0", "0", "0" ],
            "Y": [ 206 ]
          }
        },
        "$ge$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:350$53": {
          "hide_name": 1,
          "type": "$ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:350.33-350.108"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 207, 208, 209, 210, 211, "0", "0", "0" ],
            "B": [ 212, 213, 214, 215, 216, 217, 218, 219 ],
            "Y": [ 127 ]
          }
        },
        "$ge$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:374$77": {
          "hide_name": 1,
          "type": "$ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:374.33-374.93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 207, 208, 209, 210, 211 ],
            "B": [ "0", "1", "0", "1", "1" ],
            "Y": [ 122 ]
          }
        },
        "$le$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:369$72": {
          "hide_name": 1,
          "type": "$le",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:369.33-369.108"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 207, 208, 209, 210, 211, "0", "0", "0" ],
            "B": [ 212, 213, 214, 215, 216, 217, 218, 219 ],
            "Y": [ 139 ]
          }
        },
        "$logic_not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:310$13": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:310.33-310.46"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 169, 170, 171, 172, 173, 174, 175, 176 ],
            "Y": [ 220 ]
          }
        },
        "$logic_not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:312$15": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:312.33-312.46"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 178, 179, 180, 181, 182, 183, 184, 185 ],
            "Y": [ 221 ]
          }
        },
        "$logic_not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:318$21": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:318.33-318.45"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244 ],
            "Y": [ 245 ]
          }
        },
        "$logic_not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:320$23": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:320.33-320.45"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268 ],
            "Y": [ 269 ]
          }
        },
        "$logic_not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:382$85": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:382.33-382.49"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 187, 188, 189, 190, 191, 192, 193, 194 ],
            "Y": [ 148 ]
          }
        },
        "$lt$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:371$74": {
          "hide_name": 1,
          "type": "$lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:371.33-371.92"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 207, 208, 209, 210, 211 ],
            "B": [ "0", "1", "0", "1", "1" ],
            "Y": [ 125 ]
          }
        },
        "$ne$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:407$110": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:407.33-407.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 270 ],
            "B": [ 271 ],
            "Y": [ 272 ]
          }
        },
        "$not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:322$25": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:322.33-322.48"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 106 ],
            "Y": [ 101 ]
          }
        },
        "$not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:324$27": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:324.33-324.48"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 108 ],
            "Y": [ 104 ]
          }
        },
        "$not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:334$37": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:334.32-334.47"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 112 ],
            "Y": [ 273 ]
          }
        },
        "$not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:338$41": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:338.32-338.47"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 110 ],
            "Y": [ 117 ]
          }
        },
        "$not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:343$46": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:343.33-343.61"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 274 ],
            "Y": [ 120 ]
          }
        },
        "$not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:364$67": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:364.33-364.40"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 275 ],
            "Y": [ 135 ]
          }
        },
        "$not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:365$68": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:365.33-365.40"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 134 ],
            "Y": [ 137 ]
          }
        },
        "$not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:367$70": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:367.33-367.51"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 131 ],
            "Y": [ 123 ]
          }
        },
        "$not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:377$80": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:377.33-377.44"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 276 ],
            "Y": [ 143 ]
          }
        },
        "$not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:385$88": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:385.33-385.49"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 277 ],
            "Y": [ 161 ]
          }
        },
        "$not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:387$90": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:387.33-387.44"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 278 ],
            "Y": [ 154 ]
          }
        },
        "$not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:399$102": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:399.33-399.49"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 152 ],
            "Y": [ 156 ]
          }
        },
        "$not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:401$104": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:401.33-401.49"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 151 ],
            "Y": [ 158 ]
          }
        },
        "$not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:404$107": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:404.33-404.45"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 279 ],
            "Y": [ 280 ]
          }
        },
        "$not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:405$108": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:405.33-405.45"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 281 ],
            "Y": [ 282 ]
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:330$33": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:330.33-330.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 102 ],
            "B": [ 105 ],
            "Y": [ 283 ]
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:333$36": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:333.24-333.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 283 ],
            "B": [ 116 ],
            "Y": [ 284 ]
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:345$48": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:345.33-345.76"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 285 ],
            "B": [ 140 ],
            "Y": [ 286 ]
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:347$50": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:347.33-347.76"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 286 ],
            "B": [ 124 ],
            "Y": [ 287 ]
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:353$56": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:353.33-353.75"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 288 ],
            "B": [ 289 ],
            "Y": [ 290 ]
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:354$57": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:354.22-354.72"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 290 ],
            "B": [ 291 ],
            "Y": [ 276 ]
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:357$60": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:357.33-357.76"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 130 ],
            "B": [ 133 ],
            "Y": [ 292 ]
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:361$64": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:361.33-361.61"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 275 ],
            "B": [ 136 ],
            "Y": [ 285 ]
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:379$82": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:379.33-379.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 276 ],
            "B": [ 144 ],
            "Y": [ 145 ]
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:390$93": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:390.33-390.76"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 155 ],
            "B": [ 157 ],
            "Y": [ 293 ]
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:392$95": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:392.33-392.76"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 293 ],
            "B": [ 159 ],
            "Y": [ 294 ]
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:394$97": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:394.33-394.76"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 294 ],
            "B": [ 195 ],
            "Y": [ 160 ]
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:403$106": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:403.33-403.70"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 277 ],
            "B": [ 165 ],
            "Y": [ 167 ]
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:406$109": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:406.33-406.76"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 280 ],
            "B": [ 282 ],
            "Y": [ 295 ]
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:408$111": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:408.33-408.76"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 295 ],
            "B": [ 272 ],
            "Y": [ 166 ]
          }
        },
        "$procdff$464": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0000000000000000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000011111"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:525.3-527.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326 ],
            "Q": [ 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357 ]
          }
        },
        "$procdff$467": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0000000000000000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000011111"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:522.3-524.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388 ],
            "Q": [ 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326 ]
          }
        },
        "$procdff$470": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0000000000000000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000011111"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:519.3-521.38"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "Q": [ 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388 ]
          }
        },
        "$procdff$473": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:516.3-518.50"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 389 ],
            "Q": [ 149 ]
          }
        },
        "$procdff$476": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:513.3-515.55"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 390 ],
            "Q": [ 146 ]
          }
        },
        "$procdff$479": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:510.3-512.50"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 391 ],
            "Q": [ 142 ]
          }
        },
        "$procdff$482": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00000000000000000000000000000000000000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000110101"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:507.3-509.65"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 392, 393, 390, 391, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442 ],
            "Q": [ 291, 289, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493 ]
          }
        },
        "$procdff$485": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:504.3-506.39"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 494 ],
            "Q": [ 134 ]
          }
        },
        "$procdff$488": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:501.3-503.39"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 495 ],
            "Q": [ 275 ]
          }
        },
        "$procdff$491": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:498.3-500.39"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 496 ],
            "Q": [ 288 ]
          }
        },
        "$procdff$494": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:495.3-497.54"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 274 ],
            "Q": [ 496 ]
          }
        },
        "$procdff$497": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:492.3-494.43"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 497 ],
            "Q": [ 277 ]
          }
        },
        "$procdff$500": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:489.3-491.43"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 498 ],
            "Q": [ 497 ]
          }
        },
        "$procdff$503": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:486.3-488.40"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 284 ],
            "Q": [ 498 ]
          }
        },
        "$procdff$506": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:483.3-485.35"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 499 ],
            "Q": [ 281 ]
          }
        },
        "$procdff$509": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:480.3-482.35"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 500 ],
            "Q": [ 499 ]
          }
        },
        "$procdff$512": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:477.3-479.32"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 113 ],
            "Q": [ 500 ]
          }
        },
        "$procdff$515": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:474.3-476.35"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 501 ],
            "Q": [ 279 ]
          }
        },
        "$procdff$518": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:471.3-473.35"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 502 ],
            "Q": [ 501 ]
          }
        },
        "$procdff$521": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:468.3-470.32"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 111 ],
            "Q": [ 502 ]
          }
        },
        "$procdff$524": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:465.3-467.43"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 503 ],
            "Q": [ 151 ]
          }
        },
        "$procdff$527": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:462.3-464.43"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 504 ],
            "Q": [ 503 ]
          }
        },
        "$procdff$530": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:459.3-461.40"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 109 ],
            "Q": [ 504 ]
          }
        },
        "$procdff$533": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:456.3-458.43"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 505 ],
            "Q": [ 152 ]
          }
        },
        "$procdff$536": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:453.3-455.43"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 506 ],
            "Q": [ 505 ]
          }
        },
        "$procdff$539": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:450.3-452.40"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 107 ],
            "Q": [ 506 ]
          }
        },
        "$procdff$542": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:447.3-449.47"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 507 ],
            "Q": [ 131 ]
          }
        },
        "$procdff$545": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:444.3-446.44"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 110 ],
            "Q": [ 507 ]
          }
        },
        "$procdff$548": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:441.3-443.33"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 508 ],
            "Q": [ 278 ]
          }
        },
        "$procdff$551": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:438.3-440.33"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 119 ],
            "Q": [ 508 ]
          }
        },
        "$procdff$554": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:435.3-437.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 115 ],
            "Q": [ 119 ]
          }
        },
        "$procdff$557": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:432.3-434.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 509 ],
            "Q": [ 271 ]
          }
        },
        "$procdff$560": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:429.3-431.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 510 ],
            "Q": [ 509 ]
          }
        },
        "$procdff$563": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:426.3-428.34"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 511 ],
            "Q": [ 510 ]
          }
        },
        "$procdff$566": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:423.3-425.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 512 ],
            "Q": [ 270 ]
          }
        },
        "$procdff$569": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:420.3-422.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 513 ],
            "Q": [ 512 ]
          }
        },
        "$procdff$572": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:417.3-419.34"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 514 ],
            "Q": [ 513 ]
          }
        },
        "$procdff$575": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:414.3-416.35"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 515, 516, 517, 518, 519, 520, 521, 522 ],
            "Q": [ 212, 213, 214, 215, 216, 217, 218, 219 ]
          }
        },
        "$procdff$578": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:411.3-413.36"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 169, 170, 171, 172, 173, 174, 175, 176 ],
            "Q": [ 515, 516, 517, 518, 519, 520, 521, 522 ]
          }
        },
        "$procdff$581": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:299.3-301.53"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 523, 524, 525, 526, 527, 528, 529, 530 ],
            "Q": [ 531, 532, 533, 534, 535, 536, 537, 538 ]
          }
        },
        "$procdff$584": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:294.3-296.53"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 539, 540, 541, 542, 543, 544, 545, 546 ],
            "Q": [ 523, 524, 525, 526, 527, 528, 529, 530 ]
          }
        },
        "$procdff$587": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:289.3-291.40"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
            "Q": [ 539, 540, 541, 542, 543, 544, 545, 546 ]
          }
        },
        "$sub$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:303$6": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001001",
            "Y_WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:303.22-303.61"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 27, 28, 29, 30, 31, 32, 33, 34, "0" ],
            "B": [ 59, 60, 61, 62, 63, 64, 65, 66, "0" ],
            "Y": [ 547, 548, 549, 550, 551, 552, 553, 554, 555 ]
          }
        },
        "$sub$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:304$7": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001001",
            "Y_WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:304.22-304.61"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 59, 60, 61, 62, 63, 64, 65, 66, "0" ],
            "B": [ 27, 28, 29, 30, 31, 32, 33, 34, "0" ],
            "Y": [ 556, 557, 558, 559, 560, 561, 562, 563, 564 ]
          }
        },
        "$sub$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:341$44": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:341.33-341.76"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 565, 566, 567, 568, 569 ],
            "B": [ 570, "0", "0", "0", "0" ],
            "Y": [ 571, 572, 573, 574, 575 ]
          }
        },
        "$sub$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:363$66": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:363.33-363.102"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 207, 208, 209, 210, 211, "0", "0", "0" ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 576, 577, 578, 579, 580, 581, 582, 583 ]
          }
        },
        "$sub$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:376$79": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:376.24-376.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 212, 213, 214, 215, 216, 217, 218, 219 ],
            "B": [ 584, 585, 586, 587, 588, 589, 590, 591 ],
            "Y": [ 592, 593, 594, 595, 596, 597, 598, 599 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:306$9": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:306.17-306.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
            "B": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
            "S": [ 196 ],
            "Y": [ 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 169, 170, 171, 172, 173, 174, 175, 176, 514 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:307$10": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:307.17-307.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
            "B": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
            "S": [ 196 ],
            "Y": [ 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 178, 179, 180, 181, 182, 183, 184, 185, 511 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:308$11": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:308.20-308.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 556, 557, 558, 559, 560, 561, 562, 563, 564 ],
            "B": [ 547, 548, 549, 550, 551, 552, 553, 554, 555 ],
            "S": [ 196 ],
            "Y": [ 197, 198, 199, 200, 201, 202, 203, 204, 205 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:311$14": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:311.26-311.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 220 ],
            "Y": [ 110 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:313$16": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:313.26-313.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 221 ],
            "Y": [ 112 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:315$18": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:315.29-315.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 177 ],
            "Y": [ 100 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:317$20": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:317.29-317.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 186 ],
            "Y": [ 103 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:319$22": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:319.26-319.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 245 ],
            "Y": [ 106 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:321$24": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:321.26-321.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 269 ],
            "Y": [ 108 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:336$39": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:336.26-336.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 206 ],
            "Y": [ 600 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:337$40": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:337.28-337.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197, 198, 199, 200, 201 ],
            "B": [ "0", "1", "0", "1", "1" ],
            "S": [ 600 ],
            "Y": [ 565, 566, 567, 568, 569 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:340$43": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:340.28-340.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 118 ],
            "Y": [ 570 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:348$51": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:348.25-348.122"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 601, 602, 603, 604, 605 ],
            "B": [ 207, 208, 209, 210, 211 ],
            "S": [ 287 ],
            "Y": [ 606, 607, 608, 609, 610 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:352$55": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:352.33-352.79"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "0", "0", "0", "0" ],
            "B": [ 212, 213, 214, 215, 216 ],
            "S": [ 128 ],
            "Y": [ 601, 602, 603, 604, 605 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:358$61": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:358.21-358.72"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 611, 612, 613, 614, 615, 616, 617, 618 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 292 ],
            "Y": [ 584, 585, 586, 587, 588, 589, 590, 591 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:362$65": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:362.33-362.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 619, 620, 621, 622, 623, 624, 625, 626 ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 285 ],
            "Y": [ 611, 612, 613, 614, 615, 616, 617, 618 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:373$76": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:373.33-373.89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 212, 213, 214, 215, 216, 217, 218, 219 ],
            "B": [ 576, 577, 578, 579, 580, 581, 582, 583 ],
            "S": [ 141 ],
            "Y": [ 619, 620, 621, 622, 623, 624, 625, 626 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:375$78": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:375.29-375.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 122 ],
            "Y": [ 389 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:381$84": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:381.23-381.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 147 ],
            "Y": [ 627 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:384$87": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:384.25-384.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 150 ],
            "Y": [ 163 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:396$99": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:396.24-396.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 162 ],
            "Y": [ 628 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:397$100": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000011111"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:397.21-397.92"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 531, 532, 533, 534, 535, 536, 537, 538 ],
            "S": [ 628 ],
            "Y": [ 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:398$101": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000011111"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:398.33-398.71"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 187, 188, 189, 190, 191, 192, 193, 194 ],
            "B": [ 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357 ],
            "S": [ 277 ],
            "Y": [ 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:410$113": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:410.18-410.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 270 ],
            "B": [ "0" ],
            "S": [ 168 ],
            "Y": [ 99 ]
          }
        },
        "$xor$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:309$12": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:309.19-309.38"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 514 ],
            "B": [ 511 ],
            "Y": [ 115 ]
          }
        },
        "$xor$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:342$45": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000011011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000011011",
            "Y_WIDTH": "00000000000000000000000000011011"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:342.21-342.279"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, "0" ],
            "B": [ 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115 ],
            "Y": [ 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735 ]
          }
        },
        "fracadder": {
          "hide_name": 0,
          "type": "intadder_27_freq150_uid6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:528.28-535.4"
          },
          "port_directions": {
            "cin": "input",
            "clk": "input",
            "r": "output",
            "rst": "input",
            "x": "input",
            "y": "input"
          },
          "connections": {
            "cin": [ 121 ],
            "clk": [ 2 ],
            "r": [ 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 494, 495 ],
            "rst": [ 3 ],
            "x": [ "0", "0", 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 117, "0" ],
            "y": [ 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735 ]
          }
        },
        "ieeefpadd_8_23_freq150_uid2leadingzerocounter": {
          "hide_name": 0,
          "type": "lzc_26_freq150_uid8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:536.23-541.4"
          },
          "port_directions": {
            "clk": "input",
            "i": "input",
            "o": "output",
            "rst": "input"
          },
          "connections": {
            "clk": [ 2 ],
            "i": [ 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 494, 495 ],
            "o": [ 207, 208, 209, 210, 211 ],
            "rst": [ 3 ]
          }
        },
        "leftshiftercomponent": {
          "hide_name": 0,
          "type": "leftshifter27_by_max_26_freq150_uid10",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:542.41-548.4"
          },
          "port_directions": {
            "clk": "input",
            "r": "output",
            "rst": "input",
            "s": "input",
            "x": "input"
          },
          "connections": {
            "clk": [ 2 ],
            "r": [ 392, 393, 390, 391, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442 ],
            "rst": [ 3 ],
            "s": [ 606, 607, 608, 609, 610 ],
            "x": [ 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 494, 495 ]
          }
        },
        "rightshiftercomponent": {
          "hide_name": 0,
          "type": "rightshiftersticky26_by_max_25_freq150_uid4",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:549.47-556.4"
          },
          "port_directions": {
            "clk": "input",
            "r": "output",
            "rst": "input",
            "s": "input",
            "sticky": "output",
            "x": "input"
          },
          "connections": {
            "clk": [ 2 ],
            "r": [ 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708 ],
            "rst": [ 3 ],
            "s": [ 571, 572, 573, 574, 575 ],
            "sticky": [ 274 ],
            "x": [ "0", "0", 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 273 ]
          }
        },
        "roundingadder": {
          "hide_name": 0,
          "type": "intadder_31_freq150_uid13",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:557.29-564.4"
          },
          "port_directions": {
            "cin": "input",
            "clk": "input",
            "r": "output",
            "rst": "input",
            "x": "input",
            "y": "input"
          },
          "connections": {
            "cin": [ 627 ],
            "clk": [ 2 ],
            "r": [ 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 187, 188, 189, 190, 191, 192, 193, 194 ],
            "rst": [ 3 ],
            "x": [ 391, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 592, 593, 594, 595, 596, 597, 598, 599 ],
            "y": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ]
          }
        }
      },
      "netnames": {
        "$0\\constnan_d1[30:0]": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:519.3-521.38"
          }
        },
        "$0\\constnan_d2[30:0]": {
          "hide_name": 1,
          "bits": [ 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:522.3-524.37"
          }
        },
        "$0\\constnan_d3[30:0]": {
          "hide_name": 1,
          "bits": [ 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:525.3-527.37"
          }
        },
        "$0\\effsub_d1[0:0]": {
          "hide_name": 1,
          "bits": [ 115 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:435.3-437.30"
          }
        },
        "$0\\effsub_d2[0:0]": {
          "hide_name": 1,
          "bits": [ 119 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:438.3-440.33"
          }
        },
        "$0\\effsub_d3[0:0]": {
          "hide_name": 1,
          "bits": [ 508 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:441.3-443.33"
          }
        },
        "$0\\expnewx_d1[7:0]": {
          "hide_name": 1,
          "bits": [ 169, 170, 171, 172, 173, 174, 175, 176 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:411.3-413.36"
          }
        },
        "$0\\expnewx_d2[7:0]": {
          "hide_name": 1,
          "bits": [ 515, 516, 517, 518, 519, 520, 521, 522 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:414.3-416.35"
          }
        },
        "$0\\fullcancellation_d1[0:0]": {
          "hide_name": 1,
          "bits": [ 389 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:516.3-518.50"
          }
        },
        "$0\\ghdl_rtil_signal_71_[7:0]": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:289.3-291.40"
          }
        },
        "$0\\ghdl_rtil_signal_72_[7:0]": {
          "hide_name": 1,
          "bits": [ 539, 540, 541, 542, 543, 544, 545, 546 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:294.3-296.53"
          }
        },
        "$0\\ghdl_rtil_signal_73_[7:0]": {
          "hide_name": 1,
          "bits": [ 523, 524, 525, 526, 527, 528, 529, 530 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:299.3-301.53"
          }
        },
        "$0\\lsb_d1[0:0]": {
          "hide_name": 1,
          "bits": [ 391 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:510.3-512.50"
          }
        },
        "$0\\normalizedsignificand_d1[52:0]": {
          "hide_name": 1,
          "bits": [ 392, 393, 390, 391, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:507.3-509.65"
          }
        },
        "$0\\resultisnan_d1[0:0]": {
          "hide_name": 1,
          "bits": [ 284 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:486.3-488.40"
          }
        },
        "$0\\resultisnan_d2[0:0]": {
          "hide_name": 1,
          "bits": [ 498 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:489.3-491.43"
          }
        },
        "$0\\resultisnan_d3[0:0]": {
          "hide_name": 1,
          "bits": [ 497 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:492.3-494.43"
          }
        },
        "$0\\roundbit_d1[0:0]": {
          "hide_name": 1,
          "bits": [ 390 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:513.3-515.55"
          }
        },
        "$0\\signnewx_d1[0:0]": {
          "hide_name": 1,
          "bits": [ 514 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:417.3-419.34"
          }
        },
        "$0\\signnewx_d2[0:0]": {
          "hide_name": 1,
          "bits": [ 513 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:420.3-422.37"
          }
        },
        "$0\\signnewx_d3[0:0]": {
          "hide_name": 1,
          "bits": [ 512 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:423.3-425.37"
          }
        },
        "$0\\signnewy_d1[0:0]": {
          "hide_name": 1,
          "bits": [ 511 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:426.3-428.34"
          }
        },
        "$0\\signnewy_d2[0:0]": {
          "hide_name": 1,
          "bits": [ 510 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:429.3-431.37"
          }
        },
        "$0\\signnewy_d3[0:0]": {
          "hide_name": 1,
          "bits": [ 509 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:432.3-434.37"
          }
        },
        "$0\\stickylow_d1[0:0]": {
          "hide_name": 1,
          "bits": [ 274 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:495.3-497.54"
          }
        },
        "$0\\stickylow_d2[0:0]": {
          "hide_name": 1,
          "bits": [ 496 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:498.3-500.39"
          }
        },
        "$0\\xexpfieldzero_d1[0:0]": {
          "hide_name": 1,
          "bits": [ 110 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:444.3-446.44"
          }
        },
        "$0\\xexpfieldzero_d2[0:0]": {
          "hide_name": 1,
          "bits": [ 507 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:447.3-449.47"
          }
        },
        "$0\\xisinfinity_d1[0:0]": {
          "hide_name": 1,
          "bits": [ 107 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:450.3-452.40"
          }
        },
        "$0\\xisinfinity_d2[0:0]": {
          "hide_name": 1,
          "bits": [ 506 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:453.3-455.43"
          }
        },
        "$0\\xisinfinity_d3[0:0]": {
          "hide_name": 1,
          "bits": [ 505 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:456.3-458.43"
          }
        },
        "$0\\xiszero_d1[0:0]": {
          "hide_name": 1,
          "bits": [ 111 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:468.3-470.32"
          }
        },
        "$0\\xiszero_d2[0:0]": {
          "hide_name": 1,
          "bits": [ 502 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:471.3-473.35"
          }
        },
        "$0\\xiszero_d3[0:0]": {
          "hide_name": 1,
          "bits": [ 501 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:474.3-476.35"
          }
        },
        "$0\\yisinfinity_d1[0:0]": {
          "hide_name": 1,
          "bits": [ 109 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:459.3-461.40"
          }
        },
        "$0\\yisinfinity_d2[0:0]": {
          "hide_name": 1,
          "bits": [ 504 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:462.3-464.43"
          }
        },
        "$0\\yisinfinity_d3[0:0]": {
          "hide_name": 1,
          "bits": [ 503 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:465.3-467.43"
          }
        },
        "$0\\yiszero_d1[0:0]": {
          "hide_name": 1,
          "bits": [ 113 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:477.3-479.32"
          }
        },
        "$0\\yiszero_d2[0:0]": {
          "hide_name": 1,
          "bits": [ 500 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:480.3-482.35"
          }
        },
        "$0\\yiszero_d3[0:0]": {
          "hide_name": 1,
          "bits": [ 499 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:483.3-485.35"
          }
        },
        "$0\\z0_d1[0:0]": {
          "hide_name": 1,
          "bits": [ 494 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:504.3-506.39"
          }
        },
        "$0\\z1_d1[0:0]": {
          "hide_name": 1,
          "bits": [ 495 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:501.3-503.39"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:323$26_Y": {
          "hide_name": 1,
          "bits": [ 102 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:323.19-323.58"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:325$28_Y": {
          "hide_name": 1,
          "bits": [ 105 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:325.19-325.58"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:326$29_Y": {
          "hide_name": 1,
          "bits": [ 107 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:326.24-326.56"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:327$30_Y": {
          "hide_name": 1,
          "bits": [ 109 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:327.24-327.56"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:328$31_Y": {
          "hide_name": 1,
          "bits": [ 111 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:328.20-328.49"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:329$32_Y": {
          "hide_name": 1,
          "bits": [ 113 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:329.20-329.49"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:331$34_Y": {
          "hide_name": 1,
          "bits": [ 114 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:331.33-331.58"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:332$35_Y": {
          "hide_name": 1,
          "bits": [ 116 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:332.33-332.62"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:339$42_Y": {
          "hide_name": 1,
          "bits": [ 118 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:339.33-339.68"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:344$47_Y": {
          "hide_name": 1,
          "bits": [ 121 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:344.20-344.52"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:346$49_Y": {
          "hide_name": 1,
          "bits": [ 124 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:346.33-346.76"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:349$52_Y": {
          "hide_name": 1,
          "bits": [ 126 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:349.33-349.76"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:351$54_Y": {
          "hide_name": 1,
          "bits": [ 128 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:351.33-351.76"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:355$58_Y": {
          "hide_name": 1,
          "bits": [ 130 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:355.33-355.76"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:356$59_Y": {
          "hide_name": 1,
          "bits": [ 133 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:356.33-356.72"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:359$62_Y": {
          "hide_name": 1,
          "bits": [ 129 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:359.33-359.61"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:360$63_Y": {
          "hide_name": 1,
          "bits": [ 136 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:360.33-360.72"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:366$69_Y": {
          "hide_name": 1,
          "bits": [ 132 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:366.33-366.76"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:368$71_Y": {
          "hide_name": 1,
          "bits": [ 138 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:368.33-368.76"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:370$73_Y": {
          "hide_name": 1,
          "bits": [ 140 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:370.33-370.76"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:372$75_Y": {
          "hide_name": 1,
          "bits": [ 141 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:372.33-372.76"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:378$81_Y": {
          "hide_name": 1,
          "bits": [ 144 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:378.33-378.62"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:380$83_Y": {
          "hide_name": 1,
          "bits": [ 147 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:380.33-380.67"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:383$86_Y": {
          "hide_name": 1,
          "bits": [ 150 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:383.33-383.75"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:386$89_Y": {
          "hide_name": 1,
          "bits": [ 153 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:386.33-386.64"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:388$91_Y": {
          "hide_name": 1,
          "bits": [ 155 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:388.33-388.76"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:389$92_Y": {
          "hide_name": 1,
          "bits": [ 157 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:389.33-389.70"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:391$94_Y": {
          "hide_name": 1,
          "bits": [ 159 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:391.33-391.70"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:395$98_Y": {
          "hide_name": 1,
          "bits": [ 162 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:395.33-395.76"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:400$103_Y": {
          "hide_name": 1,
          "bits": [ 164 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:400.33-400.68"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:402$105_Y": {
          "hide_name": 1,
          "bits": [ 165 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:402.33-402.76"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:409$112_Y": {
          "hide_name": 1,
          "bits": [ 168 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:409.33-409.76"
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$463": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$466": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$469": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$472": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$475": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$478": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$481": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$484": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$487": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$490": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$493": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$496": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$499": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$502": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$505": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$508": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$511": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$514": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$517": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$520": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$523": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$526": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$529": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$532": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$535": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$538": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$541": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$544": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$547": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$550": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$553": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$556": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$559": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$562": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$565": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$568": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$571": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$574": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$577": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$580": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$583": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$586": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:314$17_Y": {
          "hide_name": 1,
          "bits": [ 177 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:314.33-314.53"
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:316$19_Y": {
          "hide_name": 1,
          "bits": [ 186 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:316.33-316.53"
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:393$96_Y": {
          "hide_name": 1,
          "bits": [ 195 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:393.33-393.56"
          }
        },
        "$ge$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:305$8_Y": {
          "hide_name": 1,
          "bits": [ 196 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:305.33-305.51"
          }
        },
        "$ge$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:335$38_Y": {
          "hide_name": 1,
          "bits": [ 206 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:335.33-335.50"
          }
        },
        "$ge$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:350$53_Y": {
          "hide_name": 1,
          "bits": [ 127 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:350.33-350.108"
          }
        },
        "$ge$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:374$77_Y": {
          "hide_name": 1,
          "bits": [ 122 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:374.33-374.93"
          }
        },
        "$le$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:369$72_Y": {
          "hide_name": 1,
          "bits": [ 139 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:369.33-369.108"
          }
        },
        "$logic_not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:310$13_Y": {
          "hide_name": 1,
          "bits": [ 220 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:310.33-310.46"
          }
        },
        "$logic_not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:312$15_Y": {
          "hide_name": 1,
          "bits": [ 221 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:312.33-312.46"
          }
        },
        "$logic_not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:318$21_Y": {
          "hide_name": 1,
          "bits": [ 245 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:318.33-318.45"
          }
        },
        "$logic_not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:320$23_Y": {
          "hide_name": 1,
          "bits": [ 269 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:320.33-320.45"
          }
        },
        "$logic_not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:382$85_Y": {
          "hide_name": 1,
          "bits": [ 148 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:382.33-382.49"
          }
        },
        "$lt$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:371$74_Y": {
          "hide_name": 1,
          "bits": [ 125 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:371.33-371.92"
          }
        },
        "$ne$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:407$110_Y": {
          "hide_name": 1,
          "bits": [ 272 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:407.33-407.59"
          }
        },
        "$not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:322$25_Y": {
          "hide_name": 1,
          "bits": [ 101 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:322.33-322.48"
          }
        },
        "$not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:324$27_Y": {
          "hide_name": 1,
          "bits": [ 104 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:324.33-324.48"
          }
        },
        "$not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:334$37_Y": {
          "hide_name": 1,
          "bits": [ 273 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:334.32-334.47"
          }
        },
        "$not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:338$41_Y": {
          "hide_name": 1,
          "bits": [ 117 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:338.32-338.47"
          }
        },
        "$not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:343$46_Y": {
          "hide_name": 1,
          "bits": [ 120 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:343.33-343.61"
          }
        },
        "$not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:364$67_Y": {
          "hide_name": 1,
          "bits": [ 135 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:364.33-364.40"
          }
        },
        "$not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:365$68_Y": {
          "hide_name": 1,
          "bits": [ 137 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:365.33-365.40"
          }
        },
        "$not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:367$70_Y": {
          "hide_name": 1,
          "bits": [ 123 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:367.33-367.51"
          }
        },
        "$not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:377$80_Y": {
          "hide_name": 1,
          "bits": [ 143 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:377.33-377.44"
          }
        },
        "$not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:385$88_Y": {
          "hide_name": 1,
          "bits": [ 161 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:385.33-385.49"
          }
        },
        "$not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:387$90_Y": {
          "hide_name": 1,
          "bits": [ 154 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:387.33-387.44"
          }
        },
        "$not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:399$102_Y": {
          "hide_name": 1,
          "bits": [ 156 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:399.33-399.49"
          }
        },
        "$not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:401$104_Y": {
          "hide_name": 1,
          "bits": [ 158 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:401.33-401.49"
          }
        },
        "$not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:404$107_Y": {
          "hide_name": 1,
          "bits": [ 280 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:404.33-404.45"
          }
        },
        "$not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:405$108_Y": {
          "hide_name": 1,
          "bits": [ 282 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:405.33-405.45"
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:330$33_Y": {
          "hide_name": 1,
          "bits": [ 283 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:330.33-330.48"
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:333$36_Y": {
          "hide_name": 1,
          "bits": [ 284 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:333.24-333.67"
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:345$48_Y": {
          "hide_name": 1,
          "bits": [ 286 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:345.33-345.76"
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:347$50_Y": {
          "hide_name": 1,
          "bits": [ 287 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:347.33-347.76"
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:353$56_Y": {
          "hide_name": 1,
          "bits": [ 290 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:353.33-353.75"
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:354$57_Y": {
          "hide_name": 1,
          "bits": [ 276 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:354.22-354.72"
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:357$60_Y": {
          "hide_name": 1,
          "bits": [ 292 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:357.33-357.76"
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:361$64_Y": {
          "hide_name": 1,
          "bits": [ 285 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:361.33-361.61"
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:379$82_Y": {
          "hide_name": 1,
          "bits": [ 145 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:379.33-379.65"
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:390$93_Y": {
          "hide_name": 1,
          "bits": [ 293 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:390.33-390.76"
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:392$95_Y": {
          "hide_name": 1,
          "bits": [ 294 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:392.33-392.76"
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:394$97_Y": {
          "hide_name": 1,
          "bits": [ 160 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:394.33-394.76"
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:403$106_Y": {
          "hide_name": 1,
          "bits": [ 167 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:403.33-403.70"
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:406$109_Y": {
          "hide_name": 1,
          "bits": [ 295 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:406.33-406.76"
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:408$111_Y": {
          "hide_name": 1,
          "bits": [ 166 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:408.33-408.76"
          }
        },
        "$sub$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:303$6_Y": {
          "hide_name": 1,
          "bits": [ 547, 548, 549, 550, 551, 552, 553, 554, 555 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:303.22-303.61"
          }
        },
        "$sub$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:304$7_Y": {
          "hide_name": 1,
          "bits": [ 556, 557, 558, 559, 560, 561, 562, 563, 564 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:304.22-304.61"
          }
        },
        "$sub$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:341$44_Y": {
          "hide_name": 1,
          "bits": [ 571, 572, 573, 574, 575 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:341.33-341.76"
          }
        },
        "$sub$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:363$66_Y": {
          "hide_name": 1,
          "bits": [ 576, 577, 578, 579, 580, 581, 582, 583 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:363.33-363.102"
          }
        },
        "$sub$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:376$79_Y": {
          "hide_name": 1,
          "bits": [ 592, 593, 594, 595, 596, 597, 598, 599 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:376.24-376.45"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:306$9_Y": {
          "hide_name": 1,
          "bits": [ 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 169, 170, 171, 172, 173, 174, 175, 176, 514 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:306.17-306.45"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:307$10_Y": {
          "hide_name": 1,
          "bits": [ 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 178, 179, 180, 181, 182, 183, 184, 185, 511 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:307.17-307.45"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:308$11_Y": {
          "hide_name": 1,
          "bits": [ 197, 198, 199, 200, 201, 202, 203, 204, 205 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:308.20-308.64"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:311$14_Y": {
          "hide_name": 1,
          "bits": [ 110 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:311.26-311.60"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:313$16_Y": {
          "hide_name": 1,
          "bits": [ 112 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:313.26-313.60"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:315$18_Y": {
          "hide_name": 1,
          "bits": [ 100 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:315.29-315.63"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:317$20_Y": {
          "hide_name": 1,
          "bits": [ 103 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:317.29-317.63"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:319$22_Y": {
          "hide_name": 1,
          "bits": [ 106 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:319.26-319.60"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:321$24_Y": {
          "hide_name": 1,
          "bits": [ 108 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:321.26-321.60"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:336$39_Y": {
          "hide_name": 1,
          "bits": [ 600 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:336.26-336.60"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:337$40_Y": {
          "hide_name": 1,
          "bits": [ 565, 566, 567, 568, 569 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:337.28-337.64"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:340$43_Y": {
          "hide_name": 1,
          "bits": [ 570 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:340.28-340.62"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:348$51_Y": {
          "hide_name": 1,
          "bits": [ 606, 607, 608, 609, 610 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:348.25-348.122"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:352$55_Y": {
          "hide_name": 1,
          "bits": [ 601, 602, 603, 604, 605 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:352.33-352.79"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:358$61_Y": {
          "hide_name": 1,
          "bits": [ 584, 585, 586, 587, 588, 589, 590, 591 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:358.21-358.72"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:362$65_Y": {
          "hide_name": 1,
          "bits": [ 611, 612, 613, 614, 615, 616, 617, 618 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:362.33-362.84"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:373$76_Y": {
          "hide_name": 1,
          "bits": [ 619, 620, 621, 622, 623, 624, 625, 626 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:373.33-373.89"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:375$78_Y": {
          "hide_name": 1,
          "bits": [ 389 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:375.29-375.63"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:381$84_Y": {
          "hide_name": 1,
          "bits": [ 627 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:381.23-381.57"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:384$87_Y": {
          "hide_name": 1,
          "bits": [ 163 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:384.25-384.59"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:396$99_Y": {
          "hide_name": 1,
          "bits": [ 628 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:396.24-396.58"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:397$100_Y": {
          "hide_name": 1,
          "bits": [ 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:397.21-397.92"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:398$101_Y": {
          "hide_name": 1,
          "bits": [ 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:398.33-398.71"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:410$113_Y": {
          "hide_name": 1,
          "bits": [ 99 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:410.18-410.59"
          }
        },
        "$xor$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:309$12_Y": {
          "hide_name": 1,
          "bits": [ 115 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:309.19-309.38"
          }
        },
        "$xor$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:342$45_Y": {
          "hide_name": 1,
          "bits": [ 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:342.21-342.279"
          }
        },
        "allshiftedout": {
          "hide_name": 0,
          "bits": [ 600 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:193.8-193.21"
          }
        },
        "carryin": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:194.8-194.15"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:195.9-195.12"
          }
        },
        "constinf_d1": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 539, 540, 541, 542, 543, 544, 545, 546 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:197.15-197.26"
          }
        },
        "constinf_d2": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 523, 524, 525, 526, 527, 528, 529, 530 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:198.15-198.26"
          }
        },
        "constinf_d3": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 531, 532, 533, 534, 535, 536, 537, 538 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:199.15-199.26"
          }
        },
        "constnan_d1": {
          "hide_name": 0,
          "bits": [ 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:200.14-200.25"
          }
        },
        "constnan_d2": {
          "hide_name": 0,
          "bits": [ 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:201.14-201.25"
          }
        },
        "constnan_d3": {
          "hide_name": 0,
          "bits": [ 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:202.14-202.25"
          }
        },
        "deltaexp": {
          "hide_name": 0,
          "bits": [ 584, 585, 586, 587, 588, 589, 590, 591 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:203.14-203.22"
          }
        },
        "effsub": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:204.8-204.14"
          }
        },
        "effsub_d1": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:205.7-205.16"
          }
        },
        "effsub_d2": {
          "hide_name": 0,
          "bits": [ 508 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:206.7-206.16"
          }
        },
        "effsub_d3": {
          "hide_name": 0,
          "bits": [ 278 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:207.7-207.16"
          }
        },
        "expdiff": {
          "hide_name": 0,
          "bits": [ 197, 198, 199, 200, 201, 202, 203, 204, 205 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:208.14-208.21"
          }
        },
        "expnewx_d1": {
          "hide_name": 0,
          "bits": [ 515, 516, 517, 518, 519, 520, 521, 522 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:209.13-209.23"
          }
        },
        "expnewx_d2": {
          "hide_name": 0,
          "bits": [ 212, 213, 214, 215, 216, 217, 218, 219 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:210.13-210.23"
          }
        },
        "exppreround": {
          "hide_name": 0,
          "bits": [ 592, 593, 594, 595, 596, 597, 598, 599 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:211.14-211.25"
          }
        },
        "expsigr": {
          "hide_name": 0,
          "bits": [ 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 187, 188, 189, 190, 191, 192, 193, 194 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:212.15-212.22"
          }
        },
        "expsigr2": {
          "hide_name": 0,
          "bits": [ 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:213.15-213.23"
          }
        },
        "expxmexpy": {
          "hide_name": 0,
          "bits": [ 547, 548, 549, 550, 551, 552, 553, 554, 555 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:214.14-214.23"
          }
        },
        "expymexpx": {
          "hide_name": 0,
          "bits": [ 556, 557, 558, 559, 560, 561, 562, 563, 564 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:215.14-215.23"
          }
        },
        "finalrightshiftvalue": {
          "hide_name": 0,
          "bits": [ 571, 572, 573, 574, 575 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:216.14-216.34"
          }
        },
        "fracadder:497": {
          "hide_name": 0,
          "bits": [ 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 494, 495 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:217.15-217.29"
          }
        },
        "fullcancellation": {
          "hide_name": 0,
          "bits": [ 389 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:218.8-218.24"
          }
        },
        "fullcancellation_d1": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:219.7-219.26"
          }
        },
        "ghdl_rtil_signal_00_": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:122.8-122.28"
          }
        },
        "ghdl_rtil_signal_01_": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:123.8-123.28"
          }
        },
        "ghdl_rtil_signal_02_": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:124.8-124.28"
          }
        },
        "ghdl_rtil_signal_03_": {
          "hide_name": 0,
          "bits": [ 601, 602, 603, 604, 605 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:125.14-125.34"
          }
        },
        "ghdl_rtil_signal_04_": {
          "hide_name": 0,
          "bits": [ 290 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:126.8-126.28"
          }
        },
        "ghdl_rtil_signal_05_": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:127.8-127.28"
          }
        },
        "ghdl_rtil_signal_06_": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:128.8-128.28"
          }
        },
        "ghdl_rtil_signal_07_": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:129.8-129.28"
          }
        },
        "ghdl_rtil_signal_08_": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:130.8-130.28"
          }
        },
        "ghdl_rtil_signal_09_": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:131.8-131.28"
          }
        },
        "ghdl_rtil_signal_10_": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:132.8-132.28"
          }
        },
        "ghdl_rtil_signal_11_": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:133.8-133.28"
          }
        },
        "ghdl_rtil_signal_12_": {
          "hide_name": 0,
          "bits": [ 292 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:134.8-134.28"
          }
        },
        "ghdl_rtil_signal_13_": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:135.8-135.28"
          }
        },
        "ghdl_rtil_signal_14_": {
          "hide_name": 0,
          "bits": [ 285 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:136.8-136.28"
          }
        },
        "ghdl_rtil_signal_15_": {
          "hide_name": 0,
          "bits": [ 611, 612, 613, 614, 615, 616, 617, 618 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:137.14-137.34"
          }
        },
        "ghdl_rtil_signal_16_": {
          "hide_name": 0,
          "bits": [ 576, 577, 578, 579, 580, 581, 582, 583 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:138.14-138.34"
          }
        },
        "ghdl_rtil_signal_17_": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:139.8-139.28"
          }
        },
        "ghdl_rtil_signal_18_": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:140.8-140.28"
          }
        },
        "ghdl_rtil_signal_19_": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:141.8-141.28"
          }
        },
        "ghdl_rtil_signal_20_": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:142.8-142.28"
          }
        },
        "ghdl_rtil_signal_21_": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:143.8-143.28"
          }
        },
        "ghdl_rtil_signal_22_": {
          "hide_name": 0,
          "bits": [ 619, 620, 621, 622, 623, 624, 625, 626 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:144.14-144.34"
          }
        },
        "ghdl_rtil_signal_23_": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:145.8-145.28"
          }
        },
        "ghdl_rtil_signal_24_": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:146.8-146.28"
          }
        },
        "ghdl_rtil_signal_25_": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:147.8-147.28"
          }
        },
        "ghdl_rtil_signal_26_": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:148.8-148.28"
          }
        },
        "ghdl_rtil_signal_27_": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:149.8-149.28"
          }
        },
        "ghdl_rtil_signal_28_": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:150.8-150.28"
          }
        },
        "ghdl_rtil_signal_29_": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:151.8-151.28"
          }
        },
        "ghdl_rtil_signal_30_": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:152.8-152.28"
          }
        },
        "ghdl_rtil_signal_31_": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:153.8-153.28"
          }
        },
        "ghdl_rtil_signal_32_": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:154.8-154.28"
          }
        },
        "ghdl_rtil_signal_33_": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:155.8-155.28"
          }
        },
        "ghdl_rtil_signal_34_": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:156.8-156.28"
          }
        },
        "ghdl_rtil_signal_35_": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:157.8-157.28"
          }
        },
        "ghdl_rtil_signal_36_": {
          "hide_name": 0,
          "bits": [ 293 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:158.8-158.28"
          }
        },
        "ghdl_rtil_signal_37_": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:159.8-159.28"
          }
        },
        "ghdl_rtil_signal_38_": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:160.8-160.28"
          }
        },
        "ghdl_rtil_signal_39_": {
          "hide_name": 0,
          "bits": [ 294 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:161.8-161.28"
          }
        },
        "ghdl_rtil_signal_40_": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:162.8-162.28"
          }
        },
        "ghdl_rtil_signal_41_": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:163.8-163.28"
          }
        },
        "ghdl_rtil_signal_42_": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:164.8-164.28"
          }
        },
        "ghdl_rtil_signal_43_": {
          "hide_name": 0,
          "bits": [ 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:165.15-165.35"
          }
        },
        "ghdl_rtil_signal_44_": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:166.8-166.28"
          }
        },
        "ghdl_rtil_signal_45_": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:167.8-167.28"
          }
        },
        "ghdl_rtil_signal_46_": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:168.8-168.28"
          }
        },
        "ghdl_rtil_signal_47_": {
          "hide_name": 0,
          "bits": [ 280 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:169.8-169.28"
          }
        },
        "ghdl_rtil_signal_48_": {
          "hide_name": 0,
          "bits": [ 282 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:170.8-170.28"
          }
        },
        "ghdl_rtil_signal_49_": {
          "hide_name": 0,
          "bits": [ 295 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:171.8-171.28"
          }
        },
        "ghdl_rtil_signal_50_": {
          "hide_name": 0,
          "bits": [ 272 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:172.8-172.28"
          }
        },
        "ghdl_rtil_signal_51_": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:173.8-173.28"
          }
        },
        "ghdl_rtil_signal_52_": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:174.8-174.28"
          }
        },
        "ghdl_rtil_signal_53_": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:175.8-175.28"
          }
        },
        "ghdl_rtil_signal_54_": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:176.8-176.28"
          }
        },
        "ghdl_rtil_signal_55_": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:177.8-177.28"
          }
        },
        "ghdl_rtil_signal_56_": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:178.8-178.28"
          }
        },
        "ghdl_rtil_signal_57_": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:179.8-179.28"
          }
        },
        "ghdl_rtil_signal_58_": {
          "hide_name": 0,
          "bits": [ 245 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:180.8-180.28"
          }
        },
        "ghdl_rtil_signal_59_": {
          "hide_name": 0,
          "bits": [ 269 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:181.8-181.28"
          }
        },
        "ghdl_rtil_signal_60_": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:182.8-182.28"
          }
        },
        "ghdl_rtil_signal_61_": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:183.8-183.28"
          }
        },
        "ghdl_rtil_signal_62_": {
          "hide_name": 0,
          "bits": [ 283 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:184.8-184.28"
          }
        },
        "ghdl_rtil_signal_63_": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:185.8-185.28"
          }
        },
        "ghdl_rtil_signal_64_": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:186.8-186.28"
          }
        },
        "ghdl_rtil_signal_65_": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:187.8-187.28"
          }
        },
        "ghdl_rtil_signal_66_": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:188.8-188.28"
          }
        },
        "ghdl_rtil_signal_67_": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:189.8-189.28"
          }
        },
        "ghdl_rtil_signal_68_": {
          "hide_name": 0,
          "bits": [ 286 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:190.8-190.28"
          }
        },
        "ghdl_rtil_signal_69_": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:191.8-191.28"
          }
        },
        "ghdl_rtil_signal_70_": {
          "hide_name": 0,
          "bits": [ 287 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:192.8-192.28"
          }
        },
        "ghdl_rtil_signal_71_": {
          "hide_name": 0,
          "bits": [ 539, 540, 541, 542, 543, 544, 545, 546 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:288.13-288.33"
          }
        },
        "ghdl_rtil_signal_72_": {
          "hide_name": 0,
          "bits": [ 523, 524, 525, 526, 527, 528, 529, 530 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:293.13-293.33"
          }
        },
        "ghdl_rtil_signal_73_": {
          "hide_name": 0,
          "bits": [ 531, 532, 533, 534, 535, 536, 537, 538 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:298.13-298.33"
          }
        },
        "ieeefpadd_8_23_freq150_uid2leadingzerocounter:503": {
          "hide_name": 0,
          "bits": [ 207, 208, 209, 210, 211 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:220.14-220.64"
          }
        },
        "leftshiftercomponent:536": {
          "hide_name": 0,
          "bits": [ 392, 393, 390, 391, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:221.15-221.40"
          }
        },
        "leftshiftval": {
          "hide_name": 0,
          "bits": [ 606, 607, 608, 609, 610 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:222.14-222.26"
          }
        },
        "lsb_d1": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:223.7-223.13"
          }
        },
        "newx": {
          "hide_name": 0,
          "bits": [ 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 169, 170, 171, 172, 173, 174, 175, 176, 514 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:224.15-224.19"
          }
        },
        "newy": {
          "hide_name": 0,
          "bits": [ 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 178, 179, 180, 181, 182, 183, 184, 185, 511 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:225.15-225.19"
          }
        },
        "normalizedsignificand_d1": {
          "hide_name": 0,
          "bits": [ 291, 289, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:226.14-226.38"
          }
        },
        "r": {
          "hide_name": 0,
          "bits": [ 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:227.17-227.18"
          }
        },
        "resultisinf": {
          "hide_name": 0,
          "bits": [ 628 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:229.8-229.19"
          }
        },
        "resultisnan": {
          "hide_name": 0,
          "bits": [ 284 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:230.8-230.19"
          }
        },
        "resultisnan_d1": {
          "hide_name": 0,
          "bits": [ 498 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:231.7-231.21"
          }
        },
        "resultisnan_d2": {
          "hide_name": 0,
          "bits": [ 497 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:232.7-232.21"
          }
        },
        "resultisnan_d3": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:233.7-233.21"
          }
        },
        "resultiszero": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:234.8-234.20"
          }
        },
        "rightshiftercomponent:470": {
          "hide_name": 0,
          "bits": [ 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:235.15-235.41"
          }
        },
        "rightshiftercomponent:471": {
          "hide_name": 0,
          "bits": [ 274 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:236.8-236.34"
          }
        },
        "rightshiftvalue": {
          "hide_name": 0,
          "bits": [ 565, 566, 567, 568, 569 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:237.14-237.29"
          }
        },
        "roundbit_d1": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:238.7-238.18"
          }
        },
        "roundupbit": {
          "hide_name": 0,
          "bits": [ 627 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:239.8-239.18"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:240.9-240.12"
          }
        },
        "shiftcorrection": {
          "hide_name": 0,
          "bits": [ 570 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:242.8-242.23"
          }
        },
        "significandnewx": {
          "hide_name": 0,
          "bits": [ 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 117 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:243.15-243.30"
          }
        },
        "significandnewy": {
          "hide_name": 0,
          "bits": [ 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 273 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:244.15-244.30"
          }
        },
        "signnewx_d1": {
          "hide_name": 0,
          "bits": [ 513 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:245.7-245.18"
          }
        },
        "signnewx_d2": {
          "hide_name": 0,
          "bits": [ 512 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:246.7-246.18"
          }
        },
        "signnewx_d3": {
          "hide_name": 0,
          "bits": [ 270 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:247.7-247.18"
          }
        },
        "signnewy_d1": {
          "hide_name": 0,
          "bits": [ 510 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:248.7-248.18"
          }
        },
        "signnewy_d2": {
          "hide_name": 0,
          "bits": [ 509 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:249.7-249.18"
          }
        },
        "signnewy_d3": {
          "hide_name": 0,
          "bits": [ 271 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:250.7-250.18"
          }
        },
        "signr": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:251.8-251.13"
          }
        },
        "stickybit": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:252.8-252.17"
          }
        },
        "stickylow_d1": {
          "hide_name": 0,
          "bits": [ 496 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:253.7-253.19"
          }
        },
        "stickylow_d2": {
          "hide_name": 0,
          "bits": [ 288 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:254.7-254.19"
          }
        },
        "summandy": {
          "hide_name": 0,
          "bits": [ 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:255.15-255.23"
          }
        },
        "x": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:256.16-256.17"
          }
        },
        "xexpfieldallones": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:258.8-258.24"
          }
        },
        "xexpfieldzero": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:259.8-259.21"
          }
        },
        "xexpfieldzero_d1": {
          "hide_name": 0,
          "bits": [ 507 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:260.7-260.23"
          }
        },
        "xexpfieldzero_d2": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:261.7-261.23"
          }
        },
        "xisinfinity": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:262.8-262.19"
          }
        },
        "xisinfinity_d1": {
          "hide_name": 0,
          "bits": [ 506 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:263.7-263.21"
          }
        },
        "xisinfinity_d2": {
          "hide_name": 0,
          "bits": [ 505 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:264.7-264.21"
          }
        },
        "xisinfinity_d3": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:265.7-265.21"
          }
        },
        "xisnan": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:266.8-266.14"
          }
        },
        "xiszero": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:267.8-267.15"
          }
        },
        "xiszero_d1": {
          "hide_name": 0,
          "bits": [ 502 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:268.7-268.17"
          }
        },
        "xiszero_d2": {
          "hide_name": 0,
          "bits": [ 501 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:269.7-269.17"
          }
        },
        "xiszero_d3": {
          "hide_name": 0,
          "bits": [ 279 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:270.7-270.17"
          }
        },
        "xsigfieldzero": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:271.8-271.21"
          }
        },
        "y": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:272.16-272.17"
          }
        },
        "yexpfieldallones": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:274.8-274.24"
          }
        },
        "yexpfieldzero": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:275.8-275.21"
          }
        },
        "yisinfinity": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:276.8-276.19"
          }
        },
        "yisinfinity_d1": {
          "hide_name": 0,
          "bits": [ 504 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:277.7-277.21"
          }
        },
        "yisinfinity_d2": {
          "hide_name": 0,
          "bits": [ 503 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:278.7-278.21"
          }
        },
        "yisinfinity_d3": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:279.7-279.21"
          }
        },
        "yisnan": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:280.8-280.14"
          }
        },
        "yiszero": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:281.8-281.15"
          }
        },
        "yiszero_d1": {
          "hide_name": 0,
          "bits": [ 500 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:282.7-282.17"
          }
        },
        "yiszero_d2": {
          "hide_name": 0,
          "bits": [ 499 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:283.7-283.17"
          }
        },
        "yiszero_d3": {
          "hide_name": 0,
          "bits": [ 281 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:284.7-284.17"
          }
        },
        "ysigfieldzero": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:285.8-285.21"
          }
        },
        "z0_d1": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:286.7-286.12"
          }
        },
        "z1_d1": {
          "hide_name": 0,
          "bits": [ 275 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:287.7-287.12"
          }
        }
      }
    },
    "fpmult_3_pipe": {
      "attributes": {
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:573.1-606.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "x": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "y": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "r": {
          "direction": "output",
          "bits": [ 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ]
        }
      },
      "cells": {
        "flopocofpmult": {
          "hide_name": 0,
          "type": "fpmult_3_pipex",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:587.18-593.4"
          },
          "port_directions": {
            "clk": "input",
            "r": "output",
            "rst": "input",
            "x": "input",
            "y": "input"
          },
          "connections": {
            "clk": [ 2 ],
            "r": [ 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133 ],
            "rst": [ 3 ],
            "x": [ 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167 ],
            "y": [ 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201 ]
          }
        },
        "inputx": {
          "hide_name": 0,
          "type": "inputieee",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:594.13-597.4"
          },
          "port_directions": {
            "r": "output",
            "x": "input"
          },
          "connections": {
            "r": [ 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167 ],
            "x": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
          }
        },
        "inputy": {
          "hide_name": 0,
          "type": "inputieee",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:598.13-601.4"
          },
          "port_directions": {
            "r": "output",
            "x": "input"
          },
          "connections": {
            "r": [ 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201 ],
            "x": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
          }
        },
        "outputr": {
          "hide_name": 0,
          "type": "outputieee",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:602.14-605.4"
          },
          "port_directions": {
            "r": "output",
            "x": "input"
          },
          "connections": {
            "r": [ 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ],
            "x": [ 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133 ]
          }
        }
      },
      "netnames": {
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:574.9-574.12"
          }
        },
        "flopocofpmult:232": {
          "hide_name": 0,
          "bits": [ 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:576.15-576.33"
          }
        },
        "inputx:226": {
          "hide_name": 0,
          "bits": [ 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:577.15-577.26"
          }
        },
        "inputy:229": {
          "hide_name": 0,
          "bits": [ 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:578.15-578.26"
          }
        },
        "r": {
          "hide_name": 0,
          "bits": [ 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:579.17-579.18"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:581.9-581.12"
          }
        },
        "x": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:583.16-583.17"
          }
        },
        "y": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:585.16-585.17"
          }
        }
      }
    },
    "fpmult_3_pipex": {
      "attributes": {
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:608.1-780.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "x": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "y": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71 ]
        },
        "r": {
          "direction": "output",
          "bits": [ 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105 ]
        }
      },
      "cells": {
        "$add$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:672$159": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001010",
            "Y_WIDTH": "00000000000000000000000000001010"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:672.25-672.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 27, 28, 29, 30, 31, 32, 33, 34, "0", "0" ],
            "B": [ 61, 62, 63, 64, 65, 66, 67, 68, "0", "0" ],
            "Y": [ 106, 107, 108, 109, 110, 111, 112, 113, 114, 115 ]
          }
        },
        "$add$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:701$172": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001010",
            "Y_WIDTH": "00000000000000000000000000001010"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:701.24-701.80"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 116, 117, 118, 119, 120, 121, 122, 123, 124, 125 ],
            "B": [ 126, "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 127, 128, 129, 130, 131, 132, 133, 134, 135, 136 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:706$177": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:706.33-706.61"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 137 ],
            "B": [ 138 ],
            "Y": [ 139 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:708$179": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:708.18-708.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 140 ],
            "B": [ 141 ],
            "Y": [ 142 ]
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:675$162": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:675.33-675.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 70, 71, 36, 37 ],
            "B": [ "1", "0", "0", "0" ],
            "Y": [ 143 ]
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:677$164": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:677.33-677.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 70, 71, 36, 37 ],
            "B": [ "0", "0", "1", "0" ],
            "Y": [ 144 ]
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:679$166": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:679.33-679.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 70, 71, 36, 37 ],
            "B": [ "1", "0", "1", "0" ],
            "Y": [ 145 ]
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:680$167": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:680.33-680.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 70, 71, 36, 37 ],
            "B": [ "0", "1", "1", "0" ],
            "Y": [ 146 ]
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:681$168": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:681.33-681.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 70, 71, 36, 37 ],
            "B": [ "1", "0", "0", "1" ],
            "Y": [ 147 ]
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:683$170": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:683.33-683.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 70, 71, 36, 37 ],
            "B": [ "0", "1", "0", "1" ],
            "Y": [ 148 ]
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:710$181": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:710.33-710.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 149, 150 ],
            "B": [ "1", "0" ],
            "Y": [ 151 ]
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:711$182": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:711.33-711.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 149, 150 ],
            "B": [ "1", "1" ],
            "Y": [ 152 ]
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:712$183": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:712.33-712.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 149, 150 ],
            "B": [ "0", "1" ],
            "Y": [ 153 ]
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:730$185": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:730.33-730.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 154, 155 ],
            "B": [ "1", "1" ],
            "Y": [ 156 ]
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:731$186": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:731.33-731.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 154, 155 ],
            "B": [ "0", "1" ],
            "Y": [ 157 ]
          }
        },
        "$logic_not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:674$161": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:674.33-674.57"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 70, 71, 36, 37 ],
            "Y": [ 158 ]
          }
        },
        "$logic_not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:703$174": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000011000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:703.33-703.54"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182 ],
            "Y": [ 183 ]
          }
        },
        "$logic_not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:709$180": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:709.33-709.57"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 149, 150 ],
            "Y": [ 184 ]
          }
        },
        "$logic_not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:733$188": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:733.33-733.41"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 154, 155 ],
            "Y": [ 185 ]
          }
        },
        "$not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:705$176": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:705.33-705.52"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 186 ],
            "Y": [ 138 ]
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:676$163": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:676.33-676.76"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 158 ],
            "B": [ 143 ],
            "Y": [ 187 ]
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:678$165": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:678.33-678.76"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 187 ],
            "B": [ 144 ],
            "Y": [ 188 ]
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:682$169": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:682.33-682.76"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 146 ],
            "B": [ 147 ],
            "Y": [ 189 ]
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:684$171": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:684.33-684.76"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 189 ],
            "B": [ 148 ],
            "Y": [ 190 ]
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:707$178": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:707.33-707.73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 139 ],
            "B": [ 186 ],
            "Y": [ 141 ]
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:713$184": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:713.33-713.76"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 152 ],
            "B": [ 153 ],
            "Y": [ 191 ]
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:732$187": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:732.33-732.76"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 156 ],
            "B": [ 157 ],
            "Y": [ 192 ]
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:734$189": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:734.33-734.76"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 192 ],
            "B": [ 185 ],
            "Y": [ 193 ]
          }
        },
        "$procdff$434": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:760.3-762.38"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 194 ],
            "Q": [ 140 ]
          }
        },
        "$procdff$437": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "000000000000000000000000000000000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000110000"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:757.3-759.38"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 194, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241 ],
            "Q": [ 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 242, 186, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264 ]
          }
        },
        "$procdff$440": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:754.3-756.27"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 265, 266 ],
            "Q": [ 154, 155 ]
          }
        },
        "$procdff$443": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:751.3-753.27"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 267, 268 ],
            "Q": [ 265, 266 ]
          }
        },
        "$procdff$446": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:748.3-750.24"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 269, 270 ],
            "Q": [ 267, 268 ]
          }
        },
        "$procdff$449": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001010"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:745.3-747.42"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 106, 107, 108, 109, 110, 111, 112, 113, 114, 115 ],
            "Q": [ 271, 272, 273, 274, 275, 276, 277, 278, 279, 280 ]
          }
        },
        "$procdff$452": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:742.3-744.29"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 281 ],
            "Q": [ 103 ]
          }
        },
        "$procdff$455": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:739.3-741.29"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 282 ],
            "Q": [ 281 ]
          }
        },
        "$procdff$458": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:736.3-738.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 283 ],
            "Q": [ 282 ]
          }
        },
        "$procdff$461": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:667.3-669.40"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ "1", "1", "1", "1", "1", "1", "1" ],
            "Q": [ 284, 285, 286, 287, 288, 289, 290 ]
          }
        },
        "$procmux$339": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000011",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "parallel_case": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:0.0-0.0|/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:718.5-727.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "1" ],
            "B": [ "0", "0", "0", "1", "1", "0" ],
            "S": [ 191, 151, 184 ],
            "Y": [ 291, 292 ]
          }
        },
        "$procmux$344": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000011",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "parallel_case": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:0.0-0.0|/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:689.5-698.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "1" ],
            "B": [ "0", "1", "1", "0", "0", "0" ],
            "S": [ 190, 145, 188 ],
            "Y": [ 269, 270 ]
          }
        },
        "$sub$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:673$160": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001010",
            "Y_WIDTH": "00000000000000000000000000001010"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:673.19-673.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 271, 272, 273, 274, 275, 276, 277, 278, 279, 280 ],
            "B": [ 284, 285, 286, 287, 288, 289, 290, "0", "0", "0" ],
            "Y": [ 116, 117, 118, 119, 120, 121, 122, 123, 124, 125 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:702$173": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000110000"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:702.23-702.158"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338 ],
            "B": [ "0", 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339 ],
            "S": [ 126 ],
            "Y": [ 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 194, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:704$175": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:704.18-704.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ "0" ],
            "S": [ 183 ],
            "Y": [ 137 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:735$190": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:735.21-735.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 291, 292 ],
            "B": [ 154, 155 ],
            "S": [ 193 ],
            "Y": [ 104, 105 ]
          }
        },
        "$xor$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:671$158": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:671.17-671.30"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 35 ],
            "B": [ 69 ],
            "Y": [ 283 ]
          }
        },
        "roundingadder": {
          "hide_name": 0,
          "type": "intadder_33_freq625_uid17",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:763.29-770.4"
          },
          "port_directions": {
            "cin": "input",
            "clk": "input",
            "r": "output",
            "rst": "input",
            "x": "input",
            "y": "input"
          },
          "connections": {
            "cin": [ 142 ],
            "clk": [ 2 ],
            "r": [ 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 149, 150 ],
            "rst": [ 3 ],
            "x": [ 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136 ],
            "y": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ]
          }
        },
        "significandmultiplication": {
          "hide_name": 0,
          "type": "intmultiplier_freq625_uid5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:771.30-777.4"
          },
          "port_directions": {
            "clk": "input",
            "r": "output",
            "rst": "input",
            "x": "input",
            "y": "input"
          },
          "connections": {
            "clk": [ 2 ],
            "r": [ 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 126 ],
            "rst": [ 3 ],
            "x": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, "1" ],
            "y": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, "1" ]
          }
        }
      },
      "netnames": {
        "$0\\805$func$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:700$153.$result[1:0]$201": {
          "hide_name": 1,
          "bits": [ 269, 270 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:0.0-0.0"
          }
        },
        "$0\\805$func$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:700$155.$result[1:0]$202": {
          "hide_name": 1,
          "bits": [ 269, 270 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:0.0-0.0"
          }
        },
        "$0\\805$func$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:700$155.s[2:0]$203": {
          "hide_name": 1,
          "bits": [ 188, 145, 190 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:0.0-0.0"
          }
        },
        "$0\\851$func$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:729$154.$result[1:0]$206": {
          "hide_name": 1,
          "bits": [ 291, 292 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:0.0-0.0"
          }
        },
        "$0\\851$func$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:729$156.$result[1:0]$207": {
          "hide_name": 1,
          "bits": [ 291, 292 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:0.0-0.0"
          }
        },
        "$0\\851$func$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:729$156.s[2:0]$208": {
          "hide_name": 1,
          "bits": [ 184, 151, 191 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:0.0-0.0"
          }
        },
        "$0\\exc_d1[1:0]": {
          "hide_name": 1,
          "bits": [ 269, 270 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:748.3-750.24"
          }
        },
        "$0\\exc_d2[1:0]": {
          "hide_name": 1,
          "bits": [ 267, 268 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:751.3-753.27"
          }
        },
        "$0\\exc_d3[1:0]": {
          "hide_name": 1,
          "bits": [ 265, 266 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:754.3-756.27"
          }
        },
        "$0\\expsumpresub_d1[9:0]": {
          "hide_name": 1,
          "bits": [ 106, 107, 108, 109, 110, 111, 112, 113, 114, 115 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:745.3-747.42"
          }
        },
        "$0\\ghdl_rtil_signal_25_[6:0]": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:667.3-669.40"
          }
        },
        "$0\\sign_d1[0:0]": {
          "hide_name": 1,
          "bits": [ 283 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:736.3-738.26"
          }
        },
        "$0\\sign_d2[0:0]": {
          "hide_name": 1,
          "bits": [ 282 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:739.3-741.29"
          }
        },
        "$0\\sign_d3[0:0]": {
          "hide_name": 1,
          "bits": [ 281 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:742.3-744.29"
          }
        },
        "$0\\sigprodext_d1[47:0]": {
          "hide_name": 1,
          "bits": [ 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 194, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:757.3-759.38"
          }
        },
        "$0\\sticky_d1[0:0]": {
          "hide_name": 1,
          "bits": [ 194 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:760.3-762.38"
          }
        },
        "$1\\805$func$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:700$155.$result[1:0]$204": {
          "hide_name": 1,
          "bits": [ 269, 270 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:0.0-0.0"
          }
        },
        "$1\\851$func$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:729$156.$result[1:0]$209": {
          "hide_name": 1,
          "bits": [ 291, 292 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:0.0-0.0"
          }
        },
        "$add$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:672$159_Y": {
          "hide_name": 1,
          "bits": [ 106, 107, 108, 109, 110, 111, 112, 113, 114, 115 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:672.25-672.64"
          }
        },
        "$add$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:701$172_Y": {
          "hide_name": 1,
          "bits": [ 127, 128, 129, 130, 131, 132, 133, 134, 135, 136 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:701.24-701.80"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:706$177_Y": {
          "hide_name": 1,
          "bits": [ 139 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:706.33-706.61"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:708$179_Y": {
          "hide_name": 1,
          "bits": [ 142 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:708.18-708.50"
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$433": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$436": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$439": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$442": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$445": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$448": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$451": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$454": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$457": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$460": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:675$162_Y": {
          "hide_name": 1,
          "bits": [ 143 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:675.33-675.63"
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:677$164_Y": {
          "hide_name": 1,
          "bits": [ 144 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:677.33-677.63"
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:679$166_Y": {
          "hide_name": 1,
          "bits": [ 145 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:679.33-679.63"
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:680$167_Y": {
          "hide_name": 1,
          "bits": [ 146 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:680.33-680.63"
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:681$168_Y": {
          "hide_name": 1,
          "bits": [ 147 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:681.33-681.63"
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:683$170_Y": {
          "hide_name": 1,
          "bits": [ 148 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:683.33-683.63"
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:710$181_Y": {
          "hide_name": 1,
          "bits": [ 151 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:710.33-710.63"
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:711$182_Y": {
          "hide_name": 1,
          "bits": [ 152 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:711.33-711.63"
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:712$183_Y": {
          "hide_name": 1,
          "bits": [ 153 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:712.33-712.63"
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:730$185_Y": {
          "hide_name": 1,
          "bits": [ 156 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:730.33-730.47"
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:731$186_Y": {
          "hide_name": 1,
          "bits": [ 157 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:731.33-731.47"
          }
        },
        "$logic_not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:674$161_Y": {
          "hide_name": 1,
          "bits": [ 158 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:674.33-674.57"
          }
        },
        "$logic_not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:703$174_Y": {
          "hide_name": 1,
          "bits": [ 183 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:703.33-703.54"
          }
        },
        "$logic_not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:709$180_Y": {
          "hide_name": 1,
          "bits": [ 184 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:709.33-709.57"
          }
        },
        "$logic_not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:733$188_Y": {
          "hide_name": 1,
          "bits": [ 185 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:733.33-733.41"
          }
        },
        "$not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:705$176_Y": {
          "hide_name": 1,
          "bits": [ 138 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:705.33-705.52"
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:676$163_Y": {
          "hide_name": 1,
          "bits": [ 187 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:676.33-676.76"
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:678$165_Y": {
          "hide_name": 1,
          "bits": [ 188 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:678.33-678.76"
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:682$169_Y": {
          "hide_name": 1,
          "bits": [ 189 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:682.33-682.76"
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:684$171_Y": {
          "hide_name": 1,
          "bits": [ 190 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:684.33-684.76"
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:707$178_Y": {
          "hide_name": 1,
          "bits": [ 141 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:707.33-707.73"
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:713$184_Y": {
          "hide_name": 1,
          "bits": [ 191 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:713.33-713.76"
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:732$187_Y": {
          "hide_name": 1,
          "bits": [ 192 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:732.33-732.76"
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:734$189_Y": {
          "hide_name": 1,
          "bits": [ 193 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:734.33-734.76"
          }
        },
        "$procmux$339_Y": {
          "hide_name": 1,
          "bits": [ 291, 292 ],
          "attributes": {
          }
        },
        "$procmux$340_CMP": {
          "hide_name": 1,
          "bits": [ 191 ],
          "attributes": {
          }
        },
        "$procmux$341_CMP": {
          "hide_name": 1,
          "bits": [ 151 ],
          "attributes": {
          }
        },
        "$procmux$342_CMP": {
          "hide_name": 1,
          "bits": [ 184 ],
          "attributes": {
          }
        },
        "$procmux$344_Y": {
          "hide_name": 1,
          "bits": [ 269, 270 ],
          "attributes": {
          }
        },
        "$procmux$345_CMP": {
          "hide_name": 1,
          "bits": [ 190 ],
          "attributes": {
          }
        },
        "$procmux$346_CMP": {
          "hide_name": 1,
          "bits": [ 145 ],
          "attributes": {
          }
        },
        "$procmux$347_CMP": {
          "hide_name": 1,
          "bits": [ 188 ],
          "attributes": {
          }
        },
        "$sub$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:673$160_Y": {
          "hide_name": 1,
          "bits": [ 116, 117, 118, 119, 120, 121, 122, 123, 124, 125 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:673.19-673.59"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:702$173_Y": {
          "hide_name": 1,
          "bits": [ 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 194, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:702.23-702.158"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:704$175_Y": {
          "hide_name": 1,
          "bits": [ 137 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:704.18-704.52"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:735$190_Y": {
          "hide_name": 1,
          "bits": [ 104, 105 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:735.21-735.64"
          }
        },
        "$xor$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:671$158_Y": {
          "hide_name": 1,
          "bits": [ 283 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:671.17-671.30"
          }
        },
        "\\805$func$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:700$153.$result": {
          "hide_name": 0,
          "bits": [ 269, 270 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:0.0-0.0"
          }
        },
        "\\805$func$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:700$155.$result": {
          "hide_name": 0,
          "bits": [ "x", "x" ],
          "attributes": {
            "nosync": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:0.0-0.0"
          }
        },
        "\\805$func$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:700$155.s": {
          "hide_name": 0,
          "bits": [ "x", "x", "x" ],
          "attributes": {
            "nosync": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:688.17-688.18"
          }
        },
        "\\851$func$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:729$154.$result": {
          "hide_name": 0,
          "bits": [ 291, 292 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:0.0-0.0"
          }
        },
        "\\851$func$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:729$156.$result": {
          "hide_name": 0,
          "bits": [ "x", "x" ],
          "attributes": {
            "nosync": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:0.0-0.0"
          }
        },
        "\\851$func$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:729$156.s": {
          "hide_name": 0,
          "bits": [ "x", "x", "x" ],
          "attributes": {
            "nosync": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:717.17-717.18"
          }
        },
        "bias_d1": {
          "hide_name": 0,
          "bits": [ 284, 285, 286, 287, 288, 289, 290, "0", "0", "0" ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:634.14-634.21"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:635.9-635.12"
          }
        },
        "exc": {
          "hide_name": 0,
          "bits": [ 269, 270 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:637.14-637.17"
          }
        },
        "exc_d1": {
          "hide_name": 0,
          "bits": [ 267, 268 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:638.13-638.19"
          }
        },
        "exc_d2": {
          "hide_name": 0,
          "bits": [ 265, 266 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:639.13-639.19"
          }
        },
        "exc_d3": {
          "hide_name": 0,
          "bits": [ 154, 155 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:640.13-640.19"
          }
        },
        "excpostnorm": {
          "hide_name": 0,
          "bits": [ 291, 292 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:641.14-641.25"
          }
        },
        "exppostnorm": {
          "hide_name": 0,
          "bits": [ 127, 128, 129, 130, 131, 132, 133, 134, 135, 136 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:642.14-642.25"
          }
        },
        "expsigpostround": {
          "hide_name": 0,
          "bits": [ 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 149, 150 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:643.15-643.30"
          }
        },
        "expsum": {
          "hide_name": 0,
          "bits": [ 116, 117, 118, 119, 120, 121, 122, 123, 124, 125 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:644.14-644.20"
          }
        },
        "expsumpresub": {
          "hide_name": 0,
          "bits": [ 106, 107, 108, 109, 110, 111, 112, 113, 114, 115 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:645.14-645.26"
          }
        },
        "expsumpresub_d1": {
          "hide_name": 0,
          "bits": [ 271, 272, 273, 274, 275, 276, 277, 278, 279, 280 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:646.13-646.28"
          }
        },
        "finalexc": {
          "hide_name": 0,
          "bits": [ 104, 105 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:647.14-647.22"
          }
        },
        "ghdl_rtil_signal_00_": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:609.8-609.28"
          }
        },
        "ghdl_rtil_signal_01_": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:610.8-610.28"
          }
        },
        "ghdl_rtil_signal_02_": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:611.8-611.28"
          }
        },
        "ghdl_rtil_signal_03_": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:612.8-612.28"
          }
        },
        "ghdl_rtil_signal_04_": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:613.8-613.28"
          }
        },
        "ghdl_rtil_signal_05_": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:614.8-614.28"
          }
        },
        "ghdl_rtil_signal_06_": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:615.8-615.28"
          }
        },
        "ghdl_rtil_signal_07_": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:616.8-616.28"
          }
        },
        "ghdl_rtil_signal_08_": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:617.8-617.28"
          }
        },
        "ghdl_rtil_signal_09_": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:618.8-618.28"
          }
        },
        "ghdl_rtil_signal_10_": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:619.8-619.28"
          }
        },
        "ghdl_rtil_signal_11_": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:620.8-620.28"
          }
        },
        "ghdl_rtil_signal_12_": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:621.8-621.28"
          }
        },
        "ghdl_rtil_signal_13_": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:622.8-622.28"
          }
        },
        "ghdl_rtil_signal_14_": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:623.8-623.28"
          }
        },
        "ghdl_rtil_signal_15_": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:624.8-624.28"
          }
        },
        "ghdl_rtil_signal_16_": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:625.8-625.28"
          }
        },
        "ghdl_rtil_signal_17_": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:626.8-626.28"
          }
        },
        "ghdl_rtil_signal_18_": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:627.8-627.28"
          }
        },
        "ghdl_rtil_signal_19_": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:628.8-628.28"
          }
        },
        "ghdl_rtil_signal_20_": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:629.8-629.28"
          }
        },
        "ghdl_rtil_signal_21_": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:630.8-630.28"
          }
        },
        "ghdl_rtil_signal_22_": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:631.8-631.28"
          }
        },
        "ghdl_rtil_signal_23_": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:632.8-632.28"
          }
        },
        "ghdl_rtil_signal_24_": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:633.8-633.28"
          }
        },
        "ghdl_rtil_signal_25_": {
          "hide_name": 0,
          "bits": [ 284, 285, 286, 287, 288, 289, 290 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:666.13-666.33"
          }
        },
        "guard": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:648.8-648.13"
          }
        },
        "r": {
          "hide_name": 0,
          "bits": [ 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:649.17-649.18"
          }
        },
        "round": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:651.8-651.13"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:652.9-652.12"
          }
        },
        "sign": {
          "hide_name": 0,
          "bits": [ 283 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:654.8-654.12"
          }
        },
        "sign_d1": {
          "hide_name": 0,
          "bits": [ 282 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:655.7-655.14"
          }
        },
        "sign_d2": {
          "hide_name": 0,
          "bits": [ 281 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:656.7-656.14"
          }
        },
        "sign_d3": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:657.7-657.14"
          }
        },
        "significandmultiplication:776": {
          "hide_name": 0,
          "bits": [ 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 126 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:658.15-658.45"
          }
        },
        "sigprodext": {
          "hide_name": 0,
          "bits": [ 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 194, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:659.15-659.25"
          }
        },
        "sigprodext_d1": {
          "hide_name": 0,
          "bits": [ 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 242, 186, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:660.14-660.27"
          }
        },
        "sticky_d1": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:661.7-661.16"
          }
        },
        "x": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:662.16-662.17"
          }
        },
        "y": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:664.16-664.17"
          }
        }
      }
    },
    "inputieee": {
      "attributes": {
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:782.1-820.10"
      },
      "ports": {
        "x": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "r": {
          "direction": "output",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 25, 26, 27, 28, 29, 30, 31, 32, 33, 57, 58 ]
        }
      },
      "cells": {
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:809$216": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:809.32-809.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 24 ],
            "B": [ 59 ],
            "Y": [ 60 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:811$218": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:811.21-811.40"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 61 ],
            "B": [ 62 ],
            "Y": [ 63 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:813$220": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:813.17-813.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 59 ],
            "B": [ 64 ],
            "Y": [ 65 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:815$222": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:815.16-815.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 61 ],
            "B": [ 66 ],
            "Y": [ 67 ]
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:805$212": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:805.32-805.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 25, 26, 27, 28, 29, 30, 31, 32 ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
            "Y": [ 68 ]
          }
        },
        "$logic_not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:803$210": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:803.32-803.42"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 25, 26, 27, 28, 29, 30, 31, 32 ],
            "Y": [ 69 ]
          }
        },
        "$logic_not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:807$214": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:807.32-807.41"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24 ],
            "Y": [ 70 ]
          }
        },
        "$not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:812$219": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:812.32-812.39"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 24 ],
            "Y": [ 64 ]
          }
        },
        "$not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:814$221": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:814.32-814.42"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 62 ],
            "Y": [ 66 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:804$211": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:804.20-804.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 69 ],
            "Y": [ 59 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:806$213": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:806.21-806.54"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 68 ],
            "Y": [ 61 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:808$215": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:808.21-808.54"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 70 ],
            "Y": [ 62 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:810$217": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010111"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:810.18-810.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24 ],
            "B": [ "0", 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23 ],
            "S": [ 60 ],
            "Y": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:816$223": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:816.17-816.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 71, 72 ],
            "B": [ "0", "0" ],
            "S": [ 65 ],
            "Y": [ 57, 58 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:817$224": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:817.32-817.69"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 73, 74 ],
            "B": [ "0", "1" ],
            "S": [ 63 ],
            "Y": [ 71, 72 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:818$225": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:818.32-818.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "0" ],
            "B": [ "1", "1" ],
            "S": [ 67 ],
            "Y": [ 73, 74 ]
          }
        }
      },
      "netnames": {
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:809$216_Y": {
          "hide_name": 1,
          "bits": [ 60 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:809.32-809.47"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:811$218_Y": {
          "hide_name": 1,
          "bits": [ 63 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:811.21-811.40"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:813$220_Y": {
          "hide_name": 1,
          "bits": [ 65 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:813.17-813.46"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:815$222_Y": {
          "hide_name": 1,
          "bits": [ 67 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:815.16-815.46"
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:805$212_Y": {
          "hide_name": 1,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:805.32-805.49"
          }
        },
        "$logic_not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:803$210_Y": {
          "hide_name": 1,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:803.32-803.42"
          }
        },
        "$logic_not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:807$214_Y": {
          "hide_name": 1,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:807.32-807.41"
          }
        },
        "$not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:812$219_Y": {
          "hide_name": 1,
          "bits": [ 64 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:812.32-812.39"
          }
        },
        "$not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:814$221_Y": {
          "hide_name": 1,
          "bits": [ 66 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:814.32-814.42"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:804$211_Y": {
          "hide_name": 1,
          "bits": [ 59 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:804.20-804.53"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:806$213_Y": {
          "hide_name": 1,
          "bits": [ 61 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:806.21-806.54"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:808$215_Y": {
          "hide_name": 1,
          "bits": [ 62 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:808.21-808.54"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:810$217_Y": {
          "hide_name": 1,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:810.18-810.67"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:816$223_Y": {
          "hide_name": 1,
          "bits": [ 57, 58 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:816.17-816.50"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:817$224_Y": {
          "hide_name": 1,
          "bits": [ 71, 72 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:817.32-817.69"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:818$225_Y": {
          "hide_name": 1,
          "bits": [ 73, 74 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:818.32-818.49"
          }
        },
        "exnr": {
          "hide_name": 0,
          "bits": [ 57, 58 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:791.14-791.18"
          }
        },
        "expinfty": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:792.8-792.16"
          }
        },
        "expzero": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:793.8-793.15"
          }
        },
        "fracr": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:794.15-794.20"
          }
        },
        "fraczero": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:795.8-795.16"
          }
        },
        "ghdl_rtil_signal_0_": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:783.8-783.27"
          }
        },
        "ghdl_rtil_signal_1_": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:784.8-784.27"
          }
        },
        "ghdl_rtil_signal_2_": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:785.8-785.27"
          }
        },
        "ghdl_rtil_signal_3_": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:786.8-786.27"
          }
        },
        "ghdl_rtil_signal_4_": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:787.8-787.27"
          }
        },
        "ghdl_rtil_signal_5_": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:788.8-788.27"
          }
        },
        "ghdl_rtil_signal_6_": {
          "hide_name": 0,
          "bits": [ 71, 72 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:789.14-789.33"
          }
        },
        "ghdl_rtil_signal_7_": {
          "hide_name": 0,
          "bits": [ 73, 74 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:790.14-790.33"
          }
        },
        "infinity": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:796.8-796.16"
          }
        },
        "nan": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:797.8-797.11"
          }
        },
        "r": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 25, 26, 27, 28, 29, 30, 31, 32, 33, 57, 58 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:798.17-798.18"
          }
        },
        "x": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:800.16-800.17"
          }
        },
        "zero": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:802.8-802.12"
          }
        }
      }
    },
    "intadder_27_freq150_uid6": {
      "attributes": {
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:822.1-844.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "x": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30 ]
        },
        "y": {
          "direction": "input",
          "bits": [ 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]
        },
        "cin": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "r": {
          "direction": "output",
          "bits": [ 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85 ]
        }
      },
      "cells": {
        "$add$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:838$226": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000011011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000011011",
            "Y_WIDTH": "00000000000000000000000000011011"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:838.32-838.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112 ],
            "B": [ 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139 ],
            "Y": [ 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166 ]
          }
        },
        "$add$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:839$227": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000011011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000011011",
            "Y_WIDTH": "00000000000000000000000000011011"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:839.14-839.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166 ],
            "B": [ 58, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85 ]
          }
        },
        "$procdff$430": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000011011"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:842.3-843.15"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
            "Q": [ 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139 ]
          }
        },
        "$procdff$431": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000011011"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:840.3-841.15"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30 ],
            "Q": [ 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112 ]
          }
        }
      },
      "netnames": {
        "$0\\x_d1[26:0]": {
          "hide_name": 1,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:840.3-841.15"
          }
        },
        "$0\\y_d1[26:0]": {
          "hide_name": 1,
          "bits": [ 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:842.3-843.15"
          }
        },
        "$add$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:838$226_Y": {
          "hide_name": 1,
          "bits": [ 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:838.32-838.43"
          }
        },
        "$add$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:839$227_Y": {
          "hide_name": 1,
          "bits": [ 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:839.14-839.56"
          }
        },
        "cin": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:824.9-824.12"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:826.9-826.12"
          }
        },
        "ghdl_rtil_signal_0_": {
          "hide_name": 0,
          "bits": [ 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:823.15-823.34"
          }
        },
        "r": {
          "hide_name": 0,
          "bits": [ 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:828.17-828.18"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:830.9-830.12"
          }
        },
        "x": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:832.16-832.17"
          }
        },
        "x_d1": {
          "hide_name": 0,
          "bits": [ 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:834.14-834.18"
          }
        },
        "y": {
          "hide_name": 0,
          "bits": [ 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:835.16-835.17"
          }
        },
        "y_d1": {
          "hide_name": 0,
          "bits": [ 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:837.14-837.18"
          }
        }
      }
    },
    "intadder_31_freq150_uid13": {
      "attributes": {
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:846.1-874.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "x": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ]
        },
        "y": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "cin": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "r": {
          "direction": "output",
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ]
        }
      },
      "cells": {
        "$add$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:864$230": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000011111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000011111",
            "Y_WIDTH": "00000000000000000000000000011111"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:864.32-864.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128 ],
            "B": [ 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159 ],
            "Y": [ 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190 ]
          }
        },
        "$add$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:865$231": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000011111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000011111",
            "Y_WIDTH": "00000000000000000000000000011111"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:865.14-865.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190 ],
            "B": [ 66, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ]
          }
        },
        "$procdff$426": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000011111"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:872.3-873.18"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221 ],
            "Q": [ 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159 ]
          }
        },
        "$procdff$427": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000011111"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:870.3-871.18"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252 ],
            "Q": [ 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221 ]
          }
        },
        "$procdff$428": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000011111"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:868.3-869.15"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "Q": [ 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252 ]
          }
        },
        "$procdff$429": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000011111"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:866.3-867.15"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
            "Q": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128 ]
          }
        }
      },
      "netnames": {
        "$0\\x_d1[30:0]": {
          "hide_name": 1,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:866.3-867.15"
          }
        },
        "$0\\y_d1[30:0]": {
          "hide_name": 1,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:868.3-869.15"
          }
        },
        "$0\\y_d2[30:0]": {
          "hide_name": 1,
          "bits": [ 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:870.3-871.18"
          }
        },
        "$0\\y_d3[30:0]": {
          "hide_name": 1,
          "bits": [ 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:872.3-873.18"
          }
        },
        "$add$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:864$230_Y": {
          "hide_name": 1,
          "bits": [ 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:864.32-864.43"
          }
        },
        "$add$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:865$231_Y": {
          "hide_name": 1,
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:865.14-865.57"
          }
        },
        "cin": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:848.9-848.12"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:850.9-850.12"
          }
        },
        "ghdl_rtil_signal_0_": {
          "hide_name": 0,
          "bits": [ 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:847.15-847.34"
          }
        },
        "r": {
          "hide_name": 0,
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:852.17-852.18"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:854.9-854.12"
          }
        },
        "x": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:856.16-856.17"
          }
        },
        "x_d1": {
          "hide_name": 0,
          "bits": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:858.14-858.18"
          }
        },
        "y": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:859.16-859.17"
          }
        },
        "y_d1": {
          "hide_name": 0,
          "bits": [ 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:861.14-861.18"
          }
        },
        "y_d2": {
          "hide_name": 0,
          "bits": [ 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:862.14-862.18"
          }
        },
        "y_d3": {
          "hide_name": 0,
          "bits": [ 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:863.14-863.18"
          }
        }
      }
    },
    "intadder_32_freq625_uid14": {
      "attributes": {
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:876.1-930.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "x": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "y": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "cin": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "r": {
          "direction": "output",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100 ]
        }
      },
      "cells": {
        "$add$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:918$240": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:918.32-918.79"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, "0" ],
            "B": [ 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, "0" ],
            "Y": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194 ]
          }
        },
        "$add$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:919$241": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:919.16-919.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194 ],
            "B": [ 195, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 196 ]
          }
        },
        "$add$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:920$242": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:920.32-920.73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197, "0" ],
            "B": [ 198, "0" ],
            "Y": [ 199, 200 ]
          }
        },
        "$add$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:921$243": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:921.16-921.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 199, 200 ],
            "B": [ 196, "0" ],
            "Y": [ 100, 201 ]
          }
        },
        "$procdff$413": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:922.3-924.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 68 ],
            "Q": [ 195 ]
          }
        },
        "$procdff$416": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:914.3-916.35"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 67 ],
            "Q": [ 198 ]
          }
        },
        "$procdff$419": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:909.3-911.35"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 35 ],
            "Q": [ 197 ]
          }
        },
        "$procdff$422": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0000000000000000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000011111"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:904.3-906.41"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
            "Q": [ 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ]
          }
        },
        "$procdff$425": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0000000000000000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000011111"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:899.3-901.41"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
            "Q": [ 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131 ]
          }
        }
      },
      "netnames": {
        "$0\\cin_0_d1[0:0]": {
          "hide_name": 1,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:922.3-924.26"
          }
        },
        "$0\\ghdl_rtil_signal_2_[30:0]": {
          "hide_name": 1,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:899.3-901.41"
          }
        },
        "$0\\ghdl_rtil_signal_3_[30:0]": {
          "hide_name": 1,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:904.3-906.41"
          }
        },
        "$0\\x_1_d1_reg[0][0:0]": {
          "hide_name": 1,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:909.3-911.35"
          }
        },
        "$0\\y_1_d1_reg[0][0:0]": {
          "hide_name": 1,
          "bits": [ 67 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:914.3-916.35"
          }
        },
        "$add$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:918$240_Y": {
          "hide_name": 1,
          "bits": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:918.32-918.79"
          }
        },
        "$add$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:919$241_Y": {
          "hide_name": 1,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 196 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:919.16-919.64"
          }
        },
        "$add$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:920$242_Y": {
          "hide_name": 1,
          "bits": [ 199, 200 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:920.32-920.73"
          }
        },
        "$add$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:921$243_Y": {
          "hide_name": 1,
          "bits": [ 100, 201 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:921.16-921.55"
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$412": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$415": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$418": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$421": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$424": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "cin": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:879.9-879.12"
          }
        },
        "cin_0_d1": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:881.7-881.15"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:882.9-882.12"
          }
        },
        "ghdl_rtil_signal_0_": {
          "hide_name": 0,
          "bits": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:877.15-877.34"
          }
        },
        "ghdl_rtil_signal_1_": {
          "hide_name": 0,
          "bits": [ 199, 200 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:878.14-878.33"
          }
        },
        "ghdl_rtil_signal_2_": {
          "hide_name": 0,
          "bits": [ 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:898.14-898.33"
          }
        },
        "ghdl_rtil_signal_3_": {
          "hide_name": 0,
          "bits": [ 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:903.14-903.33"
          }
        },
        "r": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:884.17-884.18"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:886.9-886.12"
          }
        },
        "s_0": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 196 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:888.15-888.18"
          }
        },
        "s_1": {
          "hide_name": 0,
          "bits": [ 100, 201 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:889.14-889.17"
          }
        },
        "x": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:890.16-890.17"
          }
        },
        "x_0_d1": {
          "hide_name": 0,
          "bits": [ 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, "0" ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:892.15-892.21"
          }
        },
        "x_1_d1": {
          "hide_name": 0,
          "bits": [ 197, "0" ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:893.14-893.20"
          }
        },
        "x_1_d1_reg[0]": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:908.7-908.21"
          }
        },
        "y": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:894.16-894.17"
          }
        },
        "y_0_d1": {
          "hide_name": 0,
          "bits": [ 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, "0" ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:896.15-896.21"
          }
        },
        "y_1_d1": {
          "hide_name": 0,
          "bits": [ 198, "0" ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:897.14-897.20"
          }
        },
        "y_1_d1_reg[0]": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:913.7-913.21"
          }
        }
      }
    },
    "intadder_33_freq625_uid17": {
      "attributes": {
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:932.1-1028.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "x": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ]
        },
        "y": {
          "direction": "input",
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ]
        },
        "cin": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "r": {
          "direction": "output",
          "bits": [ 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103 ]
        }
      },
      "cells": {
        "$add$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1010$255": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1010.33-1010.78"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 104, 105, 106, 107, 108, 109, 110, "0" ],
            "B": [ 111, 112, 113, 114, 115, 116, 117, "0" ],
            "Y": [ 118, 119, 120, 121, 122, 123, 124, 125 ]
          }
        },
        "$add$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1011$256": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1011.16-1011.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 118, 119, 120, 121, 122, 123, 124, 125 ],
            "B": [ 126, "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 71, 72, 73, 74, 75, 76, 77, 127 ]
          }
        },
        "$add$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1012$257": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000011011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000011011",
            "Y_WIDTH": "00000000000000000000000000011011"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1012.33-1012.80"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, "0" ],
            "B": [ 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, "0" ],
            "Y": [ 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206 ]
          }
        },
        "$add$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1013$258": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000011011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000011011",
            "Y_WIDTH": "00000000000000000000000000011011"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1013.16-1013.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206 ],
            "B": [ 127, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 207 ]
          }
        },
        "$procdff$380": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1014.3-1016.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 70 ],
            "Q": [ 126 ]
          }
        },
        "$procdff$383": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00000000000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000011010"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1006.3-1008.47"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233 ],
            "Q": [ 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179 ]
          }
        },
        "$procdff$386": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1001.3-1003.46"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 234, 235, 236, 237, 238, 239, 240 ],
            "Q": [ 111, 112, 113, 114, 115, 116, 117 ]
          }
        },
        "$procdff$389": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00000000000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000011010"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:996.3-998.47"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266 ],
            "Q": [ 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233 ]
          }
        },
        "$procdff$392": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00000000000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000011010"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:991.3-993.47"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292 ],
            "Q": [ 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153 ]
          }
        },
        "$procdff$395": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:986.3-988.46"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 293, 294, 295, 296, 297, 298, 299 ],
            "Q": [ 234, 235, 236, 237, 238, 239, 240 ]
          }
        },
        "$procdff$398": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:981.3-983.46"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 300, 301, 302, 303, 304, 305, 306 ],
            "Q": [ 104, 105, 106, 107, 108, 109, 110 ]
          }
        },
        "$procdff$401": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00000000000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000011010"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:976.3-978.42"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "Q": [ 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266 ]
          }
        },
        "$procdff$404": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00000000000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000011010"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:971.3-973.42"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
            "Q": [ 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292 ]
          }
        },
        "$procdff$407": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:966.3-968.41"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 37, 38, 39, 40, 41, 42, 43 ],
            "Q": [ 293, 294, 295, 296, 297, 298, 299 ]
          }
        },
        "$procdff$410": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:961.3-963.41"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 4, 5, 6, 7, 8, 9, 10 ],
            "Q": [ 300, 301, 302, 303, 304, 305, 306 ]
          }
        }
      },
      "netnames": {
        "$0\\cin_0_d1[0:0]": {
          "hide_name": 1,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1014.3-1016.26"
          }
        },
        "$0\\ghdl_rtil_signal_02_[6:0]": {
          "hide_name": 1,
          "bits": [ 4, 5, 6, 7, 8, 9, 10 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:961.3-963.41"
          }
        },
        "$0\\ghdl_rtil_signal_03_[6:0]": {
          "hide_name": 1,
          "bits": [ 37, 38, 39, 40, 41, 42, 43 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:966.3-968.41"
          }
        },
        "$0\\ghdl_rtil_signal_04_[25:0]": {
          "hide_name": 1,
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:971.3-973.42"
          }
        },
        "$0\\ghdl_rtil_signal_05_[25:0]": {
          "hide_name": 1,
          "bits": [ 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:976.3-978.42"
          }
        },
        "$0\\ghdl_rtil_signal_06_[6:0]": {
          "hide_name": 1,
          "bits": [ 300, 301, 302, 303, 304, 305, 306 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:981.3-983.46"
          }
        },
        "$0\\ghdl_rtil_signal_07_[6:0]": {
          "hide_name": 1,
          "bits": [ 293, 294, 295, 296, 297, 298, 299 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:986.3-988.46"
          }
        },
        "$0\\ghdl_rtil_signal_08_[25:0]": {
          "hide_name": 1,
          "bits": [ 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:991.3-993.47"
          }
        },
        "$0\\ghdl_rtil_signal_09_[25:0]": {
          "hide_name": 1,
          "bits": [ 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:996.3-998.47"
          }
        },
        "$0\\ghdl_rtil_signal_10_[6:0]": {
          "hide_name": 1,
          "bits": [ 234, 235, 236, 237, 238, 239, 240 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1001.3-1003.46"
          }
        },
        "$0\\ghdl_rtil_signal_11_[25:0]": {
          "hide_name": 1,
          "bits": [ 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1006.3-1008.47"
          }
        },
        "$add$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1010$255_Y": {
          "hide_name": 1,
          "bits": [ 118, 119, 120, 121, 122, 123, 124, 125 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1010.33-1010.78"
          }
        },
        "$add$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1011$256_Y": {
          "hide_name": 1,
          "bits": [ 71, 72, 73, 74, 75, 76, 77, 127 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1011.16-1011.58"
          }
        },
        "$add$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1012$257_Y": {
          "hide_name": 1,
          "bits": [ 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1012.33-1012.80"
          }
        },
        "$add$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1013$258_Y": {
          "hide_name": 1,
          "bits": [ 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 207 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1013.16-1013.62"
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$379": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$382": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$385": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$388": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$391": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$394": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$397": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$400": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$403": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$406": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$409": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "cin": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:935.9-935.12"
          }
        },
        "cin_0_d1": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:937.7-937.15"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:938.9-938.12"
          }
        },
        "ghdl_rtil_signal_00_": {
          "hide_name": 0,
          "bits": [ 118, 119, 120, 121, 122, 123, 124, 125 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:933.14-933.34"
          }
        },
        "ghdl_rtil_signal_01_": {
          "hide_name": 0,
          "bits": [ 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:934.15-934.35"
          }
        },
        "ghdl_rtil_signal_02_": {
          "hide_name": 0,
          "bits": [ 300, 301, 302, 303, 304, 305, 306 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:960.13-960.33"
          }
        },
        "ghdl_rtil_signal_03_": {
          "hide_name": 0,
          "bits": [ 293, 294, 295, 296, 297, 298, 299 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:965.13-965.33"
          }
        },
        "ghdl_rtil_signal_04_": {
          "hide_name": 0,
          "bits": [ 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:970.14-970.34"
          }
        },
        "ghdl_rtil_signal_05_": {
          "hide_name": 0,
          "bits": [ 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:975.14-975.34"
          }
        },
        "ghdl_rtil_signal_06_": {
          "hide_name": 0,
          "bits": [ 104, 105, 106, 107, 108, 109, 110 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:980.13-980.33"
          }
        },
        "ghdl_rtil_signal_07_": {
          "hide_name": 0,
          "bits": [ 234, 235, 236, 237, 238, 239, 240 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:985.13-985.33"
          }
        },
        "ghdl_rtil_signal_08_": {
          "hide_name": 0,
          "bits": [ 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:990.14-990.34"
          }
        },
        "ghdl_rtil_signal_09_": {
          "hide_name": 0,
          "bits": [ 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:995.14-995.34"
          }
        },
        "ghdl_rtil_signal_10_": {
          "hide_name": 0,
          "bits": [ 111, 112, 113, 114, 115, 116, 117 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1000.13-1000.33"
          }
        },
        "ghdl_rtil_signal_11_": {
          "hide_name": 0,
          "bits": [ 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1005.14-1005.34"
          }
        },
        "r": {
          "hide_name": 0,
          "bits": [ 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:940.17-940.18"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:942.9-942.12"
          }
        },
        "s_0": {
          "hide_name": 0,
          "bits": [ 71, 72, 73, 74, 75, 76, 77, 127 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:944.14-944.17"
          }
        },
        "s_1": {
          "hide_name": 0,
          "bits": [ 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 207 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:945.15-945.18"
          }
        },
        "x": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:946.16-946.17"
          }
        },
        "x_0_d1": {
          "hide_name": 0,
          "bits": [ 300, 301, 302, 303, 304, 305, 306, "0" ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:948.14-948.20"
          }
        },
        "x_0_d2": {
          "hide_name": 0,
          "bits": [ 104, 105, 106, 107, 108, 109, 110, "0" ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:949.14-949.20"
          }
        },
        "x_1_d1": {
          "hide_name": 0,
          "bits": [ 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, "0" ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:950.15-950.21"
          }
        },
        "x_1_d2": {
          "hide_name": 0,
          "bits": [ 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, "0" ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:951.15-951.21"
          }
        },
        "y": {
          "hide_name": 0,
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:952.16-952.17"
          }
        },
        "y_0_d1": {
          "hide_name": 0,
          "bits": [ 293, 294, 295, 296, 297, 298, 299, "0" ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:954.14-954.20"
          }
        },
        "y_0_d2": {
          "hide_name": 0,
          "bits": [ 234, 235, 236, 237, 238, 239, 240, "0" ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:955.14-955.20"
          }
        },
        "y_0_d3": {
          "hide_name": 0,
          "bits": [ 111, 112, 113, 114, 115, 116, 117, "0" ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:956.14-956.20"
          }
        },
        "y_1_d1": {
          "hide_name": 0,
          "bits": [ 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, "0" ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:957.15-957.21"
          }
        },
        "y_1_d2": {
          "hide_name": 0,
          "bits": [ 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, "0" ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:958.15-958.21"
          }
        },
        "y_1_d3": {
          "hide_name": 0,
          "bits": [ 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, "0" ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:959.15-959.21"
          }
        }
      }
    },
    "intmultiplier_freq625_uid5": {
      "attributes": {
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1030.1-1071.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "x": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27 ]
        },
        "y": {
          "direction": "input",
          "bits": [ 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "r": {
          "direction": "output",
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ]
        }
      },
      "cells": {
        "$procdff$377": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1045.3-1047.70"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
            "Q": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ]
          }
        },
        "bitheapfinaladd_bh7": {
          "hide_name": 0,
          "type": "intadder_32_freq625_uid14",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1048.29-1055.4"
          },
          "port_directions": {
            "cin": "input",
            "clk": "input",
            "r": "output",
            "rst": "input",
            "x": "input",
            "y": "input"
          },
          "connections": {
            "cin": [ "0" ],
            "clk": [ 2 ],
            "r": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 117 ],
            "rst": [ 3 ],
            "x": [ 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, "0" ],
            "y": [ 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, "0", "0", "0", "0", "0", "0", "0", "0" ]
          }
        },
        "tile_0_mult": {
          "hide_name": 0,
          "type": "dspblock_17x24_freq625_uid9",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1056.31-1062.4"
          },
          "port_directions": {
            "clk": "input",
            "r": "output",
            "rst": "input",
            "x": "input",
            "y": "input"
          },
          "connections": {
            "clk": [ 2 ],
            "r": [ 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141 ],
            "rst": [ 3 ],
            "x": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20 ],
            "y": [ 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
          }
        },
        "tile_1_mult": {
          "hide_name": 0,
          "type": "dspblock_7x24_freq625_uid11",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1063.31-1069.4"
          },
          "port_directions": {
            "clk": "input",
            "r": "output",
            "rst": "input",
            "x": "input",
            "y": "input"
          },
          "connections": {
            "clk": [ 2 ],
            "r": [ 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 142, 143, 144, 145, 146, 147, 148 ],
            "rst": [ 3 ],
            "x": [ 21, 22, 23, 24, 25, 26, 27 ],
            "y": [ 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
          }
        }
      },
      "netnames": {
        "$0\\tmp_bitheapresult_bh7_16_d1[16:0]": {
          "hide_name": 1,
          "bits": [ 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1045.3-1047.70"
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$376": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "bitheapfinaladd_bh7:1318": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 117 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1031.15-1031.40"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1032.9-1032.12"
          }
        },
        "r": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1034.17-1034.18"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1036.9-1036.12"
          }
        },
        "tile_0_filtered_output": {
          "hide_name": 0,
          "bits": [ 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1038.15-1038.37"
          }
        },
        "tile_1_filtered_output": {
          "hide_name": 0,
          "bits": [ 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 142, 143, 144, 145, 146, 147, 148 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1039.15-1039.37"
          }
        },
        "tmp_bitheapresult_bh7_16_d1": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1040.14-1040.41"
          }
        },
        "x": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1041.16-1041.17"
          }
        },
        "y": {
          "hide_name": 0,
          "bits": [ 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1043.16-1043.17"
          }
        }
      }
    },
    "leftshifter27_by_max_26_freq150_uid10": {
      "attributes": {
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1073.1-1099.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "x": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30 ]
        },
        "s": {
          "direction": "input",
          "bits": [ 31, 32, 33, 34, 35 ]
        },
        "r": {
          "direction": "output",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88 ]
        }
      },
      "cells": {
        "$procdff$374": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "000000000000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000011011"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1095.3-1097.25"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30 ],
            "Q": [ 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1090$261": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000011100"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1090.19-1090.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, "0" ],
            "B": [ "0", 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115 ],
            "S": [ 31 ],
            "Y": [ 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1091$262": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000011110"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1091.19-1091.61"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, "0", "0" ],
            "B": [ "0", "0", 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143 ],
            "S": [ 32 ],
            "Y": [ 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1092$263": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100010"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1092.19-1092.61"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, "0", "0", "0", "0" ],
            "B": [ "0", "0", "0", "0", 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173 ],
            "S": [ 33 ],
            "Y": [ 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1093$264": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000101010"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1093.19-1093.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207 ],
            "S": [ 34 ],
            "Y": [ 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1094$265": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000111010"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1094.19-1094.69"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249 ],
            "S": [ 35 ],
            "Y": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 250, 251, 252, 253, 254 ]
          }
        }
      },
      "netnames": {
        "$0\\level0_d1[26:0]": {
          "hide_name": 1,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1095.3-1097.25"
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$373": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1090$261_Y": {
          "hide_name": 1,
          "bits": [ 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1090.19-1090.67"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1091$262_Y": {
          "hide_name": 1,
          "bits": [ 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1091.19-1091.61"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1092$263_Y": {
          "hide_name": 1,
          "bits": [ 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1092.19-1092.61"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1093$264_Y": {
          "hide_name": 1,
          "bits": [ 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1093.19-1093.63"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1094$265_Y": {
          "hide_name": 1,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 250, 251, 252, 253, 254 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1094.19-1094.69"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1074.9-1074.12"
          }
        },
        "level0_d1": {
          "hide_name": 0,
          "bits": [ 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1076.14-1076.23"
          }
        },
        "level1": {
          "hide_name": 0,
          "bits": [ 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1077.15-1077.21"
          }
        },
        "level2": {
          "hide_name": 0,
          "bits": [ 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1078.15-1078.21"
          }
        },
        "level3": {
          "hide_name": 0,
          "bits": [ 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1079.15-1079.21"
          }
        },
        "level4": {
          "hide_name": 0,
          "bits": [ 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1080.15-1080.21"
          }
        },
        "level5": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 250, 251, 252, 253, 254 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1081.15-1081.21"
          }
        },
        "r": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1082.17-1082.18"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1084.9-1084.12"
          }
        },
        "s": {
          "hide_name": 0,
          "bits": [ 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1086.15-1086.16"
          }
        },
        "x": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1088.16-1088.17"
          }
        }
      }
    },
    "lzc_26_freq150_uid8": {
      "attributes": {
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1101.1-1164.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "i": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29 ]
        },
        "o": {
          "direction": "output",
          "bits": [ 30, 31, 32, 33, 34 ]
        }
      },
      "cells": {
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1138$280": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1138.32-1138.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 35, 36, 37 ],
            "B": [ "1", "0", "0" ],
            "Y": [ 38 ]
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1139$281": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1139.32-1139.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 35, 36, 37 ],
            "B": [ "0", "1", "0" ],
            "Y": [ 39 ]
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1140$282": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1140.32-1140.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 35, 36, 37 ],
            "B": [ "1", "1", "0" ],
            "Y": [ 40 ]
          }
        },
        "$logic_not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1128$270": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1128.32-1128.42"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29 ],
            "Y": [ 41 ]
          }
        },
        "$logic_not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1131$273": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1131.32-1131.49"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 42, 43, 44, 45, 46, 47, 48, 49 ],
            "Y": [ 50 ]
          }
        },
        "$logic_not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1134$276": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1134.32-1134.45"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 51, 52, 53, 54 ],
            "Y": [ 55 ]
          }
        },
        "$logic_not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1137$279": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1137.32-1137.40"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 35, 36, 37 ],
            "Y": [ 56 ]
          }
        },
        "$procdff$368": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001111"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1160.3-1162.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71 ],
            "Q": [ 72, 73, 74, 75, 76, 77, 78, 42, 43, 44, 45, 46, 47, 48, 49 ]
          }
        },
        "$procdff$371": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1157.3-1159.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 79 ],
            "Q": [ 34 ]
          }
        },
        "$procmux$334": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000011",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "parallel_case": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:0.0-0.0|/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1145.5-1154.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0" ],
            "B": [ "1", "0", "0", "1", "1", "1" ],
            "S": [ 80, 38, 56 ],
            "Y": [ 30, 31 ]
          }
        },
        "$reduce_or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1127$269": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1127.32-1127.78"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 39, 40 ],
            "Y": [ 80 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1129$271": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1129.19-1129.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 41 ],
            "Y": [ 79 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1130$272": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001111"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1130.19-1130.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29 ],
            "B": [ "1", "1", "1", "1", "1", 4, 5, 6, 7, 8, 9, 10, 11, 12, 13 ],
            "S": [ 79 ],
            "Y": [ 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1132$274": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1132.19-1132.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 50 ],
            "Y": [ 33 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1133$275": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1133.19-1133.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 43, 44, 45, 46, 47, 48, 49 ],
            "B": [ 72, 73, 74, 75, 76, 77, 78 ],
            "S": [ 33 ],
            "Y": [ 81, 82, 83, 51, 52, 53, 54 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1135$277": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1135.19-1135.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 55 ],
            "Y": [ 32 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1136$278": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1136.19-1136.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 52, 53, 54 ],
            "B": [ 81, 82, 83 ],
            "S": [ 32 ],
            "Y": [ 35, 36, 37 ]
          }
        }
      },
      "netnames": {
        "$0\\1093$func$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1156$267.$result[1:0]$286": {
          "hide_name": 1,
          "bits": [ 30, 31 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:0.0-0.0"
          }
        },
        "$0\\1093$func$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1156$268.$result[1:0]$287": {
          "hide_name": 1,
          "bits": [ 30, 31 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:0.0-0.0"
          }
        },
        "$0\\1093$func$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1156$268.s[2:0]$288": {
          "hide_name": 1,
          "bits": [ 56, 38, 80 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:0.0-0.0"
          }
        },
        "$0\\digit4_d1[0:0]": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1157.3-1159.30"
          }
        },
        "$0\\level4_d1[14:0]": {
          "hide_name": 1,
          "bits": [ 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1160.3-1162.30"
          }
        },
        "$1\\1093$func$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1156$268.$result[1:0]$289": {
          "hide_name": 1,
          "bits": [ 30, 31 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:0.0-0.0"
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$367": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$370": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1138$280_Y": {
          "hide_name": 1,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1138.32-1138.46"
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1139$281_Y": {
          "hide_name": 1,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1139.32-1139.46"
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1140$282_Y": {
          "hide_name": 1,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1140.32-1140.46"
          }
        },
        "$logic_not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1128$270_Y": {
          "hide_name": 1,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1128.32-1128.42"
          }
        },
        "$logic_not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1131$273_Y": {
          "hide_name": 1,
          "bits": [ 50 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1131.32-1131.49"
          }
        },
        "$logic_not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1134$276_Y": {
          "hide_name": 1,
          "bits": [ 55 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1134.32-1134.45"
          }
        },
        "$logic_not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1137$279_Y": {
          "hide_name": 1,
          "bits": [ 56 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1137.32-1137.40"
          }
        },
        "$procmux$334_Y": {
          "hide_name": 1,
          "bits": [ 30, 31 ],
          "attributes": {
          }
        },
        "$procmux$335_CMP": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
          }
        },
        "$procmux$336_CMP": {
          "hide_name": 1,
          "bits": [ 38 ],
          "attributes": {
          }
        },
        "$procmux$337_CMP": {
          "hide_name": 1,
          "bits": [ 56 ],
          "attributes": {
          }
        },
        "$reduce_or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1127$269_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1127.32-1127.78"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1129$271_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1129.19-1129.52"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1130$272_Y": {
          "hide_name": 1,
          "bits": [ 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1130.19-1130.56"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1132$274_Y": {
          "hide_name": 1,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1132.19-1132.52"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1133$275_Y": {
          "hide_name": 1,
          "bits": [ 81, 82, 83, 51, 52, 53, 54 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1133.19-1133.60"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1135$277_Y": {
          "hide_name": 1,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1135.19-1135.52"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1136$278_Y": {
          "hide_name": 1,
          "bits": [ 35, 36, 37 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1136.19-1136.53"
          }
        },
        "\\1093$func$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1156$267.$result": {
          "hide_name": 0,
          "bits": [ 30, 31 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:0.0-0.0"
          }
        },
        "\\1093$func$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1156$268.$result": {
          "hide_name": 0,
          "bits": [ "x", "x" ],
          "attributes": {
            "nosync": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:0.0-0.0"
          }
        },
        "\\1093$func$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1156$268.s": {
          "hide_name": 0,
          "bits": [ "x", "x", "x" ],
          "attributes": {
            "nosync": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1144.17-1144.18"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1110.9-1110.12"
          }
        },
        "digit2": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1112.8-1112.14"
          }
        },
        "digit3": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1113.8-1113.14"
          }
        },
        "digit4": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1114.8-1114.14"
          }
        },
        "digit4_d1": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1115.7-1115.16"
          }
        },
        "ghdl_rtil_signal_0_": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1102.8-1102.27"
          }
        },
        "ghdl_rtil_signal_1_": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1103.8-1103.27"
          }
        },
        "ghdl_rtil_signal_2_": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1104.8-1104.27"
          }
        },
        "ghdl_rtil_signal_3_": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1105.8-1105.27"
          }
        },
        "ghdl_rtil_signal_4_": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1106.8-1106.27"
          }
        },
        "ghdl_rtil_signal_5_": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1107.8-1107.27"
          }
        },
        "ghdl_rtil_signal_6_": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1108.8-1108.27"
          }
        },
        "ghdl_rtil_signal_7_": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1109.8-1109.27"
          }
        },
        "i": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1116.16-1116.17"
          }
        },
        "level2": {
          "hide_name": 0,
          "bits": [ 35, 36, 37 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1118.14-1118.20"
          }
        },
        "level3": {
          "hide_name": 0,
          "bits": [ 81, 82, 83, 51, 52, 53, 54 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1119.14-1119.20"
          }
        },
        "level4": {
          "hide_name": 0,
          "bits": [ 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1120.15-1120.21"
          }
        },
        "level4_d1": {
          "hide_name": 0,
          "bits": [ 72, 73, 74, 75, 76, 77, 78, 42, 43, 44, 45, 46, 47, 48, 49 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1121.14-1121.23"
          }
        },
        "lowbits": {
          "hide_name": 0,
          "bits": [ 30, 31 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1122.14-1122.21"
          }
        },
        "o": {
          "hide_name": 0,
          "bits": [ 30, 31, 32, 33, 34 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1123.16-1123.17"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1125.9-1125.12"
          }
        }
      }
    },
    "outputieee": {
      "attributes": {
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1166.1-1200.10"
      },
      "ports": {
        "x": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "r": {
          "direction": "output",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        }
      },
      "cells": {
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1192$297": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1192.32-1192.61"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 68 ],
            "B": [ 69 ],
            "Y": [ 70 ]
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1185$290": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1185.32-1185.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34, 35 ],
            "B": [ "0", "1" ],
            "Y": [ 71 ]
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1197$302": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1197.32-1197.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34, 35 ],
            "B": [ "1", "0" ],
            "Y": [ 68 ]
          }
        },
        "$logic_not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1189$294": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1189.32-1189.42"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 25, 26, 27, 28, 29, 30, 31, 32 ],
            "Y": [ 72 ]
          }
        },
        "$logic_not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1195$300": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1195.32-1195.42"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34, 35 ],
            "Y": [ 73 ]
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1186$291": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1186.32-1186.73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 68 ],
            "B": [ 71 ],
            "Y": [ 74 ]
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1187$292": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1187.32-1187.73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 74 ],
            "B": [ 73 ],
            "Y": [ 75 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1188$293": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1188.15-1188.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 33 ],
            "S": [ 75 ],
            "Y": [ 67 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1190$295": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1190.20-1190.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 72 ],
            "Y": [ 69 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1191$296": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010111"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1191.18-1191.72"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 73 ],
            "Y": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1193$298": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010111"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1193.32-1193.93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121 ],
            "B": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, "1" ],
            "S": [ 70 ],
            "Y": [ 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1194$299": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010111"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1194.32-1194.85"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24 ],
            "S": [ 68 ],
            "Y": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1196$301": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1196.17-1196.66"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 122, 123, 124, 125, 126, 127, 128, 129 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 73 ],
            "Y": [ 59, 60, 61, 62, 63, 64, 65, 66 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1198$303": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1198.32-1198.70"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
            "B": [ 25, 26, 27, 28, 29, 30, 31, 32 ],
            "S": [ 68 ],
            "Y": [ 122, 123, 124, 125, 126, 127, 128, 129 ]
          }
        }
      },
      "netnames": {
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1192$297_Y": {
          "hide_name": 1,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1192.32-1192.61"
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1185$290_Y": {
          "hide_name": 1,
          "bits": [ 71 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1185.32-1185.48"
          }
        },
        "$eq$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1197$302_Y": {
          "hide_name": 1,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1197.32-1197.48"
          }
        },
        "$logic_not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1189$294_Y": {
          "hide_name": 1,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1189.32-1189.42"
          }
        },
        "$logic_not$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1195$300_Y": {
          "hide_name": 1,
          "bits": [ 73 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1195.32-1195.42"
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1186$291_Y": {
          "hide_name": 1,
          "bits": [ 74 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1186.32-1186.73"
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1187$292_Y": {
          "hide_name": 1,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1187.32-1187.73"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1188$293_Y": {
          "hide_name": 1,
          "bits": [ 67 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1188.15-1188.49"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1190$295_Y": {
          "hide_name": 1,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1190.20-1190.53"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1191$296_Y": {
          "hide_name": 1,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1191.18-1191.72"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1193$298_Y": {
          "hide_name": 1,
          "bits": [ 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1193.32-1193.93"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1194$299_Y": {
          "hide_name": 1,
          "bits": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1194.32-1194.85"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1196$301_Y": {
          "hide_name": 1,
          "bits": [ 59, 60, 61, 62, 63, 64, 65, 66 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1196.17-1196.66"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1198$303_Y": {
          "hide_name": 1,
          "bits": [ 122, 123, 124, 125, 126, 127, 128, 129 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1198.32-1198.70"
          }
        },
        "expr": {
          "hide_name": 0,
          "bits": [ 59, 60, 61, 62, 63, 64, 65, 66 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1177.14-1177.18"
          }
        },
        "expzero": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1178.8-1178.15"
          }
        },
        "fracr": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1179.15-1179.20"
          }
        },
        "ghdl_rtil_signal_0_": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1167.8-1167.27"
          }
        },
        "ghdl_rtil_signal_1_": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1168.8-1168.27"
          }
        },
        "ghdl_rtil_signal_2_": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1169.8-1169.27"
          }
        },
        "ghdl_rtil_signal_3_": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1170.8-1170.27"
          }
        },
        "ghdl_rtil_signal_4_": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1171.8-1171.27"
          }
        },
        "ghdl_rtil_signal_5_": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1172.8-1172.27"
          }
        },
        "ghdl_rtil_signal_6_": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1173.8-1173.27"
          }
        },
        "ghdl_rtil_signal_7_": {
          "hide_name": 0,
          "bits": [ 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1174.15-1174.34"
          }
        },
        "ghdl_rtil_signal_8_": {
          "hide_name": 0,
          "bits": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1175.15-1175.34"
          }
        },
        "ghdl_rtil_signal_9_": {
          "hide_name": 0,
          "bits": [ 122, 123, 124, 125, 126, 127, 128, 129 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1176.14-1176.33"
          }
        },
        "r": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1180.17-1180.18"
          }
        },
        "sx": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1182.8-1182.10"
          }
        },
        "x": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1183.16-1183.17"
          }
        }
      }
    },
    "rightshiftersticky26_by_max_25_freq150_uid4": {
      "attributes": {
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1202.1-1283.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "x": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29 ]
        },
        "s": {
          "direction": "input",
          "bits": [ 30, 31, 32, 33, 34 ]
        },
        "r": {
          "direction": "output",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60 ]
        },
        "sticky": {
          "direction": "output",
          "bits": [ 61 ]
        }
      },
      "cells": {
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1243$305": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1243.33-1243.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 62 ],
            "B": [ 63 ],
            "Y": [ 64 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1266$316": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1266.33-1266.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 65 ],
            "Y": [ 66 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1270$320": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1270.33-1270.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 67 ],
            "B": [ 68 ],
            "Y": [ 69 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1275$325": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1275.33-1275.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 70 ],
            "B": [ 71 ],
            "Y": [ 72 ]
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1280$330": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1280.33-1280.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 73 ],
            "B": [ 74 ],
            "Y": [ 75 ]
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1244$306": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1244.33-1244.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 64 ],
            "B": [ 76 ],
            "Y": [ 77 ]
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1271$321": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1271.33-1271.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 69 ],
            "B": [ 78 ],
            "Y": [ 79 ]
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1276$326": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1276.33-1276.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 72 ],
            "B": [ 80 ],
            "Y": [ 81 ]
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1281$331": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1281.33-1281.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 75 ],
            "B": [ 82 ],
            "Y": [ 83 ]
          }
        },
        "$procdff$350": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00000000000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000011010"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1262.3-1264.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ],
            "Q": [ 63, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134 ]
          }
        },
        "$procdff$353": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00000000000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000011010"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1259.3-1261.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160 ],
            "Q": [ 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186 ]
          }
        },
        "$procdff$356": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00000000000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000011010"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1256.3-1258.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212 ],
            "Q": [ 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238 ]
          }
        },
        "$procdff$359": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00000000000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000011010"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1253.3-1255.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264 ],
            "Q": [ 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290 ]
          }
        },
        "$procdff$362": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1250.3-1252.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 291 ],
            "Q": [ 78 ]
          }
        },
        "$procdff$365": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1247.3-1249.21"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 30, 31, 32, 33, 34 ],
            "Q": [ 62, 73, 70, 67, 292 ]
          }
        },
        "$reduce_or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1265$315": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1265.33-1265.42"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
            "Y": [ 65 ]
          }
        },
        "$reduce_or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1269$319": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1269.33-1269.49"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 265, 266, 267, 268, 269, 270, 271, 272 ],
            "Y": [ 68 ]
          }
        },
        "$reduce_or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1274$324": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1274.33-1274.49"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 213, 214, 215, 216 ],
            "Y": [ 71 ]
          }
        },
        "$reduce_or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1279$329": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1279.33-1279.49"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 161, 162 ],
            "Y": [ 74 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1242$304": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000011010"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1242.19-1242.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160 ],
            "B": [ 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, "0", "0" ],
            "S": [ 31 ],
            "Y": [ 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1245$307": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1245.19-1245.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 77 ],
            "Y": [ 61 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1246$308": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000011010"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1246.14-1246.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ],
            "B": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, "0" ],
            "S": [ 30 ],
            "Y": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1267$317": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1267.17-1267.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 66 ],
            "Y": [ 291 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1268$318": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000011010"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1268.19-1268.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29 ],
            "B": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 34 ],
            "Y": [ 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1272$322": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1272.17-1272.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 79 ],
            "Y": [ 80 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1273$323": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000011010"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1273.19-1273.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264 ],
            "B": [ 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 33 ],
            "Y": [ 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1277$327": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1277.17-1277.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 81 ],
            "Y": [ 82 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1278$328": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000011010"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1278.19-1278.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212 ],
            "B": [ 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, "0", "0", "0", "0" ],
            "S": [ 32 ],
            "Y": [ 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160 ]
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1282$332": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1282.17-1282.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 83 ],
            "Y": [ 76 ]
          }
        }
      },
      "netnames": {
        "$0\\level1_d1[25:0]": {
          "hide_name": 1,
          "bits": [ 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1262.3-1264.30"
          }
        },
        "$0\\level2_d1[25:0]": {
          "hide_name": 1,
          "bits": [ 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1259.3-1261.30"
          }
        },
        "$0\\level3_d1[25:0]": {
          "hide_name": 1,
          "bits": [ 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1256.3-1258.30"
          }
        },
        "$0\\level4_d1[25:0]": {
          "hide_name": 1,
          "bits": [ 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1253.3-1255.30"
          }
        },
        "$0\\ps_d1[4:0]": {
          "hide_name": 1,
          "bits": [ 30, 31, 32, 33, 34 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1247.3-1249.21"
          }
        },
        "$0\\stk4_d1[0:0]": {
          "hide_name": 1,
          "bits": [ 291 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1250.3-1252.26"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1243$305_Y": {
          "hide_name": 1,
          "bits": [ 64 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1243.33-1243.56"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1266$316_Y": {
          "hide_name": 1,
          "bits": [ 66 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1266.33-1266.60"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1270$320_Y": {
          "hide_name": 1,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1270.33-1270.64"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1275$325_Y": {
          "hide_name": 1,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1275.33-1275.64"
          }
        },
        "$and$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1280$330_Y": {
          "hide_name": 1,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1280.33-1280.64"
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$349": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$352": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$355": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$358": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$361": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2728:ReduceOr$364": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1244$306_Y": {
          "hide_name": 1,
          "bits": [ 77 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1244.33-1244.60"
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1271$321_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1271.33-1271.63"
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1276$326_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1276.33-1276.60"
          }
        },
        "$or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1281$331_Y": {
          "hide_name": 1,
          "bits": [ 83 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1281.33-1281.60"
          }
        },
        "$reduce_or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1265$315_Y": {
          "hide_name": 1,
          "bits": [ 65 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1265.33-1265.42"
          }
        },
        "$reduce_or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1269$319_Y": {
          "hide_name": 1,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1269.33-1269.49"
          }
        },
        "$reduce_or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1274$324_Y": {
          "hide_name": 1,
          "bits": [ 71 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1274.33-1274.49"
          }
        },
        "$reduce_or$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1279$329_Y": {
          "hide_name": 1,
          "bits": [ 74 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1279.33-1279.49"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1242$304_Y": {
          "hide_name": 1,
          "bits": [ 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1242.19-1242.57"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1245$307_Y": {
          "hide_name": 1,
          "bits": [ 61 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1245.19-1245.53"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1246$308_Y": {
          "hide_name": 1,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1246.14-1246.52"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1267$317_Y": {
          "hide_name": 1,
          "bits": [ 291 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1267.17-1267.51"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1268$318_Y": {
          "hide_name": 1,
          "bits": [ 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1268.19-1268.52"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1272$322_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1272.17-1272.51"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1273$323_Y": {
          "hide_name": 1,
          "bits": [ 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1273.19-1273.58"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1277$327_Y": {
          "hide_name": 1,
          "bits": [ 82 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1277.17-1277.51"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1278$328_Y": {
          "hide_name": 1,
          "bits": [ 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1278.19-1278.57"
          }
        },
        "$ternary$/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1282$332_Y": {
          "hide_name": 1,
          "bits": [ 76 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1282.17-1282.51"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1216.9-1216.12"
          }
        },
        "ghdl_rtil_signal_00_": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1203.8-1203.28"
          }
        },
        "ghdl_rtil_signal_01_": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1204.8-1204.28"
          }
        },
        "ghdl_rtil_signal_02_": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1205.8-1205.28"
          }
        },
        "ghdl_rtil_signal_03_": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1206.8-1206.28"
          }
        },
        "ghdl_rtil_signal_04_": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1207.8-1207.28"
          }
        },
        "ghdl_rtil_signal_05_": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1208.8-1208.28"
          }
        },
        "ghdl_rtil_signal_06_": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1209.8-1209.28"
          }
        },
        "ghdl_rtil_signal_07_": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1210.8-1210.28"
          }
        },
        "ghdl_rtil_signal_08_": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1211.8-1211.28"
          }
        },
        "ghdl_rtil_signal_09_": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1212.8-1212.28"
          }
        },
        "ghdl_rtil_signal_10_": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1213.8-1213.28"
          }
        },
        "ghdl_rtil_signal_11_": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1214.8-1214.28"
          }
        },
        "ghdl_rtil_signal_12_": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1215.8-1215.28"
          }
        },
        "level1": {
          "hide_name": 0,
          "bits": [ 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1218.15-1218.21"
          }
        },
        "level1_d1": {
          "hide_name": 0,
          "bits": [ 63, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1219.14-1219.23"
          }
        },
        "level2": {
          "hide_name": 0,
          "bits": [ 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1220.15-1220.21"
          }
        },
        "level2_d1": {
          "hide_name": 0,
          "bits": [ 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1221.14-1221.23"
          }
        },
        "level3": {
          "hide_name": 0,
          "bits": [ 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1222.15-1222.21"
          }
        },
        "level3_d1": {
          "hide_name": 0,
          "bits": [ 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1223.14-1223.23"
          }
        },
        "level4": {
          "hide_name": 0,
          "bits": [ 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1224.15-1224.21"
          }
        },
        "level4_d1": {
          "hide_name": 0,
          "bits": [ 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1225.14-1225.23"
          }
        },
        "ps_d1": {
          "hide_name": 0,
          "bits": [ 62, 73, 70, 67, 292 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1226.13-1226.18"
          }
        },
        "r": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1227.17-1227.18"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1229.9-1229.12"
          }
        },
        "s": {
          "hide_name": 0,
          "bits": [ 30, 31, 32, 33, 34 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1231.15-1231.16"
          }
        },
        "sticky": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1233.10-1233.16"
          }
        },
        "stk1": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1235.8-1235.12"
          }
        },
        "stk2": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1236.8-1236.12"
          }
        },
        "stk3": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1237.8-1237.12"
          }
        },
        "stk4": {
          "hide_name": 0,
          "bits": [ 291 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1238.8-1238.12"
          }
        },
        "stk4_d1": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1239.7-1239.14"
          }
        },
        "x": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1240.16-1240.17"
          }
        }
      }
    },
    "sub_tensor_core": {
      "attributes": {
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1285.1-1566.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "A_0X": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131 ]
        },
        "A_1X": {
          "direction": "input",
          "bits": [ 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259 ]
        },
        "A_2X": {
          "direction": "input",
          "bits": [ 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387 ]
        },
        "A_3X": {
          "direction": "input",
          "bits": [ 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515 ]
        },
        "B_0X": {
          "direction": "input",
          "bits": [ 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643 ]
        },
        "B_1X": {
          "direction": "input",
          "bits": [ 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771 ]
        },
        "B_2X": {
          "direction": "input",
          "bits": [ 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899 ]
        },
        "B_3X": {
          "direction": "input",
          "bits": [ 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027 ]
        },
        "C_0X": {
          "direction": "input",
          "bits": [ 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155 ]
        },
        "C_1X": {
          "direction": "input",
          "bits": [ 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283 ]
        },
        "C_2X": {
          "direction": "input",
          "bits": [ 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411 ]
        },
        "C_3X": {
          "direction": "input",
          "bits": [ 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539 ]
        },
        "W_0X3": {
          "direction": "output",
          "bits": [ 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632, 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667 ]
        },
        "W_1X3": {
          "direction": "output",
          "bits": [ 1668, 1669, 1670, 1671, 1672, 1673, 1674, 1675, 1676, 1677, 1678, 1679, 1680, 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1736, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795 ]
        },
        "W_2X3": {
          "direction": "output",
          "bits": [ 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883, 1884, 1885, 1886, 1887, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923 ]
        },
        "W_3X3": {
          "direction": "output",
          "bits": [ 1924, 1925, 1926, 1927, 1928, 1929, 1930, 1931, 1932, 1933, 1934, 1935, 1936, 1937, 1938, 1939, 1940, 1941, 1942, 1943, 1944, 1945, 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961, 1962, 1963, 1964, 1965, 1966, 1967, 1968, 1969, 1970, 1971, 1972, 1973, 1974, 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982, 1983, 1984, 1985, 1986, 1987, 1988, 1989, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051 ]
        }
      },
      "cells": {
        "d_unit0": {
          "hide_name": 0,
          "type": "dot_unit_core",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1338.17-1351.4"
          },
          "port_directions": {
            "a_x0": "input",
            "a_x1": "input",
            "a_x2": "input",
            "a_x3": "input",
            "b_x0": "input",
            "b_x1": "input",
            "b_x2": "input",
            "b_x3": "input",
            "c_x0": "input",
            "clk": "input",
            "rst": "input",
            "w_xx3": "output"
          },
          "connections": {
            "a_x0": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
            "a_x1": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
            "a_x2": [ 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ],
            "a_x3": [ 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131 ],
            "b_x0": [ 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547 ],
            "b_x1": [ 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675 ],
            "b_x2": [ 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803 ],
            "b_x3": [ 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931 ],
            "c_x0": [ 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059 ],
            "clk": [ 2 ],
            "rst": [ 3 ],
            "w_xx3": [ 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571 ]
          }
        },
        "d_unit1": {
          "hide_name": 0,
          "type": "dot_unit_core",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1352.17-1365.4"
          },
          "port_directions": {
            "a_x0": "input",
            "a_x1": "input",
            "a_x2": "input",
            "a_x3": "input",
            "b_x0": "input",
            "b_x1": "input",
            "b_x2": "input",
            "b_x3": "input",
            "c_x0": "input",
            "clk": "input",
            "rst": "input",
            "w_xx3": "output"
          },
          "connections": {
            "a_x0": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
            "a_x1": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
            "a_x2": [ 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ],
            "a_x3": [ 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131 ],
            "b_x0": [ 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579 ],
            "b_x1": [ 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707 ],
            "b_x2": [ 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835 ],
            "b_x3": [ 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963 ],
            "c_x0": [ 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187 ],
            "clk": [ 2 ],
            "rst": [ 3 ],
            "w_xx3": [ 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603 ]
          }
        },
        "d_unit10": {
          "hide_name": 0,
          "type": "dot_unit_core",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1366.17-1379.4"
          },
          "port_directions": {
            "a_x0": "input",
            "a_x1": "input",
            "a_x2": "input",
            "a_x3": "input",
            "b_x0": "input",
            "b_x1": "input",
            "b_x2": "input",
            "b_x3": "input",
            "c_x0": "input",
            "clk": "input",
            "rst": "input",
            "w_xx3": "output"
          },
          "connections": {
            "a_x0": [ 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291 ],
            "a_x1": [ 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323 ],
            "a_x2": [ 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355 ],
            "a_x3": [ 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387 ],
            "b_x0": [ 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611 ],
            "b_x1": [ 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739 ],
            "b_x2": [ 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867 ],
            "b_x3": [ 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995 ],
            "c_x0": [ 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379 ],
            "clk": [ 2 ],
            "rst": [ 3 ],
            "w_xx3": [ 1860, 1861, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883, 1884, 1885, 1886, 1887, 1888, 1889, 1890, 1891 ]
          }
        },
        "d_unit11": {
          "hide_name": 0,
          "type": "dot_unit_core",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1380.17-1393.4"
          },
          "port_directions": {
            "a_x0": "input",
            "a_x1": "input",
            "a_x2": "input",
            "a_x3": "input",
            "b_x0": "input",
            "b_x1": "input",
            "b_x2": "input",
            "b_x3": "input",
            "c_x0": "input",
            "clk": "input",
            "rst": "input",
            "w_xx3": "output"
          },
          "connections": {
            "a_x0": [ 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291 ],
            "a_x1": [ 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323 ],
            "a_x2": [ 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355 ],
            "a_x3": [ 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387 ],
            "b_x0": [ 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643 ],
            "b_x1": [ 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771 ],
            "b_x2": [ 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899 ],
            "b_x3": [ 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027 ],
            "c_x0": [ 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507 ],
            "clk": [ 2 ],
            "rst": [ 3 ],
            "w_xx3": [ 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923 ]
          }
        },
        "d_unit12": {
          "hide_name": 0,
          "type": "dot_unit_core",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1394.17-1407.4"
          },
          "port_directions": {
            "a_x0": "input",
            "a_x1": "input",
            "a_x2": "input",
            "a_x3": "input",
            "b_x0": "input",
            "b_x1": "input",
            "b_x2": "input",
            "b_x3": "input",
            "c_x0": "input",
            "clk": "input",
            "rst": "input",
            "w_xx3": "output"
          },
          "connections": {
            "a_x0": [ 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419 ],
            "a_x1": [ 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451 ],
            "a_x2": [ 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483 ],
            "a_x3": [ 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515 ],
            "b_x0": [ 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547 ],
            "b_x1": [ 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675 ],
            "b_x2": [ 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803 ],
            "b_x3": [ 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931 ],
            "c_x0": [ 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155 ],
            "clk": [ 2 ],
            "rst": [ 3 ],
            "w_xx3": [ 1924, 1925, 1926, 1927, 1928, 1929, 1930, 1931, 1932, 1933, 1934, 1935, 1936, 1937, 1938, 1939, 1940, 1941, 1942, 1943, 1944, 1945, 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955 ]
          }
        },
        "d_unit13": {
          "hide_name": 0,
          "type": "dot_unit_core",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1408.17-1421.4"
          },
          "port_directions": {
            "a_x0": "input",
            "a_x1": "input",
            "a_x2": "input",
            "a_x3": "input",
            "b_x0": "input",
            "b_x1": "input",
            "b_x2": "input",
            "b_x3": "input",
            "c_x0": "input",
            "clk": "input",
            "rst": "input",
            "w_xx3": "output"
          },
          "connections": {
            "a_x0": [ 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419 ],
            "a_x1": [ 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451 ],
            "a_x2": [ 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483 ],
            "a_x3": [ 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515 ],
            "b_x0": [ 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579 ],
            "b_x1": [ 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707 ],
            "b_x2": [ 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835 ],
            "b_x3": [ 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963 ],
            "c_x0": [ 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283 ],
            "clk": [ 2 ],
            "rst": [ 3 ],
            "w_xx3": [ 1956, 1957, 1958, 1959, 1960, 1961, 1962, 1963, 1964, 1965, 1966, 1967, 1968, 1969, 1970, 1971, 1972, 1973, 1974, 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982, 1983, 1984, 1985, 1986, 1987 ]
          }
        },
        "d_unit14": {
          "hide_name": 0,
          "type": "dot_unit_core",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1422.17-1435.4"
          },
          "port_directions": {
            "a_x0": "input",
            "a_x1": "input",
            "a_x2": "input",
            "a_x3": "input",
            "b_x0": "input",
            "b_x1": "input",
            "b_x2": "input",
            "b_x3": "input",
            "c_x0": "input",
            "clk": "input",
            "rst": "input",
            "w_xx3": "output"
          },
          "connections": {
            "a_x0": [ 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419 ],
            "a_x1": [ 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451 ],
            "a_x2": [ 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483 ],
            "a_x3": [ 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515 ],
            "b_x0": [ 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611 ],
            "b_x1": [ 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739 ],
            "b_x2": [ 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867 ],
            "b_x3": [ 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995 ],
            "c_x0": [ 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411 ],
            "clk": [ 2 ],
            "rst": [ 3 ],
            "w_xx3": [ 1988, 1989, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019 ]
          }
        },
        "d_unit15": {
          "hide_name": 0,
          "type": "dot_unit_core",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1436.17-1449.4"
          },
          "port_directions": {
            "a_x0": "input",
            "a_x1": "input",
            "a_x2": "input",
            "a_x3": "input",
            "b_x0": "input",
            "b_x1": "input",
            "b_x2": "input",
            "b_x3": "input",
            "c_x0": "input",
            "clk": "input",
            "rst": "input",
            "w_xx3": "output"
          },
          "connections": {
            "a_x0": [ 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419 ],
            "a_x1": [ 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451 ],
            "a_x2": [ 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483 ],
            "a_x3": [ 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515 ],
            "b_x0": [ 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643 ],
            "b_x1": [ 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771 ],
            "b_x2": [ 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899 ],
            "b_x3": [ 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027 ],
            "c_x0": [ 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539 ],
            "clk": [ 2 ],
            "rst": [ 3 ],
            "w_xx3": [ 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051 ]
          }
        },
        "d_unit2": {
          "hide_name": 0,
          "type": "dot_unit_core",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1450.17-1463.4"
          },
          "port_directions": {
            "a_x0": "input",
            "a_x1": "input",
            "a_x2": "input",
            "a_x3": "input",
            "b_x0": "input",
            "b_x1": "input",
            "b_x2": "input",
            "b_x3": "input",
            "c_x0": "input",
            "clk": "input",
            "rst": "input",
            "w_xx3": "output"
          },
          "connections": {
            "a_x0": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
            "a_x1": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
            "a_x2": [ 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ],
            "a_x3": [ 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131 ],
            "b_x0": [ 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611 ],
            "b_x1": [ 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739 ],
            "b_x2": [ 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867 ],
            "b_x3": [ 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995 ],
            "c_x0": [ 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315 ],
            "clk": [ 2 ],
            "rst": [ 3 ],
            "w_xx3": [ 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632, 1633, 1634, 1635 ]
          }
        },
        "d_unit3": {
          "hide_name": 0,
          "type": "dot_unit_core",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1464.17-1477.4"
          },
          "port_directions": {
            "a_x0": "input",
            "a_x1": "input",
            "a_x2": "input",
            "a_x3": "input",
            "b_x0": "input",
            "b_x1": "input",
            "b_x2": "input",
            "b_x3": "input",
            "c_x0": "input",
            "clk": "input",
            "rst": "input",
            "w_xx3": "output"
          },
          "connections": {
            "a_x0": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
            "a_x1": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
            "a_x2": [ 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ],
            "a_x3": [ 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131 ],
            "b_x0": [ 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643 ],
            "b_x1": [ 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771 ],
            "b_x2": [ 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899 ],
            "b_x3": [ 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027 ],
            "c_x0": [ 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443 ],
            "clk": [ 2 ],
            "rst": [ 3 ],
            "w_xx3": [ 1636, 1637, 1638, 1639, 1640, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667 ]
          }
        },
        "d_unit4": {
          "hide_name": 0,
          "type": "dot_unit_core",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1478.17-1491.4"
          },
          "port_directions": {
            "a_x0": "input",
            "a_x1": "input",
            "a_x2": "input",
            "a_x3": "input",
            "b_x0": "input",
            "b_x1": "input",
            "b_x2": "input",
            "b_x3": "input",
            "c_x0": "input",
            "clk": "input",
            "rst": "input",
            "w_xx3": "output"
          },
          "connections": {
            "a_x0": [ 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163 ],
            "a_x1": [ 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195 ],
            "a_x2": [ 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227 ],
            "a_x3": [ 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259 ],
            "b_x0": [ 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547 ],
            "b_x1": [ 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675 ],
            "b_x2": [ 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803 ],
            "b_x3": [ 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931 ],
            "c_x0": [ 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091 ],
            "clk": [ 2 ],
            "rst": [ 3 ],
            "w_xx3": [ 1668, 1669, 1670, 1671, 1672, 1673, 1674, 1675, 1676, 1677, 1678, 1679, 1680, 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696, 1697, 1698, 1699 ]
          }
        },
        "d_unit5": {
          "hide_name": 0,
          "type": "dot_unit_core",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1492.17-1505.4"
          },
          "port_directions": {
            "a_x0": "input",
            "a_x1": "input",
            "a_x2": "input",
            "a_x3": "input",
            "b_x0": "input",
            "b_x1": "input",
            "b_x2": "input",
            "b_x3": "input",
            "c_x0": "input",
            "clk": "input",
            "rst": "input",
            "w_xx3": "output"
          },
          "connections": {
            "a_x0": [ 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163 ],
            "a_x1": [ 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195 ],
            "a_x2": [ 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227 ],
            "a_x3": [ 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259 ],
            "b_x0": [ 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579 ],
            "b_x1": [ 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707 ],
            "b_x2": [ 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835 ],
            "b_x3": [ 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963 ],
            "c_x0": [ 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219 ],
            "clk": [ 2 ],
            "rst": [ 3 ],
            "w_xx3": [ 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731 ]
          }
        },
        "d_unit6": {
          "hide_name": 0,
          "type": "dot_unit_core",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1506.17-1519.4"
          },
          "port_directions": {
            "a_x0": "input",
            "a_x1": "input",
            "a_x2": "input",
            "a_x3": "input",
            "b_x0": "input",
            "b_x1": "input",
            "b_x2": "input",
            "b_x3": "input",
            "c_x0": "input",
            "clk": "input",
            "rst": "input",
            "w_xx3": "output"
          },
          "connections": {
            "a_x0": [ 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163 ],
            "a_x1": [ 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195 ],
            "a_x2": [ 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227 ],
            "a_x3": [ 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259 ],
            "b_x0": [ 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611 ],
            "b_x1": [ 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739 ],
            "b_x2": [ 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867 ],
            "b_x3": [ 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995 ],
            "c_x0": [ 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347 ],
            "clk": [ 2 ],
            "rst": [ 3 ],
            "w_xx3": [ 1732, 1733, 1734, 1735, 1736, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763 ]
          }
        },
        "d_unit7": {
          "hide_name": 0,
          "type": "dot_unit_core",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1520.17-1533.4"
          },
          "port_directions": {
            "a_x0": "input",
            "a_x1": "input",
            "a_x2": "input",
            "a_x3": "input",
            "b_x0": "input",
            "b_x1": "input",
            "b_x2": "input",
            "b_x3": "input",
            "c_x0": "input",
            "clk": "input",
            "rst": "input",
            "w_xx3": "output"
          },
          "connections": {
            "a_x0": [ 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163 ],
            "a_x1": [ 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195 ],
            "a_x2": [ 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227 ],
            "a_x3": [ 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259 ],
            "b_x0": [ 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643 ],
            "b_x1": [ 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771 ],
            "b_x2": [ 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899 ],
            "b_x3": [ 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027 ],
            "c_x0": [ 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475 ],
            "clk": [ 2 ],
            "rst": [ 3 ],
            "w_xx3": [ 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795 ]
          }
        },
        "d_unit8": {
          "hide_name": 0,
          "type": "dot_unit_core",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1534.17-1547.4"
          },
          "port_directions": {
            "a_x0": "input",
            "a_x1": "input",
            "a_x2": "input",
            "a_x3": "input",
            "b_x0": "input",
            "b_x1": "input",
            "b_x2": "input",
            "b_x3": "input",
            "c_x0": "input",
            "clk": "input",
            "rst": "input",
            "w_xx3": "output"
          },
          "connections": {
            "a_x0": [ 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291 ],
            "a_x1": [ 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323 ],
            "a_x2": [ 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355 ],
            "a_x3": [ 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387 ],
            "b_x0": [ 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547 ],
            "b_x1": [ 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675 ],
            "b_x2": [ 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803 ],
            "b_x3": [ 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931 ],
            "c_x0": [ 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123 ],
            "clk": [ 2 ],
            "rst": [ 3 ],
            "w_xx3": [ 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827 ]
          }
        },
        "d_unit9": {
          "hide_name": 0,
          "type": "dot_unit_core",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1548.17-1561.4"
          },
          "port_directions": {
            "a_x0": "input",
            "a_x1": "input",
            "a_x2": "input",
            "a_x3": "input",
            "b_x0": "input",
            "b_x1": "input",
            "b_x2": "input",
            "b_x3": "input",
            "c_x0": "input",
            "clk": "input",
            "rst": "input",
            "w_xx3": "output"
          },
          "connections": {
            "a_x0": [ 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291 ],
            "a_x1": [ 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323 ],
            "a_x2": [ 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355 ],
            "a_x3": [ 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387 ],
            "b_x0": [ 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579 ],
            "b_x1": [ 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707 ],
            "b_x2": [ 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835 ],
            "b_x3": [ 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963 ],
            "c_x0": [ 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251 ],
            "clk": [ 2 ],
            "rst": [ 3 ],
            "w_xx3": [ 1828, 1829, 1830, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859 ]
          }
        }
      },
      "netnames": {
        "A_0X": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1286.17-1286.21"
          }
        },
        "A_1X": {
          "hide_name": 0,
          "bits": [ 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1288.17-1288.21"
          }
        },
        "A_2X": {
          "hide_name": 0,
          "bits": [ 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1290.17-1290.21"
          }
        },
        "A_3X": {
          "hide_name": 0,
          "bits": [ 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1292.17-1292.21"
          }
        },
        "B_0X": {
          "hide_name": 0,
          "bits": [ 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1294.17-1294.21"
          }
        },
        "B_1X": {
          "hide_name": 0,
          "bits": [ 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1296.17-1296.21"
          }
        },
        "B_2X": {
          "hide_name": 0,
          "bits": [ 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1298.17-1298.21"
          }
        },
        "B_3X": {
          "hide_name": 0,
          "bits": [ 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1300.17-1300.21"
          }
        },
        "C_0X": {
          "hide_name": 0,
          "bits": [ 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1302.17-1302.21"
          }
        },
        "C_1X": {
          "hide_name": 0,
          "bits": [ 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1304.17-1304.21"
          }
        },
        "C_2X": {
          "hide_name": 0,
          "bits": [ 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1306.17-1306.21"
          }
        },
        "C_3X": {
          "hide_name": 0,
          "bits": [ 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1308.17-1308.21"
          }
        },
        "W_0X3": {
          "hide_name": 0,
          "bits": [ 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632, 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1310.18-1310.23"
          }
        },
        "W_1X3": {
          "hide_name": 0,
          "bits": [ 1668, 1669, 1670, 1671, 1672, 1673, 1674, 1675, 1676, 1677, 1678, 1679, 1680, 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1736, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1312.18-1312.23"
          }
        },
        "W_2X3": {
          "hide_name": 0,
          "bits": [ 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883, 1884, 1885, 1886, 1887, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1314.18-1314.23"
          }
        },
        "W_3X3": {
          "hide_name": 0,
          "bits": [ 1924, 1925, 1926, 1927, 1928, 1929, 1930, 1931, 1932, 1933, 1934, 1935, 1936, 1937, 1938, 1939, 1940, 1941, 1942, 1943, 1944, 1945, 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961, 1962, 1963, 1964, 1965, 1966, 1967, 1968, 1969, 1970, 1971, 1972, 1973, 1974, 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982, 1983, 1984, 1985, 1986, 1987, 1988, 1989, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1316.18-1316.23"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1318.9-1318.12"
          }
        },
        "d_unit0:13": {
          "hide_name": 0,
          "bits": [ 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1320.15-1320.26"
          }
        },
        "d_unit10:133": {
          "hide_name": 0,
          "bits": [ 1860, 1861, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883, 1884, 1885, 1886, 1887, 1888, 1889, 1890, 1891 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1321.15-1321.28"
          }
        },
        "d_unit11:145": {
          "hide_name": 0,
          "bits": [ 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1322.15-1322.28"
          }
        },
        "d_unit12:157": {
          "hide_name": 0,
          "bits": [ 1924, 1925, 1926, 1927, 1928, 1929, 1930, 1931, 1932, 1933, 1934, 1935, 1936, 1937, 1938, 1939, 1940, 1941, 1942, 1943, 1944, 1945, 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1323.15-1323.28"
          }
        },
        "d_unit13:169": {
          "hide_name": 0,
          "bits": [ 1956, 1957, 1958, 1959, 1960, 1961, 1962, 1963, 1964, 1965, 1966, 1967, 1968, 1969, 1970, 1971, 1972, 1973, 1974, 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982, 1983, 1984, 1985, 1986, 1987 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1324.15-1324.28"
          }
        },
        "d_unit14:181": {
          "hide_name": 0,
          "bits": [ 1988, 1989, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1325.15-1325.28"
          }
        },
        "d_unit15:193": {
          "hide_name": 0,
          "bits": [ 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1326.15-1326.28"
          }
        },
        "d_unit1:25": {
          "hide_name": 0,
          "bits": [ 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1327.15-1327.26"
          }
        },
        "d_unit2:37": {
          "hide_name": 0,
          "bits": [ 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632, 1633, 1634, 1635 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1328.15-1328.26"
          }
        },
        "d_unit3:49": {
          "hide_name": 0,
          "bits": [ 1636, 1637, 1638, 1639, 1640, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1329.15-1329.26"
          }
        },
        "d_unit4:61": {
          "hide_name": 0,
          "bits": [ 1668, 1669, 1670, 1671, 1672, 1673, 1674, 1675, 1676, 1677, 1678, 1679, 1680, 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696, 1697, 1698, 1699 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1330.15-1330.26"
          }
        },
        "d_unit5:73": {
          "hide_name": 0,
          "bits": [ 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1331.15-1331.26"
          }
        },
        "d_unit6:85": {
          "hide_name": 0,
          "bits": [ 1732, 1733, 1734, 1735, 1736, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1332.15-1332.26"
          }
        },
        "d_unit7:97": {
          "hide_name": 0,
          "bits": [ 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1333.15-1333.26"
          }
        },
        "d_unit8:109": {
          "hide_name": 0,
          "bits": [ 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1334.15-1334.27"
          }
        },
        "d_unit9:121": {
          "hide_name": 0,
          "bits": [ 1828, 1829, 1830, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1335.15-1335.27"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/juancho/Documents/GitHub/EmuFaultSim/BenchpyRTLFIv1/Benchmarks/Cores/TCU/TCU_2/src/TCU_core.v:1336.9-1336.12"
          }
        }
      }
    }
  }
}
