
# Hw 9 : PWM Generator

## Overview
In this assignment we created a VHDL component that generates a PWM output and allows for control of the PWM period and duty cycle. My PWM controller has period of input format of 30.24 and a duty_cycle input of 19.18.

## Deliverables

### Simulation waveform 

![PWM Generator Testbench Simulation](/docs/assets/hw-9_PWM_Gen_Sim.png)

### Oscilliscope Screenshot: Period = 2.5ms DutyCycle = 75%

![Oscilliscope PWM Screenshot](/docs/assets/hw-9_PWM_Gen_IO.png)

`period => "000010100000000000000000000000", -- 2.5ms`
`duty_cycle => "0110000000000000000", -- 75%`



