[Inputs]
CLK
flag_zero
initiation
mem_ready
=opcode[5:0]=
[Outputs]
instruction_done
write_PC
allow_PC_BUS
write_IR
write_RF
oe_RF
write_MAR
write_MDR
MDR_data_select
allow_MDR_BUS
write_MEM
read_MEM
write_LA
write_LB
allow_ALU_BUS
alu_op_select
allow_Imme_Shamt_to_Bus
=test_MCounter[5:0]=
=test_opcode[5:0]=
=test_Miinstruct[31:0]=
=reg_type_select[1:0]=
=alu_op[5:0]=
=pc_data_select[1:0]=
=LB_data_select[1:0]=
[BiDir]
