

================================================================
== Vitis HLS Report for 'l3_mm'
================================================================
* Date:           Tue Nov 26 10:05:25 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        neural_network_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.311 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       84|       84|  0.840 us|  0.840 us|   84|   84|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 85
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i32 %input_0, i64 0, i64 0" [matmul.cpp:51]   --->   Operation 86 'getelementptr' 'input_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [2/2] (0.79ns)   --->   "%input_0_load = load i4 %input_0_addr" [matmul.cpp:51]   --->   Operation 87 'load' 'input_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 5.75>
ST_2 : Operation 88 [1/2] (0.79ns)   --->   "%input_0_load = load i4 %input_0_addr" [matmul.cpp:51]   --->   Operation 88 'load' 'input_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 89 [4/4] (4.96ns)   --->   "%mul = fmul i32 %input_0_load, i32 0.458729" [matmul.cpp:51]   --->   Operation 89 'fmul' 'mul' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [4/4] (4.96ns)   --->   "%mul_1 = fmul i32 %input_0_load, i32 -0.0641701" [matmul.cpp:51]   --->   Operation 90 'fmul' 'mul_1' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [4/4] (4.96ns)   --->   "%mul_2 = fmul i32 %input_0_load, i32 0.470788" [matmul.cpp:51]   --->   Operation 91 'fmul' 'mul_2' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [4/4] (4.96ns)   --->   "%mul_3 = fmul i32 %input_0_load, i32 0.756305" [matmul.cpp:51]   --->   Operation 92 'fmul' 'mul_3' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [4/4] (4.96ns)   --->   "%mul_4 = fmul i32 %input_0_load, i32 -0.238256" [matmul.cpp:51]   --->   Operation 93 'fmul' 'mul_4' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [4/4] (4.96ns)   --->   "%mul_5 = fmul i32 %input_0_load, i32 -0.355817" [matmul.cpp:51]   --->   Operation 94 'fmul' 'mul_5' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [4/4] (4.96ns)   --->   "%mul_6 = fmul i32 %input_0_load, i32 0.418022" [matmul.cpp:51]   --->   Operation 95 'fmul' 'mul_6' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [4/4] (4.96ns)   --->   "%mul_7 = fmul i32 %input_0_load, i32 -0.792365" [matmul.cpp:51]   --->   Operation 96 'fmul' 'mul_7' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [4/4] (4.96ns)   --->   "%mul_8 = fmul i32 %input_0_load, i32 -1.14274" [matmul.cpp:51]   --->   Operation 97 'fmul' 'mul_8' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [4/4] (4.96ns)   --->   "%mul_9 = fmul i32 %input_0_load, i32 0.602092" [matmul.cpp:51]   --->   Operation 98 'fmul' 'mul_9' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.67>
ST_3 : Operation 99 [3/4] (4.67ns)   --->   "%mul = fmul i32 %input_0_load, i32 0.458729" [matmul.cpp:51]   --->   Operation 99 'fmul' 'mul' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [3/4] (4.67ns)   --->   "%mul_1 = fmul i32 %input_0_load, i32 -0.0641701" [matmul.cpp:51]   --->   Operation 100 'fmul' 'mul_1' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [3/4] (4.67ns)   --->   "%mul_2 = fmul i32 %input_0_load, i32 0.470788" [matmul.cpp:51]   --->   Operation 101 'fmul' 'mul_2' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [3/4] (4.67ns)   --->   "%mul_3 = fmul i32 %input_0_load, i32 0.756305" [matmul.cpp:51]   --->   Operation 102 'fmul' 'mul_3' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [3/4] (4.67ns)   --->   "%mul_4 = fmul i32 %input_0_load, i32 -0.238256" [matmul.cpp:51]   --->   Operation 103 'fmul' 'mul_4' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [3/4] (4.67ns)   --->   "%mul_5 = fmul i32 %input_0_load, i32 -0.355817" [matmul.cpp:51]   --->   Operation 104 'fmul' 'mul_5' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [3/4] (4.67ns)   --->   "%mul_6 = fmul i32 %input_0_load, i32 0.418022" [matmul.cpp:51]   --->   Operation 105 'fmul' 'mul_6' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [3/4] (4.67ns)   --->   "%mul_7 = fmul i32 %input_0_load, i32 -0.792365" [matmul.cpp:51]   --->   Operation 106 'fmul' 'mul_7' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [3/4] (4.67ns)   --->   "%mul_8 = fmul i32 %input_0_load, i32 -1.14274" [matmul.cpp:51]   --->   Operation 107 'fmul' 'mul_8' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [3/4] (4.67ns)   --->   "%mul_9 = fmul i32 %input_0_load, i32 0.602092" [matmul.cpp:51]   --->   Operation 108 'fmul' 'mul_9' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.67>
ST_4 : Operation 109 [2/4] (4.67ns)   --->   "%mul = fmul i32 %input_0_load, i32 0.458729" [matmul.cpp:51]   --->   Operation 109 'fmul' 'mul' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [2/4] (4.67ns)   --->   "%mul_1 = fmul i32 %input_0_load, i32 -0.0641701" [matmul.cpp:51]   --->   Operation 110 'fmul' 'mul_1' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [2/4] (4.67ns)   --->   "%mul_2 = fmul i32 %input_0_load, i32 0.470788" [matmul.cpp:51]   --->   Operation 111 'fmul' 'mul_2' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [2/4] (4.67ns)   --->   "%mul_3 = fmul i32 %input_0_load, i32 0.756305" [matmul.cpp:51]   --->   Operation 112 'fmul' 'mul_3' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [2/4] (4.67ns)   --->   "%mul_4 = fmul i32 %input_0_load, i32 -0.238256" [matmul.cpp:51]   --->   Operation 113 'fmul' 'mul_4' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [2/4] (4.67ns)   --->   "%mul_5 = fmul i32 %input_0_load, i32 -0.355817" [matmul.cpp:51]   --->   Operation 114 'fmul' 'mul_5' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [2/4] (4.67ns)   --->   "%mul_6 = fmul i32 %input_0_load, i32 0.418022" [matmul.cpp:51]   --->   Operation 115 'fmul' 'mul_6' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [2/4] (4.67ns)   --->   "%mul_7 = fmul i32 %input_0_load, i32 -0.792365" [matmul.cpp:51]   --->   Operation 116 'fmul' 'mul_7' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [2/4] (4.67ns)   --->   "%mul_8 = fmul i32 %input_0_load, i32 -1.14274" [matmul.cpp:51]   --->   Operation 117 'fmul' 'mul_8' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [2/4] (4.67ns)   --->   "%mul_9 = fmul i32 %input_0_load, i32 0.602092" [matmul.cpp:51]   --->   Operation 118 'fmul' 'mul_9' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.67>
ST_5 : Operation 119 [1/4] (4.67ns)   --->   "%mul = fmul i32 %input_0_load, i32 0.458729" [matmul.cpp:51]   --->   Operation 119 'fmul' 'mul' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/4] (4.67ns)   --->   "%mul_1 = fmul i32 %input_0_load, i32 -0.0641701" [matmul.cpp:51]   --->   Operation 120 'fmul' 'mul_1' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/4] (4.67ns)   --->   "%mul_2 = fmul i32 %input_0_load, i32 0.470788" [matmul.cpp:51]   --->   Operation 121 'fmul' 'mul_2' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/4] (4.67ns)   --->   "%mul_3 = fmul i32 %input_0_load, i32 0.756305" [matmul.cpp:51]   --->   Operation 122 'fmul' 'mul_3' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/4] (4.67ns)   --->   "%mul_4 = fmul i32 %input_0_load, i32 -0.238256" [matmul.cpp:51]   --->   Operation 123 'fmul' 'mul_4' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/4] (4.67ns)   --->   "%mul_5 = fmul i32 %input_0_load, i32 -0.355817" [matmul.cpp:51]   --->   Operation 124 'fmul' 'mul_5' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/4] (4.67ns)   --->   "%mul_6 = fmul i32 %input_0_load, i32 0.418022" [matmul.cpp:51]   --->   Operation 125 'fmul' 'mul_6' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/4] (4.67ns)   --->   "%mul_7 = fmul i32 %input_0_load, i32 -0.792365" [matmul.cpp:51]   --->   Operation 126 'fmul' 'mul_7' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/4] (4.67ns)   --->   "%mul_8 = fmul i32 %input_0_load, i32 -1.14274" [matmul.cpp:51]   --->   Operation 127 'fmul' 'mul_8' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/4] (4.67ns)   --->   "%mul_9 = fmul i32 %input_0_load, i32 0.602092" [matmul.cpp:51]   --->   Operation 128 'fmul' 'mul_9' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.31>
ST_6 : Operation 129 [5/5] (6.31ns)   --->   "%sum = fadd i32 %mul, i32 0" [matmul.cpp:51]   --->   Operation 129 'fadd' 'sum' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%input_0_addr_1 = getelementptr i32 %input_0, i64 0, i64 1" [matmul.cpp:51]   --->   Operation 130 'getelementptr' 'input_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [2/2] (0.79ns)   --->   "%input_0_load_1 = load i4 %input_0_addr_1" [matmul.cpp:51]   --->   Operation 131 'load' 'input_0_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 132 [5/5] (6.31ns)   --->   "%sum_16 = fadd i32 %mul_1, i32 0" [matmul.cpp:51]   --->   Operation 132 'fadd' 'sum_16' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [5/5] (6.31ns)   --->   "%sum_32 = fadd i32 %mul_2, i32 0" [matmul.cpp:51]   --->   Operation 133 'fadd' 'sum_32' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [5/5] (6.31ns)   --->   "%sum_48 = fadd i32 %mul_3, i32 0" [matmul.cpp:51]   --->   Operation 134 'fadd' 'sum_48' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [5/5] (6.31ns)   --->   "%sum_64 = fadd i32 %mul_4, i32 0" [matmul.cpp:51]   --->   Operation 135 'fadd' 'sum_64' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [5/5] (6.31ns)   --->   "%sum_80 = fadd i32 %mul_5, i32 0" [matmul.cpp:51]   --->   Operation 136 'fadd' 'sum_80' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [5/5] (6.31ns)   --->   "%sum_96 = fadd i32 %mul_6, i32 0" [matmul.cpp:51]   --->   Operation 137 'fadd' 'sum_96' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [5/5] (6.31ns)   --->   "%sum_112 = fadd i32 %mul_7, i32 0" [matmul.cpp:51]   --->   Operation 138 'fadd' 'sum_112' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [5/5] (6.31ns)   --->   "%sum_128 = fadd i32 %mul_8, i32 0" [matmul.cpp:51]   --->   Operation 139 'fadd' 'sum_128' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [5/5] (6.31ns)   --->   "%sum_144 = fadd i32 %mul_9, i32 0" [matmul.cpp:51]   --->   Operation 140 'fadd' 'sum_144' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.01>
ST_7 : Operation 141 [4/5] (6.01ns)   --->   "%sum = fadd i32 %mul, i32 0" [matmul.cpp:51]   --->   Operation 141 'fadd' 'sum' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/2] (0.79ns)   --->   "%input_0_load_1 = load i4 %input_0_addr_1" [matmul.cpp:51]   --->   Operation 142 'load' 'input_0_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 143 [4/4] (4.96ns)   --->   "%mul_s = fmul i32 %input_0_load_1, i32 0.693248" [matmul.cpp:51]   --->   Operation 143 'fmul' 'mul_s' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [4/5] (6.01ns)   --->   "%sum_16 = fadd i32 %mul_1, i32 0" [matmul.cpp:51]   --->   Operation 144 'fadd' 'sum_16' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [4/4] (4.96ns)   --->   "%mul_1_1 = fmul i32 %input_0_load_1, i32 0.575238" [matmul.cpp:51]   --->   Operation 145 'fmul' 'mul_1_1' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [4/5] (6.01ns)   --->   "%sum_32 = fadd i32 %mul_2, i32 0" [matmul.cpp:51]   --->   Operation 146 'fadd' 'sum_32' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [4/4] (4.96ns)   --->   "%mul_2_1 = fmul i32 %input_0_load_1, i32 0.0624904" [matmul.cpp:51]   --->   Operation 147 'fmul' 'mul_2_1' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [4/5] (6.01ns)   --->   "%sum_48 = fadd i32 %mul_3, i32 0" [matmul.cpp:51]   --->   Operation 148 'fadd' 'sum_48' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [4/4] (4.96ns)   --->   "%mul_3_1 = fmul i32 %input_0_load_1, i32 -0.519197" [matmul.cpp:51]   --->   Operation 149 'fmul' 'mul_3_1' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [4/5] (6.01ns)   --->   "%sum_64 = fadd i32 %mul_4, i32 0" [matmul.cpp:51]   --->   Operation 150 'fadd' 'sum_64' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [4/4] (4.96ns)   --->   "%mul_4_1 = fmul i32 %input_0_load_1, i32 -0.194123" [matmul.cpp:51]   --->   Operation 151 'fmul' 'mul_4_1' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [4/5] (6.01ns)   --->   "%sum_80 = fadd i32 %mul_5, i32 0" [matmul.cpp:51]   --->   Operation 152 'fadd' 'sum_80' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [4/4] (4.96ns)   --->   "%mul_5_1 = fmul i32 %input_0_load_1, i32 -0.687375" [matmul.cpp:51]   --->   Operation 153 'fmul' 'mul_5_1' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [4/5] (6.01ns)   --->   "%sum_96 = fadd i32 %mul_6, i32 0" [matmul.cpp:51]   --->   Operation 154 'fadd' 'sum_96' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [4/4] (4.96ns)   --->   "%mul_6_1 = fmul i32 %input_0_load_1, i32 0.948286" [matmul.cpp:51]   --->   Operation 155 'fmul' 'mul_6_1' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [4/5] (6.01ns)   --->   "%sum_112 = fadd i32 %mul_7, i32 0" [matmul.cpp:51]   --->   Operation 156 'fadd' 'sum_112' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [4/4] (4.96ns)   --->   "%mul_7_1 = fmul i32 %input_0_load_1, i32 -0.219555" [matmul.cpp:51]   --->   Operation 157 'fmul' 'mul_7_1' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [4/5] (6.01ns)   --->   "%sum_128 = fadd i32 %mul_8, i32 0" [matmul.cpp:51]   --->   Operation 158 'fadd' 'sum_128' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [4/4] (4.96ns)   --->   "%mul_8_1 = fmul i32 %input_0_load_1, i32 0.24451" [matmul.cpp:51]   --->   Operation 159 'fmul' 'mul_8_1' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [4/5] (6.01ns)   --->   "%sum_144 = fadd i32 %mul_9, i32 0" [matmul.cpp:51]   --->   Operation 160 'fadd' 'sum_144' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [4/4] (4.96ns)   --->   "%mul_9_1 = fmul i32 %input_0_load_1, i32 -0.591829" [matmul.cpp:51]   --->   Operation 161 'fmul' 'mul_9_1' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.01>
ST_8 : Operation 162 [3/5] (6.01ns)   --->   "%sum = fadd i32 %mul, i32 0" [matmul.cpp:51]   --->   Operation 162 'fadd' 'sum' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [3/4] (4.67ns)   --->   "%mul_s = fmul i32 %input_0_load_1, i32 0.693248" [matmul.cpp:51]   --->   Operation 163 'fmul' 'mul_s' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [3/5] (6.01ns)   --->   "%sum_16 = fadd i32 %mul_1, i32 0" [matmul.cpp:51]   --->   Operation 164 'fadd' 'sum_16' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [3/4] (4.67ns)   --->   "%mul_1_1 = fmul i32 %input_0_load_1, i32 0.575238" [matmul.cpp:51]   --->   Operation 165 'fmul' 'mul_1_1' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [3/5] (6.01ns)   --->   "%sum_32 = fadd i32 %mul_2, i32 0" [matmul.cpp:51]   --->   Operation 166 'fadd' 'sum_32' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [3/4] (4.67ns)   --->   "%mul_2_1 = fmul i32 %input_0_load_1, i32 0.0624904" [matmul.cpp:51]   --->   Operation 167 'fmul' 'mul_2_1' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [3/5] (6.01ns)   --->   "%sum_48 = fadd i32 %mul_3, i32 0" [matmul.cpp:51]   --->   Operation 168 'fadd' 'sum_48' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [3/4] (4.67ns)   --->   "%mul_3_1 = fmul i32 %input_0_load_1, i32 -0.519197" [matmul.cpp:51]   --->   Operation 169 'fmul' 'mul_3_1' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [3/5] (6.01ns)   --->   "%sum_64 = fadd i32 %mul_4, i32 0" [matmul.cpp:51]   --->   Operation 170 'fadd' 'sum_64' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [3/4] (4.67ns)   --->   "%mul_4_1 = fmul i32 %input_0_load_1, i32 -0.194123" [matmul.cpp:51]   --->   Operation 171 'fmul' 'mul_4_1' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [3/5] (6.01ns)   --->   "%sum_80 = fadd i32 %mul_5, i32 0" [matmul.cpp:51]   --->   Operation 172 'fadd' 'sum_80' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [3/4] (4.67ns)   --->   "%mul_5_1 = fmul i32 %input_0_load_1, i32 -0.687375" [matmul.cpp:51]   --->   Operation 173 'fmul' 'mul_5_1' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [3/5] (6.01ns)   --->   "%sum_96 = fadd i32 %mul_6, i32 0" [matmul.cpp:51]   --->   Operation 174 'fadd' 'sum_96' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [3/4] (4.67ns)   --->   "%mul_6_1 = fmul i32 %input_0_load_1, i32 0.948286" [matmul.cpp:51]   --->   Operation 175 'fmul' 'mul_6_1' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [3/5] (6.01ns)   --->   "%sum_112 = fadd i32 %mul_7, i32 0" [matmul.cpp:51]   --->   Operation 176 'fadd' 'sum_112' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [3/4] (4.67ns)   --->   "%mul_7_1 = fmul i32 %input_0_load_1, i32 -0.219555" [matmul.cpp:51]   --->   Operation 177 'fmul' 'mul_7_1' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [3/5] (6.01ns)   --->   "%sum_128 = fadd i32 %mul_8, i32 0" [matmul.cpp:51]   --->   Operation 178 'fadd' 'sum_128' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [3/4] (4.67ns)   --->   "%mul_8_1 = fmul i32 %input_0_load_1, i32 0.24451" [matmul.cpp:51]   --->   Operation 179 'fmul' 'mul_8_1' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [3/5] (6.01ns)   --->   "%sum_144 = fadd i32 %mul_9, i32 0" [matmul.cpp:51]   --->   Operation 180 'fadd' 'sum_144' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [3/4] (4.67ns)   --->   "%mul_9_1 = fmul i32 %input_0_load_1, i32 -0.591829" [matmul.cpp:51]   --->   Operation 181 'fmul' 'mul_9_1' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.01>
ST_9 : Operation 182 [2/5] (6.01ns)   --->   "%sum = fadd i32 %mul, i32 0" [matmul.cpp:51]   --->   Operation 182 'fadd' 'sum' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 183 [2/4] (4.67ns)   --->   "%mul_s = fmul i32 %input_0_load_1, i32 0.693248" [matmul.cpp:51]   --->   Operation 183 'fmul' 'mul_s' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 184 [2/5] (6.01ns)   --->   "%sum_16 = fadd i32 %mul_1, i32 0" [matmul.cpp:51]   --->   Operation 184 'fadd' 'sum_16' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 185 [2/4] (4.67ns)   --->   "%mul_1_1 = fmul i32 %input_0_load_1, i32 0.575238" [matmul.cpp:51]   --->   Operation 185 'fmul' 'mul_1_1' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [2/5] (6.01ns)   --->   "%sum_32 = fadd i32 %mul_2, i32 0" [matmul.cpp:51]   --->   Operation 186 'fadd' 'sum_32' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 187 [2/4] (4.67ns)   --->   "%mul_2_1 = fmul i32 %input_0_load_1, i32 0.0624904" [matmul.cpp:51]   --->   Operation 187 'fmul' 'mul_2_1' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [2/5] (6.01ns)   --->   "%sum_48 = fadd i32 %mul_3, i32 0" [matmul.cpp:51]   --->   Operation 188 'fadd' 'sum_48' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [2/4] (4.67ns)   --->   "%mul_3_1 = fmul i32 %input_0_load_1, i32 -0.519197" [matmul.cpp:51]   --->   Operation 189 'fmul' 'mul_3_1' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [2/5] (6.01ns)   --->   "%sum_64 = fadd i32 %mul_4, i32 0" [matmul.cpp:51]   --->   Operation 190 'fadd' 'sum_64' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 191 [2/4] (4.67ns)   --->   "%mul_4_1 = fmul i32 %input_0_load_1, i32 -0.194123" [matmul.cpp:51]   --->   Operation 191 'fmul' 'mul_4_1' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 192 [2/5] (6.01ns)   --->   "%sum_80 = fadd i32 %mul_5, i32 0" [matmul.cpp:51]   --->   Operation 192 'fadd' 'sum_80' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 193 [2/4] (4.67ns)   --->   "%mul_5_1 = fmul i32 %input_0_load_1, i32 -0.687375" [matmul.cpp:51]   --->   Operation 193 'fmul' 'mul_5_1' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 194 [2/5] (6.01ns)   --->   "%sum_96 = fadd i32 %mul_6, i32 0" [matmul.cpp:51]   --->   Operation 194 'fadd' 'sum_96' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 195 [2/4] (4.67ns)   --->   "%mul_6_1 = fmul i32 %input_0_load_1, i32 0.948286" [matmul.cpp:51]   --->   Operation 195 'fmul' 'mul_6_1' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 196 [2/5] (6.01ns)   --->   "%sum_112 = fadd i32 %mul_7, i32 0" [matmul.cpp:51]   --->   Operation 196 'fadd' 'sum_112' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 197 [2/4] (4.67ns)   --->   "%mul_7_1 = fmul i32 %input_0_load_1, i32 -0.219555" [matmul.cpp:51]   --->   Operation 197 'fmul' 'mul_7_1' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 198 [2/5] (6.01ns)   --->   "%sum_128 = fadd i32 %mul_8, i32 0" [matmul.cpp:51]   --->   Operation 198 'fadd' 'sum_128' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 199 [2/4] (4.67ns)   --->   "%mul_8_1 = fmul i32 %input_0_load_1, i32 0.24451" [matmul.cpp:51]   --->   Operation 199 'fmul' 'mul_8_1' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 200 [2/5] (6.01ns)   --->   "%sum_144 = fadd i32 %mul_9, i32 0" [matmul.cpp:51]   --->   Operation 200 'fadd' 'sum_144' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 201 [2/4] (4.67ns)   --->   "%mul_9_1 = fmul i32 %input_0_load_1, i32 -0.591829" [matmul.cpp:51]   --->   Operation 201 'fmul' 'mul_9_1' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.01>
ST_10 : Operation 202 [1/5] (6.01ns)   --->   "%sum = fadd i32 %mul, i32 0" [matmul.cpp:51]   --->   Operation 202 'fadd' 'sum' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 203 [1/4] (4.67ns)   --->   "%mul_s = fmul i32 %input_0_load_1, i32 0.693248" [matmul.cpp:51]   --->   Operation 203 'fmul' 'mul_s' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 204 [1/5] (6.01ns)   --->   "%sum_16 = fadd i32 %mul_1, i32 0" [matmul.cpp:51]   --->   Operation 204 'fadd' 'sum_16' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 205 [1/4] (4.67ns)   --->   "%mul_1_1 = fmul i32 %input_0_load_1, i32 0.575238" [matmul.cpp:51]   --->   Operation 205 'fmul' 'mul_1_1' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 206 [1/5] (6.01ns)   --->   "%sum_32 = fadd i32 %mul_2, i32 0" [matmul.cpp:51]   --->   Operation 206 'fadd' 'sum_32' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 207 [1/4] (4.67ns)   --->   "%mul_2_1 = fmul i32 %input_0_load_1, i32 0.0624904" [matmul.cpp:51]   --->   Operation 207 'fmul' 'mul_2_1' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 208 [1/5] (6.01ns)   --->   "%sum_48 = fadd i32 %mul_3, i32 0" [matmul.cpp:51]   --->   Operation 208 'fadd' 'sum_48' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 209 [1/4] (4.67ns)   --->   "%mul_3_1 = fmul i32 %input_0_load_1, i32 -0.519197" [matmul.cpp:51]   --->   Operation 209 'fmul' 'mul_3_1' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 210 [1/5] (6.01ns)   --->   "%sum_64 = fadd i32 %mul_4, i32 0" [matmul.cpp:51]   --->   Operation 210 'fadd' 'sum_64' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 211 [1/4] (4.67ns)   --->   "%mul_4_1 = fmul i32 %input_0_load_1, i32 -0.194123" [matmul.cpp:51]   --->   Operation 211 'fmul' 'mul_4_1' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 212 [1/5] (6.01ns)   --->   "%sum_80 = fadd i32 %mul_5, i32 0" [matmul.cpp:51]   --->   Operation 212 'fadd' 'sum_80' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 213 [1/4] (4.67ns)   --->   "%mul_5_1 = fmul i32 %input_0_load_1, i32 -0.687375" [matmul.cpp:51]   --->   Operation 213 'fmul' 'mul_5_1' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 214 [1/5] (6.01ns)   --->   "%sum_96 = fadd i32 %mul_6, i32 0" [matmul.cpp:51]   --->   Operation 214 'fadd' 'sum_96' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 215 [1/4] (4.67ns)   --->   "%mul_6_1 = fmul i32 %input_0_load_1, i32 0.948286" [matmul.cpp:51]   --->   Operation 215 'fmul' 'mul_6_1' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 216 [1/5] (6.01ns)   --->   "%sum_112 = fadd i32 %mul_7, i32 0" [matmul.cpp:51]   --->   Operation 216 'fadd' 'sum_112' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 217 [1/4] (4.67ns)   --->   "%mul_7_1 = fmul i32 %input_0_load_1, i32 -0.219555" [matmul.cpp:51]   --->   Operation 217 'fmul' 'mul_7_1' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 218 [1/5] (6.01ns)   --->   "%sum_128 = fadd i32 %mul_8, i32 0" [matmul.cpp:51]   --->   Operation 218 'fadd' 'sum_128' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 219 [1/4] (4.67ns)   --->   "%mul_8_1 = fmul i32 %input_0_load_1, i32 0.24451" [matmul.cpp:51]   --->   Operation 219 'fmul' 'mul_8_1' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 220 [1/5] (6.01ns)   --->   "%sum_144 = fadd i32 %mul_9, i32 0" [matmul.cpp:51]   --->   Operation 220 'fadd' 'sum_144' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 221 [1/4] (4.67ns)   --->   "%mul_9_1 = fmul i32 %input_0_load_1, i32 -0.591829" [matmul.cpp:51]   --->   Operation 221 'fmul' 'mul_9_1' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.31>
ST_11 : Operation 222 [5/5] (6.31ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul_s" [matmul.cpp:51]   --->   Operation 222 'fadd' 'sum_1' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%input_0_addr_2 = getelementptr i32 %input_0, i64 0, i64 2" [matmul.cpp:51]   --->   Operation 223 'getelementptr' 'input_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 224 [2/2] (0.79ns)   --->   "%input_0_load_2 = load i4 %input_0_addr_2" [matmul.cpp:51]   --->   Operation 224 'load' 'input_0_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 225 [5/5] (6.31ns)   --->   "%sum_17 = fadd i32 %sum_16, i32 %mul_1_1" [matmul.cpp:51]   --->   Operation 225 'fadd' 'sum_17' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 226 [5/5] (6.31ns)   --->   "%sum_33 = fadd i32 %sum_32, i32 %mul_2_1" [matmul.cpp:51]   --->   Operation 226 'fadd' 'sum_33' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 227 [5/5] (6.31ns)   --->   "%sum_49 = fadd i32 %sum_48, i32 %mul_3_1" [matmul.cpp:51]   --->   Operation 227 'fadd' 'sum_49' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 228 [5/5] (6.31ns)   --->   "%sum_65 = fadd i32 %sum_64, i32 %mul_4_1" [matmul.cpp:51]   --->   Operation 228 'fadd' 'sum_65' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 229 [5/5] (6.31ns)   --->   "%sum_81 = fadd i32 %sum_80, i32 %mul_5_1" [matmul.cpp:51]   --->   Operation 229 'fadd' 'sum_81' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 230 [5/5] (6.31ns)   --->   "%sum_97 = fadd i32 %sum_96, i32 %mul_6_1" [matmul.cpp:51]   --->   Operation 230 'fadd' 'sum_97' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 231 [5/5] (6.31ns)   --->   "%sum_113 = fadd i32 %sum_112, i32 %mul_7_1" [matmul.cpp:51]   --->   Operation 231 'fadd' 'sum_113' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 232 [5/5] (6.31ns)   --->   "%sum_129 = fadd i32 %sum_128, i32 %mul_8_1" [matmul.cpp:51]   --->   Operation 232 'fadd' 'sum_129' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 233 [5/5] (6.31ns)   --->   "%sum_145 = fadd i32 %sum_144, i32 %mul_9_1" [matmul.cpp:51]   --->   Operation 233 'fadd' 'sum_145' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.01>
ST_12 : Operation 234 [4/5] (6.01ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul_s" [matmul.cpp:51]   --->   Operation 234 'fadd' 'sum_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 235 [1/2] (0.79ns)   --->   "%input_0_load_2 = load i4 %input_0_addr_2" [matmul.cpp:51]   --->   Operation 235 'load' 'input_0_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 236 [4/4] (4.96ns)   --->   "%mul_16 = fmul i32 %input_0_load_2, i32 0.989658" [matmul.cpp:51]   --->   Operation 236 'fmul' 'mul_16' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 237 [4/5] (6.01ns)   --->   "%sum_17 = fadd i32 %sum_16, i32 %mul_1_1" [matmul.cpp:51]   --->   Operation 237 'fadd' 'sum_17' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 238 [4/4] (4.96ns)   --->   "%mul_1_2 = fmul i32 %input_0_load_2, i32 0.0673814" [matmul.cpp:51]   --->   Operation 238 'fmul' 'mul_1_2' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 239 [4/5] (6.01ns)   --->   "%sum_33 = fadd i32 %sum_32, i32 %mul_2_1" [matmul.cpp:51]   --->   Operation 239 'fadd' 'sum_33' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 240 [4/4] (4.96ns)   --->   "%mul_2_2 = fmul i32 %input_0_load_2, i32 -0.647171" [matmul.cpp:51]   --->   Operation 240 'fmul' 'mul_2_2' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 241 [4/5] (6.01ns)   --->   "%sum_49 = fadd i32 %sum_48, i32 %mul_3_1" [matmul.cpp:51]   --->   Operation 241 'fadd' 'sum_49' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 242 [4/4] (4.96ns)   --->   "%mul_3_2 = fmul i32 %input_0_load_2, i32 -0.654788" [matmul.cpp:51]   --->   Operation 242 'fmul' 'mul_3_2' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 243 [4/5] (6.01ns)   --->   "%sum_65 = fadd i32 %sum_64, i32 %mul_4_1" [matmul.cpp:51]   --->   Operation 243 'fadd' 'sum_65' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 244 [4/4] (4.96ns)   --->   "%mul_4_2 = fmul i32 %input_0_load_2, i32 0.767107" [matmul.cpp:51]   --->   Operation 244 'fmul' 'mul_4_2' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 245 [4/5] (6.01ns)   --->   "%sum_81 = fadd i32 %sum_80, i32 %mul_5_1" [matmul.cpp:51]   --->   Operation 245 'fadd' 'sum_81' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 246 [4/4] (4.96ns)   --->   "%mul_5_2 = fmul i32 %input_0_load_2, i32 -0.520153" [matmul.cpp:51]   --->   Operation 246 'fmul' 'mul_5_2' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 247 [4/5] (6.01ns)   --->   "%sum_97 = fadd i32 %sum_96, i32 %mul_6_1" [matmul.cpp:51]   --->   Operation 247 'fadd' 'sum_97' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 248 [4/4] (4.96ns)   --->   "%mul_6_2 = fmul i32 %input_0_load_2, i32 -0.88413" [matmul.cpp:51]   --->   Operation 248 'fmul' 'mul_6_2' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 249 [4/5] (6.01ns)   --->   "%sum_113 = fadd i32 %sum_112, i32 %mul_7_1" [matmul.cpp:51]   --->   Operation 249 'fadd' 'sum_113' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 250 [4/4] (4.96ns)   --->   "%mul_7_2 = fmul i32 %input_0_load_2, i32 1.04575" [matmul.cpp:51]   --->   Operation 250 'fmul' 'mul_7_2' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 251 [4/5] (6.01ns)   --->   "%sum_129 = fadd i32 %sum_128, i32 %mul_8_1" [matmul.cpp:51]   --->   Operation 251 'fadd' 'sum_129' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 252 [4/4] (4.96ns)   --->   "%mul_8_2 = fmul i32 %input_0_load_2, i32 -0.906668" [matmul.cpp:51]   --->   Operation 252 'fmul' 'mul_8_2' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 253 [4/5] (6.01ns)   --->   "%sum_145 = fadd i32 %sum_144, i32 %mul_9_1" [matmul.cpp:51]   --->   Operation 253 'fadd' 'sum_145' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 254 [4/4] (4.96ns)   --->   "%mul_9_2 = fmul i32 %input_0_load_2, i32 0.189052" [matmul.cpp:51]   --->   Operation 254 'fmul' 'mul_9_2' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.01>
ST_13 : Operation 255 [3/5] (6.01ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul_s" [matmul.cpp:51]   --->   Operation 255 'fadd' 'sum_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 256 [3/4] (4.67ns)   --->   "%mul_16 = fmul i32 %input_0_load_2, i32 0.989658" [matmul.cpp:51]   --->   Operation 256 'fmul' 'mul_16' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 257 [3/5] (6.01ns)   --->   "%sum_17 = fadd i32 %sum_16, i32 %mul_1_1" [matmul.cpp:51]   --->   Operation 257 'fadd' 'sum_17' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 258 [3/4] (4.67ns)   --->   "%mul_1_2 = fmul i32 %input_0_load_2, i32 0.0673814" [matmul.cpp:51]   --->   Operation 258 'fmul' 'mul_1_2' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 259 [3/5] (6.01ns)   --->   "%sum_33 = fadd i32 %sum_32, i32 %mul_2_1" [matmul.cpp:51]   --->   Operation 259 'fadd' 'sum_33' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 260 [3/4] (4.67ns)   --->   "%mul_2_2 = fmul i32 %input_0_load_2, i32 -0.647171" [matmul.cpp:51]   --->   Operation 260 'fmul' 'mul_2_2' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 261 [3/5] (6.01ns)   --->   "%sum_49 = fadd i32 %sum_48, i32 %mul_3_1" [matmul.cpp:51]   --->   Operation 261 'fadd' 'sum_49' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 262 [3/4] (4.67ns)   --->   "%mul_3_2 = fmul i32 %input_0_load_2, i32 -0.654788" [matmul.cpp:51]   --->   Operation 262 'fmul' 'mul_3_2' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 263 [3/5] (6.01ns)   --->   "%sum_65 = fadd i32 %sum_64, i32 %mul_4_1" [matmul.cpp:51]   --->   Operation 263 'fadd' 'sum_65' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 264 [3/4] (4.67ns)   --->   "%mul_4_2 = fmul i32 %input_0_load_2, i32 0.767107" [matmul.cpp:51]   --->   Operation 264 'fmul' 'mul_4_2' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 265 [3/5] (6.01ns)   --->   "%sum_81 = fadd i32 %sum_80, i32 %mul_5_1" [matmul.cpp:51]   --->   Operation 265 'fadd' 'sum_81' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 266 [3/4] (4.67ns)   --->   "%mul_5_2 = fmul i32 %input_0_load_2, i32 -0.520153" [matmul.cpp:51]   --->   Operation 266 'fmul' 'mul_5_2' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 267 [3/5] (6.01ns)   --->   "%sum_97 = fadd i32 %sum_96, i32 %mul_6_1" [matmul.cpp:51]   --->   Operation 267 'fadd' 'sum_97' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 268 [3/4] (4.67ns)   --->   "%mul_6_2 = fmul i32 %input_0_load_2, i32 -0.88413" [matmul.cpp:51]   --->   Operation 268 'fmul' 'mul_6_2' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 269 [3/5] (6.01ns)   --->   "%sum_113 = fadd i32 %sum_112, i32 %mul_7_1" [matmul.cpp:51]   --->   Operation 269 'fadd' 'sum_113' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 270 [3/4] (4.67ns)   --->   "%mul_7_2 = fmul i32 %input_0_load_2, i32 1.04575" [matmul.cpp:51]   --->   Operation 270 'fmul' 'mul_7_2' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 271 [3/5] (6.01ns)   --->   "%sum_129 = fadd i32 %sum_128, i32 %mul_8_1" [matmul.cpp:51]   --->   Operation 271 'fadd' 'sum_129' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 272 [3/4] (4.67ns)   --->   "%mul_8_2 = fmul i32 %input_0_load_2, i32 -0.906668" [matmul.cpp:51]   --->   Operation 272 'fmul' 'mul_8_2' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 273 [3/5] (6.01ns)   --->   "%sum_145 = fadd i32 %sum_144, i32 %mul_9_1" [matmul.cpp:51]   --->   Operation 273 'fadd' 'sum_145' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 274 [3/4] (4.67ns)   --->   "%mul_9_2 = fmul i32 %input_0_load_2, i32 0.189052" [matmul.cpp:51]   --->   Operation 274 'fmul' 'mul_9_2' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.01>
ST_14 : Operation 275 [2/5] (6.01ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul_s" [matmul.cpp:51]   --->   Operation 275 'fadd' 'sum_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 276 [2/4] (4.67ns)   --->   "%mul_16 = fmul i32 %input_0_load_2, i32 0.989658" [matmul.cpp:51]   --->   Operation 276 'fmul' 'mul_16' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 277 [2/5] (6.01ns)   --->   "%sum_17 = fadd i32 %sum_16, i32 %mul_1_1" [matmul.cpp:51]   --->   Operation 277 'fadd' 'sum_17' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 278 [2/4] (4.67ns)   --->   "%mul_1_2 = fmul i32 %input_0_load_2, i32 0.0673814" [matmul.cpp:51]   --->   Operation 278 'fmul' 'mul_1_2' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 279 [2/5] (6.01ns)   --->   "%sum_33 = fadd i32 %sum_32, i32 %mul_2_1" [matmul.cpp:51]   --->   Operation 279 'fadd' 'sum_33' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 280 [2/4] (4.67ns)   --->   "%mul_2_2 = fmul i32 %input_0_load_2, i32 -0.647171" [matmul.cpp:51]   --->   Operation 280 'fmul' 'mul_2_2' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 281 [2/5] (6.01ns)   --->   "%sum_49 = fadd i32 %sum_48, i32 %mul_3_1" [matmul.cpp:51]   --->   Operation 281 'fadd' 'sum_49' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 282 [2/4] (4.67ns)   --->   "%mul_3_2 = fmul i32 %input_0_load_2, i32 -0.654788" [matmul.cpp:51]   --->   Operation 282 'fmul' 'mul_3_2' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 283 [2/5] (6.01ns)   --->   "%sum_65 = fadd i32 %sum_64, i32 %mul_4_1" [matmul.cpp:51]   --->   Operation 283 'fadd' 'sum_65' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 284 [2/4] (4.67ns)   --->   "%mul_4_2 = fmul i32 %input_0_load_2, i32 0.767107" [matmul.cpp:51]   --->   Operation 284 'fmul' 'mul_4_2' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 285 [2/5] (6.01ns)   --->   "%sum_81 = fadd i32 %sum_80, i32 %mul_5_1" [matmul.cpp:51]   --->   Operation 285 'fadd' 'sum_81' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 286 [2/4] (4.67ns)   --->   "%mul_5_2 = fmul i32 %input_0_load_2, i32 -0.520153" [matmul.cpp:51]   --->   Operation 286 'fmul' 'mul_5_2' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 287 [2/5] (6.01ns)   --->   "%sum_97 = fadd i32 %sum_96, i32 %mul_6_1" [matmul.cpp:51]   --->   Operation 287 'fadd' 'sum_97' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 288 [2/4] (4.67ns)   --->   "%mul_6_2 = fmul i32 %input_0_load_2, i32 -0.88413" [matmul.cpp:51]   --->   Operation 288 'fmul' 'mul_6_2' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 289 [2/5] (6.01ns)   --->   "%sum_113 = fadd i32 %sum_112, i32 %mul_7_1" [matmul.cpp:51]   --->   Operation 289 'fadd' 'sum_113' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 290 [2/4] (4.67ns)   --->   "%mul_7_2 = fmul i32 %input_0_load_2, i32 1.04575" [matmul.cpp:51]   --->   Operation 290 'fmul' 'mul_7_2' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 291 [2/5] (6.01ns)   --->   "%sum_129 = fadd i32 %sum_128, i32 %mul_8_1" [matmul.cpp:51]   --->   Operation 291 'fadd' 'sum_129' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 292 [2/4] (4.67ns)   --->   "%mul_8_2 = fmul i32 %input_0_load_2, i32 -0.906668" [matmul.cpp:51]   --->   Operation 292 'fmul' 'mul_8_2' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 293 [2/5] (6.01ns)   --->   "%sum_145 = fadd i32 %sum_144, i32 %mul_9_1" [matmul.cpp:51]   --->   Operation 293 'fadd' 'sum_145' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 294 [2/4] (4.67ns)   --->   "%mul_9_2 = fmul i32 %input_0_load_2, i32 0.189052" [matmul.cpp:51]   --->   Operation 294 'fmul' 'mul_9_2' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.01>
ST_15 : Operation 295 [1/5] (6.01ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul_s" [matmul.cpp:51]   --->   Operation 295 'fadd' 'sum_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 296 [1/4] (4.67ns)   --->   "%mul_16 = fmul i32 %input_0_load_2, i32 0.989658" [matmul.cpp:51]   --->   Operation 296 'fmul' 'mul_16' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 297 [1/5] (6.01ns)   --->   "%sum_17 = fadd i32 %sum_16, i32 %mul_1_1" [matmul.cpp:51]   --->   Operation 297 'fadd' 'sum_17' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 298 [1/4] (4.67ns)   --->   "%mul_1_2 = fmul i32 %input_0_load_2, i32 0.0673814" [matmul.cpp:51]   --->   Operation 298 'fmul' 'mul_1_2' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 299 [1/5] (6.01ns)   --->   "%sum_33 = fadd i32 %sum_32, i32 %mul_2_1" [matmul.cpp:51]   --->   Operation 299 'fadd' 'sum_33' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 300 [1/4] (4.67ns)   --->   "%mul_2_2 = fmul i32 %input_0_load_2, i32 -0.647171" [matmul.cpp:51]   --->   Operation 300 'fmul' 'mul_2_2' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 301 [1/5] (6.01ns)   --->   "%sum_49 = fadd i32 %sum_48, i32 %mul_3_1" [matmul.cpp:51]   --->   Operation 301 'fadd' 'sum_49' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 302 [1/4] (4.67ns)   --->   "%mul_3_2 = fmul i32 %input_0_load_2, i32 -0.654788" [matmul.cpp:51]   --->   Operation 302 'fmul' 'mul_3_2' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 303 [1/5] (6.01ns)   --->   "%sum_65 = fadd i32 %sum_64, i32 %mul_4_1" [matmul.cpp:51]   --->   Operation 303 'fadd' 'sum_65' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 304 [1/4] (4.67ns)   --->   "%mul_4_2 = fmul i32 %input_0_load_2, i32 0.767107" [matmul.cpp:51]   --->   Operation 304 'fmul' 'mul_4_2' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 305 [1/5] (6.01ns)   --->   "%sum_81 = fadd i32 %sum_80, i32 %mul_5_1" [matmul.cpp:51]   --->   Operation 305 'fadd' 'sum_81' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 306 [1/4] (4.67ns)   --->   "%mul_5_2 = fmul i32 %input_0_load_2, i32 -0.520153" [matmul.cpp:51]   --->   Operation 306 'fmul' 'mul_5_2' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 307 [1/5] (6.01ns)   --->   "%sum_97 = fadd i32 %sum_96, i32 %mul_6_1" [matmul.cpp:51]   --->   Operation 307 'fadd' 'sum_97' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 308 [1/4] (4.67ns)   --->   "%mul_6_2 = fmul i32 %input_0_load_2, i32 -0.88413" [matmul.cpp:51]   --->   Operation 308 'fmul' 'mul_6_2' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 309 [1/5] (6.01ns)   --->   "%sum_113 = fadd i32 %sum_112, i32 %mul_7_1" [matmul.cpp:51]   --->   Operation 309 'fadd' 'sum_113' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 310 [1/4] (4.67ns)   --->   "%mul_7_2 = fmul i32 %input_0_load_2, i32 1.04575" [matmul.cpp:51]   --->   Operation 310 'fmul' 'mul_7_2' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 311 [1/5] (6.01ns)   --->   "%sum_129 = fadd i32 %sum_128, i32 %mul_8_1" [matmul.cpp:51]   --->   Operation 311 'fadd' 'sum_129' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 312 [1/4] (4.67ns)   --->   "%mul_8_2 = fmul i32 %input_0_load_2, i32 -0.906668" [matmul.cpp:51]   --->   Operation 312 'fmul' 'mul_8_2' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 313 [1/5] (6.01ns)   --->   "%sum_145 = fadd i32 %sum_144, i32 %mul_9_1" [matmul.cpp:51]   --->   Operation 313 'fadd' 'sum_145' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 314 [1/4] (4.67ns)   --->   "%mul_9_2 = fmul i32 %input_0_load_2, i32 0.189052" [matmul.cpp:51]   --->   Operation 314 'fmul' 'mul_9_2' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.31>
ST_16 : Operation 315 [5/5] (6.31ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul_16" [matmul.cpp:51]   --->   Operation 315 'fadd' 'sum_2' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 316 [1/1] (0.00ns)   --->   "%input_0_addr_3 = getelementptr i32 %input_0, i64 0, i64 3" [matmul.cpp:51]   --->   Operation 316 'getelementptr' 'input_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 317 [2/2] (0.79ns)   --->   "%input_0_load_3 = load i4 %input_0_addr_3" [matmul.cpp:51]   --->   Operation 317 'load' 'input_0_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 318 [5/5] (6.31ns)   --->   "%sum_18 = fadd i32 %sum_17, i32 %mul_1_2" [matmul.cpp:51]   --->   Operation 318 'fadd' 'sum_18' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 319 [5/5] (6.31ns)   --->   "%sum_34 = fadd i32 %sum_33, i32 %mul_2_2" [matmul.cpp:51]   --->   Operation 319 'fadd' 'sum_34' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 320 [5/5] (6.31ns)   --->   "%sum_50 = fadd i32 %sum_49, i32 %mul_3_2" [matmul.cpp:51]   --->   Operation 320 'fadd' 'sum_50' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 321 [5/5] (6.31ns)   --->   "%sum_66 = fadd i32 %sum_65, i32 %mul_4_2" [matmul.cpp:51]   --->   Operation 321 'fadd' 'sum_66' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 322 [5/5] (6.31ns)   --->   "%sum_82 = fadd i32 %sum_81, i32 %mul_5_2" [matmul.cpp:51]   --->   Operation 322 'fadd' 'sum_82' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 323 [5/5] (6.31ns)   --->   "%sum_98 = fadd i32 %sum_97, i32 %mul_6_2" [matmul.cpp:51]   --->   Operation 323 'fadd' 'sum_98' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 324 [5/5] (6.31ns)   --->   "%sum_114 = fadd i32 %sum_113, i32 %mul_7_2" [matmul.cpp:51]   --->   Operation 324 'fadd' 'sum_114' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 325 [5/5] (6.31ns)   --->   "%sum_130 = fadd i32 %sum_129, i32 %mul_8_2" [matmul.cpp:51]   --->   Operation 325 'fadd' 'sum_130' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 326 [5/5] (6.31ns)   --->   "%sum_146 = fadd i32 %sum_145, i32 %mul_9_2" [matmul.cpp:51]   --->   Operation 326 'fadd' 'sum_146' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.01>
ST_17 : Operation 327 [4/5] (6.01ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul_16" [matmul.cpp:51]   --->   Operation 327 'fadd' 'sum_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 328 [1/2] (0.79ns)   --->   "%input_0_load_3 = load i4 %input_0_addr_3" [matmul.cpp:51]   --->   Operation 328 'load' 'input_0_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 329 [4/4] (4.96ns)   --->   "%mul_17 = fmul i32 %input_0_load_3, i32 0.655528" [matmul.cpp:51]   --->   Operation 329 'fmul' 'mul_17' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 330 [4/5] (6.01ns)   --->   "%sum_18 = fadd i32 %sum_17, i32 %mul_1_2" [matmul.cpp:51]   --->   Operation 330 'fadd' 'sum_18' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 331 [4/4] (4.96ns)   --->   "%mul_1_3 = fmul i32 %input_0_load_3, i32 -1.28152" [matmul.cpp:51]   --->   Operation 331 'fmul' 'mul_1_3' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 332 [4/5] (6.01ns)   --->   "%sum_34 = fadd i32 %sum_33, i32 %mul_2_2" [matmul.cpp:51]   --->   Operation 332 'fadd' 'sum_34' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 333 [4/4] (4.96ns)   --->   "%mul_2_3 = fmul i32 %input_0_load_3, i32 -0.676965" [matmul.cpp:51]   --->   Operation 333 'fmul' 'mul_2_3' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 334 [4/5] (6.01ns)   --->   "%sum_50 = fadd i32 %sum_49, i32 %mul_3_2" [matmul.cpp:51]   --->   Operation 334 'fadd' 'sum_50' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 335 [4/4] (4.96ns)   --->   "%mul_3_3 = fmul i32 %input_0_load_3, i32 0.91088" [matmul.cpp:51]   --->   Operation 335 'fmul' 'mul_3_3' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 336 [4/5] (6.01ns)   --->   "%sum_66 = fadd i32 %sum_65, i32 %mul_4_2" [matmul.cpp:51]   --->   Operation 336 'fadd' 'sum_66' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 337 [4/4] (4.96ns)   --->   "%mul_4_3 = fmul i32 %input_0_load_3, i32 -0.6303" [matmul.cpp:51]   --->   Operation 337 'fmul' 'mul_4_3' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 338 [4/5] (6.01ns)   --->   "%sum_82 = fadd i32 %sum_81, i32 %mul_5_2" [matmul.cpp:51]   --->   Operation 338 'fadd' 'sum_82' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 339 [4/4] (4.96ns)   --->   "%mul_5_3 = fmul i32 %input_0_load_3, i32 -0.0205681" [matmul.cpp:51]   --->   Operation 339 'fmul' 'mul_5_3' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 340 [4/5] (6.01ns)   --->   "%sum_98 = fadd i32 %sum_97, i32 %mul_6_2" [matmul.cpp:51]   --->   Operation 340 'fadd' 'sum_98' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 341 [4/4] (4.96ns)   --->   "%mul_6_3 = fmul i32 %input_0_load_3, i32 -0.772962" [matmul.cpp:51]   --->   Operation 341 'fmul' 'mul_6_3' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 342 [4/5] (6.01ns)   --->   "%sum_114 = fadd i32 %sum_113, i32 %mul_7_2" [matmul.cpp:51]   --->   Operation 342 'fadd' 'sum_114' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 343 [4/4] (4.96ns)   --->   "%mul_7_3 = fmul i32 %input_0_load_3, i32 -0.25889" [matmul.cpp:51]   --->   Operation 343 'fmul' 'mul_7_3' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 344 [4/5] (6.01ns)   --->   "%sum_130 = fadd i32 %sum_129, i32 %mul_8_2" [matmul.cpp:51]   --->   Operation 344 'fadd' 'sum_130' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 345 [4/4] (4.96ns)   --->   "%mul_8_3 = fmul i32 %input_0_load_3, i32 1.2274" [matmul.cpp:51]   --->   Operation 345 'fmul' 'mul_8_3' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 346 [4/5] (6.01ns)   --->   "%sum_146 = fadd i32 %sum_145, i32 %mul_9_2" [matmul.cpp:51]   --->   Operation 346 'fadd' 'sum_146' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 347 [4/4] (4.96ns)   --->   "%mul_9_3 = fmul i32 %input_0_load_3, i32 0.892079" [matmul.cpp:51]   --->   Operation 347 'fmul' 'mul_9_3' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.01>
ST_18 : Operation 348 [3/5] (6.01ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul_16" [matmul.cpp:51]   --->   Operation 348 'fadd' 'sum_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 349 [3/4] (4.67ns)   --->   "%mul_17 = fmul i32 %input_0_load_3, i32 0.655528" [matmul.cpp:51]   --->   Operation 349 'fmul' 'mul_17' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 350 [3/5] (6.01ns)   --->   "%sum_18 = fadd i32 %sum_17, i32 %mul_1_2" [matmul.cpp:51]   --->   Operation 350 'fadd' 'sum_18' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 351 [3/4] (4.67ns)   --->   "%mul_1_3 = fmul i32 %input_0_load_3, i32 -1.28152" [matmul.cpp:51]   --->   Operation 351 'fmul' 'mul_1_3' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 352 [3/5] (6.01ns)   --->   "%sum_34 = fadd i32 %sum_33, i32 %mul_2_2" [matmul.cpp:51]   --->   Operation 352 'fadd' 'sum_34' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 353 [3/4] (4.67ns)   --->   "%mul_2_3 = fmul i32 %input_0_load_3, i32 -0.676965" [matmul.cpp:51]   --->   Operation 353 'fmul' 'mul_2_3' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 354 [3/5] (6.01ns)   --->   "%sum_50 = fadd i32 %sum_49, i32 %mul_3_2" [matmul.cpp:51]   --->   Operation 354 'fadd' 'sum_50' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 355 [3/4] (4.67ns)   --->   "%mul_3_3 = fmul i32 %input_0_load_3, i32 0.91088" [matmul.cpp:51]   --->   Operation 355 'fmul' 'mul_3_3' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 356 [3/5] (6.01ns)   --->   "%sum_66 = fadd i32 %sum_65, i32 %mul_4_2" [matmul.cpp:51]   --->   Operation 356 'fadd' 'sum_66' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 357 [3/4] (4.67ns)   --->   "%mul_4_3 = fmul i32 %input_0_load_3, i32 -0.6303" [matmul.cpp:51]   --->   Operation 357 'fmul' 'mul_4_3' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 358 [3/5] (6.01ns)   --->   "%sum_82 = fadd i32 %sum_81, i32 %mul_5_2" [matmul.cpp:51]   --->   Operation 358 'fadd' 'sum_82' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 359 [3/4] (4.67ns)   --->   "%mul_5_3 = fmul i32 %input_0_load_3, i32 -0.0205681" [matmul.cpp:51]   --->   Operation 359 'fmul' 'mul_5_3' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 360 [3/5] (6.01ns)   --->   "%sum_98 = fadd i32 %sum_97, i32 %mul_6_2" [matmul.cpp:51]   --->   Operation 360 'fadd' 'sum_98' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 361 [3/4] (4.67ns)   --->   "%mul_6_3 = fmul i32 %input_0_load_3, i32 -0.772962" [matmul.cpp:51]   --->   Operation 361 'fmul' 'mul_6_3' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 362 [3/5] (6.01ns)   --->   "%sum_114 = fadd i32 %sum_113, i32 %mul_7_2" [matmul.cpp:51]   --->   Operation 362 'fadd' 'sum_114' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 363 [3/4] (4.67ns)   --->   "%mul_7_3 = fmul i32 %input_0_load_3, i32 -0.25889" [matmul.cpp:51]   --->   Operation 363 'fmul' 'mul_7_3' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 364 [3/5] (6.01ns)   --->   "%sum_130 = fadd i32 %sum_129, i32 %mul_8_2" [matmul.cpp:51]   --->   Operation 364 'fadd' 'sum_130' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 365 [3/4] (4.67ns)   --->   "%mul_8_3 = fmul i32 %input_0_load_3, i32 1.2274" [matmul.cpp:51]   --->   Operation 365 'fmul' 'mul_8_3' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 366 [3/5] (6.01ns)   --->   "%sum_146 = fadd i32 %sum_145, i32 %mul_9_2" [matmul.cpp:51]   --->   Operation 366 'fadd' 'sum_146' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 367 [3/4] (4.67ns)   --->   "%mul_9_3 = fmul i32 %input_0_load_3, i32 0.892079" [matmul.cpp:51]   --->   Operation 367 'fmul' 'mul_9_3' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.01>
ST_19 : Operation 368 [2/5] (6.01ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul_16" [matmul.cpp:51]   --->   Operation 368 'fadd' 'sum_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 369 [2/4] (4.67ns)   --->   "%mul_17 = fmul i32 %input_0_load_3, i32 0.655528" [matmul.cpp:51]   --->   Operation 369 'fmul' 'mul_17' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 370 [2/5] (6.01ns)   --->   "%sum_18 = fadd i32 %sum_17, i32 %mul_1_2" [matmul.cpp:51]   --->   Operation 370 'fadd' 'sum_18' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 371 [2/4] (4.67ns)   --->   "%mul_1_3 = fmul i32 %input_0_load_3, i32 -1.28152" [matmul.cpp:51]   --->   Operation 371 'fmul' 'mul_1_3' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 372 [2/5] (6.01ns)   --->   "%sum_34 = fadd i32 %sum_33, i32 %mul_2_2" [matmul.cpp:51]   --->   Operation 372 'fadd' 'sum_34' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 373 [2/4] (4.67ns)   --->   "%mul_2_3 = fmul i32 %input_0_load_3, i32 -0.676965" [matmul.cpp:51]   --->   Operation 373 'fmul' 'mul_2_3' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 374 [2/5] (6.01ns)   --->   "%sum_50 = fadd i32 %sum_49, i32 %mul_3_2" [matmul.cpp:51]   --->   Operation 374 'fadd' 'sum_50' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 375 [2/4] (4.67ns)   --->   "%mul_3_3 = fmul i32 %input_0_load_3, i32 0.91088" [matmul.cpp:51]   --->   Operation 375 'fmul' 'mul_3_3' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 376 [2/5] (6.01ns)   --->   "%sum_66 = fadd i32 %sum_65, i32 %mul_4_2" [matmul.cpp:51]   --->   Operation 376 'fadd' 'sum_66' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 377 [2/4] (4.67ns)   --->   "%mul_4_3 = fmul i32 %input_0_load_3, i32 -0.6303" [matmul.cpp:51]   --->   Operation 377 'fmul' 'mul_4_3' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 378 [2/5] (6.01ns)   --->   "%sum_82 = fadd i32 %sum_81, i32 %mul_5_2" [matmul.cpp:51]   --->   Operation 378 'fadd' 'sum_82' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 379 [2/4] (4.67ns)   --->   "%mul_5_3 = fmul i32 %input_0_load_3, i32 -0.0205681" [matmul.cpp:51]   --->   Operation 379 'fmul' 'mul_5_3' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 380 [2/5] (6.01ns)   --->   "%sum_98 = fadd i32 %sum_97, i32 %mul_6_2" [matmul.cpp:51]   --->   Operation 380 'fadd' 'sum_98' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 381 [2/4] (4.67ns)   --->   "%mul_6_3 = fmul i32 %input_0_load_3, i32 -0.772962" [matmul.cpp:51]   --->   Operation 381 'fmul' 'mul_6_3' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 382 [2/5] (6.01ns)   --->   "%sum_114 = fadd i32 %sum_113, i32 %mul_7_2" [matmul.cpp:51]   --->   Operation 382 'fadd' 'sum_114' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 383 [2/4] (4.67ns)   --->   "%mul_7_3 = fmul i32 %input_0_load_3, i32 -0.25889" [matmul.cpp:51]   --->   Operation 383 'fmul' 'mul_7_3' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 384 [2/5] (6.01ns)   --->   "%sum_130 = fadd i32 %sum_129, i32 %mul_8_2" [matmul.cpp:51]   --->   Operation 384 'fadd' 'sum_130' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 385 [2/4] (4.67ns)   --->   "%mul_8_3 = fmul i32 %input_0_load_3, i32 1.2274" [matmul.cpp:51]   --->   Operation 385 'fmul' 'mul_8_3' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 386 [2/5] (6.01ns)   --->   "%sum_146 = fadd i32 %sum_145, i32 %mul_9_2" [matmul.cpp:51]   --->   Operation 386 'fadd' 'sum_146' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 387 [2/4] (4.67ns)   --->   "%mul_9_3 = fmul i32 %input_0_load_3, i32 0.892079" [matmul.cpp:51]   --->   Operation 387 'fmul' 'mul_9_3' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.01>
ST_20 : Operation 388 [1/5] (6.01ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul_16" [matmul.cpp:51]   --->   Operation 388 'fadd' 'sum_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 389 [1/4] (4.67ns)   --->   "%mul_17 = fmul i32 %input_0_load_3, i32 0.655528" [matmul.cpp:51]   --->   Operation 389 'fmul' 'mul_17' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 390 [1/5] (6.01ns)   --->   "%sum_18 = fadd i32 %sum_17, i32 %mul_1_2" [matmul.cpp:51]   --->   Operation 390 'fadd' 'sum_18' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 391 [1/4] (4.67ns)   --->   "%mul_1_3 = fmul i32 %input_0_load_3, i32 -1.28152" [matmul.cpp:51]   --->   Operation 391 'fmul' 'mul_1_3' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 392 [1/5] (6.01ns)   --->   "%sum_34 = fadd i32 %sum_33, i32 %mul_2_2" [matmul.cpp:51]   --->   Operation 392 'fadd' 'sum_34' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 393 [1/4] (4.67ns)   --->   "%mul_2_3 = fmul i32 %input_0_load_3, i32 -0.676965" [matmul.cpp:51]   --->   Operation 393 'fmul' 'mul_2_3' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 394 [1/5] (6.01ns)   --->   "%sum_50 = fadd i32 %sum_49, i32 %mul_3_2" [matmul.cpp:51]   --->   Operation 394 'fadd' 'sum_50' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 395 [1/4] (4.67ns)   --->   "%mul_3_3 = fmul i32 %input_0_load_3, i32 0.91088" [matmul.cpp:51]   --->   Operation 395 'fmul' 'mul_3_3' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 396 [1/5] (6.01ns)   --->   "%sum_66 = fadd i32 %sum_65, i32 %mul_4_2" [matmul.cpp:51]   --->   Operation 396 'fadd' 'sum_66' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 397 [1/4] (4.67ns)   --->   "%mul_4_3 = fmul i32 %input_0_load_3, i32 -0.6303" [matmul.cpp:51]   --->   Operation 397 'fmul' 'mul_4_3' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 398 [1/5] (6.01ns)   --->   "%sum_82 = fadd i32 %sum_81, i32 %mul_5_2" [matmul.cpp:51]   --->   Operation 398 'fadd' 'sum_82' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 399 [1/4] (4.67ns)   --->   "%mul_5_3 = fmul i32 %input_0_load_3, i32 -0.0205681" [matmul.cpp:51]   --->   Operation 399 'fmul' 'mul_5_3' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 400 [1/5] (6.01ns)   --->   "%sum_98 = fadd i32 %sum_97, i32 %mul_6_2" [matmul.cpp:51]   --->   Operation 400 'fadd' 'sum_98' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 401 [1/4] (4.67ns)   --->   "%mul_6_3 = fmul i32 %input_0_load_3, i32 -0.772962" [matmul.cpp:51]   --->   Operation 401 'fmul' 'mul_6_3' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 402 [1/5] (6.01ns)   --->   "%sum_114 = fadd i32 %sum_113, i32 %mul_7_2" [matmul.cpp:51]   --->   Operation 402 'fadd' 'sum_114' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 403 [1/4] (4.67ns)   --->   "%mul_7_3 = fmul i32 %input_0_load_3, i32 -0.25889" [matmul.cpp:51]   --->   Operation 403 'fmul' 'mul_7_3' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 404 [1/5] (6.01ns)   --->   "%sum_130 = fadd i32 %sum_129, i32 %mul_8_2" [matmul.cpp:51]   --->   Operation 404 'fadd' 'sum_130' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 405 [1/4] (4.67ns)   --->   "%mul_8_3 = fmul i32 %input_0_load_3, i32 1.2274" [matmul.cpp:51]   --->   Operation 405 'fmul' 'mul_8_3' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 406 [1/5] (6.01ns)   --->   "%sum_146 = fadd i32 %sum_145, i32 %mul_9_2" [matmul.cpp:51]   --->   Operation 406 'fadd' 'sum_146' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 407 [1/4] (4.67ns)   --->   "%mul_9_3 = fmul i32 %input_0_load_3, i32 0.892079" [matmul.cpp:51]   --->   Operation 407 'fmul' 'mul_9_3' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.31>
ST_21 : Operation 408 [5/5] (6.31ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul_17" [matmul.cpp:51]   --->   Operation 408 'fadd' 'sum_3' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 409 [1/1] (0.00ns)   --->   "%input_0_addr_4 = getelementptr i32 %input_0, i64 0, i64 4" [matmul.cpp:51]   --->   Operation 409 'getelementptr' 'input_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 410 [2/2] (0.79ns)   --->   "%input_0_load_4 = load i4 %input_0_addr_4" [matmul.cpp:51]   --->   Operation 410 'load' 'input_0_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_21 : Operation 411 [5/5] (6.31ns)   --->   "%sum_19 = fadd i32 %sum_18, i32 %mul_1_3" [matmul.cpp:51]   --->   Operation 411 'fadd' 'sum_19' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 412 [5/5] (6.31ns)   --->   "%sum_35 = fadd i32 %sum_34, i32 %mul_2_3" [matmul.cpp:51]   --->   Operation 412 'fadd' 'sum_35' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 413 [5/5] (6.31ns)   --->   "%sum_51 = fadd i32 %sum_50, i32 %mul_3_3" [matmul.cpp:51]   --->   Operation 413 'fadd' 'sum_51' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 414 [5/5] (6.31ns)   --->   "%sum_67 = fadd i32 %sum_66, i32 %mul_4_3" [matmul.cpp:51]   --->   Operation 414 'fadd' 'sum_67' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 415 [5/5] (6.31ns)   --->   "%sum_83 = fadd i32 %sum_82, i32 %mul_5_3" [matmul.cpp:51]   --->   Operation 415 'fadd' 'sum_83' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 416 [5/5] (6.31ns)   --->   "%sum_99 = fadd i32 %sum_98, i32 %mul_6_3" [matmul.cpp:51]   --->   Operation 416 'fadd' 'sum_99' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 417 [5/5] (6.31ns)   --->   "%sum_115 = fadd i32 %sum_114, i32 %mul_7_3" [matmul.cpp:51]   --->   Operation 417 'fadd' 'sum_115' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 418 [5/5] (6.31ns)   --->   "%sum_131 = fadd i32 %sum_130, i32 %mul_8_3" [matmul.cpp:51]   --->   Operation 418 'fadd' 'sum_131' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 419 [5/5] (6.31ns)   --->   "%sum_147 = fadd i32 %sum_146, i32 %mul_9_3" [matmul.cpp:51]   --->   Operation 419 'fadd' 'sum_147' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.01>
ST_22 : Operation 420 [4/5] (6.01ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul_17" [matmul.cpp:51]   --->   Operation 420 'fadd' 'sum_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 421 [1/2] (0.79ns)   --->   "%input_0_load_4 = load i4 %input_0_addr_4" [matmul.cpp:51]   --->   Operation 421 'load' 'input_0_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_22 : Operation 422 [4/4] (4.96ns)   --->   "%mul_18 = fmul i32 %input_0_load_4, i32 -0.978054" [matmul.cpp:51]   --->   Operation 422 'fmul' 'mul_18' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 423 [4/5] (6.01ns)   --->   "%sum_19 = fadd i32 %sum_18, i32 %mul_1_3" [matmul.cpp:51]   --->   Operation 423 'fadd' 'sum_19' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 424 [4/4] (4.96ns)   --->   "%mul_1_4 = fmul i32 %input_0_load_4, i32 -0.111724" [matmul.cpp:51]   --->   Operation 424 'fmul' 'mul_1_4' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 425 [4/5] (6.01ns)   --->   "%sum_35 = fadd i32 %sum_34, i32 %mul_2_3" [matmul.cpp:51]   --->   Operation 425 'fadd' 'sum_35' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 426 [4/4] (4.96ns)   --->   "%mul_2_4 = fmul i32 %input_0_load_4, i32 -1.02653" [matmul.cpp:51]   --->   Operation 426 'fmul' 'mul_2_4' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 427 [4/5] (6.01ns)   --->   "%sum_51 = fadd i32 %sum_50, i32 %mul_3_3" [matmul.cpp:51]   --->   Operation 427 'fadd' 'sum_51' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 428 [4/4] (4.96ns)   --->   "%mul_3_4 = fmul i32 %input_0_load_4, i32 -0.233432" [matmul.cpp:51]   --->   Operation 428 'fmul' 'mul_3_4' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 429 [4/5] (6.01ns)   --->   "%sum_67 = fadd i32 %sum_66, i32 %mul_4_3" [matmul.cpp:51]   --->   Operation 429 'fadd' 'sum_67' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 430 [4/4] (4.96ns)   --->   "%mul_4_4 = fmul i32 %input_0_load_4, i32 1.40589" [matmul.cpp:51]   --->   Operation 430 'fmul' 'mul_4_4' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 431 [4/5] (6.01ns)   --->   "%sum_83 = fadd i32 %sum_82, i32 %mul_5_3" [matmul.cpp:51]   --->   Operation 431 'fadd' 'sum_83' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 432 [4/4] (4.96ns)   --->   "%mul_5_4 = fmul i32 %input_0_load_4, i32 0.00542583" [matmul.cpp:51]   --->   Operation 432 'fmul' 'mul_5_4' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 433 [4/5] (6.01ns)   --->   "%sum_99 = fadd i32 %sum_98, i32 %mul_6_3" [matmul.cpp:51]   --->   Operation 433 'fadd' 'sum_99' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 434 [4/4] (4.96ns)   --->   "%mul_6_4 = fmul i32 %input_0_load_4, i32 0.730564" [matmul.cpp:51]   --->   Operation 434 'fmul' 'mul_6_4' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 435 [4/5] (6.01ns)   --->   "%sum_115 = fadd i32 %sum_114, i32 %mul_7_3" [matmul.cpp:51]   --->   Operation 435 'fadd' 'sum_115' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 436 [4/4] (4.96ns)   --->   "%mul_7_4 = fmul i32 %input_0_load_4, i32 -1.14001" [matmul.cpp:51]   --->   Operation 436 'fmul' 'mul_7_4' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 437 [4/5] (6.01ns)   --->   "%sum_131 = fadd i32 %sum_130, i32 %mul_8_3" [matmul.cpp:51]   --->   Operation 437 'fadd' 'sum_131' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 438 [4/4] (4.96ns)   --->   "%mul_8_4 = fmul i32 %input_0_load_4, i32 -0.207119" [matmul.cpp:51]   --->   Operation 438 'fmul' 'mul_8_4' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 439 [4/5] (6.01ns)   --->   "%sum_147 = fadd i32 %sum_146, i32 %mul_9_3" [matmul.cpp:51]   --->   Operation 439 'fadd' 'sum_147' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 440 [4/4] (4.96ns)   --->   "%mul_9_4 = fmul i32 %input_0_load_4, i32 -0.439715" [matmul.cpp:51]   --->   Operation 440 'fmul' 'mul_9_4' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.01>
ST_23 : Operation 441 [3/5] (6.01ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul_17" [matmul.cpp:51]   --->   Operation 441 'fadd' 'sum_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 442 [3/4] (4.67ns)   --->   "%mul_18 = fmul i32 %input_0_load_4, i32 -0.978054" [matmul.cpp:51]   --->   Operation 442 'fmul' 'mul_18' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 443 [3/5] (6.01ns)   --->   "%sum_19 = fadd i32 %sum_18, i32 %mul_1_3" [matmul.cpp:51]   --->   Operation 443 'fadd' 'sum_19' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 444 [3/4] (4.67ns)   --->   "%mul_1_4 = fmul i32 %input_0_load_4, i32 -0.111724" [matmul.cpp:51]   --->   Operation 444 'fmul' 'mul_1_4' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 445 [3/5] (6.01ns)   --->   "%sum_35 = fadd i32 %sum_34, i32 %mul_2_3" [matmul.cpp:51]   --->   Operation 445 'fadd' 'sum_35' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 446 [3/4] (4.67ns)   --->   "%mul_2_4 = fmul i32 %input_0_load_4, i32 -1.02653" [matmul.cpp:51]   --->   Operation 446 'fmul' 'mul_2_4' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 447 [3/5] (6.01ns)   --->   "%sum_51 = fadd i32 %sum_50, i32 %mul_3_3" [matmul.cpp:51]   --->   Operation 447 'fadd' 'sum_51' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 448 [3/4] (4.67ns)   --->   "%mul_3_4 = fmul i32 %input_0_load_4, i32 -0.233432" [matmul.cpp:51]   --->   Operation 448 'fmul' 'mul_3_4' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 449 [3/5] (6.01ns)   --->   "%sum_67 = fadd i32 %sum_66, i32 %mul_4_3" [matmul.cpp:51]   --->   Operation 449 'fadd' 'sum_67' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 450 [3/4] (4.67ns)   --->   "%mul_4_4 = fmul i32 %input_0_load_4, i32 1.40589" [matmul.cpp:51]   --->   Operation 450 'fmul' 'mul_4_4' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 451 [3/5] (6.01ns)   --->   "%sum_83 = fadd i32 %sum_82, i32 %mul_5_3" [matmul.cpp:51]   --->   Operation 451 'fadd' 'sum_83' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 452 [3/4] (4.67ns)   --->   "%mul_5_4 = fmul i32 %input_0_load_4, i32 0.00542583" [matmul.cpp:51]   --->   Operation 452 'fmul' 'mul_5_4' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 453 [3/5] (6.01ns)   --->   "%sum_99 = fadd i32 %sum_98, i32 %mul_6_3" [matmul.cpp:51]   --->   Operation 453 'fadd' 'sum_99' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 454 [3/4] (4.67ns)   --->   "%mul_6_4 = fmul i32 %input_0_load_4, i32 0.730564" [matmul.cpp:51]   --->   Operation 454 'fmul' 'mul_6_4' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 455 [3/5] (6.01ns)   --->   "%sum_115 = fadd i32 %sum_114, i32 %mul_7_3" [matmul.cpp:51]   --->   Operation 455 'fadd' 'sum_115' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 456 [3/4] (4.67ns)   --->   "%mul_7_4 = fmul i32 %input_0_load_4, i32 -1.14001" [matmul.cpp:51]   --->   Operation 456 'fmul' 'mul_7_4' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 457 [3/5] (6.01ns)   --->   "%sum_131 = fadd i32 %sum_130, i32 %mul_8_3" [matmul.cpp:51]   --->   Operation 457 'fadd' 'sum_131' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 458 [3/4] (4.67ns)   --->   "%mul_8_4 = fmul i32 %input_0_load_4, i32 -0.207119" [matmul.cpp:51]   --->   Operation 458 'fmul' 'mul_8_4' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 459 [3/5] (6.01ns)   --->   "%sum_147 = fadd i32 %sum_146, i32 %mul_9_3" [matmul.cpp:51]   --->   Operation 459 'fadd' 'sum_147' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 460 [3/4] (4.67ns)   --->   "%mul_9_4 = fmul i32 %input_0_load_4, i32 -0.439715" [matmul.cpp:51]   --->   Operation 460 'fmul' 'mul_9_4' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.01>
ST_24 : Operation 461 [2/5] (6.01ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul_17" [matmul.cpp:51]   --->   Operation 461 'fadd' 'sum_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 462 [2/4] (4.67ns)   --->   "%mul_18 = fmul i32 %input_0_load_4, i32 -0.978054" [matmul.cpp:51]   --->   Operation 462 'fmul' 'mul_18' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 463 [2/5] (6.01ns)   --->   "%sum_19 = fadd i32 %sum_18, i32 %mul_1_3" [matmul.cpp:51]   --->   Operation 463 'fadd' 'sum_19' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 464 [2/4] (4.67ns)   --->   "%mul_1_4 = fmul i32 %input_0_load_4, i32 -0.111724" [matmul.cpp:51]   --->   Operation 464 'fmul' 'mul_1_4' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 465 [2/5] (6.01ns)   --->   "%sum_35 = fadd i32 %sum_34, i32 %mul_2_3" [matmul.cpp:51]   --->   Operation 465 'fadd' 'sum_35' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 466 [2/4] (4.67ns)   --->   "%mul_2_4 = fmul i32 %input_0_load_4, i32 -1.02653" [matmul.cpp:51]   --->   Operation 466 'fmul' 'mul_2_4' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 467 [2/5] (6.01ns)   --->   "%sum_51 = fadd i32 %sum_50, i32 %mul_3_3" [matmul.cpp:51]   --->   Operation 467 'fadd' 'sum_51' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 468 [2/4] (4.67ns)   --->   "%mul_3_4 = fmul i32 %input_0_load_4, i32 -0.233432" [matmul.cpp:51]   --->   Operation 468 'fmul' 'mul_3_4' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 469 [2/5] (6.01ns)   --->   "%sum_67 = fadd i32 %sum_66, i32 %mul_4_3" [matmul.cpp:51]   --->   Operation 469 'fadd' 'sum_67' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 470 [2/4] (4.67ns)   --->   "%mul_4_4 = fmul i32 %input_0_load_4, i32 1.40589" [matmul.cpp:51]   --->   Operation 470 'fmul' 'mul_4_4' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 471 [2/5] (6.01ns)   --->   "%sum_83 = fadd i32 %sum_82, i32 %mul_5_3" [matmul.cpp:51]   --->   Operation 471 'fadd' 'sum_83' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 472 [2/4] (4.67ns)   --->   "%mul_5_4 = fmul i32 %input_0_load_4, i32 0.00542583" [matmul.cpp:51]   --->   Operation 472 'fmul' 'mul_5_4' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 473 [2/5] (6.01ns)   --->   "%sum_99 = fadd i32 %sum_98, i32 %mul_6_3" [matmul.cpp:51]   --->   Operation 473 'fadd' 'sum_99' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 474 [2/4] (4.67ns)   --->   "%mul_6_4 = fmul i32 %input_0_load_4, i32 0.730564" [matmul.cpp:51]   --->   Operation 474 'fmul' 'mul_6_4' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 475 [2/5] (6.01ns)   --->   "%sum_115 = fadd i32 %sum_114, i32 %mul_7_3" [matmul.cpp:51]   --->   Operation 475 'fadd' 'sum_115' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 476 [2/4] (4.67ns)   --->   "%mul_7_4 = fmul i32 %input_0_load_4, i32 -1.14001" [matmul.cpp:51]   --->   Operation 476 'fmul' 'mul_7_4' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 477 [2/5] (6.01ns)   --->   "%sum_131 = fadd i32 %sum_130, i32 %mul_8_3" [matmul.cpp:51]   --->   Operation 477 'fadd' 'sum_131' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 478 [2/4] (4.67ns)   --->   "%mul_8_4 = fmul i32 %input_0_load_4, i32 -0.207119" [matmul.cpp:51]   --->   Operation 478 'fmul' 'mul_8_4' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 479 [2/5] (6.01ns)   --->   "%sum_147 = fadd i32 %sum_146, i32 %mul_9_3" [matmul.cpp:51]   --->   Operation 479 'fadd' 'sum_147' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 480 [2/4] (4.67ns)   --->   "%mul_9_4 = fmul i32 %input_0_load_4, i32 -0.439715" [matmul.cpp:51]   --->   Operation 480 'fmul' 'mul_9_4' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.01>
ST_25 : Operation 481 [1/5] (6.01ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul_17" [matmul.cpp:51]   --->   Operation 481 'fadd' 'sum_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 482 [1/4] (4.67ns)   --->   "%mul_18 = fmul i32 %input_0_load_4, i32 -0.978054" [matmul.cpp:51]   --->   Operation 482 'fmul' 'mul_18' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 483 [1/5] (6.01ns)   --->   "%sum_19 = fadd i32 %sum_18, i32 %mul_1_3" [matmul.cpp:51]   --->   Operation 483 'fadd' 'sum_19' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 484 [1/4] (4.67ns)   --->   "%mul_1_4 = fmul i32 %input_0_load_4, i32 -0.111724" [matmul.cpp:51]   --->   Operation 484 'fmul' 'mul_1_4' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 485 [1/5] (6.01ns)   --->   "%sum_35 = fadd i32 %sum_34, i32 %mul_2_3" [matmul.cpp:51]   --->   Operation 485 'fadd' 'sum_35' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 486 [1/4] (4.67ns)   --->   "%mul_2_4 = fmul i32 %input_0_load_4, i32 -1.02653" [matmul.cpp:51]   --->   Operation 486 'fmul' 'mul_2_4' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 487 [1/5] (6.01ns)   --->   "%sum_51 = fadd i32 %sum_50, i32 %mul_3_3" [matmul.cpp:51]   --->   Operation 487 'fadd' 'sum_51' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 488 [1/4] (4.67ns)   --->   "%mul_3_4 = fmul i32 %input_0_load_4, i32 -0.233432" [matmul.cpp:51]   --->   Operation 488 'fmul' 'mul_3_4' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 489 [1/5] (6.01ns)   --->   "%sum_67 = fadd i32 %sum_66, i32 %mul_4_3" [matmul.cpp:51]   --->   Operation 489 'fadd' 'sum_67' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 490 [1/4] (4.67ns)   --->   "%mul_4_4 = fmul i32 %input_0_load_4, i32 1.40589" [matmul.cpp:51]   --->   Operation 490 'fmul' 'mul_4_4' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 491 [1/5] (6.01ns)   --->   "%sum_83 = fadd i32 %sum_82, i32 %mul_5_3" [matmul.cpp:51]   --->   Operation 491 'fadd' 'sum_83' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 492 [1/4] (4.67ns)   --->   "%mul_5_4 = fmul i32 %input_0_load_4, i32 0.00542583" [matmul.cpp:51]   --->   Operation 492 'fmul' 'mul_5_4' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 493 [1/5] (6.01ns)   --->   "%sum_99 = fadd i32 %sum_98, i32 %mul_6_3" [matmul.cpp:51]   --->   Operation 493 'fadd' 'sum_99' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 494 [1/4] (4.67ns)   --->   "%mul_6_4 = fmul i32 %input_0_load_4, i32 0.730564" [matmul.cpp:51]   --->   Operation 494 'fmul' 'mul_6_4' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 495 [1/5] (6.01ns)   --->   "%sum_115 = fadd i32 %sum_114, i32 %mul_7_3" [matmul.cpp:51]   --->   Operation 495 'fadd' 'sum_115' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 496 [1/4] (4.67ns)   --->   "%mul_7_4 = fmul i32 %input_0_load_4, i32 -1.14001" [matmul.cpp:51]   --->   Operation 496 'fmul' 'mul_7_4' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 497 [1/5] (6.01ns)   --->   "%sum_131 = fadd i32 %sum_130, i32 %mul_8_3" [matmul.cpp:51]   --->   Operation 497 'fadd' 'sum_131' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 498 [1/4] (4.67ns)   --->   "%mul_8_4 = fmul i32 %input_0_load_4, i32 -0.207119" [matmul.cpp:51]   --->   Operation 498 'fmul' 'mul_8_4' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 499 [1/5] (6.01ns)   --->   "%sum_147 = fadd i32 %sum_146, i32 %mul_9_3" [matmul.cpp:51]   --->   Operation 499 'fadd' 'sum_147' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 500 [1/4] (4.67ns)   --->   "%mul_9_4 = fmul i32 %input_0_load_4, i32 -0.439715" [matmul.cpp:51]   --->   Operation 500 'fmul' 'mul_9_4' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.31>
ST_26 : Operation 501 [5/5] (6.31ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_18" [matmul.cpp:51]   --->   Operation 501 'fadd' 'sum_4' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 502 [1/1] (0.00ns)   --->   "%input_0_addr_5 = getelementptr i32 %input_0, i64 0, i64 5" [matmul.cpp:51]   --->   Operation 502 'getelementptr' 'input_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 503 [2/2] (0.79ns)   --->   "%input_0_load_5 = load i4 %input_0_addr_5" [matmul.cpp:51]   --->   Operation 503 'load' 'input_0_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_26 : Operation 504 [5/5] (6.31ns)   --->   "%sum_20 = fadd i32 %sum_19, i32 %mul_1_4" [matmul.cpp:51]   --->   Operation 504 'fadd' 'sum_20' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 505 [5/5] (6.31ns)   --->   "%sum_36 = fadd i32 %sum_35, i32 %mul_2_4" [matmul.cpp:51]   --->   Operation 505 'fadd' 'sum_36' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 506 [5/5] (6.31ns)   --->   "%sum_52 = fadd i32 %sum_51, i32 %mul_3_4" [matmul.cpp:51]   --->   Operation 506 'fadd' 'sum_52' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 507 [5/5] (6.31ns)   --->   "%sum_68 = fadd i32 %sum_67, i32 %mul_4_4" [matmul.cpp:51]   --->   Operation 507 'fadd' 'sum_68' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 508 [5/5] (6.31ns)   --->   "%sum_84 = fadd i32 %sum_83, i32 %mul_5_4" [matmul.cpp:51]   --->   Operation 508 'fadd' 'sum_84' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 509 [5/5] (6.31ns)   --->   "%sum_100 = fadd i32 %sum_99, i32 %mul_6_4" [matmul.cpp:51]   --->   Operation 509 'fadd' 'sum_100' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 510 [5/5] (6.31ns)   --->   "%sum_116 = fadd i32 %sum_115, i32 %mul_7_4" [matmul.cpp:51]   --->   Operation 510 'fadd' 'sum_116' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 511 [5/5] (6.31ns)   --->   "%sum_132 = fadd i32 %sum_131, i32 %mul_8_4" [matmul.cpp:51]   --->   Operation 511 'fadd' 'sum_132' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 512 [5/5] (6.31ns)   --->   "%sum_148 = fadd i32 %sum_147, i32 %mul_9_4" [matmul.cpp:51]   --->   Operation 512 'fadd' 'sum_148' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.01>
ST_27 : Operation 513 [4/5] (6.01ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_18" [matmul.cpp:51]   --->   Operation 513 'fadd' 'sum_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 514 [1/2] (0.79ns)   --->   "%input_0_load_5 = load i4 %input_0_addr_5" [matmul.cpp:51]   --->   Operation 514 'load' 'input_0_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_27 : Operation 515 [4/4] (4.96ns)   --->   "%mul_19 = fmul i32 %input_0_load_5, i32 -1.18504" [matmul.cpp:51]   --->   Operation 515 'fmul' 'mul_19' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 516 [4/5] (6.01ns)   --->   "%sum_20 = fadd i32 %sum_19, i32 %mul_1_4" [matmul.cpp:51]   --->   Operation 516 'fadd' 'sum_20' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 517 [4/4] (4.96ns)   --->   "%mul_1_5 = fmul i32 %input_0_load_5, i32 0.872972" [matmul.cpp:51]   --->   Operation 517 'fmul' 'mul_1_5' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 518 [4/5] (6.01ns)   --->   "%sum_36 = fadd i32 %sum_35, i32 %mul_2_4" [matmul.cpp:51]   --->   Operation 518 'fadd' 'sum_36' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 519 [4/4] (4.96ns)   --->   "%mul_2_5 = fmul i32 %input_0_load_5, i32 1.16597" [matmul.cpp:51]   --->   Operation 519 'fmul' 'mul_2_5' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 520 [4/5] (6.01ns)   --->   "%sum_52 = fadd i32 %sum_51, i32 %mul_3_4" [matmul.cpp:51]   --->   Operation 520 'fadd' 'sum_52' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 521 [4/4] (4.96ns)   --->   "%mul_3_5 = fmul i32 %input_0_load_5, i32 0.749454" [matmul.cpp:51]   --->   Operation 521 'fmul' 'mul_3_5' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 522 [4/5] (6.01ns)   --->   "%sum_68 = fadd i32 %sum_67, i32 %mul_4_4" [matmul.cpp:51]   --->   Operation 522 'fadd' 'sum_68' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 523 [4/4] (4.96ns)   --->   "%mul_4_5 = fmul i32 %input_0_load_5, i32 -0.0141415" [matmul.cpp:51]   --->   Operation 523 'fmul' 'mul_4_5' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 524 [4/5] (6.01ns)   --->   "%sum_84 = fadd i32 %sum_83, i32 %mul_5_4" [matmul.cpp:51]   --->   Operation 524 'fadd' 'sum_84' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 525 [4/4] (4.96ns)   --->   "%mul_5_5 = fmul i32 %input_0_load_5, i32 -0.149836" [matmul.cpp:51]   --->   Operation 525 'fmul' 'mul_5_5' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 526 [4/5] (6.01ns)   --->   "%sum_100 = fadd i32 %sum_99, i32 %mul_6_4" [matmul.cpp:51]   --->   Operation 526 'fadd' 'sum_100' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 527 [4/4] (4.96ns)   --->   "%mul_6_5 = fmul i32 %input_0_load_5, i32 -1.10651" [matmul.cpp:51]   --->   Operation 527 'fmul' 'mul_6_5' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 528 [4/5] (6.01ns)   --->   "%sum_116 = fadd i32 %sum_115, i32 %mul_7_4" [matmul.cpp:51]   --->   Operation 528 'fadd' 'sum_116' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 529 [4/4] (4.96ns)   --->   "%mul_7_5 = fmul i32 %input_0_load_5, i32 0.487663" [matmul.cpp:51]   --->   Operation 529 'fmul' 'mul_7_5' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 530 [4/5] (6.01ns)   --->   "%sum_132 = fadd i32 %sum_131, i32 %mul_8_4" [matmul.cpp:51]   --->   Operation 530 'fadd' 'sum_132' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 531 [4/4] (4.96ns)   --->   "%mul_8_5 = fmul i32 %input_0_load_5, i32 0.450839" [matmul.cpp:51]   --->   Operation 531 'fmul' 'mul_8_5' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 532 [4/5] (6.01ns)   --->   "%sum_148 = fadd i32 %sum_147, i32 %mul_9_4" [matmul.cpp:51]   --->   Operation 532 'fadd' 'sum_148' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 533 [4/4] (4.96ns)   --->   "%mul_9_5 = fmul i32 %input_0_load_5, i32 -0.841858" [matmul.cpp:51]   --->   Operation 533 'fmul' 'mul_9_5' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.01>
ST_28 : Operation 534 [3/5] (6.01ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_18" [matmul.cpp:51]   --->   Operation 534 'fadd' 'sum_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 535 [3/4] (4.67ns)   --->   "%mul_19 = fmul i32 %input_0_load_5, i32 -1.18504" [matmul.cpp:51]   --->   Operation 535 'fmul' 'mul_19' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 536 [3/5] (6.01ns)   --->   "%sum_20 = fadd i32 %sum_19, i32 %mul_1_4" [matmul.cpp:51]   --->   Operation 536 'fadd' 'sum_20' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 537 [3/4] (4.67ns)   --->   "%mul_1_5 = fmul i32 %input_0_load_5, i32 0.872972" [matmul.cpp:51]   --->   Operation 537 'fmul' 'mul_1_5' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 538 [3/5] (6.01ns)   --->   "%sum_36 = fadd i32 %sum_35, i32 %mul_2_4" [matmul.cpp:51]   --->   Operation 538 'fadd' 'sum_36' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 539 [3/4] (4.67ns)   --->   "%mul_2_5 = fmul i32 %input_0_load_5, i32 1.16597" [matmul.cpp:51]   --->   Operation 539 'fmul' 'mul_2_5' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 540 [3/5] (6.01ns)   --->   "%sum_52 = fadd i32 %sum_51, i32 %mul_3_4" [matmul.cpp:51]   --->   Operation 540 'fadd' 'sum_52' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 541 [3/4] (4.67ns)   --->   "%mul_3_5 = fmul i32 %input_0_load_5, i32 0.749454" [matmul.cpp:51]   --->   Operation 541 'fmul' 'mul_3_5' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 542 [3/5] (6.01ns)   --->   "%sum_68 = fadd i32 %sum_67, i32 %mul_4_4" [matmul.cpp:51]   --->   Operation 542 'fadd' 'sum_68' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 543 [3/4] (4.67ns)   --->   "%mul_4_5 = fmul i32 %input_0_load_5, i32 -0.0141415" [matmul.cpp:51]   --->   Operation 543 'fmul' 'mul_4_5' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 544 [3/5] (6.01ns)   --->   "%sum_84 = fadd i32 %sum_83, i32 %mul_5_4" [matmul.cpp:51]   --->   Operation 544 'fadd' 'sum_84' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 545 [3/4] (4.67ns)   --->   "%mul_5_5 = fmul i32 %input_0_load_5, i32 -0.149836" [matmul.cpp:51]   --->   Operation 545 'fmul' 'mul_5_5' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 546 [3/5] (6.01ns)   --->   "%sum_100 = fadd i32 %sum_99, i32 %mul_6_4" [matmul.cpp:51]   --->   Operation 546 'fadd' 'sum_100' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 547 [3/4] (4.67ns)   --->   "%mul_6_5 = fmul i32 %input_0_load_5, i32 -1.10651" [matmul.cpp:51]   --->   Operation 547 'fmul' 'mul_6_5' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 548 [3/5] (6.01ns)   --->   "%sum_116 = fadd i32 %sum_115, i32 %mul_7_4" [matmul.cpp:51]   --->   Operation 548 'fadd' 'sum_116' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 549 [3/4] (4.67ns)   --->   "%mul_7_5 = fmul i32 %input_0_load_5, i32 0.487663" [matmul.cpp:51]   --->   Operation 549 'fmul' 'mul_7_5' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 550 [3/5] (6.01ns)   --->   "%sum_132 = fadd i32 %sum_131, i32 %mul_8_4" [matmul.cpp:51]   --->   Operation 550 'fadd' 'sum_132' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 551 [3/4] (4.67ns)   --->   "%mul_8_5 = fmul i32 %input_0_load_5, i32 0.450839" [matmul.cpp:51]   --->   Operation 551 'fmul' 'mul_8_5' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 552 [3/5] (6.01ns)   --->   "%sum_148 = fadd i32 %sum_147, i32 %mul_9_4" [matmul.cpp:51]   --->   Operation 552 'fadd' 'sum_148' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 553 [3/4] (4.67ns)   --->   "%mul_9_5 = fmul i32 %input_0_load_5, i32 -0.841858" [matmul.cpp:51]   --->   Operation 553 'fmul' 'mul_9_5' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.01>
ST_29 : Operation 554 [2/5] (6.01ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_18" [matmul.cpp:51]   --->   Operation 554 'fadd' 'sum_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 555 [2/4] (4.67ns)   --->   "%mul_19 = fmul i32 %input_0_load_5, i32 -1.18504" [matmul.cpp:51]   --->   Operation 555 'fmul' 'mul_19' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 556 [2/5] (6.01ns)   --->   "%sum_20 = fadd i32 %sum_19, i32 %mul_1_4" [matmul.cpp:51]   --->   Operation 556 'fadd' 'sum_20' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 557 [2/4] (4.67ns)   --->   "%mul_1_5 = fmul i32 %input_0_load_5, i32 0.872972" [matmul.cpp:51]   --->   Operation 557 'fmul' 'mul_1_5' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 558 [2/5] (6.01ns)   --->   "%sum_36 = fadd i32 %sum_35, i32 %mul_2_4" [matmul.cpp:51]   --->   Operation 558 'fadd' 'sum_36' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 559 [2/4] (4.67ns)   --->   "%mul_2_5 = fmul i32 %input_0_load_5, i32 1.16597" [matmul.cpp:51]   --->   Operation 559 'fmul' 'mul_2_5' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 560 [2/5] (6.01ns)   --->   "%sum_52 = fadd i32 %sum_51, i32 %mul_3_4" [matmul.cpp:51]   --->   Operation 560 'fadd' 'sum_52' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 561 [2/4] (4.67ns)   --->   "%mul_3_5 = fmul i32 %input_0_load_5, i32 0.749454" [matmul.cpp:51]   --->   Operation 561 'fmul' 'mul_3_5' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 562 [2/5] (6.01ns)   --->   "%sum_68 = fadd i32 %sum_67, i32 %mul_4_4" [matmul.cpp:51]   --->   Operation 562 'fadd' 'sum_68' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 563 [2/4] (4.67ns)   --->   "%mul_4_5 = fmul i32 %input_0_load_5, i32 -0.0141415" [matmul.cpp:51]   --->   Operation 563 'fmul' 'mul_4_5' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 564 [2/5] (6.01ns)   --->   "%sum_84 = fadd i32 %sum_83, i32 %mul_5_4" [matmul.cpp:51]   --->   Operation 564 'fadd' 'sum_84' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 565 [2/4] (4.67ns)   --->   "%mul_5_5 = fmul i32 %input_0_load_5, i32 -0.149836" [matmul.cpp:51]   --->   Operation 565 'fmul' 'mul_5_5' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 566 [2/5] (6.01ns)   --->   "%sum_100 = fadd i32 %sum_99, i32 %mul_6_4" [matmul.cpp:51]   --->   Operation 566 'fadd' 'sum_100' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 567 [2/4] (4.67ns)   --->   "%mul_6_5 = fmul i32 %input_0_load_5, i32 -1.10651" [matmul.cpp:51]   --->   Operation 567 'fmul' 'mul_6_5' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 568 [2/5] (6.01ns)   --->   "%sum_116 = fadd i32 %sum_115, i32 %mul_7_4" [matmul.cpp:51]   --->   Operation 568 'fadd' 'sum_116' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 569 [2/4] (4.67ns)   --->   "%mul_7_5 = fmul i32 %input_0_load_5, i32 0.487663" [matmul.cpp:51]   --->   Operation 569 'fmul' 'mul_7_5' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 570 [2/5] (6.01ns)   --->   "%sum_132 = fadd i32 %sum_131, i32 %mul_8_4" [matmul.cpp:51]   --->   Operation 570 'fadd' 'sum_132' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 571 [2/4] (4.67ns)   --->   "%mul_8_5 = fmul i32 %input_0_load_5, i32 0.450839" [matmul.cpp:51]   --->   Operation 571 'fmul' 'mul_8_5' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 572 [2/5] (6.01ns)   --->   "%sum_148 = fadd i32 %sum_147, i32 %mul_9_4" [matmul.cpp:51]   --->   Operation 572 'fadd' 'sum_148' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 573 [2/4] (4.67ns)   --->   "%mul_9_5 = fmul i32 %input_0_load_5, i32 -0.841858" [matmul.cpp:51]   --->   Operation 573 'fmul' 'mul_9_5' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.01>
ST_30 : Operation 574 [1/5] (6.01ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_18" [matmul.cpp:51]   --->   Operation 574 'fadd' 'sum_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 575 [1/4] (4.67ns)   --->   "%mul_19 = fmul i32 %input_0_load_5, i32 -1.18504" [matmul.cpp:51]   --->   Operation 575 'fmul' 'mul_19' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 576 [1/5] (6.01ns)   --->   "%sum_20 = fadd i32 %sum_19, i32 %mul_1_4" [matmul.cpp:51]   --->   Operation 576 'fadd' 'sum_20' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 577 [1/4] (4.67ns)   --->   "%mul_1_5 = fmul i32 %input_0_load_5, i32 0.872972" [matmul.cpp:51]   --->   Operation 577 'fmul' 'mul_1_5' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 578 [1/5] (6.01ns)   --->   "%sum_36 = fadd i32 %sum_35, i32 %mul_2_4" [matmul.cpp:51]   --->   Operation 578 'fadd' 'sum_36' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 579 [1/4] (4.67ns)   --->   "%mul_2_5 = fmul i32 %input_0_load_5, i32 1.16597" [matmul.cpp:51]   --->   Operation 579 'fmul' 'mul_2_5' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 580 [1/5] (6.01ns)   --->   "%sum_52 = fadd i32 %sum_51, i32 %mul_3_4" [matmul.cpp:51]   --->   Operation 580 'fadd' 'sum_52' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 581 [1/4] (4.67ns)   --->   "%mul_3_5 = fmul i32 %input_0_load_5, i32 0.749454" [matmul.cpp:51]   --->   Operation 581 'fmul' 'mul_3_5' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 582 [1/5] (6.01ns)   --->   "%sum_68 = fadd i32 %sum_67, i32 %mul_4_4" [matmul.cpp:51]   --->   Operation 582 'fadd' 'sum_68' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 583 [1/4] (4.67ns)   --->   "%mul_4_5 = fmul i32 %input_0_load_5, i32 -0.0141415" [matmul.cpp:51]   --->   Operation 583 'fmul' 'mul_4_5' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 584 [1/5] (6.01ns)   --->   "%sum_84 = fadd i32 %sum_83, i32 %mul_5_4" [matmul.cpp:51]   --->   Operation 584 'fadd' 'sum_84' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 585 [1/4] (4.67ns)   --->   "%mul_5_5 = fmul i32 %input_0_load_5, i32 -0.149836" [matmul.cpp:51]   --->   Operation 585 'fmul' 'mul_5_5' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 586 [1/5] (6.01ns)   --->   "%sum_100 = fadd i32 %sum_99, i32 %mul_6_4" [matmul.cpp:51]   --->   Operation 586 'fadd' 'sum_100' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 587 [1/4] (4.67ns)   --->   "%mul_6_5 = fmul i32 %input_0_load_5, i32 -1.10651" [matmul.cpp:51]   --->   Operation 587 'fmul' 'mul_6_5' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 588 [1/5] (6.01ns)   --->   "%sum_116 = fadd i32 %sum_115, i32 %mul_7_4" [matmul.cpp:51]   --->   Operation 588 'fadd' 'sum_116' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 589 [1/4] (4.67ns)   --->   "%mul_7_5 = fmul i32 %input_0_load_5, i32 0.487663" [matmul.cpp:51]   --->   Operation 589 'fmul' 'mul_7_5' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 590 [1/5] (6.01ns)   --->   "%sum_132 = fadd i32 %sum_131, i32 %mul_8_4" [matmul.cpp:51]   --->   Operation 590 'fadd' 'sum_132' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 591 [1/4] (4.67ns)   --->   "%mul_8_5 = fmul i32 %input_0_load_5, i32 0.450839" [matmul.cpp:51]   --->   Operation 591 'fmul' 'mul_8_5' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 592 [1/5] (6.01ns)   --->   "%sum_148 = fadd i32 %sum_147, i32 %mul_9_4" [matmul.cpp:51]   --->   Operation 592 'fadd' 'sum_148' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 593 [1/4] (4.67ns)   --->   "%mul_9_5 = fmul i32 %input_0_load_5, i32 -0.841858" [matmul.cpp:51]   --->   Operation 593 'fmul' 'mul_9_5' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.31>
ST_31 : Operation 594 [5/5] (6.31ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul_19" [matmul.cpp:51]   --->   Operation 594 'fadd' 'sum_5' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 595 [1/1] (0.00ns)   --->   "%input_0_addr_6 = getelementptr i32 %input_0, i64 0, i64 6" [matmul.cpp:51]   --->   Operation 595 'getelementptr' 'input_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 596 [2/2] (0.79ns)   --->   "%input_0_load_6 = load i4 %input_0_addr_6" [matmul.cpp:51]   --->   Operation 596 'load' 'input_0_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_31 : Operation 597 [5/5] (6.31ns)   --->   "%sum_21 = fadd i32 %sum_20, i32 %mul_1_5" [matmul.cpp:51]   --->   Operation 597 'fadd' 'sum_21' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 598 [5/5] (6.31ns)   --->   "%sum_37 = fadd i32 %sum_36, i32 %mul_2_5" [matmul.cpp:51]   --->   Operation 598 'fadd' 'sum_37' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 599 [5/5] (6.31ns)   --->   "%sum_53 = fadd i32 %sum_52, i32 %mul_3_5" [matmul.cpp:51]   --->   Operation 599 'fadd' 'sum_53' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 600 [5/5] (6.31ns)   --->   "%sum_69 = fadd i32 %sum_68, i32 %mul_4_5" [matmul.cpp:51]   --->   Operation 600 'fadd' 'sum_69' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 601 [5/5] (6.31ns)   --->   "%sum_85 = fadd i32 %sum_84, i32 %mul_5_5" [matmul.cpp:51]   --->   Operation 601 'fadd' 'sum_85' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 602 [5/5] (6.31ns)   --->   "%sum_101 = fadd i32 %sum_100, i32 %mul_6_5" [matmul.cpp:51]   --->   Operation 602 'fadd' 'sum_101' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 603 [5/5] (6.31ns)   --->   "%sum_117 = fadd i32 %sum_116, i32 %mul_7_5" [matmul.cpp:51]   --->   Operation 603 'fadd' 'sum_117' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 604 [5/5] (6.31ns)   --->   "%sum_133 = fadd i32 %sum_132, i32 %mul_8_5" [matmul.cpp:51]   --->   Operation 604 'fadd' 'sum_133' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 605 [5/5] (6.31ns)   --->   "%sum_149 = fadd i32 %sum_148, i32 %mul_9_5" [matmul.cpp:51]   --->   Operation 605 'fadd' 'sum_149' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.01>
ST_32 : Operation 606 [4/5] (6.01ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul_19" [matmul.cpp:51]   --->   Operation 606 'fadd' 'sum_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 607 [1/2] (0.79ns)   --->   "%input_0_load_6 = load i4 %input_0_addr_6" [matmul.cpp:51]   --->   Operation 607 'load' 'input_0_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_32 : Operation 608 [4/4] (4.96ns)   --->   "%mul_20 = fmul i32 %input_0_load_6, i32 -0.695409" [matmul.cpp:51]   --->   Operation 608 'fmul' 'mul_20' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 609 [4/5] (6.01ns)   --->   "%sum_21 = fadd i32 %sum_20, i32 %mul_1_5" [matmul.cpp:51]   --->   Operation 609 'fadd' 'sum_21' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 610 [4/4] (4.96ns)   --->   "%mul_1_6 = fmul i32 %input_0_load_6, i32 0.65064" [matmul.cpp:51]   --->   Operation 610 'fmul' 'mul_1_6' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 611 [4/5] (6.01ns)   --->   "%sum_37 = fadd i32 %sum_36, i32 %mul_2_5" [matmul.cpp:51]   --->   Operation 611 'fadd' 'sum_37' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 612 [4/4] (4.96ns)   --->   "%mul_2_6 = fmul i32 %input_0_load_6, i32 0.206493" [matmul.cpp:51]   --->   Operation 612 'fmul' 'mul_2_6' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 613 [4/5] (6.01ns)   --->   "%sum_53 = fadd i32 %sum_52, i32 %mul_3_5" [matmul.cpp:51]   --->   Operation 613 'fadd' 'sum_53' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 614 [4/4] (4.96ns)   --->   "%mul_3_6 = fmul i32 %input_0_load_6, i32 -0.558622" [matmul.cpp:51]   --->   Operation 614 'fmul' 'mul_3_6' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 615 [4/5] (6.01ns)   --->   "%sum_69 = fadd i32 %sum_68, i32 %mul_4_5" [matmul.cpp:51]   --->   Operation 615 'fadd' 'sum_69' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 616 [4/4] (4.96ns)   --->   "%mul_4_6 = fmul i32 %input_0_load_6, i32 1.09395" [matmul.cpp:51]   --->   Operation 616 'fmul' 'mul_4_6' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 617 [4/5] (6.01ns)   --->   "%sum_85 = fadd i32 %sum_84, i32 %mul_5_5" [matmul.cpp:51]   --->   Operation 617 'fadd' 'sum_85' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 618 [4/4] (4.96ns)   --->   "%mul_5_6 = fmul i32 %input_0_load_6, i32 -0.760075" [matmul.cpp:51]   --->   Operation 618 'fmul' 'mul_5_6' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 619 [4/5] (6.01ns)   --->   "%sum_101 = fadd i32 %sum_100, i32 %mul_6_5" [matmul.cpp:51]   --->   Operation 619 'fadd' 'sum_101' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 620 [4/4] (4.96ns)   --->   "%mul_6_6 = fmul i32 %input_0_load_6, i32 -0.485756" [matmul.cpp:51]   --->   Operation 620 'fmul' 'mul_6_6' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 621 [4/5] (6.01ns)   --->   "%sum_117 = fadd i32 %sum_116, i32 %mul_7_5" [matmul.cpp:51]   --->   Operation 621 'fadd' 'sum_117' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 622 [4/4] (4.96ns)   --->   "%mul_7_6 = fmul i32 %input_0_load_6, i32 1.31037" [matmul.cpp:51]   --->   Operation 622 'fmul' 'mul_7_6' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 623 [4/5] (6.01ns)   --->   "%sum_133 = fadd i32 %sum_132, i32 %mul_8_5" [matmul.cpp:51]   --->   Operation 623 'fadd' 'sum_133' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 624 [4/4] (4.96ns)   --->   "%mul_8_6 = fmul i32 %input_0_load_6, i32 -1.98658" [matmul.cpp:51]   --->   Operation 624 'fmul' 'mul_8_6' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 625 [4/5] (6.01ns)   --->   "%sum_149 = fadd i32 %sum_148, i32 %mul_9_5" [matmul.cpp:51]   --->   Operation 625 'fadd' 'sum_149' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 626 [4/4] (4.96ns)   --->   "%mul_9_6 = fmul i32 %input_0_load_6, i32 0.119305" [matmul.cpp:51]   --->   Operation 626 'fmul' 'mul_9_6' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.01>
ST_33 : Operation 627 [3/5] (6.01ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul_19" [matmul.cpp:51]   --->   Operation 627 'fadd' 'sum_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 628 [3/4] (4.67ns)   --->   "%mul_20 = fmul i32 %input_0_load_6, i32 -0.695409" [matmul.cpp:51]   --->   Operation 628 'fmul' 'mul_20' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 629 [3/5] (6.01ns)   --->   "%sum_21 = fadd i32 %sum_20, i32 %mul_1_5" [matmul.cpp:51]   --->   Operation 629 'fadd' 'sum_21' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 630 [3/4] (4.67ns)   --->   "%mul_1_6 = fmul i32 %input_0_load_6, i32 0.65064" [matmul.cpp:51]   --->   Operation 630 'fmul' 'mul_1_6' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 631 [3/5] (6.01ns)   --->   "%sum_37 = fadd i32 %sum_36, i32 %mul_2_5" [matmul.cpp:51]   --->   Operation 631 'fadd' 'sum_37' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 632 [3/4] (4.67ns)   --->   "%mul_2_6 = fmul i32 %input_0_load_6, i32 0.206493" [matmul.cpp:51]   --->   Operation 632 'fmul' 'mul_2_6' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 633 [3/5] (6.01ns)   --->   "%sum_53 = fadd i32 %sum_52, i32 %mul_3_5" [matmul.cpp:51]   --->   Operation 633 'fadd' 'sum_53' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 634 [3/4] (4.67ns)   --->   "%mul_3_6 = fmul i32 %input_0_load_6, i32 -0.558622" [matmul.cpp:51]   --->   Operation 634 'fmul' 'mul_3_6' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 635 [3/5] (6.01ns)   --->   "%sum_69 = fadd i32 %sum_68, i32 %mul_4_5" [matmul.cpp:51]   --->   Operation 635 'fadd' 'sum_69' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 636 [3/4] (4.67ns)   --->   "%mul_4_6 = fmul i32 %input_0_load_6, i32 1.09395" [matmul.cpp:51]   --->   Operation 636 'fmul' 'mul_4_6' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 637 [3/5] (6.01ns)   --->   "%sum_85 = fadd i32 %sum_84, i32 %mul_5_5" [matmul.cpp:51]   --->   Operation 637 'fadd' 'sum_85' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 638 [3/4] (4.67ns)   --->   "%mul_5_6 = fmul i32 %input_0_load_6, i32 -0.760075" [matmul.cpp:51]   --->   Operation 638 'fmul' 'mul_5_6' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 639 [3/5] (6.01ns)   --->   "%sum_101 = fadd i32 %sum_100, i32 %mul_6_5" [matmul.cpp:51]   --->   Operation 639 'fadd' 'sum_101' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 640 [3/4] (4.67ns)   --->   "%mul_6_6 = fmul i32 %input_0_load_6, i32 -0.485756" [matmul.cpp:51]   --->   Operation 640 'fmul' 'mul_6_6' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 641 [3/5] (6.01ns)   --->   "%sum_117 = fadd i32 %sum_116, i32 %mul_7_5" [matmul.cpp:51]   --->   Operation 641 'fadd' 'sum_117' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 642 [3/4] (4.67ns)   --->   "%mul_7_6 = fmul i32 %input_0_load_6, i32 1.31037" [matmul.cpp:51]   --->   Operation 642 'fmul' 'mul_7_6' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 643 [3/5] (6.01ns)   --->   "%sum_133 = fadd i32 %sum_132, i32 %mul_8_5" [matmul.cpp:51]   --->   Operation 643 'fadd' 'sum_133' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 644 [3/4] (4.67ns)   --->   "%mul_8_6 = fmul i32 %input_0_load_6, i32 -1.98658" [matmul.cpp:51]   --->   Operation 644 'fmul' 'mul_8_6' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 645 [3/5] (6.01ns)   --->   "%sum_149 = fadd i32 %sum_148, i32 %mul_9_5" [matmul.cpp:51]   --->   Operation 645 'fadd' 'sum_149' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 646 [3/4] (4.67ns)   --->   "%mul_9_6 = fmul i32 %input_0_load_6, i32 0.119305" [matmul.cpp:51]   --->   Operation 646 'fmul' 'mul_9_6' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.01>
ST_34 : Operation 647 [2/5] (6.01ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul_19" [matmul.cpp:51]   --->   Operation 647 'fadd' 'sum_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 648 [2/4] (4.67ns)   --->   "%mul_20 = fmul i32 %input_0_load_6, i32 -0.695409" [matmul.cpp:51]   --->   Operation 648 'fmul' 'mul_20' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 649 [2/5] (6.01ns)   --->   "%sum_21 = fadd i32 %sum_20, i32 %mul_1_5" [matmul.cpp:51]   --->   Operation 649 'fadd' 'sum_21' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 650 [2/4] (4.67ns)   --->   "%mul_1_6 = fmul i32 %input_0_load_6, i32 0.65064" [matmul.cpp:51]   --->   Operation 650 'fmul' 'mul_1_6' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 651 [2/5] (6.01ns)   --->   "%sum_37 = fadd i32 %sum_36, i32 %mul_2_5" [matmul.cpp:51]   --->   Operation 651 'fadd' 'sum_37' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 652 [2/4] (4.67ns)   --->   "%mul_2_6 = fmul i32 %input_0_load_6, i32 0.206493" [matmul.cpp:51]   --->   Operation 652 'fmul' 'mul_2_6' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 653 [2/5] (6.01ns)   --->   "%sum_53 = fadd i32 %sum_52, i32 %mul_3_5" [matmul.cpp:51]   --->   Operation 653 'fadd' 'sum_53' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 654 [2/4] (4.67ns)   --->   "%mul_3_6 = fmul i32 %input_0_load_6, i32 -0.558622" [matmul.cpp:51]   --->   Operation 654 'fmul' 'mul_3_6' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 655 [2/5] (6.01ns)   --->   "%sum_69 = fadd i32 %sum_68, i32 %mul_4_5" [matmul.cpp:51]   --->   Operation 655 'fadd' 'sum_69' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 656 [2/4] (4.67ns)   --->   "%mul_4_6 = fmul i32 %input_0_load_6, i32 1.09395" [matmul.cpp:51]   --->   Operation 656 'fmul' 'mul_4_6' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 657 [2/5] (6.01ns)   --->   "%sum_85 = fadd i32 %sum_84, i32 %mul_5_5" [matmul.cpp:51]   --->   Operation 657 'fadd' 'sum_85' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 658 [2/4] (4.67ns)   --->   "%mul_5_6 = fmul i32 %input_0_load_6, i32 -0.760075" [matmul.cpp:51]   --->   Operation 658 'fmul' 'mul_5_6' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 659 [2/5] (6.01ns)   --->   "%sum_101 = fadd i32 %sum_100, i32 %mul_6_5" [matmul.cpp:51]   --->   Operation 659 'fadd' 'sum_101' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 660 [2/4] (4.67ns)   --->   "%mul_6_6 = fmul i32 %input_0_load_6, i32 -0.485756" [matmul.cpp:51]   --->   Operation 660 'fmul' 'mul_6_6' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 661 [2/5] (6.01ns)   --->   "%sum_117 = fadd i32 %sum_116, i32 %mul_7_5" [matmul.cpp:51]   --->   Operation 661 'fadd' 'sum_117' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 662 [2/4] (4.67ns)   --->   "%mul_7_6 = fmul i32 %input_0_load_6, i32 1.31037" [matmul.cpp:51]   --->   Operation 662 'fmul' 'mul_7_6' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 663 [2/5] (6.01ns)   --->   "%sum_133 = fadd i32 %sum_132, i32 %mul_8_5" [matmul.cpp:51]   --->   Operation 663 'fadd' 'sum_133' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 664 [2/4] (4.67ns)   --->   "%mul_8_6 = fmul i32 %input_0_load_6, i32 -1.98658" [matmul.cpp:51]   --->   Operation 664 'fmul' 'mul_8_6' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 665 [2/5] (6.01ns)   --->   "%sum_149 = fadd i32 %sum_148, i32 %mul_9_5" [matmul.cpp:51]   --->   Operation 665 'fadd' 'sum_149' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 666 [2/4] (4.67ns)   --->   "%mul_9_6 = fmul i32 %input_0_load_6, i32 0.119305" [matmul.cpp:51]   --->   Operation 666 'fmul' 'mul_9_6' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.01>
ST_35 : Operation 667 [1/5] (6.01ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul_19" [matmul.cpp:51]   --->   Operation 667 'fadd' 'sum_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 668 [1/4] (4.67ns)   --->   "%mul_20 = fmul i32 %input_0_load_6, i32 -0.695409" [matmul.cpp:51]   --->   Operation 668 'fmul' 'mul_20' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 669 [1/5] (6.01ns)   --->   "%sum_21 = fadd i32 %sum_20, i32 %mul_1_5" [matmul.cpp:51]   --->   Operation 669 'fadd' 'sum_21' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 670 [1/4] (4.67ns)   --->   "%mul_1_6 = fmul i32 %input_0_load_6, i32 0.65064" [matmul.cpp:51]   --->   Operation 670 'fmul' 'mul_1_6' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 671 [1/5] (6.01ns)   --->   "%sum_37 = fadd i32 %sum_36, i32 %mul_2_5" [matmul.cpp:51]   --->   Operation 671 'fadd' 'sum_37' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 672 [1/4] (4.67ns)   --->   "%mul_2_6 = fmul i32 %input_0_load_6, i32 0.206493" [matmul.cpp:51]   --->   Operation 672 'fmul' 'mul_2_6' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 673 [1/5] (6.01ns)   --->   "%sum_53 = fadd i32 %sum_52, i32 %mul_3_5" [matmul.cpp:51]   --->   Operation 673 'fadd' 'sum_53' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 674 [1/4] (4.67ns)   --->   "%mul_3_6 = fmul i32 %input_0_load_6, i32 -0.558622" [matmul.cpp:51]   --->   Operation 674 'fmul' 'mul_3_6' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 675 [1/5] (6.01ns)   --->   "%sum_69 = fadd i32 %sum_68, i32 %mul_4_5" [matmul.cpp:51]   --->   Operation 675 'fadd' 'sum_69' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 676 [1/4] (4.67ns)   --->   "%mul_4_6 = fmul i32 %input_0_load_6, i32 1.09395" [matmul.cpp:51]   --->   Operation 676 'fmul' 'mul_4_6' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 677 [1/5] (6.01ns)   --->   "%sum_85 = fadd i32 %sum_84, i32 %mul_5_5" [matmul.cpp:51]   --->   Operation 677 'fadd' 'sum_85' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 678 [1/4] (4.67ns)   --->   "%mul_5_6 = fmul i32 %input_0_load_6, i32 -0.760075" [matmul.cpp:51]   --->   Operation 678 'fmul' 'mul_5_6' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 679 [1/5] (6.01ns)   --->   "%sum_101 = fadd i32 %sum_100, i32 %mul_6_5" [matmul.cpp:51]   --->   Operation 679 'fadd' 'sum_101' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 680 [1/4] (4.67ns)   --->   "%mul_6_6 = fmul i32 %input_0_load_6, i32 -0.485756" [matmul.cpp:51]   --->   Operation 680 'fmul' 'mul_6_6' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 681 [1/5] (6.01ns)   --->   "%sum_117 = fadd i32 %sum_116, i32 %mul_7_5" [matmul.cpp:51]   --->   Operation 681 'fadd' 'sum_117' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 682 [1/4] (4.67ns)   --->   "%mul_7_6 = fmul i32 %input_0_load_6, i32 1.31037" [matmul.cpp:51]   --->   Operation 682 'fmul' 'mul_7_6' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 683 [1/5] (6.01ns)   --->   "%sum_133 = fadd i32 %sum_132, i32 %mul_8_5" [matmul.cpp:51]   --->   Operation 683 'fadd' 'sum_133' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 684 [1/4] (4.67ns)   --->   "%mul_8_6 = fmul i32 %input_0_load_6, i32 -1.98658" [matmul.cpp:51]   --->   Operation 684 'fmul' 'mul_8_6' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 685 [1/5] (6.01ns)   --->   "%sum_149 = fadd i32 %sum_148, i32 %mul_9_5" [matmul.cpp:51]   --->   Operation 685 'fadd' 'sum_149' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 686 [1/4] (4.67ns)   --->   "%mul_9_6 = fmul i32 %input_0_load_6, i32 0.119305" [matmul.cpp:51]   --->   Operation 686 'fmul' 'mul_9_6' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.31>
ST_36 : Operation 687 [5/5] (6.31ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_20" [matmul.cpp:51]   --->   Operation 687 'fadd' 'sum_6' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 688 [1/1] (0.00ns)   --->   "%input_0_addr_7 = getelementptr i32 %input_0, i64 0, i64 7" [matmul.cpp:51]   --->   Operation 688 'getelementptr' 'input_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 689 [2/2] (0.79ns)   --->   "%input_0_load_7 = load i4 %input_0_addr_7" [matmul.cpp:51]   --->   Operation 689 'load' 'input_0_load_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 690 [5/5] (6.31ns)   --->   "%sum_22 = fadd i32 %sum_21, i32 %mul_1_6" [matmul.cpp:51]   --->   Operation 690 'fadd' 'sum_22' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 691 [5/5] (6.31ns)   --->   "%sum_38 = fadd i32 %sum_37, i32 %mul_2_6" [matmul.cpp:51]   --->   Operation 691 'fadd' 'sum_38' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 692 [5/5] (6.31ns)   --->   "%sum_54 = fadd i32 %sum_53, i32 %mul_3_6" [matmul.cpp:51]   --->   Operation 692 'fadd' 'sum_54' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 693 [5/5] (6.31ns)   --->   "%sum_70 = fadd i32 %sum_69, i32 %mul_4_6" [matmul.cpp:51]   --->   Operation 693 'fadd' 'sum_70' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 694 [5/5] (6.31ns)   --->   "%sum_86 = fadd i32 %sum_85, i32 %mul_5_6" [matmul.cpp:51]   --->   Operation 694 'fadd' 'sum_86' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 695 [5/5] (6.31ns)   --->   "%sum_102 = fadd i32 %sum_101, i32 %mul_6_6" [matmul.cpp:51]   --->   Operation 695 'fadd' 'sum_102' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 696 [5/5] (6.31ns)   --->   "%sum_118 = fadd i32 %sum_117, i32 %mul_7_6" [matmul.cpp:51]   --->   Operation 696 'fadd' 'sum_118' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 697 [5/5] (6.31ns)   --->   "%sum_134 = fadd i32 %sum_133, i32 %mul_8_6" [matmul.cpp:51]   --->   Operation 697 'fadd' 'sum_134' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 698 [5/5] (6.31ns)   --->   "%sum_150 = fadd i32 %sum_149, i32 %mul_9_6" [matmul.cpp:51]   --->   Operation 698 'fadd' 'sum_150' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.01>
ST_37 : Operation 699 [4/5] (6.01ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_20" [matmul.cpp:51]   --->   Operation 699 'fadd' 'sum_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 700 [1/2] (0.79ns)   --->   "%input_0_load_7 = load i4 %input_0_addr_7" [matmul.cpp:51]   --->   Operation 700 'load' 'input_0_load_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_37 : Operation 701 [4/4] (4.96ns)   --->   "%mul_21 = fmul i32 %input_0_load_7, i32 -1.34293" [matmul.cpp:51]   --->   Operation 701 'fmul' 'mul_21' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 702 [4/5] (6.01ns)   --->   "%sum_22 = fadd i32 %sum_21, i32 %mul_1_6" [matmul.cpp:51]   --->   Operation 702 'fadd' 'sum_22' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 703 [4/4] (4.96ns)   --->   "%mul_1_7 = fmul i32 %input_0_load_7, i32 -0.36642" [matmul.cpp:51]   --->   Operation 703 'fmul' 'mul_1_7' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 704 [4/5] (6.01ns)   --->   "%sum_38 = fadd i32 %sum_37, i32 %mul_2_6" [matmul.cpp:51]   --->   Operation 704 'fadd' 'sum_38' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 705 [4/4] (4.96ns)   --->   "%mul_2_7 = fmul i32 %input_0_load_7, i32 -0.679673" [matmul.cpp:51]   --->   Operation 705 'fmul' 'mul_2_7' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 706 [4/5] (6.01ns)   --->   "%sum_54 = fadd i32 %sum_53, i32 %mul_3_6" [matmul.cpp:51]   --->   Operation 706 'fadd' 'sum_54' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 707 [4/4] (4.96ns)   --->   "%mul_3_7 = fmul i32 %input_0_load_7, i32 -2.31618" [matmul.cpp:51]   --->   Operation 707 'fmul' 'mul_3_7' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 708 [4/5] (6.01ns)   --->   "%sum_70 = fadd i32 %sum_69, i32 %mul_4_6" [matmul.cpp:51]   --->   Operation 708 'fadd' 'sum_70' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 709 [4/4] (4.96ns)   --->   "%mul_4_7 = fmul i32 %input_0_load_7, i32 1.40536" [matmul.cpp:51]   --->   Operation 709 'fmul' 'mul_4_7' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 710 [4/5] (6.01ns)   --->   "%sum_86 = fadd i32 %sum_85, i32 %mul_5_6" [matmul.cpp:51]   --->   Operation 710 'fadd' 'sum_86' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 711 [4/4] (4.96ns)   --->   "%mul_5_7 = fmul i32 %input_0_load_7, i32 -0.746098" [matmul.cpp:51]   --->   Operation 711 'fmul' 'mul_5_7' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 712 [4/5] (6.01ns)   --->   "%sum_102 = fadd i32 %sum_101, i32 %mul_6_6" [matmul.cpp:51]   --->   Operation 712 'fadd' 'sum_102' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 713 [4/4] (4.96ns)   --->   "%mul_6_7 = fmul i32 %input_0_load_7, i32 -1.05842" [matmul.cpp:51]   --->   Operation 713 'fmul' 'mul_6_7' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 714 [4/5] (6.01ns)   --->   "%sum_118 = fadd i32 %sum_117, i32 %mul_7_6" [matmul.cpp:51]   --->   Operation 714 'fadd' 'sum_118' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 715 [4/4] (4.96ns)   --->   "%mul_7_7 = fmul i32 %input_0_load_7, i32 1.26613" [matmul.cpp:51]   --->   Operation 715 'fmul' 'mul_7_7' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 716 [4/5] (6.01ns)   --->   "%sum_134 = fadd i32 %sum_133, i32 %mul_8_6" [matmul.cpp:51]   --->   Operation 716 'fadd' 'sum_134' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 717 [4/4] (4.96ns)   --->   "%mul_8_7 = fmul i32 %input_0_load_7, i32 0.332678" [matmul.cpp:51]   --->   Operation 717 'fmul' 'mul_8_7' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 718 [4/5] (6.01ns)   --->   "%sum_150 = fadd i32 %sum_149, i32 %mul_9_6" [matmul.cpp:51]   --->   Operation 718 'fadd' 'sum_150' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 719 [4/4] (4.96ns)   --->   "%mul_9_7 = fmul i32 %input_0_load_7, i32 -1.03906" [matmul.cpp:51]   --->   Operation 719 'fmul' 'mul_9_7' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.01>
ST_38 : Operation 720 [3/5] (6.01ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_20" [matmul.cpp:51]   --->   Operation 720 'fadd' 'sum_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 721 [3/4] (4.67ns)   --->   "%mul_21 = fmul i32 %input_0_load_7, i32 -1.34293" [matmul.cpp:51]   --->   Operation 721 'fmul' 'mul_21' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 722 [3/5] (6.01ns)   --->   "%sum_22 = fadd i32 %sum_21, i32 %mul_1_6" [matmul.cpp:51]   --->   Operation 722 'fadd' 'sum_22' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 723 [3/4] (4.67ns)   --->   "%mul_1_7 = fmul i32 %input_0_load_7, i32 -0.36642" [matmul.cpp:51]   --->   Operation 723 'fmul' 'mul_1_7' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 724 [3/5] (6.01ns)   --->   "%sum_38 = fadd i32 %sum_37, i32 %mul_2_6" [matmul.cpp:51]   --->   Operation 724 'fadd' 'sum_38' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 725 [3/4] (4.67ns)   --->   "%mul_2_7 = fmul i32 %input_0_load_7, i32 -0.679673" [matmul.cpp:51]   --->   Operation 725 'fmul' 'mul_2_7' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 726 [3/5] (6.01ns)   --->   "%sum_54 = fadd i32 %sum_53, i32 %mul_3_6" [matmul.cpp:51]   --->   Operation 726 'fadd' 'sum_54' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 727 [3/4] (4.67ns)   --->   "%mul_3_7 = fmul i32 %input_0_load_7, i32 -2.31618" [matmul.cpp:51]   --->   Operation 727 'fmul' 'mul_3_7' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 728 [3/5] (6.01ns)   --->   "%sum_70 = fadd i32 %sum_69, i32 %mul_4_6" [matmul.cpp:51]   --->   Operation 728 'fadd' 'sum_70' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 729 [3/4] (4.67ns)   --->   "%mul_4_7 = fmul i32 %input_0_load_7, i32 1.40536" [matmul.cpp:51]   --->   Operation 729 'fmul' 'mul_4_7' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 730 [3/5] (6.01ns)   --->   "%sum_86 = fadd i32 %sum_85, i32 %mul_5_6" [matmul.cpp:51]   --->   Operation 730 'fadd' 'sum_86' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 731 [3/4] (4.67ns)   --->   "%mul_5_7 = fmul i32 %input_0_load_7, i32 -0.746098" [matmul.cpp:51]   --->   Operation 731 'fmul' 'mul_5_7' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 732 [3/5] (6.01ns)   --->   "%sum_102 = fadd i32 %sum_101, i32 %mul_6_6" [matmul.cpp:51]   --->   Operation 732 'fadd' 'sum_102' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 733 [3/4] (4.67ns)   --->   "%mul_6_7 = fmul i32 %input_0_load_7, i32 -1.05842" [matmul.cpp:51]   --->   Operation 733 'fmul' 'mul_6_7' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 734 [3/5] (6.01ns)   --->   "%sum_118 = fadd i32 %sum_117, i32 %mul_7_6" [matmul.cpp:51]   --->   Operation 734 'fadd' 'sum_118' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 735 [3/4] (4.67ns)   --->   "%mul_7_7 = fmul i32 %input_0_load_7, i32 1.26613" [matmul.cpp:51]   --->   Operation 735 'fmul' 'mul_7_7' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 736 [3/5] (6.01ns)   --->   "%sum_134 = fadd i32 %sum_133, i32 %mul_8_6" [matmul.cpp:51]   --->   Operation 736 'fadd' 'sum_134' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 737 [3/4] (4.67ns)   --->   "%mul_8_7 = fmul i32 %input_0_load_7, i32 0.332678" [matmul.cpp:51]   --->   Operation 737 'fmul' 'mul_8_7' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 738 [3/5] (6.01ns)   --->   "%sum_150 = fadd i32 %sum_149, i32 %mul_9_6" [matmul.cpp:51]   --->   Operation 738 'fadd' 'sum_150' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 739 [3/4] (4.67ns)   --->   "%mul_9_7 = fmul i32 %input_0_load_7, i32 -1.03906" [matmul.cpp:51]   --->   Operation 739 'fmul' 'mul_9_7' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.01>
ST_39 : Operation 740 [2/5] (6.01ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_20" [matmul.cpp:51]   --->   Operation 740 'fadd' 'sum_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 741 [2/4] (4.67ns)   --->   "%mul_21 = fmul i32 %input_0_load_7, i32 -1.34293" [matmul.cpp:51]   --->   Operation 741 'fmul' 'mul_21' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 742 [2/5] (6.01ns)   --->   "%sum_22 = fadd i32 %sum_21, i32 %mul_1_6" [matmul.cpp:51]   --->   Operation 742 'fadd' 'sum_22' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 743 [2/4] (4.67ns)   --->   "%mul_1_7 = fmul i32 %input_0_load_7, i32 -0.36642" [matmul.cpp:51]   --->   Operation 743 'fmul' 'mul_1_7' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 744 [2/5] (6.01ns)   --->   "%sum_38 = fadd i32 %sum_37, i32 %mul_2_6" [matmul.cpp:51]   --->   Operation 744 'fadd' 'sum_38' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 745 [2/4] (4.67ns)   --->   "%mul_2_7 = fmul i32 %input_0_load_7, i32 -0.679673" [matmul.cpp:51]   --->   Operation 745 'fmul' 'mul_2_7' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 746 [2/5] (6.01ns)   --->   "%sum_54 = fadd i32 %sum_53, i32 %mul_3_6" [matmul.cpp:51]   --->   Operation 746 'fadd' 'sum_54' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 747 [2/4] (4.67ns)   --->   "%mul_3_7 = fmul i32 %input_0_load_7, i32 -2.31618" [matmul.cpp:51]   --->   Operation 747 'fmul' 'mul_3_7' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 748 [2/5] (6.01ns)   --->   "%sum_70 = fadd i32 %sum_69, i32 %mul_4_6" [matmul.cpp:51]   --->   Operation 748 'fadd' 'sum_70' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 749 [2/4] (4.67ns)   --->   "%mul_4_7 = fmul i32 %input_0_load_7, i32 1.40536" [matmul.cpp:51]   --->   Operation 749 'fmul' 'mul_4_7' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 750 [2/5] (6.01ns)   --->   "%sum_86 = fadd i32 %sum_85, i32 %mul_5_6" [matmul.cpp:51]   --->   Operation 750 'fadd' 'sum_86' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 751 [2/4] (4.67ns)   --->   "%mul_5_7 = fmul i32 %input_0_load_7, i32 -0.746098" [matmul.cpp:51]   --->   Operation 751 'fmul' 'mul_5_7' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 752 [2/5] (6.01ns)   --->   "%sum_102 = fadd i32 %sum_101, i32 %mul_6_6" [matmul.cpp:51]   --->   Operation 752 'fadd' 'sum_102' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 753 [2/4] (4.67ns)   --->   "%mul_6_7 = fmul i32 %input_0_load_7, i32 -1.05842" [matmul.cpp:51]   --->   Operation 753 'fmul' 'mul_6_7' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 754 [2/5] (6.01ns)   --->   "%sum_118 = fadd i32 %sum_117, i32 %mul_7_6" [matmul.cpp:51]   --->   Operation 754 'fadd' 'sum_118' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 755 [2/4] (4.67ns)   --->   "%mul_7_7 = fmul i32 %input_0_load_7, i32 1.26613" [matmul.cpp:51]   --->   Operation 755 'fmul' 'mul_7_7' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 756 [2/5] (6.01ns)   --->   "%sum_134 = fadd i32 %sum_133, i32 %mul_8_6" [matmul.cpp:51]   --->   Operation 756 'fadd' 'sum_134' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 757 [2/4] (4.67ns)   --->   "%mul_8_7 = fmul i32 %input_0_load_7, i32 0.332678" [matmul.cpp:51]   --->   Operation 757 'fmul' 'mul_8_7' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 758 [2/5] (6.01ns)   --->   "%sum_150 = fadd i32 %sum_149, i32 %mul_9_6" [matmul.cpp:51]   --->   Operation 758 'fadd' 'sum_150' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 759 [2/4] (4.67ns)   --->   "%mul_9_7 = fmul i32 %input_0_load_7, i32 -1.03906" [matmul.cpp:51]   --->   Operation 759 'fmul' 'mul_9_7' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.01>
ST_40 : Operation 760 [1/5] (6.01ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_20" [matmul.cpp:51]   --->   Operation 760 'fadd' 'sum_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 761 [1/4] (4.67ns)   --->   "%mul_21 = fmul i32 %input_0_load_7, i32 -1.34293" [matmul.cpp:51]   --->   Operation 761 'fmul' 'mul_21' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 762 [1/5] (6.01ns)   --->   "%sum_22 = fadd i32 %sum_21, i32 %mul_1_6" [matmul.cpp:51]   --->   Operation 762 'fadd' 'sum_22' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 763 [1/4] (4.67ns)   --->   "%mul_1_7 = fmul i32 %input_0_load_7, i32 -0.36642" [matmul.cpp:51]   --->   Operation 763 'fmul' 'mul_1_7' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 764 [1/5] (6.01ns)   --->   "%sum_38 = fadd i32 %sum_37, i32 %mul_2_6" [matmul.cpp:51]   --->   Operation 764 'fadd' 'sum_38' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 765 [1/4] (4.67ns)   --->   "%mul_2_7 = fmul i32 %input_0_load_7, i32 -0.679673" [matmul.cpp:51]   --->   Operation 765 'fmul' 'mul_2_7' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 766 [1/5] (6.01ns)   --->   "%sum_54 = fadd i32 %sum_53, i32 %mul_3_6" [matmul.cpp:51]   --->   Operation 766 'fadd' 'sum_54' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 767 [1/4] (4.67ns)   --->   "%mul_3_7 = fmul i32 %input_0_load_7, i32 -2.31618" [matmul.cpp:51]   --->   Operation 767 'fmul' 'mul_3_7' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 768 [1/5] (6.01ns)   --->   "%sum_70 = fadd i32 %sum_69, i32 %mul_4_6" [matmul.cpp:51]   --->   Operation 768 'fadd' 'sum_70' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 769 [1/4] (4.67ns)   --->   "%mul_4_7 = fmul i32 %input_0_load_7, i32 1.40536" [matmul.cpp:51]   --->   Operation 769 'fmul' 'mul_4_7' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 770 [1/5] (6.01ns)   --->   "%sum_86 = fadd i32 %sum_85, i32 %mul_5_6" [matmul.cpp:51]   --->   Operation 770 'fadd' 'sum_86' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 771 [1/4] (4.67ns)   --->   "%mul_5_7 = fmul i32 %input_0_load_7, i32 -0.746098" [matmul.cpp:51]   --->   Operation 771 'fmul' 'mul_5_7' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 772 [1/5] (6.01ns)   --->   "%sum_102 = fadd i32 %sum_101, i32 %mul_6_6" [matmul.cpp:51]   --->   Operation 772 'fadd' 'sum_102' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 773 [1/4] (4.67ns)   --->   "%mul_6_7 = fmul i32 %input_0_load_7, i32 -1.05842" [matmul.cpp:51]   --->   Operation 773 'fmul' 'mul_6_7' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 774 [1/5] (6.01ns)   --->   "%sum_118 = fadd i32 %sum_117, i32 %mul_7_6" [matmul.cpp:51]   --->   Operation 774 'fadd' 'sum_118' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 775 [1/4] (4.67ns)   --->   "%mul_7_7 = fmul i32 %input_0_load_7, i32 1.26613" [matmul.cpp:51]   --->   Operation 775 'fmul' 'mul_7_7' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 776 [1/5] (6.01ns)   --->   "%sum_134 = fadd i32 %sum_133, i32 %mul_8_6" [matmul.cpp:51]   --->   Operation 776 'fadd' 'sum_134' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 777 [1/4] (4.67ns)   --->   "%mul_8_7 = fmul i32 %input_0_load_7, i32 0.332678" [matmul.cpp:51]   --->   Operation 777 'fmul' 'mul_8_7' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 778 [1/5] (6.01ns)   --->   "%sum_150 = fadd i32 %sum_149, i32 %mul_9_6" [matmul.cpp:51]   --->   Operation 778 'fadd' 'sum_150' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 779 [1/4] (4.67ns)   --->   "%mul_9_7 = fmul i32 %input_0_load_7, i32 -1.03906" [matmul.cpp:51]   --->   Operation 779 'fmul' 'mul_9_7' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.31>
ST_41 : Operation 780 [5/5] (6.31ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_21" [matmul.cpp:51]   --->   Operation 780 'fadd' 'sum_7' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 781 [1/1] (0.00ns)   --->   "%input_0_addr_8 = getelementptr i32 %input_0, i64 0, i64 8" [matmul.cpp:51]   --->   Operation 781 'getelementptr' 'input_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 782 [2/2] (0.79ns)   --->   "%input_0_load_8 = load i4 %input_0_addr_8" [matmul.cpp:51]   --->   Operation 782 'load' 'input_0_load_8' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_41 : Operation 783 [5/5] (6.31ns)   --->   "%sum_23 = fadd i32 %sum_22, i32 %mul_1_7" [matmul.cpp:51]   --->   Operation 783 'fadd' 'sum_23' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 784 [5/5] (6.31ns)   --->   "%sum_39 = fadd i32 %sum_38, i32 %mul_2_7" [matmul.cpp:51]   --->   Operation 784 'fadd' 'sum_39' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 785 [5/5] (6.31ns)   --->   "%sum_55 = fadd i32 %sum_54, i32 %mul_3_7" [matmul.cpp:51]   --->   Operation 785 'fadd' 'sum_55' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 786 [5/5] (6.31ns)   --->   "%sum_71 = fadd i32 %sum_70, i32 %mul_4_7" [matmul.cpp:51]   --->   Operation 786 'fadd' 'sum_71' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 787 [5/5] (6.31ns)   --->   "%sum_87 = fadd i32 %sum_86, i32 %mul_5_7" [matmul.cpp:51]   --->   Operation 787 'fadd' 'sum_87' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 788 [5/5] (6.31ns)   --->   "%sum_103 = fadd i32 %sum_102, i32 %mul_6_7" [matmul.cpp:51]   --->   Operation 788 'fadd' 'sum_103' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 789 [5/5] (6.31ns)   --->   "%sum_119 = fadd i32 %sum_118, i32 %mul_7_7" [matmul.cpp:51]   --->   Operation 789 'fadd' 'sum_119' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 790 [5/5] (6.31ns)   --->   "%sum_135 = fadd i32 %sum_134, i32 %mul_8_7" [matmul.cpp:51]   --->   Operation 790 'fadd' 'sum_135' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 791 [5/5] (6.31ns)   --->   "%sum_151 = fadd i32 %sum_150, i32 %mul_9_7" [matmul.cpp:51]   --->   Operation 791 'fadd' 'sum_151' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.01>
ST_42 : Operation 792 [4/5] (6.01ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_21" [matmul.cpp:51]   --->   Operation 792 'fadd' 'sum_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 793 [1/2] (0.79ns)   --->   "%input_0_load_8 = load i4 %input_0_addr_8" [matmul.cpp:51]   --->   Operation 793 'load' 'input_0_load_8' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 794 [4/4] (4.96ns)   --->   "%mul_22 = fmul i32 %input_0_load_8, i32 0.360725" [matmul.cpp:51]   --->   Operation 794 'fmul' 'mul_22' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 795 [4/5] (6.01ns)   --->   "%sum_23 = fadd i32 %sum_22, i32 %mul_1_7" [matmul.cpp:51]   --->   Operation 795 'fadd' 'sum_23' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 796 [4/4] (4.96ns)   --->   "%mul_1_8 = fmul i32 %input_0_load_8, i32 -0.371262" [matmul.cpp:51]   --->   Operation 796 'fmul' 'mul_1_8' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 797 [4/5] (6.01ns)   --->   "%sum_39 = fadd i32 %sum_38, i32 %mul_2_7" [matmul.cpp:51]   --->   Operation 797 'fadd' 'sum_39' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 798 [4/4] (4.96ns)   --->   "%mul_2_8 = fmul i32 %input_0_load_8, i32 1.0629" [matmul.cpp:51]   --->   Operation 798 'fmul' 'mul_2_8' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 799 [4/5] (6.01ns)   --->   "%sum_55 = fadd i32 %sum_54, i32 %mul_3_7" [matmul.cpp:51]   --->   Operation 799 'fadd' 'sum_55' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 800 [4/4] (4.96ns)   --->   "%mul_3_8 = fmul i32 %input_0_load_8, i32 0.675753" [matmul.cpp:51]   --->   Operation 800 'fmul' 'mul_3_8' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 801 [4/5] (6.01ns)   --->   "%sum_71 = fadd i32 %sum_70, i32 %mul_4_7" [matmul.cpp:51]   --->   Operation 801 'fadd' 'sum_71' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 802 [4/4] (4.96ns)   --->   "%mul_4_8 = fmul i32 %input_0_load_8, i32 -1.6377" [matmul.cpp:51]   --->   Operation 802 'fmul' 'mul_4_8' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 803 [4/5] (6.01ns)   --->   "%sum_87 = fadd i32 %sum_86, i32 %mul_5_7" [matmul.cpp:51]   --->   Operation 803 'fadd' 'sum_87' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 804 [4/4] (4.96ns)   --->   "%mul_5_8 = fmul i32 %input_0_load_8, i32 0.90597" [matmul.cpp:51]   --->   Operation 804 'fmul' 'mul_5_8' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 805 [4/5] (6.01ns)   --->   "%sum_103 = fadd i32 %sum_102, i32 %mul_6_7" [matmul.cpp:51]   --->   Operation 805 'fadd' 'sum_103' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 806 [4/4] (4.96ns)   --->   "%mul_6_8 = fmul i32 %input_0_load_8, i32 -1.01039" [matmul.cpp:51]   --->   Operation 806 'fmul' 'mul_6_8' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 807 [4/5] (6.01ns)   --->   "%sum_119 = fadd i32 %sum_118, i32 %mul_7_7" [matmul.cpp:51]   --->   Operation 807 'fadd' 'sum_119' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 808 [4/4] (4.96ns)   --->   "%mul_7_8 = fmul i32 %input_0_load_8, i32 0.615228" [matmul.cpp:51]   --->   Operation 808 'fmul' 'mul_7_8' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 809 [4/5] (6.01ns)   --->   "%sum_135 = fadd i32 %sum_134, i32 %mul_8_7" [matmul.cpp:51]   --->   Operation 809 'fadd' 'sum_135' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 810 [4/4] (4.96ns)   --->   "%mul_8_8 = fmul i32 %input_0_load_8, i32 -0.507126" [matmul.cpp:51]   --->   Operation 810 'fmul' 'mul_8_8' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 811 [4/5] (6.01ns)   --->   "%sum_151 = fadd i32 %sum_150, i32 %mul_9_7" [matmul.cpp:51]   --->   Operation 811 'fadd' 'sum_151' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 812 [4/4] (4.96ns)   --->   "%mul_9_8 = fmul i32 %input_0_load_8, i32 -0.687858" [matmul.cpp:51]   --->   Operation 812 'fmul' 'mul_9_8' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.01>
ST_43 : Operation 813 [3/5] (6.01ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_21" [matmul.cpp:51]   --->   Operation 813 'fadd' 'sum_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 814 [3/4] (4.67ns)   --->   "%mul_22 = fmul i32 %input_0_load_8, i32 0.360725" [matmul.cpp:51]   --->   Operation 814 'fmul' 'mul_22' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 815 [3/5] (6.01ns)   --->   "%sum_23 = fadd i32 %sum_22, i32 %mul_1_7" [matmul.cpp:51]   --->   Operation 815 'fadd' 'sum_23' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 816 [3/4] (4.67ns)   --->   "%mul_1_8 = fmul i32 %input_0_load_8, i32 -0.371262" [matmul.cpp:51]   --->   Operation 816 'fmul' 'mul_1_8' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 817 [3/5] (6.01ns)   --->   "%sum_39 = fadd i32 %sum_38, i32 %mul_2_7" [matmul.cpp:51]   --->   Operation 817 'fadd' 'sum_39' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 818 [3/4] (4.67ns)   --->   "%mul_2_8 = fmul i32 %input_0_load_8, i32 1.0629" [matmul.cpp:51]   --->   Operation 818 'fmul' 'mul_2_8' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 819 [3/5] (6.01ns)   --->   "%sum_55 = fadd i32 %sum_54, i32 %mul_3_7" [matmul.cpp:51]   --->   Operation 819 'fadd' 'sum_55' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 820 [3/4] (4.67ns)   --->   "%mul_3_8 = fmul i32 %input_0_load_8, i32 0.675753" [matmul.cpp:51]   --->   Operation 820 'fmul' 'mul_3_8' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 821 [3/5] (6.01ns)   --->   "%sum_71 = fadd i32 %sum_70, i32 %mul_4_7" [matmul.cpp:51]   --->   Operation 821 'fadd' 'sum_71' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 822 [3/4] (4.67ns)   --->   "%mul_4_8 = fmul i32 %input_0_load_8, i32 -1.6377" [matmul.cpp:51]   --->   Operation 822 'fmul' 'mul_4_8' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 823 [3/5] (6.01ns)   --->   "%sum_87 = fadd i32 %sum_86, i32 %mul_5_7" [matmul.cpp:51]   --->   Operation 823 'fadd' 'sum_87' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 824 [3/4] (4.67ns)   --->   "%mul_5_8 = fmul i32 %input_0_load_8, i32 0.90597" [matmul.cpp:51]   --->   Operation 824 'fmul' 'mul_5_8' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 825 [3/5] (6.01ns)   --->   "%sum_103 = fadd i32 %sum_102, i32 %mul_6_7" [matmul.cpp:51]   --->   Operation 825 'fadd' 'sum_103' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 826 [3/4] (4.67ns)   --->   "%mul_6_8 = fmul i32 %input_0_load_8, i32 -1.01039" [matmul.cpp:51]   --->   Operation 826 'fmul' 'mul_6_8' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 827 [3/5] (6.01ns)   --->   "%sum_119 = fadd i32 %sum_118, i32 %mul_7_7" [matmul.cpp:51]   --->   Operation 827 'fadd' 'sum_119' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 828 [3/4] (4.67ns)   --->   "%mul_7_8 = fmul i32 %input_0_load_8, i32 0.615228" [matmul.cpp:51]   --->   Operation 828 'fmul' 'mul_7_8' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 829 [3/5] (6.01ns)   --->   "%sum_135 = fadd i32 %sum_134, i32 %mul_8_7" [matmul.cpp:51]   --->   Operation 829 'fadd' 'sum_135' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 830 [3/4] (4.67ns)   --->   "%mul_8_8 = fmul i32 %input_0_load_8, i32 -0.507126" [matmul.cpp:51]   --->   Operation 830 'fmul' 'mul_8_8' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 831 [3/5] (6.01ns)   --->   "%sum_151 = fadd i32 %sum_150, i32 %mul_9_7" [matmul.cpp:51]   --->   Operation 831 'fadd' 'sum_151' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 832 [3/4] (4.67ns)   --->   "%mul_9_8 = fmul i32 %input_0_load_8, i32 -0.687858" [matmul.cpp:51]   --->   Operation 832 'fmul' 'mul_9_8' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.01>
ST_44 : Operation 833 [2/5] (6.01ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_21" [matmul.cpp:51]   --->   Operation 833 'fadd' 'sum_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 834 [2/4] (4.67ns)   --->   "%mul_22 = fmul i32 %input_0_load_8, i32 0.360725" [matmul.cpp:51]   --->   Operation 834 'fmul' 'mul_22' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 835 [2/5] (6.01ns)   --->   "%sum_23 = fadd i32 %sum_22, i32 %mul_1_7" [matmul.cpp:51]   --->   Operation 835 'fadd' 'sum_23' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 836 [2/4] (4.67ns)   --->   "%mul_1_8 = fmul i32 %input_0_load_8, i32 -0.371262" [matmul.cpp:51]   --->   Operation 836 'fmul' 'mul_1_8' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 837 [2/5] (6.01ns)   --->   "%sum_39 = fadd i32 %sum_38, i32 %mul_2_7" [matmul.cpp:51]   --->   Operation 837 'fadd' 'sum_39' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 838 [2/4] (4.67ns)   --->   "%mul_2_8 = fmul i32 %input_0_load_8, i32 1.0629" [matmul.cpp:51]   --->   Operation 838 'fmul' 'mul_2_8' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 839 [2/5] (6.01ns)   --->   "%sum_55 = fadd i32 %sum_54, i32 %mul_3_7" [matmul.cpp:51]   --->   Operation 839 'fadd' 'sum_55' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 840 [2/4] (4.67ns)   --->   "%mul_3_8 = fmul i32 %input_0_load_8, i32 0.675753" [matmul.cpp:51]   --->   Operation 840 'fmul' 'mul_3_8' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 841 [2/5] (6.01ns)   --->   "%sum_71 = fadd i32 %sum_70, i32 %mul_4_7" [matmul.cpp:51]   --->   Operation 841 'fadd' 'sum_71' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 842 [2/4] (4.67ns)   --->   "%mul_4_8 = fmul i32 %input_0_load_8, i32 -1.6377" [matmul.cpp:51]   --->   Operation 842 'fmul' 'mul_4_8' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 843 [2/5] (6.01ns)   --->   "%sum_87 = fadd i32 %sum_86, i32 %mul_5_7" [matmul.cpp:51]   --->   Operation 843 'fadd' 'sum_87' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 844 [2/4] (4.67ns)   --->   "%mul_5_8 = fmul i32 %input_0_load_8, i32 0.90597" [matmul.cpp:51]   --->   Operation 844 'fmul' 'mul_5_8' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 845 [2/5] (6.01ns)   --->   "%sum_103 = fadd i32 %sum_102, i32 %mul_6_7" [matmul.cpp:51]   --->   Operation 845 'fadd' 'sum_103' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 846 [2/4] (4.67ns)   --->   "%mul_6_8 = fmul i32 %input_0_load_8, i32 -1.01039" [matmul.cpp:51]   --->   Operation 846 'fmul' 'mul_6_8' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 847 [2/5] (6.01ns)   --->   "%sum_119 = fadd i32 %sum_118, i32 %mul_7_7" [matmul.cpp:51]   --->   Operation 847 'fadd' 'sum_119' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 848 [2/4] (4.67ns)   --->   "%mul_7_8 = fmul i32 %input_0_load_8, i32 0.615228" [matmul.cpp:51]   --->   Operation 848 'fmul' 'mul_7_8' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 849 [2/5] (6.01ns)   --->   "%sum_135 = fadd i32 %sum_134, i32 %mul_8_7" [matmul.cpp:51]   --->   Operation 849 'fadd' 'sum_135' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 850 [2/4] (4.67ns)   --->   "%mul_8_8 = fmul i32 %input_0_load_8, i32 -0.507126" [matmul.cpp:51]   --->   Operation 850 'fmul' 'mul_8_8' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 851 [2/5] (6.01ns)   --->   "%sum_151 = fadd i32 %sum_150, i32 %mul_9_7" [matmul.cpp:51]   --->   Operation 851 'fadd' 'sum_151' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 852 [2/4] (4.67ns)   --->   "%mul_9_8 = fmul i32 %input_0_load_8, i32 -0.687858" [matmul.cpp:51]   --->   Operation 852 'fmul' 'mul_9_8' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.01>
ST_45 : Operation 853 [1/5] (6.01ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_21" [matmul.cpp:51]   --->   Operation 853 'fadd' 'sum_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 854 [1/4] (4.67ns)   --->   "%mul_22 = fmul i32 %input_0_load_8, i32 0.360725" [matmul.cpp:51]   --->   Operation 854 'fmul' 'mul_22' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 855 [1/5] (6.01ns)   --->   "%sum_23 = fadd i32 %sum_22, i32 %mul_1_7" [matmul.cpp:51]   --->   Operation 855 'fadd' 'sum_23' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 856 [1/4] (4.67ns)   --->   "%mul_1_8 = fmul i32 %input_0_load_8, i32 -0.371262" [matmul.cpp:51]   --->   Operation 856 'fmul' 'mul_1_8' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 857 [1/5] (6.01ns)   --->   "%sum_39 = fadd i32 %sum_38, i32 %mul_2_7" [matmul.cpp:51]   --->   Operation 857 'fadd' 'sum_39' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 858 [1/4] (4.67ns)   --->   "%mul_2_8 = fmul i32 %input_0_load_8, i32 1.0629" [matmul.cpp:51]   --->   Operation 858 'fmul' 'mul_2_8' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 859 [1/5] (6.01ns)   --->   "%sum_55 = fadd i32 %sum_54, i32 %mul_3_7" [matmul.cpp:51]   --->   Operation 859 'fadd' 'sum_55' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 860 [1/4] (4.67ns)   --->   "%mul_3_8 = fmul i32 %input_0_load_8, i32 0.675753" [matmul.cpp:51]   --->   Operation 860 'fmul' 'mul_3_8' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 861 [1/5] (6.01ns)   --->   "%sum_71 = fadd i32 %sum_70, i32 %mul_4_7" [matmul.cpp:51]   --->   Operation 861 'fadd' 'sum_71' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 862 [1/4] (4.67ns)   --->   "%mul_4_8 = fmul i32 %input_0_load_8, i32 -1.6377" [matmul.cpp:51]   --->   Operation 862 'fmul' 'mul_4_8' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 863 [1/5] (6.01ns)   --->   "%sum_87 = fadd i32 %sum_86, i32 %mul_5_7" [matmul.cpp:51]   --->   Operation 863 'fadd' 'sum_87' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 864 [1/4] (4.67ns)   --->   "%mul_5_8 = fmul i32 %input_0_load_8, i32 0.90597" [matmul.cpp:51]   --->   Operation 864 'fmul' 'mul_5_8' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 865 [1/5] (6.01ns)   --->   "%sum_103 = fadd i32 %sum_102, i32 %mul_6_7" [matmul.cpp:51]   --->   Operation 865 'fadd' 'sum_103' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 866 [1/4] (4.67ns)   --->   "%mul_6_8 = fmul i32 %input_0_load_8, i32 -1.01039" [matmul.cpp:51]   --->   Operation 866 'fmul' 'mul_6_8' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 867 [1/5] (6.01ns)   --->   "%sum_119 = fadd i32 %sum_118, i32 %mul_7_7" [matmul.cpp:51]   --->   Operation 867 'fadd' 'sum_119' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 868 [1/4] (4.67ns)   --->   "%mul_7_8 = fmul i32 %input_0_load_8, i32 0.615228" [matmul.cpp:51]   --->   Operation 868 'fmul' 'mul_7_8' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 869 [1/5] (6.01ns)   --->   "%sum_135 = fadd i32 %sum_134, i32 %mul_8_7" [matmul.cpp:51]   --->   Operation 869 'fadd' 'sum_135' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 870 [1/4] (4.67ns)   --->   "%mul_8_8 = fmul i32 %input_0_load_8, i32 -0.507126" [matmul.cpp:51]   --->   Operation 870 'fmul' 'mul_8_8' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 871 [1/5] (6.01ns)   --->   "%sum_151 = fadd i32 %sum_150, i32 %mul_9_7" [matmul.cpp:51]   --->   Operation 871 'fadd' 'sum_151' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 872 [1/4] (4.67ns)   --->   "%mul_9_8 = fmul i32 %input_0_load_8, i32 -0.687858" [matmul.cpp:51]   --->   Operation 872 'fmul' 'mul_9_8' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.31>
ST_46 : Operation 873 [5/5] (6.31ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %mul_22" [matmul.cpp:51]   --->   Operation 873 'fadd' 'sum_8' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 874 [1/1] (0.00ns)   --->   "%input_0_addr_9 = getelementptr i32 %input_0, i64 0, i64 9" [matmul.cpp:51]   --->   Operation 874 'getelementptr' 'input_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 875 [2/2] (0.79ns)   --->   "%input_0_load_9 = load i4 %input_0_addr_9" [matmul.cpp:51]   --->   Operation 875 'load' 'input_0_load_9' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_46 : Operation 876 [5/5] (6.31ns)   --->   "%sum_24 = fadd i32 %sum_23, i32 %mul_1_8" [matmul.cpp:51]   --->   Operation 876 'fadd' 'sum_24' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 877 [5/5] (6.31ns)   --->   "%sum_40 = fadd i32 %sum_39, i32 %mul_2_8" [matmul.cpp:51]   --->   Operation 877 'fadd' 'sum_40' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 878 [5/5] (6.31ns)   --->   "%sum_56 = fadd i32 %sum_55, i32 %mul_3_8" [matmul.cpp:51]   --->   Operation 878 'fadd' 'sum_56' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 879 [5/5] (6.31ns)   --->   "%sum_72 = fadd i32 %sum_71, i32 %mul_4_8" [matmul.cpp:51]   --->   Operation 879 'fadd' 'sum_72' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 880 [5/5] (6.31ns)   --->   "%sum_88 = fadd i32 %sum_87, i32 %mul_5_8" [matmul.cpp:51]   --->   Operation 880 'fadd' 'sum_88' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 881 [5/5] (6.31ns)   --->   "%sum_104 = fadd i32 %sum_103, i32 %mul_6_8" [matmul.cpp:51]   --->   Operation 881 'fadd' 'sum_104' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 882 [5/5] (6.31ns)   --->   "%sum_120 = fadd i32 %sum_119, i32 %mul_7_8" [matmul.cpp:51]   --->   Operation 882 'fadd' 'sum_120' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 883 [5/5] (6.31ns)   --->   "%sum_136 = fadd i32 %sum_135, i32 %mul_8_8" [matmul.cpp:51]   --->   Operation 883 'fadd' 'sum_136' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 884 [5/5] (6.31ns)   --->   "%sum_152 = fadd i32 %sum_151, i32 %mul_9_8" [matmul.cpp:51]   --->   Operation 884 'fadd' 'sum_152' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.01>
ST_47 : Operation 885 [4/5] (6.01ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %mul_22" [matmul.cpp:51]   --->   Operation 885 'fadd' 'sum_8' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 886 [1/2] (0.79ns)   --->   "%input_0_load_9 = load i4 %input_0_addr_9" [matmul.cpp:51]   --->   Operation 886 'load' 'input_0_load_9' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_47 : Operation 887 [4/4] (4.96ns)   --->   "%mul_23 = fmul i32 %input_0_load_9, i32 -0.526333" [matmul.cpp:51]   --->   Operation 887 'fmul' 'mul_23' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 888 [4/5] (6.01ns)   --->   "%sum_24 = fadd i32 %sum_23, i32 %mul_1_8" [matmul.cpp:51]   --->   Operation 888 'fadd' 'sum_24' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 889 [4/4] (4.96ns)   --->   "%mul_1_9 = fmul i32 %input_0_load_9, i32 -0.148628" [matmul.cpp:51]   --->   Operation 889 'fmul' 'mul_1_9' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 890 [4/5] (6.01ns)   --->   "%sum_40 = fadd i32 %sum_39, i32 %mul_2_8" [matmul.cpp:51]   --->   Operation 890 'fadd' 'sum_40' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 891 [4/4] (4.96ns)   --->   "%mul_2_9 = fmul i32 %input_0_load_9, i32 -1.38097" [matmul.cpp:51]   --->   Operation 891 'fmul' 'mul_2_9' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 892 [4/5] (6.01ns)   --->   "%sum_56 = fadd i32 %sum_55, i32 %mul_3_8" [matmul.cpp:51]   --->   Operation 892 'fadd' 'sum_56' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 893 [4/4] (4.96ns)   --->   "%mul_3_9 = fmul i32 %input_0_load_9, i32 0.53789" [matmul.cpp:51]   --->   Operation 893 'fmul' 'mul_3_9' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 894 [4/5] (6.01ns)   --->   "%sum_72 = fadd i32 %sum_71, i32 %mul_4_8" [matmul.cpp:51]   --->   Operation 894 'fadd' 'sum_72' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 895 [4/4] (4.96ns)   --->   "%mul_4_9 = fmul i32 %input_0_load_9, i32 -1.57423" [matmul.cpp:51]   --->   Operation 895 'fmul' 'mul_4_9' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 896 [4/5] (6.01ns)   --->   "%sum_88 = fadd i32 %sum_87, i32 %mul_5_8" [matmul.cpp:51]   --->   Operation 896 'fadd' 'sum_88' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 897 [4/4] (4.96ns)   --->   "%mul_5_9 = fmul i32 %input_0_load_9, i32 1.63068" [matmul.cpp:51]   --->   Operation 897 'fmul' 'mul_5_9' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 898 [4/5] (6.01ns)   --->   "%sum_104 = fadd i32 %sum_103, i32 %mul_6_8" [matmul.cpp:51]   --->   Operation 898 'fadd' 'sum_104' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 899 [4/4] (4.96ns)   --->   "%mul_6_9 = fmul i32 %input_0_load_9, i32 0.155282" [matmul.cpp:51]   --->   Operation 899 'fmul' 'mul_6_9' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 900 [4/5] (6.01ns)   --->   "%sum_120 = fadd i32 %sum_119, i32 %mul_7_8" [matmul.cpp:51]   --->   Operation 900 'fadd' 'sum_120' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 901 [4/4] (4.96ns)   --->   "%mul_7_9 = fmul i32 %input_0_load_9, i32 -2.36666" [matmul.cpp:51]   --->   Operation 901 'fmul' 'mul_7_9' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 902 [4/5] (6.01ns)   --->   "%sum_136 = fadd i32 %sum_135, i32 %mul_8_8" [matmul.cpp:51]   --->   Operation 902 'fadd' 'sum_136' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 903 [4/4] (4.96ns)   --->   "%mul_8_9 = fmul i32 %input_0_load_9, i32 -0.205909" [matmul.cpp:51]   --->   Operation 903 'fmul' 'mul_8_9' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 904 [4/5] (6.01ns)   --->   "%sum_152 = fadd i32 %sum_151, i32 %mul_9_8" [matmul.cpp:51]   --->   Operation 904 'fadd' 'sum_152' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 905 [4/4] (4.96ns)   --->   "%mul_9_9 = fmul i32 %input_0_load_9, i32 0.0992573" [matmul.cpp:51]   --->   Operation 905 'fmul' 'mul_9_9' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.01>
ST_48 : Operation 906 [3/5] (6.01ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %mul_22" [matmul.cpp:51]   --->   Operation 906 'fadd' 'sum_8' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 907 [3/4] (4.67ns)   --->   "%mul_23 = fmul i32 %input_0_load_9, i32 -0.526333" [matmul.cpp:51]   --->   Operation 907 'fmul' 'mul_23' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 908 [3/5] (6.01ns)   --->   "%sum_24 = fadd i32 %sum_23, i32 %mul_1_8" [matmul.cpp:51]   --->   Operation 908 'fadd' 'sum_24' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 909 [3/4] (4.67ns)   --->   "%mul_1_9 = fmul i32 %input_0_load_9, i32 -0.148628" [matmul.cpp:51]   --->   Operation 909 'fmul' 'mul_1_9' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 910 [3/5] (6.01ns)   --->   "%sum_40 = fadd i32 %sum_39, i32 %mul_2_8" [matmul.cpp:51]   --->   Operation 910 'fadd' 'sum_40' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 911 [3/4] (4.67ns)   --->   "%mul_2_9 = fmul i32 %input_0_load_9, i32 -1.38097" [matmul.cpp:51]   --->   Operation 911 'fmul' 'mul_2_9' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 912 [3/5] (6.01ns)   --->   "%sum_56 = fadd i32 %sum_55, i32 %mul_3_8" [matmul.cpp:51]   --->   Operation 912 'fadd' 'sum_56' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 913 [3/4] (4.67ns)   --->   "%mul_3_9 = fmul i32 %input_0_load_9, i32 0.53789" [matmul.cpp:51]   --->   Operation 913 'fmul' 'mul_3_9' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 914 [3/5] (6.01ns)   --->   "%sum_72 = fadd i32 %sum_71, i32 %mul_4_8" [matmul.cpp:51]   --->   Operation 914 'fadd' 'sum_72' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 915 [3/4] (4.67ns)   --->   "%mul_4_9 = fmul i32 %input_0_load_9, i32 -1.57423" [matmul.cpp:51]   --->   Operation 915 'fmul' 'mul_4_9' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 916 [3/5] (6.01ns)   --->   "%sum_88 = fadd i32 %sum_87, i32 %mul_5_8" [matmul.cpp:51]   --->   Operation 916 'fadd' 'sum_88' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 917 [3/4] (4.67ns)   --->   "%mul_5_9 = fmul i32 %input_0_load_9, i32 1.63068" [matmul.cpp:51]   --->   Operation 917 'fmul' 'mul_5_9' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 918 [3/5] (6.01ns)   --->   "%sum_104 = fadd i32 %sum_103, i32 %mul_6_8" [matmul.cpp:51]   --->   Operation 918 'fadd' 'sum_104' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 919 [3/4] (4.67ns)   --->   "%mul_6_9 = fmul i32 %input_0_load_9, i32 0.155282" [matmul.cpp:51]   --->   Operation 919 'fmul' 'mul_6_9' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 920 [3/5] (6.01ns)   --->   "%sum_120 = fadd i32 %sum_119, i32 %mul_7_8" [matmul.cpp:51]   --->   Operation 920 'fadd' 'sum_120' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 921 [3/4] (4.67ns)   --->   "%mul_7_9 = fmul i32 %input_0_load_9, i32 -2.36666" [matmul.cpp:51]   --->   Operation 921 'fmul' 'mul_7_9' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 922 [3/5] (6.01ns)   --->   "%sum_136 = fadd i32 %sum_135, i32 %mul_8_8" [matmul.cpp:51]   --->   Operation 922 'fadd' 'sum_136' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 923 [3/4] (4.67ns)   --->   "%mul_8_9 = fmul i32 %input_0_load_9, i32 -0.205909" [matmul.cpp:51]   --->   Operation 923 'fmul' 'mul_8_9' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 924 [3/5] (6.01ns)   --->   "%sum_152 = fadd i32 %sum_151, i32 %mul_9_8" [matmul.cpp:51]   --->   Operation 924 'fadd' 'sum_152' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 925 [3/4] (4.67ns)   --->   "%mul_9_9 = fmul i32 %input_0_load_9, i32 0.0992573" [matmul.cpp:51]   --->   Operation 925 'fmul' 'mul_9_9' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.01>
ST_49 : Operation 926 [2/5] (6.01ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %mul_22" [matmul.cpp:51]   --->   Operation 926 'fadd' 'sum_8' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 927 [2/4] (4.67ns)   --->   "%mul_23 = fmul i32 %input_0_load_9, i32 -0.526333" [matmul.cpp:51]   --->   Operation 927 'fmul' 'mul_23' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 928 [2/5] (6.01ns)   --->   "%sum_24 = fadd i32 %sum_23, i32 %mul_1_8" [matmul.cpp:51]   --->   Operation 928 'fadd' 'sum_24' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 929 [2/4] (4.67ns)   --->   "%mul_1_9 = fmul i32 %input_0_load_9, i32 -0.148628" [matmul.cpp:51]   --->   Operation 929 'fmul' 'mul_1_9' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 930 [2/5] (6.01ns)   --->   "%sum_40 = fadd i32 %sum_39, i32 %mul_2_8" [matmul.cpp:51]   --->   Operation 930 'fadd' 'sum_40' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 931 [2/4] (4.67ns)   --->   "%mul_2_9 = fmul i32 %input_0_load_9, i32 -1.38097" [matmul.cpp:51]   --->   Operation 931 'fmul' 'mul_2_9' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 932 [2/5] (6.01ns)   --->   "%sum_56 = fadd i32 %sum_55, i32 %mul_3_8" [matmul.cpp:51]   --->   Operation 932 'fadd' 'sum_56' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 933 [2/4] (4.67ns)   --->   "%mul_3_9 = fmul i32 %input_0_load_9, i32 0.53789" [matmul.cpp:51]   --->   Operation 933 'fmul' 'mul_3_9' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 934 [2/5] (6.01ns)   --->   "%sum_72 = fadd i32 %sum_71, i32 %mul_4_8" [matmul.cpp:51]   --->   Operation 934 'fadd' 'sum_72' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 935 [2/4] (4.67ns)   --->   "%mul_4_9 = fmul i32 %input_0_load_9, i32 -1.57423" [matmul.cpp:51]   --->   Operation 935 'fmul' 'mul_4_9' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 936 [2/5] (6.01ns)   --->   "%sum_88 = fadd i32 %sum_87, i32 %mul_5_8" [matmul.cpp:51]   --->   Operation 936 'fadd' 'sum_88' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 937 [2/4] (4.67ns)   --->   "%mul_5_9 = fmul i32 %input_0_load_9, i32 1.63068" [matmul.cpp:51]   --->   Operation 937 'fmul' 'mul_5_9' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 938 [2/5] (6.01ns)   --->   "%sum_104 = fadd i32 %sum_103, i32 %mul_6_8" [matmul.cpp:51]   --->   Operation 938 'fadd' 'sum_104' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 939 [2/4] (4.67ns)   --->   "%mul_6_9 = fmul i32 %input_0_load_9, i32 0.155282" [matmul.cpp:51]   --->   Operation 939 'fmul' 'mul_6_9' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 940 [2/5] (6.01ns)   --->   "%sum_120 = fadd i32 %sum_119, i32 %mul_7_8" [matmul.cpp:51]   --->   Operation 940 'fadd' 'sum_120' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 941 [2/4] (4.67ns)   --->   "%mul_7_9 = fmul i32 %input_0_load_9, i32 -2.36666" [matmul.cpp:51]   --->   Operation 941 'fmul' 'mul_7_9' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 942 [2/5] (6.01ns)   --->   "%sum_136 = fadd i32 %sum_135, i32 %mul_8_8" [matmul.cpp:51]   --->   Operation 942 'fadd' 'sum_136' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 943 [2/4] (4.67ns)   --->   "%mul_8_9 = fmul i32 %input_0_load_9, i32 -0.205909" [matmul.cpp:51]   --->   Operation 943 'fmul' 'mul_8_9' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 944 [2/5] (6.01ns)   --->   "%sum_152 = fadd i32 %sum_151, i32 %mul_9_8" [matmul.cpp:51]   --->   Operation 944 'fadd' 'sum_152' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 945 [2/4] (4.67ns)   --->   "%mul_9_9 = fmul i32 %input_0_load_9, i32 0.0992573" [matmul.cpp:51]   --->   Operation 945 'fmul' 'mul_9_9' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.01>
ST_50 : Operation 946 [1/5] (6.01ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %mul_22" [matmul.cpp:51]   --->   Operation 946 'fadd' 'sum_8' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 947 [1/4] (4.67ns)   --->   "%mul_23 = fmul i32 %input_0_load_9, i32 -0.526333" [matmul.cpp:51]   --->   Operation 947 'fmul' 'mul_23' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 948 [1/5] (6.01ns)   --->   "%sum_24 = fadd i32 %sum_23, i32 %mul_1_8" [matmul.cpp:51]   --->   Operation 948 'fadd' 'sum_24' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 949 [1/4] (4.67ns)   --->   "%mul_1_9 = fmul i32 %input_0_load_9, i32 -0.148628" [matmul.cpp:51]   --->   Operation 949 'fmul' 'mul_1_9' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 950 [1/5] (6.01ns)   --->   "%sum_40 = fadd i32 %sum_39, i32 %mul_2_8" [matmul.cpp:51]   --->   Operation 950 'fadd' 'sum_40' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 951 [1/4] (4.67ns)   --->   "%mul_2_9 = fmul i32 %input_0_load_9, i32 -1.38097" [matmul.cpp:51]   --->   Operation 951 'fmul' 'mul_2_9' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 952 [1/5] (6.01ns)   --->   "%sum_56 = fadd i32 %sum_55, i32 %mul_3_8" [matmul.cpp:51]   --->   Operation 952 'fadd' 'sum_56' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 953 [1/4] (4.67ns)   --->   "%mul_3_9 = fmul i32 %input_0_load_9, i32 0.53789" [matmul.cpp:51]   --->   Operation 953 'fmul' 'mul_3_9' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 954 [1/5] (6.01ns)   --->   "%sum_72 = fadd i32 %sum_71, i32 %mul_4_8" [matmul.cpp:51]   --->   Operation 954 'fadd' 'sum_72' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 955 [1/4] (4.67ns)   --->   "%mul_4_9 = fmul i32 %input_0_load_9, i32 -1.57423" [matmul.cpp:51]   --->   Operation 955 'fmul' 'mul_4_9' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 956 [1/5] (6.01ns)   --->   "%sum_88 = fadd i32 %sum_87, i32 %mul_5_8" [matmul.cpp:51]   --->   Operation 956 'fadd' 'sum_88' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 957 [1/4] (4.67ns)   --->   "%mul_5_9 = fmul i32 %input_0_load_9, i32 1.63068" [matmul.cpp:51]   --->   Operation 957 'fmul' 'mul_5_9' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 958 [1/5] (6.01ns)   --->   "%sum_104 = fadd i32 %sum_103, i32 %mul_6_8" [matmul.cpp:51]   --->   Operation 958 'fadd' 'sum_104' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 959 [1/4] (4.67ns)   --->   "%mul_6_9 = fmul i32 %input_0_load_9, i32 0.155282" [matmul.cpp:51]   --->   Operation 959 'fmul' 'mul_6_9' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 960 [1/5] (6.01ns)   --->   "%sum_120 = fadd i32 %sum_119, i32 %mul_7_8" [matmul.cpp:51]   --->   Operation 960 'fadd' 'sum_120' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 961 [1/4] (4.67ns)   --->   "%mul_7_9 = fmul i32 %input_0_load_9, i32 -2.36666" [matmul.cpp:51]   --->   Operation 961 'fmul' 'mul_7_9' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 962 [1/5] (6.01ns)   --->   "%sum_136 = fadd i32 %sum_135, i32 %mul_8_8" [matmul.cpp:51]   --->   Operation 962 'fadd' 'sum_136' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 963 [1/4] (4.67ns)   --->   "%mul_8_9 = fmul i32 %input_0_load_9, i32 -0.205909" [matmul.cpp:51]   --->   Operation 963 'fmul' 'mul_8_9' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 964 [1/5] (6.01ns)   --->   "%sum_152 = fadd i32 %sum_151, i32 %mul_9_8" [matmul.cpp:51]   --->   Operation 964 'fadd' 'sum_152' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 965 [1/4] (4.67ns)   --->   "%mul_9_9 = fmul i32 %input_0_load_9, i32 0.0992573" [matmul.cpp:51]   --->   Operation 965 'fmul' 'mul_9_9' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.31>
ST_51 : Operation 966 [5/5] (6.31ns)   --->   "%sum_9 = fadd i32 %sum_8, i32 %mul_23" [matmul.cpp:51]   --->   Operation 966 'fadd' 'sum_9' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 967 [1/1] (0.00ns)   --->   "%input_0_addr_10 = getelementptr i32 %input_0, i64 0, i64 10" [matmul.cpp:51]   --->   Operation 967 'getelementptr' 'input_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 968 [2/2] (0.79ns)   --->   "%input_0_load_10 = load i4 %input_0_addr_10" [matmul.cpp:51]   --->   Operation 968 'load' 'input_0_load_10' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_51 : Operation 969 [5/5] (6.31ns)   --->   "%sum_25 = fadd i32 %sum_24, i32 %mul_1_9" [matmul.cpp:51]   --->   Operation 969 'fadd' 'sum_25' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 970 [5/5] (6.31ns)   --->   "%sum_41 = fadd i32 %sum_40, i32 %mul_2_9" [matmul.cpp:51]   --->   Operation 970 'fadd' 'sum_41' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 971 [5/5] (6.31ns)   --->   "%sum_57 = fadd i32 %sum_56, i32 %mul_3_9" [matmul.cpp:51]   --->   Operation 971 'fadd' 'sum_57' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 972 [5/5] (6.31ns)   --->   "%sum_73 = fadd i32 %sum_72, i32 %mul_4_9" [matmul.cpp:51]   --->   Operation 972 'fadd' 'sum_73' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 973 [5/5] (6.31ns)   --->   "%sum_89 = fadd i32 %sum_88, i32 %mul_5_9" [matmul.cpp:51]   --->   Operation 973 'fadd' 'sum_89' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 974 [5/5] (6.31ns)   --->   "%sum_105 = fadd i32 %sum_104, i32 %mul_6_9" [matmul.cpp:51]   --->   Operation 974 'fadd' 'sum_105' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 975 [5/5] (6.31ns)   --->   "%sum_121 = fadd i32 %sum_120, i32 %mul_7_9" [matmul.cpp:51]   --->   Operation 975 'fadd' 'sum_121' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 976 [5/5] (6.31ns)   --->   "%sum_137 = fadd i32 %sum_136, i32 %mul_8_9" [matmul.cpp:51]   --->   Operation 976 'fadd' 'sum_137' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 977 [5/5] (6.31ns)   --->   "%sum_153 = fadd i32 %sum_152, i32 %mul_9_9" [matmul.cpp:51]   --->   Operation 977 'fadd' 'sum_153' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.01>
ST_52 : Operation 978 [4/5] (6.01ns)   --->   "%sum_9 = fadd i32 %sum_8, i32 %mul_23" [matmul.cpp:51]   --->   Operation 978 'fadd' 'sum_9' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 979 [1/2] (0.79ns)   --->   "%input_0_load_10 = load i4 %input_0_addr_10" [matmul.cpp:51]   --->   Operation 979 'load' 'input_0_load_10' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_52 : Operation 980 [4/4] (4.96ns)   --->   "%mul_10 = fmul i32 %input_0_load_10, i32 -0.27387" [matmul.cpp:51]   --->   Operation 980 'fmul' 'mul_10' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 981 [4/5] (6.01ns)   --->   "%sum_25 = fadd i32 %sum_24, i32 %mul_1_9" [matmul.cpp:51]   --->   Operation 981 'fadd' 'sum_25' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 982 [4/4] (4.96ns)   --->   "%mul_1_s = fmul i32 %input_0_load_10, i32 -1.47722" [matmul.cpp:51]   --->   Operation 982 'fmul' 'mul_1_s' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 983 [4/5] (6.01ns)   --->   "%sum_41 = fadd i32 %sum_40, i32 %mul_2_9" [matmul.cpp:51]   --->   Operation 983 'fadd' 'sum_41' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 984 [4/4] (4.96ns)   --->   "%mul_2_s = fmul i32 %input_0_load_10, i32 0.0451747" [matmul.cpp:51]   --->   Operation 984 'fmul' 'mul_2_s' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 985 [4/5] (6.01ns)   --->   "%sum_57 = fadd i32 %sum_56, i32 %mul_3_9" [matmul.cpp:51]   --->   Operation 985 'fadd' 'sum_57' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 986 [4/4] (4.96ns)   --->   "%mul_3_s = fmul i32 %input_0_load_10, i32 -0.663939" [matmul.cpp:51]   --->   Operation 986 'fmul' 'mul_3_s' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 987 [4/5] (6.01ns)   --->   "%sum_73 = fadd i32 %sum_72, i32 %mul_4_9" [matmul.cpp:51]   --->   Operation 987 'fadd' 'sum_73' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 988 [4/4] (4.96ns)   --->   "%mul_4_s = fmul i32 %input_0_load_10, i32 -1.49996" [matmul.cpp:51]   --->   Operation 988 'fmul' 'mul_4_s' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 989 [4/5] (6.01ns)   --->   "%sum_89 = fadd i32 %sum_88, i32 %mul_5_9" [matmul.cpp:51]   --->   Operation 989 'fadd' 'sum_89' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 990 [4/4] (4.96ns)   --->   "%mul_5_s = fmul i32 %input_0_load_10, i32 1.02812" [matmul.cpp:51]   --->   Operation 990 'fmul' 'mul_5_s' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 991 [4/5] (6.01ns)   --->   "%sum_105 = fadd i32 %sum_104, i32 %mul_6_9" [matmul.cpp:51]   --->   Operation 991 'fadd' 'sum_105' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 992 [4/4] (4.96ns)   --->   "%mul_6_s = fmul i32 %input_0_load_10, i32 0.833522" [matmul.cpp:51]   --->   Operation 992 'fmul' 'mul_6_s' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 993 [4/5] (6.01ns)   --->   "%sum_121 = fadd i32 %sum_120, i32 %mul_7_9" [matmul.cpp:51]   --->   Operation 993 'fadd' 'sum_121' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 994 [4/4] (4.96ns)   --->   "%mul_7_s = fmul i32 %input_0_load_10, i32 0.47916" [matmul.cpp:51]   --->   Operation 994 'fmul' 'mul_7_s' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 995 [4/5] (6.01ns)   --->   "%sum_137 = fadd i32 %sum_136, i32 %mul_8_9" [matmul.cpp:51]   --->   Operation 995 'fadd' 'sum_137' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 996 [4/4] (4.96ns)   --->   "%mul_8_s = fmul i32 %input_0_load_10, i32 -0.320554" [matmul.cpp:51]   --->   Operation 996 'fmul' 'mul_8_s' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 997 [4/5] (6.01ns)   --->   "%sum_153 = fadd i32 %sum_152, i32 %mul_9_9" [matmul.cpp:51]   --->   Operation 997 'fadd' 'sum_153' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 998 [4/4] (4.96ns)   --->   "%mul_9_s = fmul i32 %input_0_load_10, i32 0.454067" [matmul.cpp:51]   --->   Operation 998 'fmul' 'mul_9_s' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.01>
ST_53 : Operation 999 [3/5] (6.01ns)   --->   "%sum_9 = fadd i32 %sum_8, i32 %mul_23" [matmul.cpp:51]   --->   Operation 999 'fadd' 'sum_9' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1000 [3/4] (4.67ns)   --->   "%mul_10 = fmul i32 %input_0_load_10, i32 -0.27387" [matmul.cpp:51]   --->   Operation 1000 'fmul' 'mul_10' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1001 [3/5] (6.01ns)   --->   "%sum_25 = fadd i32 %sum_24, i32 %mul_1_9" [matmul.cpp:51]   --->   Operation 1001 'fadd' 'sum_25' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1002 [3/4] (4.67ns)   --->   "%mul_1_s = fmul i32 %input_0_load_10, i32 -1.47722" [matmul.cpp:51]   --->   Operation 1002 'fmul' 'mul_1_s' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1003 [3/5] (6.01ns)   --->   "%sum_41 = fadd i32 %sum_40, i32 %mul_2_9" [matmul.cpp:51]   --->   Operation 1003 'fadd' 'sum_41' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1004 [3/4] (4.67ns)   --->   "%mul_2_s = fmul i32 %input_0_load_10, i32 0.0451747" [matmul.cpp:51]   --->   Operation 1004 'fmul' 'mul_2_s' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1005 [3/5] (6.01ns)   --->   "%sum_57 = fadd i32 %sum_56, i32 %mul_3_9" [matmul.cpp:51]   --->   Operation 1005 'fadd' 'sum_57' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1006 [3/4] (4.67ns)   --->   "%mul_3_s = fmul i32 %input_0_load_10, i32 -0.663939" [matmul.cpp:51]   --->   Operation 1006 'fmul' 'mul_3_s' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1007 [3/5] (6.01ns)   --->   "%sum_73 = fadd i32 %sum_72, i32 %mul_4_9" [matmul.cpp:51]   --->   Operation 1007 'fadd' 'sum_73' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1008 [3/4] (4.67ns)   --->   "%mul_4_s = fmul i32 %input_0_load_10, i32 -1.49996" [matmul.cpp:51]   --->   Operation 1008 'fmul' 'mul_4_s' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1009 [3/5] (6.01ns)   --->   "%sum_89 = fadd i32 %sum_88, i32 %mul_5_9" [matmul.cpp:51]   --->   Operation 1009 'fadd' 'sum_89' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1010 [3/4] (4.67ns)   --->   "%mul_5_s = fmul i32 %input_0_load_10, i32 1.02812" [matmul.cpp:51]   --->   Operation 1010 'fmul' 'mul_5_s' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1011 [3/5] (6.01ns)   --->   "%sum_105 = fadd i32 %sum_104, i32 %mul_6_9" [matmul.cpp:51]   --->   Operation 1011 'fadd' 'sum_105' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1012 [3/4] (4.67ns)   --->   "%mul_6_s = fmul i32 %input_0_load_10, i32 0.833522" [matmul.cpp:51]   --->   Operation 1012 'fmul' 'mul_6_s' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1013 [3/5] (6.01ns)   --->   "%sum_121 = fadd i32 %sum_120, i32 %mul_7_9" [matmul.cpp:51]   --->   Operation 1013 'fadd' 'sum_121' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1014 [3/4] (4.67ns)   --->   "%mul_7_s = fmul i32 %input_0_load_10, i32 0.47916" [matmul.cpp:51]   --->   Operation 1014 'fmul' 'mul_7_s' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1015 [3/5] (6.01ns)   --->   "%sum_137 = fadd i32 %sum_136, i32 %mul_8_9" [matmul.cpp:51]   --->   Operation 1015 'fadd' 'sum_137' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1016 [3/4] (4.67ns)   --->   "%mul_8_s = fmul i32 %input_0_load_10, i32 -0.320554" [matmul.cpp:51]   --->   Operation 1016 'fmul' 'mul_8_s' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1017 [3/5] (6.01ns)   --->   "%sum_153 = fadd i32 %sum_152, i32 %mul_9_9" [matmul.cpp:51]   --->   Operation 1017 'fadd' 'sum_153' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1018 [3/4] (4.67ns)   --->   "%mul_9_s = fmul i32 %input_0_load_10, i32 0.454067" [matmul.cpp:51]   --->   Operation 1018 'fmul' 'mul_9_s' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.01>
ST_54 : Operation 1019 [2/5] (6.01ns)   --->   "%sum_9 = fadd i32 %sum_8, i32 %mul_23" [matmul.cpp:51]   --->   Operation 1019 'fadd' 'sum_9' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1020 [2/4] (4.67ns)   --->   "%mul_10 = fmul i32 %input_0_load_10, i32 -0.27387" [matmul.cpp:51]   --->   Operation 1020 'fmul' 'mul_10' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1021 [2/5] (6.01ns)   --->   "%sum_25 = fadd i32 %sum_24, i32 %mul_1_9" [matmul.cpp:51]   --->   Operation 1021 'fadd' 'sum_25' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1022 [2/4] (4.67ns)   --->   "%mul_1_s = fmul i32 %input_0_load_10, i32 -1.47722" [matmul.cpp:51]   --->   Operation 1022 'fmul' 'mul_1_s' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1023 [2/5] (6.01ns)   --->   "%sum_41 = fadd i32 %sum_40, i32 %mul_2_9" [matmul.cpp:51]   --->   Operation 1023 'fadd' 'sum_41' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1024 [2/4] (4.67ns)   --->   "%mul_2_s = fmul i32 %input_0_load_10, i32 0.0451747" [matmul.cpp:51]   --->   Operation 1024 'fmul' 'mul_2_s' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1025 [2/5] (6.01ns)   --->   "%sum_57 = fadd i32 %sum_56, i32 %mul_3_9" [matmul.cpp:51]   --->   Operation 1025 'fadd' 'sum_57' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1026 [2/4] (4.67ns)   --->   "%mul_3_s = fmul i32 %input_0_load_10, i32 -0.663939" [matmul.cpp:51]   --->   Operation 1026 'fmul' 'mul_3_s' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1027 [2/5] (6.01ns)   --->   "%sum_73 = fadd i32 %sum_72, i32 %mul_4_9" [matmul.cpp:51]   --->   Operation 1027 'fadd' 'sum_73' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1028 [2/4] (4.67ns)   --->   "%mul_4_s = fmul i32 %input_0_load_10, i32 -1.49996" [matmul.cpp:51]   --->   Operation 1028 'fmul' 'mul_4_s' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1029 [2/5] (6.01ns)   --->   "%sum_89 = fadd i32 %sum_88, i32 %mul_5_9" [matmul.cpp:51]   --->   Operation 1029 'fadd' 'sum_89' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1030 [2/4] (4.67ns)   --->   "%mul_5_s = fmul i32 %input_0_load_10, i32 1.02812" [matmul.cpp:51]   --->   Operation 1030 'fmul' 'mul_5_s' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1031 [2/5] (6.01ns)   --->   "%sum_105 = fadd i32 %sum_104, i32 %mul_6_9" [matmul.cpp:51]   --->   Operation 1031 'fadd' 'sum_105' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1032 [2/4] (4.67ns)   --->   "%mul_6_s = fmul i32 %input_0_load_10, i32 0.833522" [matmul.cpp:51]   --->   Operation 1032 'fmul' 'mul_6_s' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1033 [2/5] (6.01ns)   --->   "%sum_121 = fadd i32 %sum_120, i32 %mul_7_9" [matmul.cpp:51]   --->   Operation 1033 'fadd' 'sum_121' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1034 [2/4] (4.67ns)   --->   "%mul_7_s = fmul i32 %input_0_load_10, i32 0.47916" [matmul.cpp:51]   --->   Operation 1034 'fmul' 'mul_7_s' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1035 [2/5] (6.01ns)   --->   "%sum_137 = fadd i32 %sum_136, i32 %mul_8_9" [matmul.cpp:51]   --->   Operation 1035 'fadd' 'sum_137' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1036 [2/4] (4.67ns)   --->   "%mul_8_s = fmul i32 %input_0_load_10, i32 -0.320554" [matmul.cpp:51]   --->   Operation 1036 'fmul' 'mul_8_s' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1037 [2/5] (6.01ns)   --->   "%sum_153 = fadd i32 %sum_152, i32 %mul_9_9" [matmul.cpp:51]   --->   Operation 1037 'fadd' 'sum_153' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1038 [2/4] (4.67ns)   --->   "%mul_9_s = fmul i32 %input_0_load_10, i32 0.454067" [matmul.cpp:51]   --->   Operation 1038 'fmul' 'mul_9_s' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.01>
ST_55 : Operation 1039 [1/5] (6.01ns)   --->   "%sum_9 = fadd i32 %sum_8, i32 %mul_23" [matmul.cpp:51]   --->   Operation 1039 'fadd' 'sum_9' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1040 [1/4] (4.67ns)   --->   "%mul_10 = fmul i32 %input_0_load_10, i32 -0.27387" [matmul.cpp:51]   --->   Operation 1040 'fmul' 'mul_10' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1041 [1/5] (6.01ns)   --->   "%sum_25 = fadd i32 %sum_24, i32 %mul_1_9" [matmul.cpp:51]   --->   Operation 1041 'fadd' 'sum_25' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1042 [1/4] (4.67ns)   --->   "%mul_1_s = fmul i32 %input_0_load_10, i32 -1.47722" [matmul.cpp:51]   --->   Operation 1042 'fmul' 'mul_1_s' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1043 [1/5] (6.01ns)   --->   "%sum_41 = fadd i32 %sum_40, i32 %mul_2_9" [matmul.cpp:51]   --->   Operation 1043 'fadd' 'sum_41' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1044 [1/4] (4.67ns)   --->   "%mul_2_s = fmul i32 %input_0_load_10, i32 0.0451747" [matmul.cpp:51]   --->   Operation 1044 'fmul' 'mul_2_s' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1045 [1/5] (6.01ns)   --->   "%sum_57 = fadd i32 %sum_56, i32 %mul_3_9" [matmul.cpp:51]   --->   Operation 1045 'fadd' 'sum_57' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1046 [1/4] (4.67ns)   --->   "%mul_3_s = fmul i32 %input_0_load_10, i32 -0.663939" [matmul.cpp:51]   --->   Operation 1046 'fmul' 'mul_3_s' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1047 [1/5] (6.01ns)   --->   "%sum_73 = fadd i32 %sum_72, i32 %mul_4_9" [matmul.cpp:51]   --->   Operation 1047 'fadd' 'sum_73' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1048 [1/4] (4.67ns)   --->   "%mul_4_s = fmul i32 %input_0_load_10, i32 -1.49996" [matmul.cpp:51]   --->   Operation 1048 'fmul' 'mul_4_s' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1049 [1/5] (6.01ns)   --->   "%sum_89 = fadd i32 %sum_88, i32 %mul_5_9" [matmul.cpp:51]   --->   Operation 1049 'fadd' 'sum_89' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1050 [1/4] (4.67ns)   --->   "%mul_5_s = fmul i32 %input_0_load_10, i32 1.02812" [matmul.cpp:51]   --->   Operation 1050 'fmul' 'mul_5_s' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1051 [1/5] (6.01ns)   --->   "%sum_105 = fadd i32 %sum_104, i32 %mul_6_9" [matmul.cpp:51]   --->   Operation 1051 'fadd' 'sum_105' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1052 [1/4] (4.67ns)   --->   "%mul_6_s = fmul i32 %input_0_load_10, i32 0.833522" [matmul.cpp:51]   --->   Operation 1052 'fmul' 'mul_6_s' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1053 [1/5] (6.01ns)   --->   "%sum_121 = fadd i32 %sum_120, i32 %mul_7_9" [matmul.cpp:51]   --->   Operation 1053 'fadd' 'sum_121' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1054 [1/4] (4.67ns)   --->   "%mul_7_s = fmul i32 %input_0_load_10, i32 0.47916" [matmul.cpp:51]   --->   Operation 1054 'fmul' 'mul_7_s' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1055 [1/5] (6.01ns)   --->   "%sum_137 = fadd i32 %sum_136, i32 %mul_8_9" [matmul.cpp:51]   --->   Operation 1055 'fadd' 'sum_137' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1056 [1/4] (4.67ns)   --->   "%mul_8_s = fmul i32 %input_0_load_10, i32 -0.320554" [matmul.cpp:51]   --->   Operation 1056 'fmul' 'mul_8_s' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1057 [1/5] (6.01ns)   --->   "%sum_153 = fadd i32 %sum_152, i32 %mul_9_9" [matmul.cpp:51]   --->   Operation 1057 'fadd' 'sum_153' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1058 [1/4] (4.67ns)   --->   "%mul_9_s = fmul i32 %input_0_load_10, i32 0.454067" [matmul.cpp:51]   --->   Operation 1058 'fmul' 'mul_9_s' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.31>
ST_56 : Operation 1059 [5/5] (6.31ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul_10" [matmul.cpp:51]   --->   Operation 1059 'fadd' 'sum_10' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1060 [1/1] (0.00ns)   --->   "%input_0_addr_11 = getelementptr i32 %input_0, i64 0, i64 11" [matmul.cpp:51]   --->   Operation 1060 'getelementptr' 'input_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1061 [2/2] (0.79ns)   --->   "%input_0_load_11 = load i4 %input_0_addr_11" [matmul.cpp:51]   --->   Operation 1061 'load' 'input_0_load_11' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_56 : Operation 1062 [5/5] (6.31ns)   --->   "%sum_26 = fadd i32 %sum_25, i32 %mul_1_s" [matmul.cpp:51]   --->   Operation 1062 'fadd' 'sum_26' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1063 [5/5] (6.31ns)   --->   "%sum_42 = fadd i32 %sum_41, i32 %mul_2_s" [matmul.cpp:51]   --->   Operation 1063 'fadd' 'sum_42' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1064 [5/5] (6.31ns)   --->   "%sum_58 = fadd i32 %sum_57, i32 %mul_3_s" [matmul.cpp:51]   --->   Operation 1064 'fadd' 'sum_58' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1065 [5/5] (6.31ns)   --->   "%sum_74 = fadd i32 %sum_73, i32 %mul_4_s" [matmul.cpp:51]   --->   Operation 1065 'fadd' 'sum_74' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1066 [5/5] (6.31ns)   --->   "%sum_90 = fadd i32 %sum_89, i32 %mul_5_s" [matmul.cpp:51]   --->   Operation 1066 'fadd' 'sum_90' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1067 [5/5] (6.31ns)   --->   "%sum_106 = fadd i32 %sum_105, i32 %mul_6_s" [matmul.cpp:51]   --->   Operation 1067 'fadd' 'sum_106' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1068 [5/5] (6.31ns)   --->   "%sum_122 = fadd i32 %sum_121, i32 %mul_7_s" [matmul.cpp:51]   --->   Operation 1068 'fadd' 'sum_122' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1069 [5/5] (6.31ns)   --->   "%sum_138 = fadd i32 %sum_137, i32 %mul_8_s" [matmul.cpp:51]   --->   Operation 1069 'fadd' 'sum_138' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1070 [5/5] (6.31ns)   --->   "%sum_154 = fadd i32 %sum_153, i32 %mul_9_s" [matmul.cpp:51]   --->   Operation 1070 'fadd' 'sum_154' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.01>
ST_57 : Operation 1071 [4/5] (6.01ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul_10" [matmul.cpp:51]   --->   Operation 1071 'fadd' 'sum_10' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1072 [1/2] (0.79ns)   --->   "%input_0_load_11 = load i4 %input_0_addr_11" [matmul.cpp:51]   --->   Operation 1072 'load' 'input_0_load_11' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_57 : Operation 1073 [4/4] (4.96ns)   --->   "%mul_11 = fmul i32 %input_0_load_11, i32 0.463448" [matmul.cpp:51]   --->   Operation 1073 'fmul' 'mul_11' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1074 [4/5] (6.01ns)   --->   "%sum_26 = fadd i32 %sum_25, i32 %mul_1_s" [matmul.cpp:51]   --->   Operation 1074 'fadd' 'sum_26' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1075 [4/4] (4.96ns)   --->   "%mul_1_10 = fmul i32 %input_0_load_11, i32 -0.995066" [matmul.cpp:51]   --->   Operation 1075 'fmul' 'mul_1_10' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1076 [4/5] (6.01ns)   --->   "%sum_42 = fadd i32 %sum_41, i32 %mul_2_s" [matmul.cpp:51]   --->   Operation 1076 'fadd' 'sum_42' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1077 [4/4] (4.96ns)   --->   "%mul_2_10 = fmul i32 %input_0_load_11, i32 1.18293" [matmul.cpp:51]   --->   Operation 1077 'fmul' 'mul_2_10' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1078 [4/5] (6.01ns)   --->   "%sum_58 = fadd i32 %sum_57, i32 %mul_3_s" [matmul.cpp:51]   --->   Operation 1078 'fadd' 'sum_58' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1079 [4/4] (4.96ns)   --->   "%mul_3_10 = fmul i32 %input_0_load_11, i32 -0.218058" [matmul.cpp:51]   --->   Operation 1079 'fmul' 'mul_3_10' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1080 [4/5] (6.01ns)   --->   "%sum_74 = fadd i32 %sum_73, i32 %mul_4_s" [matmul.cpp:51]   --->   Operation 1080 'fadd' 'sum_74' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1081 [4/4] (4.96ns)   --->   "%mul_4_10 = fmul i32 %input_0_load_11, i32 0.0733281" [matmul.cpp:51]   --->   Operation 1081 'fmul' 'mul_4_10' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1082 [4/5] (6.01ns)   --->   "%sum_90 = fadd i32 %sum_89, i32 %mul_5_s" [matmul.cpp:51]   --->   Operation 1082 'fadd' 'sum_90' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1083 [4/4] (4.96ns)   --->   "%mul_5_10 = fmul i32 %input_0_load_11, i32 -0.986311" [matmul.cpp:51]   --->   Operation 1083 'fmul' 'mul_5_10' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1084 [4/5] (6.01ns)   --->   "%sum_106 = fadd i32 %sum_105, i32 %mul_6_s" [matmul.cpp:51]   --->   Operation 1084 'fadd' 'sum_106' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1085 [4/4] (4.96ns)   --->   "%mul_6_10 = fmul i32 %input_0_load_11, i32 -1.45654" [matmul.cpp:51]   --->   Operation 1085 'fmul' 'mul_6_10' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1086 [4/5] (6.01ns)   --->   "%sum_122 = fadd i32 %sum_121, i32 %mul_7_s" [matmul.cpp:51]   --->   Operation 1086 'fadd' 'sum_122' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1087 [4/4] (4.96ns)   --->   "%mul_7_10 = fmul i32 %input_0_load_11, i32 -0.663542" [matmul.cpp:51]   --->   Operation 1087 'fmul' 'mul_7_10' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1088 [4/5] (6.01ns)   --->   "%sum_138 = fadd i32 %sum_137, i32 %mul_8_s" [matmul.cpp:51]   --->   Operation 1088 'fadd' 'sum_138' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1089 [4/4] (4.96ns)   --->   "%mul_8_10 = fmul i32 %input_0_load_11, i32 0.370545" [matmul.cpp:51]   --->   Operation 1089 'fmul' 'mul_8_10' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1090 [4/5] (6.01ns)   --->   "%sum_154 = fadd i32 %sum_153, i32 %mul_9_s" [matmul.cpp:51]   --->   Operation 1090 'fadd' 'sum_154' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1091 [4/4] (4.96ns)   --->   "%mul_9_10 = fmul i32 %input_0_load_11, i32 1.13641" [matmul.cpp:51]   --->   Operation 1091 'fmul' 'mul_9_10' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.01>
ST_58 : Operation 1092 [3/5] (6.01ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul_10" [matmul.cpp:51]   --->   Operation 1092 'fadd' 'sum_10' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1093 [3/4] (4.67ns)   --->   "%mul_11 = fmul i32 %input_0_load_11, i32 0.463448" [matmul.cpp:51]   --->   Operation 1093 'fmul' 'mul_11' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1094 [3/5] (6.01ns)   --->   "%sum_26 = fadd i32 %sum_25, i32 %mul_1_s" [matmul.cpp:51]   --->   Operation 1094 'fadd' 'sum_26' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1095 [3/4] (4.67ns)   --->   "%mul_1_10 = fmul i32 %input_0_load_11, i32 -0.995066" [matmul.cpp:51]   --->   Operation 1095 'fmul' 'mul_1_10' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1096 [3/5] (6.01ns)   --->   "%sum_42 = fadd i32 %sum_41, i32 %mul_2_s" [matmul.cpp:51]   --->   Operation 1096 'fadd' 'sum_42' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1097 [3/4] (4.67ns)   --->   "%mul_2_10 = fmul i32 %input_0_load_11, i32 1.18293" [matmul.cpp:51]   --->   Operation 1097 'fmul' 'mul_2_10' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1098 [3/5] (6.01ns)   --->   "%sum_58 = fadd i32 %sum_57, i32 %mul_3_s" [matmul.cpp:51]   --->   Operation 1098 'fadd' 'sum_58' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1099 [3/4] (4.67ns)   --->   "%mul_3_10 = fmul i32 %input_0_load_11, i32 -0.218058" [matmul.cpp:51]   --->   Operation 1099 'fmul' 'mul_3_10' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1100 [3/5] (6.01ns)   --->   "%sum_74 = fadd i32 %sum_73, i32 %mul_4_s" [matmul.cpp:51]   --->   Operation 1100 'fadd' 'sum_74' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1101 [3/4] (4.67ns)   --->   "%mul_4_10 = fmul i32 %input_0_load_11, i32 0.0733281" [matmul.cpp:51]   --->   Operation 1101 'fmul' 'mul_4_10' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1102 [3/5] (6.01ns)   --->   "%sum_90 = fadd i32 %sum_89, i32 %mul_5_s" [matmul.cpp:51]   --->   Operation 1102 'fadd' 'sum_90' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1103 [3/4] (4.67ns)   --->   "%mul_5_10 = fmul i32 %input_0_load_11, i32 -0.986311" [matmul.cpp:51]   --->   Operation 1103 'fmul' 'mul_5_10' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1104 [3/5] (6.01ns)   --->   "%sum_106 = fadd i32 %sum_105, i32 %mul_6_s" [matmul.cpp:51]   --->   Operation 1104 'fadd' 'sum_106' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1105 [3/4] (4.67ns)   --->   "%mul_6_10 = fmul i32 %input_0_load_11, i32 -1.45654" [matmul.cpp:51]   --->   Operation 1105 'fmul' 'mul_6_10' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1106 [3/5] (6.01ns)   --->   "%sum_122 = fadd i32 %sum_121, i32 %mul_7_s" [matmul.cpp:51]   --->   Operation 1106 'fadd' 'sum_122' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1107 [3/4] (4.67ns)   --->   "%mul_7_10 = fmul i32 %input_0_load_11, i32 -0.663542" [matmul.cpp:51]   --->   Operation 1107 'fmul' 'mul_7_10' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1108 [3/5] (6.01ns)   --->   "%sum_138 = fadd i32 %sum_137, i32 %mul_8_s" [matmul.cpp:51]   --->   Operation 1108 'fadd' 'sum_138' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1109 [3/4] (4.67ns)   --->   "%mul_8_10 = fmul i32 %input_0_load_11, i32 0.370545" [matmul.cpp:51]   --->   Operation 1109 'fmul' 'mul_8_10' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1110 [3/5] (6.01ns)   --->   "%sum_154 = fadd i32 %sum_153, i32 %mul_9_s" [matmul.cpp:51]   --->   Operation 1110 'fadd' 'sum_154' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1111 [3/4] (4.67ns)   --->   "%mul_9_10 = fmul i32 %input_0_load_11, i32 1.13641" [matmul.cpp:51]   --->   Operation 1111 'fmul' 'mul_9_10' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.01>
ST_59 : Operation 1112 [2/5] (6.01ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul_10" [matmul.cpp:51]   --->   Operation 1112 'fadd' 'sum_10' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1113 [2/4] (4.67ns)   --->   "%mul_11 = fmul i32 %input_0_load_11, i32 0.463448" [matmul.cpp:51]   --->   Operation 1113 'fmul' 'mul_11' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1114 [2/5] (6.01ns)   --->   "%sum_26 = fadd i32 %sum_25, i32 %mul_1_s" [matmul.cpp:51]   --->   Operation 1114 'fadd' 'sum_26' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1115 [2/4] (4.67ns)   --->   "%mul_1_10 = fmul i32 %input_0_load_11, i32 -0.995066" [matmul.cpp:51]   --->   Operation 1115 'fmul' 'mul_1_10' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1116 [2/5] (6.01ns)   --->   "%sum_42 = fadd i32 %sum_41, i32 %mul_2_s" [matmul.cpp:51]   --->   Operation 1116 'fadd' 'sum_42' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1117 [2/4] (4.67ns)   --->   "%mul_2_10 = fmul i32 %input_0_load_11, i32 1.18293" [matmul.cpp:51]   --->   Operation 1117 'fmul' 'mul_2_10' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1118 [2/5] (6.01ns)   --->   "%sum_58 = fadd i32 %sum_57, i32 %mul_3_s" [matmul.cpp:51]   --->   Operation 1118 'fadd' 'sum_58' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1119 [2/4] (4.67ns)   --->   "%mul_3_10 = fmul i32 %input_0_load_11, i32 -0.218058" [matmul.cpp:51]   --->   Operation 1119 'fmul' 'mul_3_10' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1120 [2/5] (6.01ns)   --->   "%sum_74 = fadd i32 %sum_73, i32 %mul_4_s" [matmul.cpp:51]   --->   Operation 1120 'fadd' 'sum_74' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1121 [2/4] (4.67ns)   --->   "%mul_4_10 = fmul i32 %input_0_load_11, i32 0.0733281" [matmul.cpp:51]   --->   Operation 1121 'fmul' 'mul_4_10' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1122 [2/5] (6.01ns)   --->   "%sum_90 = fadd i32 %sum_89, i32 %mul_5_s" [matmul.cpp:51]   --->   Operation 1122 'fadd' 'sum_90' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1123 [2/4] (4.67ns)   --->   "%mul_5_10 = fmul i32 %input_0_load_11, i32 -0.986311" [matmul.cpp:51]   --->   Operation 1123 'fmul' 'mul_5_10' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1124 [2/5] (6.01ns)   --->   "%sum_106 = fadd i32 %sum_105, i32 %mul_6_s" [matmul.cpp:51]   --->   Operation 1124 'fadd' 'sum_106' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1125 [2/4] (4.67ns)   --->   "%mul_6_10 = fmul i32 %input_0_load_11, i32 -1.45654" [matmul.cpp:51]   --->   Operation 1125 'fmul' 'mul_6_10' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1126 [2/5] (6.01ns)   --->   "%sum_122 = fadd i32 %sum_121, i32 %mul_7_s" [matmul.cpp:51]   --->   Operation 1126 'fadd' 'sum_122' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1127 [2/4] (4.67ns)   --->   "%mul_7_10 = fmul i32 %input_0_load_11, i32 -0.663542" [matmul.cpp:51]   --->   Operation 1127 'fmul' 'mul_7_10' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1128 [2/5] (6.01ns)   --->   "%sum_138 = fadd i32 %sum_137, i32 %mul_8_s" [matmul.cpp:51]   --->   Operation 1128 'fadd' 'sum_138' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1129 [2/4] (4.67ns)   --->   "%mul_8_10 = fmul i32 %input_0_load_11, i32 0.370545" [matmul.cpp:51]   --->   Operation 1129 'fmul' 'mul_8_10' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1130 [2/5] (6.01ns)   --->   "%sum_154 = fadd i32 %sum_153, i32 %mul_9_s" [matmul.cpp:51]   --->   Operation 1130 'fadd' 'sum_154' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1131 [2/4] (4.67ns)   --->   "%mul_9_10 = fmul i32 %input_0_load_11, i32 1.13641" [matmul.cpp:51]   --->   Operation 1131 'fmul' 'mul_9_10' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.01>
ST_60 : Operation 1132 [1/5] (6.01ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul_10" [matmul.cpp:51]   --->   Operation 1132 'fadd' 'sum_10' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1133 [1/4] (4.67ns)   --->   "%mul_11 = fmul i32 %input_0_load_11, i32 0.463448" [matmul.cpp:51]   --->   Operation 1133 'fmul' 'mul_11' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1134 [1/5] (6.01ns)   --->   "%sum_26 = fadd i32 %sum_25, i32 %mul_1_s" [matmul.cpp:51]   --->   Operation 1134 'fadd' 'sum_26' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1135 [1/4] (4.67ns)   --->   "%mul_1_10 = fmul i32 %input_0_load_11, i32 -0.995066" [matmul.cpp:51]   --->   Operation 1135 'fmul' 'mul_1_10' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1136 [1/5] (6.01ns)   --->   "%sum_42 = fadd i32 %sum_41, i32 %mul_2_s" [matmul.cpp:51]   --->   Operation 1136 'fadd' 'sum_42' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1137 [1/4] (4.67ns)   --->   "%mul_2_10 = fmul i32 %input_0_load_11, i32 1.18293" [matmul.cpp:51]   --->   Operation 1137 'fmul' 'mul_2_10' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1138 [1/5] (6.01ns)   --->   "%sum_58 = fadd i32 %sum_57, i32 %mul_3_s" [matmul.cpp:51]   --->   Operation 1138 'fadd' 'sum_58' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1139 [1/4] (4.67ns)   --->   "%mul_3_10 = fmul i32 %input_0_load_11, i32 -0.218058" [matmul.cpp:51]   --->   Operation 1139 'fmul' 'mul_3_10' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1140 [1/5] (6.01ns)   --->   "%sum_74 = fadd i32 %sum_73, i32 %mul_4_s" [matmul.cpp:51]   --->   Operation 1140 'fadd' 'sum_74' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1141 [1/4] (4.67ns)   --->   "%mul_4_10 = fmul i32 %input_0_load_11, i32 0.0733281" [matmul.cpp:51]   --->   Operation 1141 'fmul' 'mul_4_10' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1142 [1/5] (6.01ns)   --->   "%sum_90 = fadd i32 %sum_89, i32 %mul_5_s" [matmul.cpp:51]   --->   Operation 1142 'fadd' 'sum_90' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1143 [1/4] (4.67ns)   --->   "%mul_5_10 = fmul i32 %input_0_load_11, i32 -0.986311" [matmul.cpp:51]   --->   Operation 1143 'fmul' 'mul_5_10' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1144 [1/5] (6.01ns)   --->   "%sum_106 = fadd i32 %sum_105, i32 %mul_6_s" [matmul.cpp:51]   --->   Operation 1144 'fadd' 'sum_106' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1145 [1/4] (4.67ns)   --->   "%mul_6_10 = fmul i32 %input_0_load_11, i32 -1.45654" [matmul.cpp:51]   --->   Operation 1145 'fmul' 'mul_6_10' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1146 [1/5] (6.01ns)   --->   "%sum_122 = fadd i32 %sum_121, i32 %mul_7_s" [matmul.cpp:51]   --->   Operation 1146 'fadd' 'sum_122' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1147 [1/4] (4.67ns)   --->   "%mul_7_10 = fmul i32 %input_0_load_11, i32 -0.663542" [matmul.cpp:51]   --->   Operation 1147 'fmul' 'mul_7_10' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1148 [1/5] (6.01ns)   --->   "%sum_138 = fadd i32 %sum_137, i32 %mul_8_s" [matmul.cpp:51]   --->   Operation 1148 'fadd' 'sum_138' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1149 [1/4] (4.67ns)   --->   "%mul_8_10 = fmul i32 %input_0_load_11, i32 0.370545" [matmul.cpp:51]   --->   Operation 1149 'fmul' 'mul_8_10' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1150 [1/5] (6.01ns)   --->   "%sum_154 = fadd i32 %sum_153, i32 %mul_9_s" [matmul.cpp:51]   --->   Operation 1150 'fadd' 'sum_154' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1151 [1/4] (4.67ns)   --->   "%mul_9_10 = fmul i32 %input_0_load_11, i32 1.13641" [matmul.cpp:51]   --->   Operation 1151 'fmul' 'mul_9_10' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.31>
ST_61 : Operation 1152 [5/5] (6.31ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %mul_11" [matmul.cpp:51]   --->   Operation 1152 'fadd' 'sum_11' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1153 [1/1] (0.00ns)   --->   "%input_0_addr_12 = getelementptr i32 %input_0, i64 0, i64 12" [matmul.cpp:51]   --->   Operation 1153 'getelementptr' 'input_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1154 [2/2] (0.79ns)   --->   "%input_0_load_12 = load i4 %input_0_addr_12" [matmul.cpp:51]   --->   Operation 1154 'load' 'input_0_load_12' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_61 : Operation 1155 [5/5] (6.31ns)   --->   "%sum_27 = fadd i32 %sum_26, i32 %mul_1_10" [matmul.cpp:51]   --->   Operation 1155 'fadd' 'sum_27' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1156 [5/5] (6.31ns)   --->   "%sum_43 = fadd i32 %sum_42, i32 %mul_2_10" [matmul.cpp:51]   --->   Operation 1156 'fadd' 'sum_43' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1157 [5/5] (6.31ns)   --->   "%sum_59 = fadd i32 %sum_58, i32 %mul_3_10" [matmul.cpp:51]   --->   Operation 1157 'fadd' 'sum_59' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1158 [5/5] (6.31ns)   --->   "%sum_75 = fadd i32 %sum_74, i32 %mul_4_10" [matmul.cpp:51]   --->   Operation 1158 'fadd' 'sum_75' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1159 [5/5] (6.31ns)   --->   "%sum_91 = fadd i32 %sum_90, i32 %mul_5_10" [matmul.cpp:51]   --->   Operation 1159 'fadd' 'sum_91' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1160 [5/5] (6.31ns)   --->   "%sum_107 = fadd i32 %sum_106, i32 %mul_6_10" [matmul.cpp:51]   --->   Operation 1160 'fadd' 'sum_107' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1161 [5/5] (6.31ns)   --->   "%sum_123 = fadd i32 %sum_122, i32 %mul_7_10" [matmul.cpp:51]   --->   Operation 1161 'fadd' 'sum_123' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1162 [5/5] (6.31ns)   --->   "%sum_139 = fadd i32 %sum_138, i32 %mul_8_10" [matmul.cpp:51]   --->   Operation 1162 'fadd' 'sum_139' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1163 [5/5] (6.31ns)   --->   "%sum_155 = fadd i32 %sum_154, i32 %mul_9_10" [matmul.cpp:51]   --->   Operation 1163 'fadd' 'sum_155' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.01>
ST_62 : Operation 1164 [4/5] (6.01ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %mul_11" [matmul.cpp:51]   --->   Operation 1164 'fadd' 'sum_11' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1165 [1/2] (0.79ns)   --->   "%input_0_load_12 = load i4 %input_0_addr_12" [matmul.cpp:51]   --->   Operation 1165 'load' 'input_0_load_12' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_62 : Operation 1166 [4/4] (4.96ns)   --->   "%mul_12 = fmul i32 %input_0_load_12, i32 0.764946" [matmul.cpp:51]   --->   Operation 1166 'fmul' 'mul_12' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1167 [4/5] (6.01ns)   --->   "%sum_27 = fadd i32 %sum_26, i32 %mul_1_10" [matmul.cpp:51]   --->   Operation 1167 'fadd' 'sum_27' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1168 [4/4] (4.96ns)   --->   "%mul_1_11 = fmul i32 %input_0_load_12, i32 -0.548192" [matmul.cpp:51]   --->   Operation 1168 'fmul' 'mul_1_11' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1169 [4/5] (6.01ns)   --->   "%sum_43 = fadd i32 %sum_42, i32 %mul_2_10" [matmul.cpp:51]   --->   Operation 1169 'fadd' 'sum_43' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1170 [4/4] (4.96ns)   --->   "%mul_2_11 = fmul i32 %input_0_load_12, i32 0.356303" [matmul.cpp:51]   --->   Operation 1170 'fmul' 'mul_2_11' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1171 [4/5] (6.01ns)   --->   "%sum_59 = fadd i32 %sum_58, i32 %mul_3_10" [matmul.cpp:51]   --->   Operation 1171 'fadd' 'sum_59' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1172 [4/4] (4.96ns)   --->   "%mul_3_11 = fmul i32 %input_0_load_12, i32 -1.04994" [matmul.cpp:51]   --->   Operation 1172 'fmul' 'mul_3_11' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1173 [4/5] (6.01ns)   --->   "%sum_75 = fadd i32 %sum_74, i32 %mul_4_10" [matmul.cpp:51]   --->   Operation 1173 'fadd' 'sum_75' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1174 [4/4] (4.96ns)   --->   "%mul_4_11 = fmul i32 %input_0_load_12, i32 0.612247" [matmul.cpp:51]   --->   Operation 1174 'fmul' 'mul_4_11' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1175 [4/5] (6.01ns)   --->   "%sum_91 = fadd i32 %sum_90, i32 %mul_5_10" [matmul.cpp:51]   --->   Operation 1175 'fadd' 'sum_91' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1176 [4/4] (4.96ns)   --->   "%mul_5_11 = fmul i32 %input_0_load_12, i32 1.12082" [matmul.cpp:51]   --->   Operation 1176 'fmul' 'mul_5_11' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1177 [4/5] (6.01ns)   --->   "%sum_107 = fadd i32 %sum_106, i32 %mul_6_10" [matmul.cpp:51]   --->   Operation 1177 'fadd' 'sum_107' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1178 [4/4] (4.96ns)   --->   "%mul_6_11 = fmul i32 %input_0_load_12, i32 0.907097" [matmul.cpp:51]   --->   Operation 1178 'fmul' 'mul_6_11' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1179 [4/5] (6.01ns)   --->   "%sum_123 = fadd i32 %sum_122, i32 %mul_7_10" [matmul.cpp:51]   --->   Operation 1179 'fadd' 'sum_123' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1180 [4/4] (4.96ns)   --->   "%mul_7_11 = fmul i32 %input_0_load_12, i32 -0.604388" [matmul.cpp:51]   --->   Operation 1180 'fmul' 'mul_7_11' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1181 [4/5] (6.01ns)   --->   "%sum_139 = fadd i32 %sum_138, i32 %mul_8_10" [matmul.cpp:51]   --->   Operation 1181 'fadd' 'sum_139' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1182 [4/4] (4.96ns)   --->   "%mul_8_11 = fmul i32 %input_0_load_12, i32 0.364545" [matmul.cpp:51]   --->   Operation 1182 'fmul' 'mul_8_11' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1183 [4/5] (6.01ns)   --->   "%sum_155 = fadd i32 %sum_154, i32 %mul_9_10" [matmul.cpp:51]   --->   Operation 1183 'fadd' 'sum_155' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1184 [4/4] (4.96ns)   --->   "%mul_9_11 = fmul i32 %input_0_load_12, i32 -1.29958" [matmul.cpp:51]   --->   Operation 1184 'fmul' 'mul_9_11' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.01>
ST_63 : Operation 1185 [3/5] (6.01ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %mul_11" [matmul.cpp:51]   --->   Operation 1185 'fadd' 'sum_11' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1186 [3/4] (4.67ns)   --->   "%mul_12 = fmul i32 %input_0_load_12, i32 0.764946" [matmul.cpp:51]   --->   Operation 1186 'fmul' 'mul_12' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1187 [3/5] (6.01ns)   --->   "%sum_27 = fadd i32 %sum_26, i32 %mul_1_10" [matmul.cpp:51]   --->   Operation 1187 'fadd' 'sum_27' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1188 [3/4] (4.67ns)   --->   "%mul_1_11 = fmul i32 %input_0_load_12, i32 -0.548192" [matmul.cpp:51]   --->   Operation 1188 'fmul' 'mul_1_11' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1189 [3/5] (6.01ns)   --->   "%sum_43 = fadd i32 %sum_42, i32 %mul_2_10" [matmul.cpp:51]   --->   Operation 1189 'fadd' 'sum_43' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1190 [3/4] (4.67ns)   --->   "%mul_2_11 = fmul i32 %input_0_load_12, i32 0.356303" [matmul.cpp:51]   --->   Operation 1190 'fmul' 'mul_2_11' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1191 [3/5] (6.01ns)   --->   "%sum_59 = fadd i32 %sum_58, i32 %mul_3_10" [matmul.cpp:51]   --->   Operation 1191 'fadd' 'sum_59' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1192 [3/4] (4.67ns)   --->   "%mul_3_11 = fmul i32 %input_0_load_12, i32 -1.04994" [matmul.cpp:51]   --->   Operation 1192 'fmul' 'mul_3_11' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1193 [3/5] (6.01ns)   --->   "%sum_75 = fadd i32 %sum_74, i32 %mul_4_10" [matmul.cpp:51]   --->   Operation 1193 'fadd' 'sum_75' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1194 [3/4] (4.67ns)   --->   "%mul_4_11 = fmul i32 %input_0_load_12, i32 0.612247" [matmul.cpp:51]   --->   Operation 1194 'fmul' 'mul_4_11' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1195 [3/5] (6.01ns)   --->   "%sum_91 = fadd i32 %sum_90, i32 %mul_5_10" [matmul.cpp:51]   --->   Operation 1195 'fadd' 'sum_91' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1196 [3/4] (4.67ns)   --->   "%mul_5_11 = fmul i32 %input_0_load_12, i32 1.12082" [matmul.cpp:51]   --->   Operation 1196 'fmul' 'mul_5_11' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1197 [3/5] (6.01ns)   --->   "%sum_107 = fadd i32 %sum_106, i32 %mul_6_10" [matmul.cpp:51]   --->   Operation 1197 'fadd' 'sum_107' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1198 [3/4] (4.67ns)   --->   "%mul_6_11 = fmul i32 %input_0_load_12, i32 0.907097" [matmul.cpp:51]   --->   Operation 1198 'fmul' 'mul_6_11' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1199 [3/5] (6.01ns)   --->   "%sum_123 = fadd i32 %sum_122, i32 %mul_7_10" [matmul.cpp:51]   --->   Operation 1199 'fadd' 'sum_123' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1200 [3/4] (4.67ns)   --->   "%mul_7_11 = fmul i32 %input_0_load_12, i32 -0.604388" [matmul.cpp:51]   --->   Operation 1200 'fmul' 'mul_7_11' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1201 [3/5] (6.01ns)   --->   "%sum_139 = fadd i32 %sum_138, i32 %mul_8_10" [matmul.cpp:51]   --->   Operation 1201 'fadd' 'sum_139' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1202 [3/4] (4.67ns)   --->   "%mul_8_11 = fmul i32 %input_0_load_12, i32 0.364545" [matmul.cpp:51]   --->   Operation 1202 'fmul' 'mul_8_11' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1203 [3/5] (6.01ns)   --->   "%sum_155 = fadd i32 %sum_154, i32 %mul_9_10" [matmul.cpp:51]   --->   Operation 1203 'fadd' 'sum_155' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1204 [3/4] (4.67ns)   --->   "%mul_9_11 = fmul i32 %input_0_load_12, i32 -1.29958" [matmul.cpp:51]   --->   Operation 1204 'fmul' 'mul_9_11' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.01>
ST_64 : Operation 1205 [2/5] (6.01ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %mul_11" [matmul.cpp:51]   --->   Operation 1205 'fadd' 'sum_11' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1206 [2/4] (4.67ns)   --->   "%mul_12 = fmul i32 %input_0_load_12, i32 0.764946" [matmul.cpp:51]   --->   Operation 1206 'fmul' 'mul_12' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1207 [2/5] (6.01ns)   --->   "%sum_27 = fadd i32 %sum_26, i32 %mul_1_10" [matmul.cpp:51]   --->   Operation 1207 'fadd' 'sum_27' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1208 [2/4] (4.67ns)   --->   "%mul_1_11 = fmul i32 %input_0_load_12, i32 -0.548192" [matmul.cpp:51]   --->   Operation 1208 'fmul' 'mul_1_11' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1209 [2/5] (6.01ns)   --->   "%sum_43 = fadd i32 %sum_42, i32 %mul_2_10" [matmul.cpp:51]   --->   Operation 1209 'fadd' 'sum_43' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1210 [2/4] (4.67ns)   --->   "%mul_2_11 = fmul i32 %input_0_load_12, i32 0.356303" [matmul.cpp:51]   --->   Operation 1210 'fmul' 'mul_2_11' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1211 [2/5] (6.01ns)   --->   "%sum_59 = fadd i32 %sum_58, i32 %mul_3_10" [matmul.cpp:51]   --->   Operation 1211 'fadd' 'sum_59' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1212 [2/4] (4.67ns)   --->   "%mul_3_11 = fmul i32 %input_0_load_12, i32 -1.04994" [matmul.cpp:51]   --->   Operation 1212 'fmul' 'mul_3_11' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1213 [2/5] (6.01ns)   --->   "%sum_75 = fadd i32 %sum_74, i32 %mul_4_10" [matmul.cpp:51]   --->   Operation 1213 'fadd' 'sum_75' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1214 [2/4] (4.67ns)   --->   "%mul_4_11 = fmul i32 %input_0_load_12, i32 0.612247" [matmul.cpp:51]   --->   Operation 1214 'fmul' 'mul_4_11' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1215 [2/5] (6.01ns)   --->   "%sum_91 = fadd i32 %sum_90, i32 %mul_5_10" [matmul.cpp:51]   --->   Operation 1215 'fadd' 'sum_91' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1216 [2/4] (4.67ns)   --->   "%mul_5_11 = fmul i32 %input_0_load_12, i32 1.12082" [matmul.cpp:51]   --->   Operation 1216 'fmul' 'mul_5_11' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1217 [2/5] (6.01ns)   --->   "%sum_107 = fadd i32 %sum_106, i32 %mul_6_10" [matmul.cpp:51]   --->   Operation 1217 'fadd' 'sum_107' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1218 [2/4] (4.67ns)   --->   "%mul_6_11 = fmul i32 %input_0_load_12, i32 0.907097" [matmul.cpp:51]   --->   Operation 1218 'fmul' 'mul_6_11' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1219 [2/5] (6.01ns)   --->   "%sum_123 = fadd i32 %sum_122, i32 %mul_7_10" [matmul.cpp:51]   --->   Operation 1219 'fadd' 'sum_123' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1220 [2/4] (4.67ns)   --->   "%mul_7_11 = fmul i32 %input_0_load_12, i32 -0.604388" [matmul.cpp:51]   --->   Operation 1220 'fmul' 'mul_7_11' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1221 [2/5] (6.01ns)   --->   "%sum_139 = fadd i32 %sum_138, i32 %mul_8_10" [matmul.cpp:51]   --->   Operation 1221 'fadd' 'sum_139' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1222 [2/4] (4.67ns)   --->   "%mul_8_11 = fmul i32 %input_0_load_12, i32 0.364545" [matmul.cpp:51]   --->   Operation 1222 'fmul' 'mul_8_11' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1223 [2/5] (6.01ns)   --->   "%sum_155 = fadd i32 %sum_154, i32 %mul_9_10" [matmul.cpp:51]   --->   Operation 1223 'fadd' 'sum_155' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1224 [2/4] (4.67ns)   --->   "%mul_9_11 = fmul i32 %input_0_load_12, i32 -1.29958" [matmul.cpp:51]   --->   Operation 1224 'fmul' 'mul_9_11' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.01>
ST_65 : Operation 1225 [1/5] (6.01ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %mul_11" [matmul.cpp:51]   --->   Operation 1225 'fadd' 'sum_11' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1226 [1/4] (4.67ns)   --->   "%mul_12 = fmul i32 %input_0_load_12, i32 0.764946" [matmul.cpp:51]   --->   Operation 1226 'fmul' 'mul_12' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1227 [1/5] (6.01ns)   --->   "%sum_27 = fadd i32 %sum_26, i32 %mul_1_10" [matmul.cpp:51]   --->   Operation 1227 'fadd' 'sum_27' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1228 [1/4] (4.67ns)   --->   "%mul_1_11 = fmul i32 %input_0_load_12, i32 -0.548192" [matmul.cpp:51]   --->   Operation 1228 'fmul' 'mul_1_11' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1229 [1/5] (6.01ns)   --->   "%sum_43 = fadd i32 %sum_42, i32 %mul_2_10" [matmul.cpp:51]   --->   Operation 1229 'fadd' 'sum_43' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1230 [1/4] (4.67ns)   --->   "%mul_2_11 = fmul i32 %input_0_load_12, i32 0.356303" [matmul.cpp:51]   --->   Operation 1230 'fmul' 'mul_2_11' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1231 [1/5] (6.01ns)   --->   "%sum_59 = fadd i32 %sum_58, i32 %mul_3_10" [matmul.cpp:51]   --->   Operation 1231 'fadd' 'sum_59' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1232 [1/4] (4.67ns)   --->   "%mul_3_11 = fmul i32 %input_0_load_12, i32 -1.04994" [matmul.cpp:51]   --->   Operation 1232 'fmul' 'mul_3_11' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1233 [1/5] (6.01ns)   --->   "%sum_75 = fadd i32 %sum_74, i32 %mul_4_10" [matmul.cpp:51]   --->   Operation 1233 'fadd' 'sum_75' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1234 [1/4] (4.67ns)   --->   "%mul_4_11 = fmul i32 %input_0_load_12, i32 0.612247" [matmul.cpp:51]   --->   Operation 1234 'fmul' 'mul_4_11' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1235 [1/5] (6.01ns)   --->   "%sum_91 = fadd i32 %sum_90, i32 %mul_5_10" [matmul.cpp:51]   --->   Operation 1235 'fadd' 'sum_91' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1236 [1/4] (4.67ns)   --->   "%mul_5_11 = fmul i32 %input_0_load_12, i32 1.12082" [matmul.cpp:51]   --->   Operation 1236 'fmul' 'mul_5_11' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1237 [1/5] (6.01ns)   --->   "%sum_107 = fadd i32 %sum_106, i32 %mul_6_10" [matmul.cpp:51]   --->   Operation 1237 'fadd' 'sum_107' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1238 [1/4] (4.67ns)   --->   "%mul_6_11 = fmul i32 %input_0_load_12, i32 0.907097" [matmul.cpp:51]   --->   Operation 1238 'fmul' 'mul_6_11' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1239 [1/5] (6.01ns)   --->   "%sum_123 = fadd i32 %sum_122, i32 %mul_7_10" [matmul.cpp:51]   --->   Operation 1239 'fadd' 'sum_123' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1240 [1/4] (4.67ns)   --->   "%mul_7_11 = fmul i32 %input_0_load_12, i32 -0.604388" [matmul.cpp:51]   --->   Operation 1240 'fmul' 'mul_7_11' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1241 [1/5] (6.01ns)   --->   "%sum_139 = fadd i32 %sum_138, i32 %mul_8_10" [matmul.cpp:51]   --->   Operation 1241 'fadd' 'sum_139' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1242 [1/4] (4.67ns)   --->   "%mul_8_11 = fmul i32 %input_0_load_12, i32 0.364545" [matmul.cpp:51]   --->   Operation 1242 'fmul' 'mul_8_11' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1243 [1/5] (6.01ns)   --->   "%sum_155 = fadd i32 %sum_154, i32 %mul_9_10" [matmul.cpp:51]   --->   Operation 1243 'fadd' 'sum_155' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1244 [1/4] (4.67ns)   --->   "%mul_9_11 = fmul i32 %input_0_load_12, i32 -1.29958" [matmul.cpp:51]   --->   Operation 1244 'fmul' 'mul_9_11' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.31>
ST_66 : Operation 1245 [5/5] (6.31ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul_12" [matmul.cpp:51]   --->   Operation 1245 'fadd' 'sum_12' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1246 [1/1] (0.00ns)   --->   "%input_0_addr_13 = getelementptr i32 %input_0, i64 0, i64 13" [matmul.cpp:51]   --->   Operation 1246 'getelementptr' 'input_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1247 [2/2] (0.79ns)   --->   "%input_0_load_13 = load i4 %input_0_addr_13" [matmul.cpp:51]   --->   Operation 1247 'load' 'input_0_load_13' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_66 : Operation 1248 [5/5] (6.31ns)   --->   "%sum_28 = fadd i32 %sum_27, i32 %mul_1_11" [matmul.cpp:51]   --->   Operation 1248 'fadd' 'sum_28' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1249 [5/5] (6.31ns)   --->   "%sum_44 = fadd i32 %sum_43, i32 %mul_2_11" [matmul.cpp:51]   --->   Operation 1249 'fadd' 'sum_44' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1250 [5/5] (6.31ns)   --->   "%sum_60 = fadd i32 %sum_59, i32 %mul_3_11" [matmul.cpp:51]   --->   Operation 1250 'fadd' 'sum_60' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1251 [5/5] (6.31ns)   --->   "%sum_76 = fadd i32 %sum_75, i32 %mul_4_11" [matmul.cpp:51]   --->   Operation 1251 'fadd' 'sum_76' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1252 [5/5] (6.31ns)   --->   "%sum_92 = fadd i32 %sum_91, i32 %mul_5_11" [matmul.cpp:51]   --->   Operation 1252 'fadd' 'sum_92' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1253 [5/5] (6.31ns)   --->   "%sum_108 = fadd i32 %sum_107, i32 %mul_6_11" [matmul.cpp:51]   --->   Operation 1253 'fadd' 'sum_108' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1254 [5/5] (6.31ns)   --->   "%sum_124 = fadd i32 %sum_123, i32 %mul_7_11" [matmul.cpp:51]   --->   Operation 1254 'fadd' 'sum_124' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1255 [5/5] (6.31ns)   --->   "%sum_140 = fadd i32 %sum_139, i32 %mul_8_11" [matmul.cpp:51]   --->   Operation 1255 'fadd' 'sum_140' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1256 [5/5] (6.31ns)   --->   "%sum_156 = fadd i32 %sum_155, i32 %mul_9_11" [matmul.cpp:51]   --->   Operation 1256 'fadd' 'sum_156' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.01>
ST_67 : Operation 1257 [4/5] (6.01ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul_12" [matmul.cpp:51]   --->   Operation 1257 'fadd' 'sum_12' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1258 [1/2] (0.79ns)   --->   "%input_0_load_13 = load i4 %input_0_addr_13" [matmul.cpp:51]   --->   Operation 1258 'load' 'input_0_load_13' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_67 : Operation 1259 [4/4] (4.96ns)   --->   "%mul_13 = fmul i32 %input_0_load_13, i32 -0.198713" [matmul.cpp:51]   --->   Operation 1259 'fmul' 'mul_13' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1260 [4/5] (6.01ns)   --->   "%sum_28 = fadd i32 %sum_27, i32 %mul_1_11" [matmul.cpp:51]   --->   Operation 1260 'fadd' 'sum_28' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1261 [4/4] (4.96ns)   --->   "%mul_1_12 = fmul i32 %input_0_load_13, i32 1.23243" [matmul.cpp:51]   --->   Operation 1261 'fmul' 'mul_1_12' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1262 [4/5] (6.01ns)   --->   "%sum_44 = fadd i32 %sum_43, i32 %mul_2_11" [matmul.cpp:51]   --->   Operation 1262 'fadd' 'sum_44' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1263 [4/4] (4.96ns)   --->   "%mul_2_12 = fmul i32 %input_0_load_13, i32 -1.08149" [matmul.cpp:51]   --->   Operation 1263 'fmul' 'mul_2_12' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1264 [4/5] (6.01ns)   --->   "%sum_60 = fadd i32 %sum_59, i32 %mul_3_11" [matmul.cpp:51]   --->   Operation 1264 'fadd' 'sum_60' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1265 [4/4] (4.96ns)   --->   "%mul_3_12 = fmul i32 %input_0_load_13, i32 -0.371744" [matmul.cpp:51]   --->   Operation 1265 'fmul' 'mul_3_12' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1266 [4/5] (6.01ns)   --->   "%sum_76 = fadd i32 %sum_75, i32 %mul_4_11" [matmul.cpp:51]   --->   Operation 1266 'fadd' 'sum_76' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1267 [4/4] (4.96ns)   --->   "%mul_4_12 = fmul i32 %input_0_load_13, i32 -0.150068" [matmul.cpp:51]   --->   Operation 1267 'fmul' 'mul_4_12' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1268 [4/5] (6.01ns)   --->   "%sum_92 = fadd i32 %sum_91, i32 %mul_5_11" [matmul.cpp:51]   --->   Operation 1268 'fadd' 'sum_92' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1269 [4/4] (4.96ns)   --->   "%mul_5_12 = fmul i32 %input_0_load_13, i32 0.248642" [matmul.cpp:51]   --->   Operation 1269 'fmul' 'mul_5_12' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1270 [4/5] (6.01ns)   --->   "%sum_108 = fadd i32 %sum_107, i32 %mul_6_11" [matmul.cpp:51]   --->   Operation 1270 'fadd' 'sum_108' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1271 [4/4] (4.96ns)   --->   "%mul_6_12 = fmul i32 %input_0_load_13, i32 -0.202477" [matmul.cpp:51]   --->   Operation 1271 'fmul' 'mul_6_12' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1272 [4/5] (6.01ns)   --->   "%sum_124 = fadd i32 %sum_123, i32 %mul_7_11" [matmul.cpp:51]   --->   Operation 1272 'fadd' 'sum_124' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1273 [4/4] (4.96ns)   --->   "%mul_7_12 = fmul i32 %input_0_load_13, i32 0.182702" [matmul.cpp:51]   --->   Operation 1273 'fmul' 'mul_7_12' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1274 [4/5] (6.01ns)   --->   "%sum_140 = fadd i32 %sum_139, i32 %mul_8_11" [matmul.cpp:51]   --->   Operation 1274 'fadd' 'sum_140' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1275 [4/4] (4.96ns)   --->   "%mul_8_12 = fmul i32 %input_0_load_13, i32 0.450364" [matmul.cpp:51]   --->   Operation 1275 'fmul' 'mul_8_12' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1276 [4/5] (6.01ns)   --->   "%sum_156 = fadd i32 %sum_155, i32 %mul_9_11" [matmul.cpp:51]   --->   Operation 1276 'fadd' 'sum_156' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1277 [4/4] (4.96ns)   --->   "%mul_9_12 = fmul i32 %input_0_load_13, i32 0.565578" [matmul.cpp:51]   --->   Operation 1277 'fmul' 'mul_9_12' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.01>
ST_68 : Operation 1278 [3/5] (6.01ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul_12" [matmul.cpp:51]   --->   Operation 1278 'fadd' 'sum_12' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1279 [3/4] (4.67ns)   --->   "%mul_13 = fmul i32 %input_0_load_13, i32 -0.198713" [matmul.cpp:51]   --->   Operation 1279 'fmul' 'mul_13' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1280 [3/5] (6.01ns)   --->   "%sum_28 = fadd i32 %sum_27, i32 %mul_1_11" [matmul.cpp:51]   --->   Operation 1280 'fadd' 'sum_28' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1281 [3/4] (4.67ns)   --->   "%mul_1_12 = fmul i32 %input_0_load_13, i32 1.23243" [matmul.cpp:51]   --->   Operation 1281 'fmul' 'mul_1_12' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1282 [3/5] (6.01ns)   --->   "%sum_44 = fadd i32 %sum_43, i32 %mul_2_11" [matmul.cpp:51]   --->   Operation 1282 'fadd' 'sum_44' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1283 [3/4] (4.67ns)   --->   "%mul_2_12 = fmul i32 %input_0_load_13, i32 -1.08149" [matmul.cpp:51]   --->   Operation 1283 'fmul' 'mul_2_12' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1284 [3/5] (6.01ns)   --->   "%sum_60 = fadd i32 %sum_59, i32 %mul_3_11" [matmul.cpp:51]   --->   Operation 1284 'fadd' 'sum_60' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1285 [3/4] (4.67ns)   --->   "%mul_3_12 = fmul i32 %input_0_load_13, i32 -0.371744" [matmul.cpp:51]   --->   Operation 1285 'fmul' 'mul_3_12' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1286 [3/5] (6.01ns)   --->   "%sum_76 = fadd i32 %sum_75, i32 %mul_4_11" [matmul.cpp:51]   --->   Operation 1286 'fadd' 'sum_76' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1287 [3/4] (4.67ns)   --->   "%mul_4_12 = fmul i32 %input_0_load_13, i32 -0.150068" [matmul.cpp:51]   --->   Operation 1287 'fmul' 'mul_4_12' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1288 [3/5] (6.01ns)   --->   "%sum_92 = fadd i32 %sum_91, i32 %mul_5_11" [matmul.cpp:51]   --->   Operation 1288 'fadd' 'sum_92' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1289 [3/4] (4.67ns)   --->   "%mul_5_12 = fmul i32 %input_0_load_13, i32 0.248642" [matmul.cpp:51]   --->   Operation 1289 'fmul' 'mul_5_12' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1290 [3/5] (6.01ns)   --->   "%sum_108 = fadd i32 %sum_107, i32 %mul_6_11" [matmul.cpp:51]   --->   Operation 1290 'fadd' 'sum_108' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1291 [3/4] (4.67ns)   --->   "%mul_6_12 = fmul i32 %input_0_load_13, i32 -0.202477" [matmul.cpp:51]   --->   Operation 1291 'fmul' 'mul_6_12' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1292 [3/5] (6.01ns)   --->   "%sum_124 = fadd i32 %sum_123, i32 %mul_7_11" [matmul.cpp:51]   --->   Operation 1292 'fadd' 'sum_124' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1293 [3/4] (4.67ns)   --->   "%mul_7_12 = fmul i32 %input_0_load_13, i32 0.182702" [matmul.cpp:51]   --->   Operation 1293 'fmul' 'mul_7_12' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1294 [3/5] (6.01ns)   --->   "%sum_140 = fadd i32 %sum_139, i32 %mul_8_11" [matmul.cpp:51]   --->   Operation 1294 'fadd' 'sum_140' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1295 [3/4] (4.67ns)   --->   "%mul_8_12 = fmul i32 %input_0_load_13, i32 0.450364" [matmul.cpp:51]   --->   Operation 1295 'fmul' 'mul_8_12' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1296 [3/5] (6.01ns)   --->   "%sum_156 = fadd i32 %sum_155, i32 %mul_9_11" [matmul.cpp:51]   --->   Operation 1296 'fadd' 'sum_156' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1297 [3/4] (4.67ns)   --->   "%mul_9_12 = fmul i32 %input_0_load_13, i32 0.565578" [matmul.cpp:51]   --->   Operation 1297 'fmul' 'mul_9_12' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.01>
ST_69 : Operation 1298 [2/5] (6.01ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul_12" [matmul.cpp:51]   --->   Operation 1298 'fadd' 'sum_12' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1299 [2/4] (4.67ns)   --->   "%mul_13 = fmul i32 %input_0_load_13, i32 -0.198713" [matmul.cpp:51]   --->   Operation 1299 'fmul' 'mul_13' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1300 [2/5] (6.01ns)   --->   "%sum_28 = fadd i32 %sum_27, i32 %mul_1_11" [matmul.cpp:51]   --->   Operation 1300 'fadd' 'sum_28' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1301 [2/4] (4.67ns)   --->   "%mul_1_12 = fmul i32 %input_0_load_13, i32 1.23243" [matmul.cpp:51]   --->   Operation 1301 'fmul' 'mul_1_12' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1302 [2/5] (6.01ns)   --->   "%sum_44 = fadd i32 %sum_43, i32 %mul_2_11" [matmul.cpp:51]   --->   Operation 1302 'fadd' 'sum_44' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1303 [2/4] (4.67ns)   --->   "%mul_2_12 = fmul i32 %input_0_load_13, i32 -1.08149" [matmul.cpp:51]   --->   Operation 1303 'fmul' 'mul_2_12' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1304 [2/5] (6.01ns)   --->   "%sum_60 = fadd i32 %sum_59, i32 %mul_3_11" [matmul.cpp:51]   --->   Operation 1304 'fadd' 'sum_60' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1305 [2/4] (4.67ns)   --->   "%mul_3_12 = fmul i32 %input_0_load_13, i32 -0.371744" [matmul.cpp:51]   --->   Operation 1305 'fmul' 'mul_3_12' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1306 [2/5] (6.01ns)   --->   "%sum_76 = fadd i32 %sum_75, i32 %mul_4_11" [matmul.cpp:51]   --->   Operation 1306 'fadd' 'sum_76' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1307 [2/4] (4.67ns)   --->   "%mul_4_12 = fmul i32 %input_0_load_13, i32 -0.150068" [matmul.cpp:51]   --->   Operation 1307 'fmul' 'mul_4_12' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1308 [2/5] (6.01ns)   --->   "%sum_92 = fadd i32 %sum_91, i32 %mul_5_11" [matmul.cpp:51]   --->   Operation 1308 'fadd' 'sum_92' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1309 [2/4] (4.67ns)   --->   "%mul_5_12 = fmul i32 %input_0_load_13, i32 0.248642" [matmul.cpp:51]   --->   Operation 1309 'fmul' 'mul_5_12' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1310 [2/5] (6.01ns)   --->   "%sum_108 = fadd i32 %sum_107, i32 %mul_6_11" [matmul.cpp:51]   --->   Operation 1310 'fadd' 'sum_108' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1311 [2/4] (4.67ns)   --->   "%mul_6_12 = fmul i32 %input_0_load_13, i32 -0.202477" [matmul.cpp:51]   --->   Operation 1311 'fmul' 'mul_6_12' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1312 [2/5] (6.01ns)   --->   "%sum_124 = fadd i32 %sum_123, i32 %mul_7_11" [matmul.cpp:51]   --->   Operation 1312 'fadd' 'sum_124' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1313 [2/4] (4.67ns)   --->   "%mul_7_12 = fmul i32 %input_0_load_13, i32 0.182702" [matmul.cpp:51]   --->   Operation 1313 'fmul' 'mul_7_12' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1314 [2/5] (6.01ns)   --->   "%sum_140 = fadd i32 %sum_139, i32 %mul_8_11" [matmul.cpp:51]   --->   Operation 1314 'fadd' 'sum_140' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1315 [2/4] (4.67ns)   --->   "%mul_8_12 = fmul i32 %input_0_load_13, i32 0.450364" [matmul.cpp:51]   --->   Operation 1315 'fmul' 'mul_8_12' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1316 [2/5] (6.01ns)   --->   "%sum_156 = fadd i32 %sum_155, i32 %mul_9_11" [matmul.cpp:51]   --->   Operation 1316 'fadd' 'sum_156' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1317 [2/4] (4.67ns)   --->   "%mul_9_12 = fmul i32 %input_0_load_13, i32 0.565578" [matmul.cpp:51]   --->   Operation 1317 'fmul' 'mul_9_12' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.01>
ST_70 : Operation 1318 [1/5] (6.01ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul_12" [matmul.cpp:51]   --->   Operation 1318 'fadd' 'sum_12' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1319 [1/4] (4.67ns)   --->   "%mul_13 = fmul i32 %input_0_load_13, i32 -0.198713" [matmul.cpp:51]   --->   Operation 1319 'fmul' 'mul_13' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1320 [1/5] (6.01ns)   --->   "%sum_28 = fadd i32 %sum_27, i32 %mul_1_11" [matmul.cpp:51]   --->   Operation 1320 'fadd' 'sum_28' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1321 [1/4] (4.67ns)   --->   "%mul_1_12 = fmul i32 %input_0_load_13, i32 1.23243" [matmul.cpp:51]   --->   Operation 1321 'fmul' 'mul_1_12' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1322 [1/5] (6.01ns)   --->   "%sum_44 = fadd i32 %sum_43, i32 %mul_2_11" [matmul.cpp:51]   --->   Operation 1322 'fadd' 'sum_44' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1323 [1/4] (4.67ns)   --->   "%mul_2_12 = fmul i32 %input_0_load_13, i32 -1.08149" [matmul.cpp:51]   --->   Operation 1323 'fmul' 'mul_2_12' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1324 [1/5] (6.01ns)   --->   "%sum_60 = fadd i32 %sum_59, i32 %mul_3_11" [matmul.cpp:51]   --->   Operation 1324 'fadd' 'sum_60' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1325 [1/4] (4.67ns)   --->   "%mul_3_12 = fmul i32 %input_0_load_13, i32 -0.371744" [matmul.cpp:51]   --->   Operation 1325 'fmul' 'mul_3_12' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1326 [1/5] (6.01ns)   --->   "%sum_76 = fadd i32 %sum_75, i32 %mul_4_11" [matmul.cpp:51]   --->   Operation 1326 'fadd' 'sum_76' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1327 [1/4] (4.67ns)   --->   "%mul_4_12 = fmul i32 %input_0_load_13, i32 -0.150068" [matmul.cpp:51]   --->   Operation 1327 'fmul' 'mul_4_12' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1328 [1/5] (6.01ns)   --->   "%sum_92 = fadd i32 %sum_91, i32 %mul_5_11" [matmul.cpp:51]   --->   Operation 1328 'fadd' 'sum_92' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1329 [1/4] (4.67ns)   --->   "%mul_5_12 = fmul i32 %input_0_load_13, i32 0.248642" [matmul.cpp:51]   --->   Operation 1329 'fmul' 'mul_5_12' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1330 [1/5] (6.01ns)   --->   "%sum_108 = fadd i32 %sum_107, i32 %mul_6_11" [matmul.cpp:51]   --->   Operation 1330 'fadd' 'sum_108' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1331 [1/4] (4.67ns)   --->   "%mul_6_12 = fmul i32 %input_0_load_13, i32 -0.202477" [matmul.cpp:51]   --->   Operation 1331 'fmul' 'mul_6_12' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1332 [1/5] (6.01ns)   --->   "%sum_124 = fadd i32 %sum_123, i32 %mul_7_11" [matmul.cpp:51]   --->   Operation 1332 'fadd' 'sum_124' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1333 [1/4] (4.67ns)   --->   "%mul_7_12 = fmul i32 %input_0_load_13, i32 0.182702" [matmul.cpp:51]   --->   Operation 1333 'fmul' 'mul_7_12' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1334 [1/5] (6.01ns)   --->   "%sum_140 = fadd i32 %sum_139, i32 %mul_8_11" [matmul.cpp:51]   --->   Operation 1334 'fadd' 'sum_140' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1335 [1/4] (4.67ns)   --->   "%mul_8_12 = fmul i32 %input_0_load_13, i32 0.450364" [matmul.cpp:51]   --->   Operation 1335 'fmul' 'mul_8_12' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1336 [1/5] (6.01ns)   --->   "%sum_156 = fadd i32 %sum_155, i32 %mul_9_11" [matmul.cpp:51]   --->   Operation 1336 'fadd' 'sum_156' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1337 [1/4] (4.67ns)   --->   "%mul_9_12 = fmul i32 %input_0_load_13, i32 0.565578" [matmul.cpp:51]   --->   Operation 1337 'fmul' 'mul_9_12' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.31>
ST_71 : Operation 1338 [5/5] (6.31ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %mul_13" [matmul.cpp:51]   --->   Operation 1338 'fadd' 'sum_13' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1339 [1/1] (0.00ns)   --->   "%input_0_addr_14 = getelementptr i32 %input_0, i64 0, i64 14" [matmul.cpp:51]   --->   Operation 1339 'getelementptr' 'input_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1340 [2/2] (0.79ns)   --->   "%input_0_load_14 = load i4 %input_0_addr_14" [matmul.cpp:51]   --->   Operation 1340 'load' 'input_0_load_14' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_71 : Operation 1341 [5/5] (6.31ns)   --->   "%sum_29 = fadd i32 %sum_28, i32 %mul_1_12" [matmul.cpp:51]   --->   Operation 1341 'fadd' 'sum_29' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1342 [5/5] (6.31ns)   --->   "%sum_45 = fadd i32 %sum_44, i32 %mul_2_12" [matmul.cpp:51]   --->   Operation 1342 'fadd' 'sum_45' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1343 [5/5] (6.31ns)   --->   "%sum_61 = fadd i32 %sum_60, i32 %mul_3_12" [matmul.cpp:51]   --->   Operation 1343 'fadd' 'sum_61' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1344 [5/5] (6.31ns)   --->   "%sum_77 = fadd i32 %sum_76, i32 %mul_4_12" [matmul.cpp:51]   --->   Operation 1344 'fadd' 'sum_77' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1345 [5/5] (6.31ns)   --->   "%sum_93 = fadd i32 %sum_92, i32 %mul_5_12" [matmul.cpp:51]   --->   Operation 1345 'fadd' 'sum_93' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1346 [5/5] (6.31ns)   --->   "%sum_109 = fadd i32 %sum_108, i32 %mul_6_12" [matmul.cpp:51]   --->   Operation 1346 'fadd' 'sum_109' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1347 [5/5] (6.31ns)   --->   "%sum_125 = fadd i32 %sum_124, i32 %mul_7_12" [matmul.cpp:51]   --->   Operation 1347 'fadd' 'sum_125' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1348 [5/5] (6.31ns)   --->   "%sum_141 = fadd i32 %sum_140, i32 %mul_8_12" [matmul.cpp:51]   --->   Operation 1348 'fadd' 'sum_141' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1349 [5/5] (6.31ns)   --->   "%sum_157 = fadd i32 %sum_156, i32 %mul_9_12" [matmul.cpp:51]   --->   Operation 1349 'fadd' 'sum_157' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.01>
ST_72 : Operation 1350 [4/5] (6.01ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %mul_13" [matmul.cpp:51]   --->   Operation 1350 'fadd' 'sum_13' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1351 [1/2] (0.79ns)   --->   "%input_0_load_14 = load i4 %input_0_addr_14" [matmul.cpp:51]   --->   Operation 1351 'load' 'input_0_load_14' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_72 : Operation 1352 [4/4] (4.96ns)   --->   "%mul_14 = fmul i32 %input_0_load_14, i32 -0.525097" [matmul.cpp:51]   --->   Operation 1352 'fmul' 'mul_14' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1353 [4/5] (6.01ns)   --->   "%sum_29 = fadd i32 %sum_28, i32 %mul_1_12" [matmul.cpp:51]   --->   Operation 1353 'fadd' 'sum_29' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1354 [4/4] (4.96ns)   --->   "%mul_1_13 = fmul i32 %input_0_load_14, i32 -1.50084" [matmul.cpp:51]   --->   Operation 1354 'fmul' 'mul_1_13' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1355 [4/5] (6.01ns)   --->   "%sum_45 = fadd i32 %sum_44, i32 %mul_2_12" [matmul.cpp:51]   --->   Operation 1355 'fadd' 'sum_45' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1356 [4/4] (4.96ns)   --->   "%mul_2_13 = fmul i32 %input_0_load_14, i32 -0.401301" [matmul.cpp:51]   --->   Operation 1356 'fmul' 'mul_2_13' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1357 [4/5] (6.01ns)   --->   "%sum_61 = fadd i32 %sum_60, i32 %mul_3_12" [matmul.cpp:51]   --->   Operation 1357 'fadd' 'sum_61' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1358 [4/4] (4.96ns)   --->   "%mul_3_13 = fmul i32 %input_0_load_14, i32 1.14401" [matmul.cpp:51]   --->   Operation 1358 'fmul' 'mul_3_13' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1359 [4/5] (6.01ns)   --->   "%sum_77 = fadd i32 %sum_76, i32 %mul_4_12" [matmul.cpp:51]   --->   Operation 1359 'fadd' 'sum_77' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1360 [4/4] (4.96ns)   --->   "%mul_4_13 = fmul i32 %input_0_load_14, i32 -0.097466" [matmul.cpp:51]   --->   Operation 1360 'fmul' 'mul_4_13' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1361 [4/5] (6.01ns)   --->   "%sum_93 = fadd i32 %sum_92, i32 %mul_5_12" [matmul.cpp:51]   --->   Operation 1361 'fadd' 'sum_93' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1362 [4/4] (4.96ns)   --->   "%mul_5_13 = fmul i32 %input_0_load_14, i32 0.461262" [matmul.cpp:51]   --->   Operation 1362 'fmul' 'mul_5_13' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1363 [4/5] (6.01ns)   --->   "%sum_109 = fadd i32 %sum_108, i32 %mul_6_12" [matmul.cpp:51]   --->   Operation 1363 'fadd' 'sum_109' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1364 [4/4] (4.96ns)   --->   "%mul_6_13 = fmul i32 %input_0_load_14, i32 0.90643" [matmul.cpp:51]   --->   Operation 1364 'fmul' 'mul_6_13' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1365 [4/5] (6.01ns)   --->   "%sum_125 = fadd i32 %sum_124, i32 %mul_7_12" [matmul.cpp:51]   --->   Operation 1365 'fadd' 'sum_125' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1366 [4/4] (4.96ns)   --->   "%mul_7_13 = fmul i32 %input_0_load_14, i32 0.804182" [matmul.cpp:51]   --->   Operation 1366 'fmul' 'mul_7_13' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1367 [4/5] (6.01ns)   --->   "%sum_141 = fadd i32 %sum_140, i32 %mul_8_12" [matmul.cpp:51]   --->   Operation 1367 'fadd' 'sum_141' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1368 [4/4] (4.96ns)   --->   "%mul_8_13 = fmul i32 %input_0_load_14, i32 0.484541" [matmul.cpp:51]   --->   Operation 1368 'fmul' 'mul_8_13' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1369 [4/5] (6.01ns)   --->   "%sum_157 = fadd i32 %sum_156, i32 %mul_9_12" [matmul.cpp:51]   --->   Operation 1369 'fadd' 'sum_157' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1370 [4/4] (4.96ns)   --->   "%mul_9_13 = fmul i32 %input_0_load_14, i32 -0.0929994" [matmul.cpp:51]   --->   Operation 1370 'fmul' 'mul_9_13' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.01>
ST_73 : Operation 1371 [3/5] (6.01ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %mul_13" [matmul.cpp:51]   --->   Operation 1371 'fadd' 'sum_13' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1372 [3/4] (4.67ns)   --->   "%mul_14 = fmul i32 %input_0_load_14, i32 -0.525097" [matmul.cpp:51]   --->   Operation 1372 'fmul' 'mul_14' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1373 [3/5] (6.01ns)   --->   "%sum_29 = fadd i32 %sum_28, i32 %mul_1_12" [matmul.cpp:51]   --->   Operation 1373 'fadd' 'sum_29' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1374 [3/4] (4.67ns)   --->   "%mul_1_13 = fmul i32 %input_0_load_14, i32 -1.50084" [matmul.cpp:51]   --->   Operation 1374 'fmul' 'mul_1_13' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1375 [3/5] (6.01ns)   --->   "%sum_45 = fadd i32 %sum_44, i32 %mul_2_12" [matmul.cpp:51]   --->   Operation 1375 'fadd' 'sum_45' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1376 [3/4] (4.67ns)   --->   "%mul_2_13 = fmul i32 %input_0_load_14, i32 -0.401301" [matmul.cpp:51]   --->   Operation 1376 'fmul' 'mul_2_13' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1377 [3/5] (6.01ns)   --->   "%sum_61 = fadd i32 %sum_60, i32 %mul_3_12" [matmul.cpp:51]   --->   Operation 1377 'fadd' 'sum_61' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1378 [3/4] (4.67ns)   --->   "%mul_3_13 = fmul i32 %input_0_load_14, i32 1.14401" [matmul.cpp:51]   --->   Operation 1378 'fmul' 'mul_3_13' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1379 [3/5] (6.01ns)   --->   "%sum_77 = fadd i32 %sum_76, i32 %mul_4_12" [matmul.cpp:51]   --->   Operation 1379 'fadd' 'sum_77' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1380 [3/4] (4.67ns)   --->   "%mul_4_13 = fmul i32 %input_0_load_14, i32 -0.097466" [matmul.cpp:51]   --->   Operation 1380 'fmul' 'mul_4_13' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1381 [3/5] (6.01ns)   --->   "%sum_93 = fadd i32 %sum_92, i32 %mul_5_12" [matmul.cpp:51]   --->   Operation 1381 'fadd' 'sum_93' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1382 [3/4] (4.67ns)   --->   "%mul_5_13 = fmul i32 %input_0_load_14, i32 0.461262" [matmul.cpp:51]   --->   Operation 1382 'fmul' 'mul_5_13' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1383 [3/5] (6.01ns)   --->   "%sum_109 = fadd i32 %sum_108, i32 %mul_6_12" [matmul.cpp:51]   --->   Operation 1383 'fadd' 'sum_109' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1384 [3/4] (4.67ns)   --->   "%mul_6_13 = fmul i32 %input_0_load_14, i32 0.90643" [matmul.cpp:51]   --->   Operation 1384 'fmul' 'mul_6_13' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1385 [3/5] (6.01ns)   --->   "%sum_125 = fadd i32 %sum_124, i32 %mul_7_12" [matmul.cpp:51]   --->   Operation 1385 'fadd' 'sum_125' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1386 [3/4] (4.67ns)   --->   "%mul_7_13 = fmul i32 %input_0_load_14, i32 0.804182" [matmul.cpp:51]   --->   Operation 1386 'fmul' 'mul_7_13' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1387 [3/5] (6.01ns)   --->   "%sum_141 = fadd i32 %sum_140, i32 %mul_8_12" [matmul.cpp:51]   --->   Operation 1387 'fadd' 'sum_141' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1388 [3/4] (4.67ns)   --->   "%mul_8_13 = fmul i32 %input_0_load_14, i32 0.484541" [matmul.cpp:51]   --->   Operation 1388 'fmul' 'mul_8_13' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1389 [3/5] (6.01ns)   --->   "%sum_157 = fadd i32 %sum_156, i32 %mul_9_12" [matmul.cpp:51]   --->   Operation 1389 'fadd' 'sum_157' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1390 [3/4] (4.67ns)   --->   "%mul_9_13 = fmul i32 %input_0_load_14, i32 -0.0929994" [matmul.cpp:51]   --->   Operation 1390 'fmul' 'mul_9_13' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.01>
ST_74 : Operation 1391 [2/5] (6.01ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %mul_13" [matmul.cpp:51]   --->   Operation 1391 'fadd' 'sum_13' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1392 [2/4] (4.67ns)   --->   "%mul_14 = fmul i32 %input_0_load_14, i32 -0.525097" [matmul.cpp:51]   --->   Operation 1392 'fmul' 'mul_14' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1393 [2/5] (6.01ns)   --->   "%sum_29 = fadd i32 %sum_28, i32 %mul_1_12" [matmul.cpp:51]   --->   Operation 1393 'fadd' 'sum_29' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1394 [2/4] (4.67ns)   --->   "%mul_1_13 = fmul i32 %input_0_load_14, i32 -1.50084" [matmul.cpp:51]   --->   Operation 1394 'fmul' 'mul_1_13' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1395 [2/5] (6.01ns)   --->   "%sum_45 = fadd i32 %sum_44, i32 %mul_2_12" [matmul.cpp:51]   --->   Operation 1395 'fadd' 'sum_45' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1396 [2/4] (4.67ns)   --->   "%mul_2_13 = fmul i32 %input_0_load_14, i32 -0.401301" [matmul.cpp:51]   --->   Operation 1396 'fmul' 'mul_2_13' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1397 [2/5] (6.01ns)   --->   "%sum_61 = fadd i32 %sum_60, i32 %mul_3_12" [matmul.cpp:51]   --->   Operation 1397 'fadd' 'sum_61' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1398 [2/4] (4.67ns)   --->   "%mul_3_13 = fmul i32 %input_0_load_14, i32 1.14401" [matmul.cpp:51]   --->   Operation 1398 'fmul' 'mul_3_13' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1399 [2/5] (6.01ns)   --->   "%sum_77 = fadd i32 %sum_76, i32 %mul_4_12" [matmul.cpp:51]   --->   Operation 1399 'fadd' 'sum_77' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1400 [2/4] (4.67ns)   --->   "%mul_4_13 = fmul i32 %input_0_load_14, i32 -0.097466" [matmul.cpp:51]   --->   Operation 1400 'fmul' 'mul_4_13' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1401 [2/5] (6.01ns)   --->   "%sum_93 = fadd i32 %sum_92, i32 %mul_5_12" [matmul.cpp:51]   --->   Operation 1401 'fadd' 'sum_93' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1402 [2/4] (4.67ns)   --->   "%mul_5_13 = fmul i32 %input_0_load_14, i32 0.461262" [matmul.cpp:51]   --->   Operation 1402 'fmul' 'mul_5_13' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1403 [2/5] (6.01ns)   --->   "%sum_109 = fadd i32 %sum_108, i32 %mul_6_12" [matmul.cpp:51]   --->   Operation 1403 'fadd' 'sum_109' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1404 [2/4] (4.67ns)   --->   "%mul_6_13 = fmul i32 %input_0_load_14, i32 0.90643" [matmul.cpp:51]   --->   Operation 1404 'fmul' 'mul_6_13' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1405 [2/5] (6.01ns)   --->   "%sum_125 = fadd i32 %sum_124, i32 %mul_7_12" [matmul.cpp:51]   --->   Operation 1405 'fadd' 'sum_125' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1406 [2/4] (4.67ns)   --->   "%mul_7_13 = fmul i32 %input_0_load_14, i32 0.804182" [matmul.cpp:51]   --->   Operation 1406 'fmul' 'mul_7_13' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1407 [2/5] (6.01ns)   --->   "%sum_141 = fadd i32 %sum_140, i32 %mul_8_12" [matmul.cpp:51]   --->   Operation 1407 'fadd' 'sum_141' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1408 [2/4] (4.67ns)   --->   "%mul_8_13 = fmul i32 %input_0_load_14, i32 0.484541" [matmul.cpp:51]   --->   Operation 1408 'fmul' 'mul_8_13' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1409 [2/5] (6.01ns)   --->   "%sum_157 = fadd i32 %sum_156, i32 %mul_9_12" [matmul.cpp:51]   --->   Operation 1409 'fadd' 'sum_157' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1410 [2/4] (4.67ns)   --->   "%mul_9_13 = fmul i32 %input_0_load_14, i32 -0.0929994" [matmul.cpp:51]   --->   Operation 1410 'fmul' 'mul_9_13' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.01>
ST_75 : Operation 1411 [1/5] (6.01ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %mul_13" [matmul.cpp:51]   --->   Operation 1411 'fadd' 'sum_13' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1412 [1/4] (4.67ns)   --->   "%mul_14 = fmul i32 %input_0_load_14, i32 -0.525097" [matmul.cpp:51]   --->   Operation 1412 'fmul' 'mul_14' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1413 [1/5] (6.01ns)   --->   "%sum_29 = fadd i32 %sum_28, i32 %mul_1_12" [matmul.cpp:51]   --->   Operation 1413 'fadd' 'sum_29' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1414 [1/4] (4.67ns)   --->   "%mul_1_13 = fmul i32 %input_0_load_14, i32 -1.50084" [matmul.cpp:51]   --->   Operation 1414 'fmul' 'mul_1_13' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1415 [1/5] (6.01ns)   --->   "%sum_45 = fadd i32 %sum_44, i32 %mul_2_12" [matmul.cpp:51]   --->   Operation 1415 'fadd' 'sum_45' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1416 [1/4] (4.67ns)   --->   "%mul_2_13 = fmul i32 %input_0_load_14, i32 -0.401301" [matmul.cpp:51]   --->   Operation 1416 'fmul' 'mul_2_13' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1417 [1/5] (6.01ns)   --->   "%sum_61 = fadd i32 %sum_60, i32 %mul_3_12" [matmul.cpp:51]   --->   Operation 1417 'fadd' 'sum_61' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1418 [1/4] (4.67ns)   --->   "%mul_3_13 = fmul i32 %input_0_load_14, i32 1.14401" [matmul.cpp:51]   --->   Operation 1418 'fmul' 'mul_3_13' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1419 [1/5] (6.01ns)   --->   "%sum_77 = fadd i32 %sum_76, i32 %mul_4_12" [matmul.cpp:51]   --->   Operation 1419 'fadd' 'sum_77' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1420 [1/4] (4.67ns)   --->   "%mul_4_13 = fmul i32 %input_0_load_14, i32 -0.097466" [matmul.cpp:51]   --->   Operation 1420 'fmul' 'mul_4_13' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1421 [1/5] (6.01ns)   --->   "%sum_93 = fadd i32 %sum_92, i32 %mul_5_12" [matmul.cpp:51]   --->   Operation 1421 'fadd' 'sum_93' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1422 [1/4] (4.67ns)   --->   "%mul_5_13 = fmul i32 %input_0_load_14, i32 0.461262" [matmul.cpp:51]   --->   Operation 1422 'fmul' 'mul_5_13' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1423 [1/5] (6.01ns)   --->   "%sum_109 = fadd i32 %sum_108, i32 %mul_6_12" [matmul.cpp:51]   --->   Operation 1423 'fadd' 'sum_109' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1424 [1/4] (4.67ns)   --->   "%mul_6_13 = fmul i32 %input_0_load_14, i32 0.90643" [matmul.cpp:51]   --->   Operation 1424 'fmul' 'mul_6_13' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1425 [1/5] (6.01ns)   --->   "%sum_125 = fadd i32 %sum_124, i32 %mul_7_12" [matmul.cpp:51]   --->   Operation 1425 'fadd' 'sum_125' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1426 [1/4] (4.67ns)   --->   "%mul_7_13 = fmul i32 %input_0_load_14, i32 0.804182" [matmul.cpp:51]   --->   Operation 1426 'fmul' 'mul_7_13' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1427 [1/5] (6.01ns)   --->   "%sum_141 = fadd i32 %sum_140, i32 %mul_8_12" [matmul.cpp:51]   --->   Operation 1427 'fadd' 'sum_141' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1428 [1/4] (4.67ns)   --->   "%mul_8_13 = fmul i32 %input_0_load_14, i32 0.484541" [matmul.cpp:51]   --->   Operation 1428 'fmul' 'mul_8_13' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1429 [1/5] (6.01ns)   --->   "%sum_157 = fadd i32 %sum_156, i32 %mul_9_12" [matmul.cpp:51]   --->   Operation 1429 'fadd' 'sum_157' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1430 [1/4] (4.67ns)   --->   "%mul_9_13 = fmul i32 %input_0_load_14, i32 -0.0929994" [matmul.cpp:51]   --->   Operation 1430 'fmul' 'mul_9_13' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.31>
ST_76 : Operation 1431 [5/5] (6.31ns)   --->   "%sum_14 = fadd i32 %sum_13, i32 %mul_14" [matmul.cpp:51]   --->   Operation 1431 'fadd' 'sum_14' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1432 [1/1] (0.00ns)   --->   "%input_0_addr_15 = getelementptr i32 %input_0, i64 0, i64 15" [matmul.cpp:51]   --->   Operation 1432 'getelementptr' 'input_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1433 [2/2] (0.79ns)   --->   "%input_0_load_15 = load i4 %input_0_addr_15" [matmul.cpp:51]   --->   Operation 1433 'load' 'input_0_load_15' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_76 : Operation 1434 [5/5] (6.31ns)   --->   "%sum_30 = fadd i32 %sum_29, i32 %mul_1_13" [matmul.cpp:51]   --->   Operation 1434 'fadd' 'sum_30' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1435 [5/5] (6.31ns)   --->   "%sum_46 = fadd i32 %sum_45, i32 %mul_2_13" [matmul.cpp:51]   --->   Operation 1435 'fadd' 'sum_46' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1436 [5/5] (6.31ns)   --->   "%sum_62 = fadd i32 %sum_61, i32 %mul_3_13" [matmul.cpp:51]   --->   Operation 1436 'fadd' 'sum_62' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1437 [5/5] (6.31ns)   --->   "%sum_78 = fadd i32 %sum_77, i32 %mul_4_13" [matmul.cpp:51]   --->   Operation 1437 'fadd' 'sum_78' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1438 [5/5] (6.31ns)   --->   "%sum_94 = fadd i32 %sum_93, i32 %mul_5_13" [matmul.cpp:51]   --->   Operation 1438 'fadd' 'sum_94' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1439 [5/5] (6.31ns)   --->   "%sum_110 = fadd i32 %sum_109, i32 %mul_6_13" [matmul.cpp:51]   --->   Operation 1439 'fadd' 'sum_110' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1440 [5/5] (6.31ns)   --->   "%sum_126 = fadd i32 %sum_125, i32 %mul_7_13" [matmul.cpp:51]   --->   Operation 1440 'fadd' 'sum_126' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1441 [5/5] (6.31ns)   --->   "%sum_142 = fadd i32 %sum_141, i32 %mul_8_13" [matmul.cpp:51]   --->   Operation 1441 'fadd' 'sum_142' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1442 [5/5] (6.31ns)   --->   "%sum_158 = fadd i32 %sum_157, i32 %mul_9_13" [matmul.cpp:51]   --->   Operation 1442 'fadd' 'sum_158' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.01>
ST_77 : Operation 1443 [4/5] (6.01ns)   --->   "%sum_14 = fadd i32 %sum_13, i32 %mul_14" [matmul.cpp:51]   --->   Operation 1443 'fadd' 'sum_14' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1444 [1/2] (0.79ns)   --->   "%input_0_load_15 = load i4 %input_0_addr_15" [matmul.cpp:51]   --->   Operation 1444 'load' 'input_0_load_15' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_77 : Operation 1445 [4/4] (4.96ns)   --->   "%mul_15 = fmul i32 %input_0_load_15, i32 -0.919273" [matmul.cpp:51]   --->   Operation 1445 'fmul' 'mul_15' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1446 [4/5] (6.01ns)   --->   "%sum_30 = fadd i32 %sum_29, i32 %mul_1_13" [matmul.cpp:51]   --->   Operation 1446 'fadd' 'sum_30' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1447 [4/4] (4.96ns)   --->   "%mul_1_14 = fmul i32 %input_0_load_15, i32 -2.10745" [matmul.cpp:51]   --->   Operation 1447 'fmul' 'mul_1_14' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1448 [4/5] (6.01ns)   --->   "%sum_46 = fadd i32 %sum_45, i32 %mul_2_13" [matmul.cpp:51]   --->   Operation 1448 'fadd' 'sum_46' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1449 [4/4] (4.96ns)   --->   "%mul_2_14 = fmul i32 %input_0_load_15, i32 1.3661" [matmul.cpp:51]   --->   Operation 1449 'fmul' 'mul_2_14' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1450 [4/5] (6.01ns)   --->   "%sum_62 = fadd i32 %sum_61, i32 %mul_3_13" [matmul.cpp:51]   --->   Operation 1450 'fadd' 'sum_62' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1451 [4/4] (4.96ns)   --->   "%mul_3_14 = fmul i32 %input_0_load_15, i32 -0.0888473" [matmul.cpp:51]   --->   Operation 1451 'fmul' 'mul_3_14' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1452 [4/5] (6.01ns)   --->   "%sum_78 = fadd i32 %sum_77, i32 %mul_4_13" [matmul.cpp:51]   --->   Operation 1452 'fadd' 'sum_78' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1453 [4/4] (4.96ns)   --->   "%mul_4_14 = fmul i32 %input_0_load_15, i32 0.171541" [matmul.cpp:51]   --->   Operation 1453 'fmul' 'mul_4_14' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1454 [4/5] (6.01ns)   --->   "%sum_94 = fadd i32 %sum_93, i32 %mul_5_13" [matmul.cpp:51]   --->   Operation 1454 'fadd' 'sum_94' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1455 [4/4] (4.96ns)   --->   "%mul_5_14 = fmul i32 %input_0_load_15, i32 0.938245" [matmul.cpp:51]   --->   Operation 1455 'fmul' 'mul_5_14' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1456 [4/5] (6.01ns)   --->   "%sum_110 = fadd i32 %sum_109, i32 %mul_6_13" [matmul.cpp:51]   --->   Operation 1456 'fadd' 'sum_110' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1457 [4/4] (4.96ns)   --->   "%mul_6_14 = fmul i32 %input_0_load_15, i32 -0.787795" [matmul.cpp:51]   --->   Operation 1457 'fmul' 'mul_6_14' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1458 [4/5] (6.01ns)   --->   "%sum_126 = fadd i32 %sum_125, i32 %mul_7_13" [matmul.cpp:51]   --->   Operation 1458 'fadd' 'sum_126' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1459 [4/4] (4.96ns)   --->   "%mul_7_14 = fmul i32 %input_0_load_15, i32 -2.35502" [matmul.cpp:51]   --->   Operation 1459 'fmul' 'mul_7_14' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1460 [4/5] (6.01ns)   --->   "%sum_142 = fadd i32 %sum_141, i32 %mul_8_13" [matmul.cpp:51]   --->   Operation 1460 'fadd' 'sum_142' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1461 [4/4] (4.96ns)   --->   "%mul_8_14 = fmul i32 %input_0_load_15, i32 -0.28727" [matmul.cpp:51]   --->   Operation 1461 'fmul' 'mul_8_14' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1462 [4/5] (6.01ns)   --->   "%sum_158 = fadd i32 %sum_157, i32 %mul_9_13" [matmul.cpp:51]   --->   Operation 1462 'fadd' 'sum_158' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1463 [4/4] (4.96ns)   --->   "%mul_9_14 = fmul i32 %input_0_load_15, i32 1.22274" [matmul.cpp:51]   --->   Operation 1463 'fmul' 'mul_9_14' <Predicate = true> <Delay = 4.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.01>
ST_78 : Operation 1464 [3/5] (6.01ns)   --->   "%sum_14 = fadd i32 %sum_13, i32 %mul_14" [matmul.cpp:51]   --->   Operation 1464 'fadd' 'sum_14' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1465 [3/4] (4.67ns)   --->   "%mul_15 = fmul i32 %input_0_load_15, i32 -0.919273" [matmul.cpp:51]   --->   Operation 1465 'fmul' 'mul_15' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1466 [3/5] (6.01ns)   --->   "%sum_30 = fadd i32 %sum_29, i32 %mul_1_13" [matmul.cpp:51]   --->   Operation 1466 'fadd' 'sum_30' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1467 [3/4] (4.67ns)   --->   "%mul_1_14 = fmul i32 %input_0_load_15, i32 -2.10745" [matmul.cpp:51]   --->   Operation 1467 'fmul' 'mul_1_14' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1468 [3/5] (6.01ns)   --->   "%sum_46 = fadd i32 %sum_45, i32 %mul_2_13" [matmul.cpp:51]   --->   Operation 1468 'fadd' 'sum_46' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1469 [3/4] (4.67ns)   --->   "%mul_2_14 = fmul i32 %input_0_load_15, i32 1.3661" [matmul.cpp:51]   --->   Operation 1469 'fmul' 'mul_2_14' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1470 [3/5] (6.01ns)   --->   "%sum_62 = fadd i32 %sum_61, i32 %mul_3_13" [matmul.cpp:51]   --->   Operation 1470 'fadd' 'sum_62' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1471 [3/4] (4.67ns)   --->   "%mul_3_14 = fmul i32 %input_0_load_15, i32 -0.0888473" [matmul.cpp:51]   --->   Operation 1471 'fmul' 'mul_3_14' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1472 [3/5] (6.01ns)   --->   "%sum_78 = fadd i32 %sum_77, i32 %mul_4_13" [matmul.cpp:51]   --->   Operation 1472 'fadd' 'sum_78' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1473 [3/4] (4.67ns)   --->   "%mul_4_14 = fmul i32 %input_0_load_15, i32 0.171541" [matmul.cpp:51]   --->   Operation 1473 'fmul' 'mul_4_14' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1474 [3/5] (6.01ns)   --->   "%sum_94 = fadd i32 %sum_93, i32 %mul_5_13" [matmul.cpp:51]   --->   Operation 1474 'fadd' 'sum_94' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1475 [3/4] (4.67ns)   --->   "%mul_5_14 = fmul i32 %input_0_load_15, i32 0.938245" [matmul.cpp:51]   --->   Operation 1475 'fmul' 'mul_5_14' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1476 [3/5] (6.01ns)   --->   "%sum_110 = fadd i32 %sum_109, i32 %mul_6_13" [matmul.cpp:51]   --->   Operation 1476 'fadd' 'sum_110' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1477 [3/4] (4.67ns)   --->   "%mul_6_14 = fmul i32 %input_0_load_15, i32 -0.787795" [matmul.cpp:51]   --->   Operation 1477 'fmul' 'mul_6_14' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1478 [3/5] (6.01ns)   --->   "%sum_126 = fadd i32 %sum_125, i32 %mul_7_13" [matmul.cpp:51]   --->   Operation 1478 'fadd' 'sum_126' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1479 [3/4] (4.67ns)   --->   "%mul_7_14 = fmul i32 %input_0_load_15, i32 -2.35502" [matmul.cpp:51]   --->   Operation 1479 'fmul' 'mul_7_14' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1480 [3/5] (6.01ns)   --->   "%sum_142 = fadd i32 %sum_141, i32 %mul_8_13" [matmul.cpp:51]   --->   Operation 1480 'fadd' 'sum_142' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1481 [3/4] (4.67ns)   --->   "%mul_8_14 = fmul i32 %input_0_load_15, i32 -0.28727" [matmul.cpp:51]   --->   Operation 1481 'fmul' 'mul_8_14' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1482 [3/5] (6.01ns)   --->   "%sum_158 = fadd i32 %sum_157, i32 %mul_9_13" [matmul.cpp:51]   --->   Operation 1482 'fadd' 'sum_158' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1483 [3/4] (4.67ns)   --->   "%mul_9_14 = fmul i32 %input_0_load_15, i32 1.22274" [matmul.cpp:51]   --->   Operation 1483 'fmul' 'mul_9_14' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.01>
ST_79 : Operation 1484 [2/5] (6.01ns)   --->   "%sum_14 = fadd i32 %sum_13, i32 %mul_14" [matmul.cpp:51]   --->   Operation 1484 'fadd' 'sum_14' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1485 [2/4] (4.67ns)   --->   "%mul_15 = fmul i32 %input_0_load_15, i32 -0.919273" [matmul.cpp:51]   --->   Operation 1485 'fmul' 'mul_15' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1486 [2/5] (6.01ns)   --->   "%sum_30 = fadd i32 %sum_29, i32 %mul_1_13" [matmul.cpp:51]   --->   Operation 1486 'fadd' 'sum_30' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1487 [2/4] (4.67ns)   --->   "%mul_1_14 = fmul i32 %input_0_load_15, i32 -2.10745" [matmul.cpp:51]   --->   Operation 1487 'fmul' 'mul_1_14' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1488 [2/5] (6.01ns)   --->   "%sum_46 = fadd i32 %sum_45, i32 %mul_2_13" [matmul.cpp:51]   --->   Operation 1488 'fadd' 'sum_46' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1489 [2/4] (4.67ns)   --->   "%mul_2_14 = fmul i32 %input_0_load_15, i32 1.3661" [matmul.cpp:51]   --->   Operation 1489 'fmul' 'mul_2_14' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1490 [2/5] (6.01ns)   --->   "%sum_62 = fadd i32 %sum_61, i32 %mul_3_13" [matmul.cpp:51]   --->   Operation 1490 'fadd' 'sum_62' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1491 [2/4] (4.67ns)   --->   "%mul_3_14 = fmul i32 %input_0_load_15, i32 -0.0888473" [matmul.cpp:51]   --->   Operation 1491 'fmul' 'mul_3_14' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1492 [2/5] (6.01ns)   --->   "%sum_78 = fadd i32 %sum_77, i32 %mul_4_13" [matmul.cpp:51]   --->   Operation 1492 'fadd' 'sum_78' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1493 [2/4] (4.67ns)   --->   "%mul_4_14 = fmul i32 %input_0_load_15, i32 0.171541" [matmul.cpp:51]   --->   Operation 1493 'fmul' 'mul_4_14' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1494 [2/5] (6.01ns)   --->   "%sum_94 = fadd i32 %sum_93, i32 %mul_5_13" [matmul.cpp:51]   --->   Operation 1494 'fadd' 'sum_94' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1495 [2/4] (4.67ns)   --->   "%mul_5_14 = fmul i32 %input_0_load_15, i32 0.938245" [matmul.cpp:51]   --->   Operation 1495 'fmul' 'mul_5_14' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1496 [2/5] (6.01ns)   --->   "%sum_110 = fadd i32 %sum_109, i32 %mul_6_13" [matmul.cpp:51]   --->   Operation 1496 'fadd' 'sum_110' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1497 [2/4] (4.67ns)   --->   "%mul_6_14 = fmul i32 %input_0_load_15, i32 -0.787795" [matmul.cpp:51]   --->   Operation 1497 'fmul' 'mul_6_14' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1498 [2/5] (6.01ns)   --->   "%sum_126 = fadd i32 %sum_125, i32 %mul_7_13" [matmul.cpp:51]   --->   Operation 1498 'fadd' 'sum_126' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1499 [2/4] (4.67ns)   --->   "%mul_7_14 = fmul i32 %input_0_load_15, i32 -2.35502" [matmul.cpp:51]   --->   Operation 1499 'fmul' 'mul_7_14' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1500 [2/5] (6.01ns)   --->   "%sum_142 = fadd i32 %sum_141, i32 %mul_8_13" [matmul.cpp:51]   --->   Operation 1500 'fadd' 'sum_142' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1501 [2/4] (4.67ns)   --->   "%mul_8_14 = fmul i32 %input_0_load_15, i32 -0.28727" [matmul.cpp:51]   --->   Operation 1501 'fmul' 'mul_8_14' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1502 [2/5] (6.01ns)   --->   "%sum_158 = fadd i32 %sum_157, i32 %mul_9_13" [matmul.cpp:51]   --->   Operation 1502 'fadd' 'sum_158' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1503 [2/4] (4.67ns)   --->   "%mul_9_14 = fmul i32 %input_0_load_15, i32 1.22274" [matmul.cpp:51]   --->   Operation 1503 'fmul' 'mul_9_14' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 6.01>
ST_80 : Operation 1504 [1/5] (6.01ns)   --->   "%sum_14 = fadd i32 %sum_13, i32 %mul_14" [matmul.cpp:51]   --->   Operation 1504 'fadd' 'sum_14' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1505 [1/4] (4.67ns)   --->   "%mul_15 = fmul i32 %input_0_load_15, i32 -0.919273" [matmul.cpp:51]   --->   Operation 1505 'fmul' 'mul_15' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1506 [1/5] (6.01ns)   --->   "%sum_30 = fadd i32 %sum_29, i32 %mul_1_13" [matmul.cpp:51]   --->   Operation 1506 'fadd' 'sum_30' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1507 [1/4] (4.67ns)   --->   "%mul_1_14 = fmul i32 %input_0_load_15, i32 -2.10745" [matmul.cpp:51]   --->   Operation 1507 'fmul' 'mul_1_14' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1508 [1/5] (6.01ns)   --->   "%sum_46 = fadd i32 %sum_45, i32 %mul_2_13" [matmul.cpp:51]   --->   Operation 1508 'fadd' 'sum_46' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1509 [1/4] (4.67ns)   --->   "%mul_2_14 = fmul i32 %input_0_load_15, i32 1.3661" [matmul.cpp:51]   --->   Operation 1509 'fmul' 'mul_2_14' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1510 [1/5] (6.01ns)   --->   "%sum_62 = fadd i32 %sum_61, i32 %mul_3_13" [matmul.cpp:51]   --->   Operation 1510 'fadd' 'sum_62' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1511 [1/4] (4.67ns)   --->   "%mul_3_14 = fmul i32 %input_0_load_15, i32 -0.0888473" [matmul.cpp:51]   --->   Operation 1511 'fmul' 'mul_3_14' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1512 [1/5] (6.01ns)   --->   "%sum_78 = fadd i32 %sum_77, i32 %mul_4_13" [matmul.cpp:51]   --->   Operation 1512 'fadd' 'sum_78' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1513 [1/4] (4.67ns)   --->   "%mul_4_14 = fmul i32 %input_0_load_15, i32 0.171541" [matmul.cpp:51]   --->   Operation 1513 'fmul' 'mul_4_14' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1514 [1/5] (6.01ns)   --->   "%sum_94 = fadd i32 %sum_93, i32 %mul_5_13" [matmul.cpp:51]   --->   Operation 1514 'fadd' 'sum_94' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1515 [1/4] (4.67ns)   --->   "%mul_5_14 = fmul i32 %input_0_load_15, i32 0.938245" [matmul.cpp:51]   --->   Operation 1515 'fmul' 'mul_5_14' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1516 [1/5] (6.01ns)   --->   "%sum_110 = fadd i32 %sum_109, i32 %mul_6_13" [matmul.cpp:51]   --->   Operation 1516 'fadd' 'sum_110' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1517 [1/4] (4.67ns)   --->   "%mul_6_14 = fmul i32 %input_0_load_15, i32 -0.787795" [matmul.cpp:51]   --->   Operation 1517 'fmul' 'mul_6_14' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1518 [1/5] (6.01ns)   --->   "%sum_126 = fadd i32 %sum_125, i32 %mul_7_13" [matmul.cpp:51]   --->   Operation 1518 'fadd' 'sum_126' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1519 [1/4] (4.67ns)   --->   "%mul_7_14 = fmul i32 %input_0_load_15, i32 -2.35502" [matmul.cpp:51]   --->   Operation 1519 'fmul' 'mul_7_14' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1520 [1/5] (6.01ns)   --->   "%sum_142 = fadd i32 %sum_141, i32 %mul_8_13" [matmul.cpp:51]   --->   Operation 1520 'fadd' 'sum_142' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1521 [1/4] (4.67ns)   --->   "%mul_8_14 = fmul i32 %input_0_load_15, i32 -0.28727" [matmul.cpp:51]   --->   Operation 1521 'fmul' 'mul_8_14' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1522 [1/5] (6.01ns)   --->   "%sum_158 = fadd i32 %sum_157, i32 %mul_9_13" [matmul.cpp:51]   --->   Operation 1522 'fadd' 'sum_158' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1523 [1/4] (4.67ns)   --->   "%mul_9_14 = fmul i32 %input_0_load_15, i32 1.22274" [matmul.cpp:51]   --->   Operation 1523 'fmul' 'mul_9_14' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.31>
ST_81 : Operation 1524 [5/5] (6.31ns)   --->   "%sum_15 = fadd i32 %sum_14, i32 %mul_15" [matmul.cpp:51]   --->   Operation 1524 'fadd' 'sum_15' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1525 [5/5] (6.31ns)   --->   "%sum_31 = fadd i32 %sum_30, i32 %mul_1_14" [matmul.cpp:51]   --->   Operation 1525 'fadd' 'sum_31' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1526 [5/5] (6.31ns)   --->   "%sum_47 = fadd i32 %sum_46, i32 %mul_2_14" [matmul.cpp:51]   --->   Operation 1526 'fadd' 'sum_47' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1527 [5/5] (6.31ns)   --->   "%sum_63 = fadd i32 %sum_62, i32 %mul_3_14" [matmul.cpp:51]   --->   Operation 1527 'fadd' 'sum_63' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1528 [5/5] (6.31ns)   --->   "%sum_79 = fadd i32 %sum_78, i32 %mul_4_14" [matmul.cpp:51]   --->   Operation 1528 'fadd' 'sum_79' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1529 [5/5] (6.31ns)   --->   "%sum_95 = fadd i32 %sum_94, i32 %mul_5_14" [matmul.cpp:51]   --->   Operation 1529 'fadd' 'sum_95' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1530 [5/5] (6.31ns)   --->   "%sum_111 = fadd i32 %sum_110, i32 %mul_6_14" [matmul.cpp:51]   --->   Operation 1530 'fadd' 'sum_111' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1531 [5/5] (6.31ns)   --->   "%sum_127 = fadd i32 %sum_126, i32 %mul_7_14" [matmul.cpp:51]   --->   Operation 1531 'fadd' 'sum_127' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1532 [5/5] (6.31ns)   --->   "%sum_143 = fadd i32 %sum_142, i32 %mul_8_14" [matmul.cpp:51]   --->   Operation 1532 'fadd' 'sum_143' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1533 [5/5] (6.31ns)   --->   "%sum_159 = fadd i32 %sum_158, i32 %mul_9_14" [matmul.cpp:51]   --->   Operation 1533 'fadd' 'sum_159' <Predicate = true> <Delay = 6.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.01>
ST_82 : Operation 1534 [4/5] (6.01ns)   --->   "%sum_15 = fadd i32 %sum_14, i32 %mul_15" [matmul.cpp:51]   --->   Operation 1534 'fadd' 'sum_15' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1535 [4/5] (6.01ns)   --->   "%sum_31 = fadd i32 %sum_30, i32 %mul_1_14" [matmul.cpp:51]   --->   Operation 1535 'fadd' 'sum_31' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1536 [4/5] (6.01ns)   --->   "%sum_47 = fadd i32 %sum_46, i32 %mul_2_14" [matmul.cpp:51]   --->   Operation 1536 'fadd' 'sum_47' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1537 [4/5] (6.01ns)   --->   "%sum_63 = fadd i32 %sum_62, i32 %mul_3_14" [matmul.cpp:51]   --->   Operation 1537 'fadd' 'sum_63' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1538 [4/5] (6.01ns)   --->   "%sum_79 = fadd i32 %sum_78, i32 %mul_4_14" [matmul.cpp:51]   --->   Operation 1538 'fadd' 'sum_79' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1539 [4/5] (6.01ns)   --->   "%sum_95 = fadd i32 %sum_94, i32 %mul_5_14" [matmul.cpp:51]   --->   Operation 1539 'fadd' 'sum_95' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1540 [4/5] (6.01ns)   --->   "%sum_111 = fadd i32 %sum_110, i32 %mul_6_14" [matmul.cpp:51]   --->   Operation 1540 'fadd' 'sum_111' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1541 [4/5] (6.01ns)   --->   "%sum_127 = fadd i32 %sum_126, i32 %mul_7_14" [matmul.cpp:51]   --->   Operation 1541 'fadd' 'sum_127' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1542 [4/5] (6.01ns)   --->   "%sum_143 = fadd i32 %sum_142, i32 %mul_8_14" [matmul.cpp:51]   --->   Operation 1542 'fadd' 'sum_143' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1543 [4/5] (6.01ns)   --->   "%sum_159 = fadd i32 %sum_158, i32 %mul_9_14" [matmul.cpp:51]   --->   Operation 1543 'fadd' 'sum_159' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.01>
ST_83 : Operation 1544 [3/5] (6.01ns)   --->   "%sum_15 = fadd i32 %sum_14, i32 %mul_15" [matmul.cpp:51]   --->   Operation 1544 'fadd' 'sum_15' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1545 [3/5] (6.01ns)   --->   "%sum_31 = fadd i32 %sum_30, i32 %mul_1_14" [matmul.cpp:51]   --->   Operation 1545 'fadd' 'sum_31' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1546 [3/5] (6.01ns)   --->   "%sum_47 = fadd i32 %sum_46, i32 %mul_2_14" [matmul.cpp:51]   --->   Operation 1546 'fadd' 'sum_47' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1547 [3/5] (6.01ns)   --->   "%sum_63 = fadd i32 %sum_62, i32 %mul_3_14" [matmul.cpp:51]   --->   Operation 1547 'fadd' 'sum_63' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1548 [3/5] (6.01ns)   --->   "%sum_79 = fadd i32 %sum_78, i32 %mul_4_14" [matmul.cpp:51]   --->   Operation 1548 'fadd' 'sum_79' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1549 [3/5] (6.01ns)   --->   "%sum_95 = fadd i32 %sum_94, i32 %mul_5_14" [matmul.cpp:51]   --->   Operation 1549 'fadd' 'sum_95' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1550 [3/5] (6.01ns)   --->   "%sum_111 = fadd i32 %sum_110, i32 %mul_6_14" [matmul.cpp:51]   --->   Operation 1550 'fadd' 'sum_111' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1551 [3/5] (6.01ns)   --->   "%sum_127 = fadd i32 %sum_126, i32 %mul_7_14" [matmul.cpp:51]   --->   Operation 1551 'fadd' 'sum_127' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1552 [3/5] (6.01ns)   --->   "%sum_143 = fadd i32 %sum_142, i32 %mul_8_14" [matmul.cpp:51]   --->   Operation 1552 'fadd' 'sum_143' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1553 [3/5] (6.01ns)   --->   "%sum_159 = fadd i32 %sum_158, i32 %mul_9_14" [matmul.cpp:51]   --->   Operation 1553 'fadd' 'sum_159' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.01>
ST_84 : Operation 1554 [2/5] (6.01ns)   --->   "%sum_15 = fadd i32 %sum_14, i32 %mul_15" [matmul.cpp:51]   --->   Operation 1554 'fadd' 'sum_15' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1555 [2/5] (6.01ns)   --->   "%sum_31 = fadd i32 %sum_30, i32 %mul_1_14" [matmul.cpp:51]   --->   Operation 1555 'fadd' 'sum_31' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1556 [2/5] (6.01ns)   --->   "%sum_47 = fadd i32 %sum_46, i32 %mul_2_14" [matmul.cpp:51]   --->   Operation 1556 'fadd' 'sum_47' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1557 [2/5] (6.01ns)   --->   "%sum_63 = fadd i32 %sum_62, i32 %mul_3_14" [matmul.cpp:51]   --->   Operation 1557 'fadd' 'sum_63' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1558 [2/5] (6.01ns)   --->   "%sum_79 = fadd i32 %sum_78, i32 %mul_4_14" [matmul.cpp:51]   --->   Operation 1558 'fadd' 'sum_79' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1559 [2/5] (6.01ns)   --->   "%sum_95 = fadd i32 %sum_94, i32 %mul_5_14" [matmul.cpp:51]   --->   Operation 1559 'fadd' 'sum_95' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1560 [2/5] (6.01ns)   --->   "%sum_111 = fadd i32 %sum_110, i32 %mul_6_14" [matmul.cpp:51]   --->   Operation 1560 'fadd' 'sum_111' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1561 [2/5] (6.01ns)   --->   "%sum_127 = fadd i32 %sum_126, i32 %mul_7_14" [matmul.cpp:51]   --->   Operation 1561 'fadd' 'sum_127' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1562 [2/5] (6.01ns)   --->   "%sum_143 = fadd i32 %sum_142, i32 %mul_8_14" [matmul.cpp:51]   --->   Operation 1562 'fadd' 'sum_143' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1563 [2/5] (6.01ns)   --->   "%sum_159 = fadd i32 %sum_158, i32 %mul_9_14" [matmul.cpp:51]   --->   Operation 1563 'fadd' 'sum_159' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.01>
ST_85 : Operation 1564 [1/5] (6.01ns)   --->   "%sum_15 = fadd i32 %sum_14, i32 %mul_15" [matmul.cpp:51]   --->   Operation 1564 'fadd' 'sum_15' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1565 [1/5] (6.01ns)   --->   "%sum_31 = fadd i32 %sum_30, i32 %mul_1_14" [matmul.cpp:51]   --->   Operation 1565 'fadd' 'sum_31' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1566 [1/5] (6.01ns)   --->   "%sum_47 = fadd i32 %sum_46, i32 %mul_2_14" [matmul.cpp:51]   --->   Operation 1566 'fadd' 'sum_47' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1567 [1/5] (6.01ns)   --->   "%sum_63 = fadd i32 %sum_62, i32 %mul_3_14" [matmul.cpp:51]   --->   Operation 1567 'fadd' 'sum_63' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1568 [1/5] (6.01ns)   --->   "%sum_79 = fadd i32 %sum_78, i32 %mul_4_14" [matmul.cpp:51]   --->   Operation 1568 'fadd' 'sum_79' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1569 [1/5] (6.01ns)   --->   "%sum_95 = fadd i32 %sum_94, i32 %mul_5_14" [matmul.cpp:51]   --->   Operation 1569 'fadd' 'sum_95' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1570 [1/5] (6.01ns)   --->   "%sum_111 = fadd i32 %sum_110, i32 %mul_6_14" [matmul.cpp:51]   --->   Operation 1570 'fadd' 'sum_111' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1571 [1/5] (6.01ns)   --->   "%sum_127 = fadd i32 %sum_126, i32 %mul_7_14" [matmul.cpp:51]   --->   Operation 1571 'fadd' 'sum_127' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1572 [1/5] (6.01ns)   --->   "%sum_143 = fadd i32 %sum_142, i32 %mul_8_14" [matmul.cpp:51]   --->   Operation 1572 'fadd' 'sum_143' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1573 [1/5] (6.01ns)   --->   "%sum_159 = fadd i32 %sum_158, i32 %mul_9_14" [matmul.cpp:51]   --->   Operation 1573 'fadd' 'sum_159' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1574 [1/1] (0.00ns)   --->   "%mrv = insertvalue i320 <undef>, i32 %sum_15" [matmul.cpp:56]   --->   Operation 1574 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1575 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i320 %mrv, i32 %sum_31" [matmul.cpp:56]   --->   Operation 1575 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1576 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i320 %mrv_1, i32 %sum_47" [matmul.cpp:56]   --->   Operation 1576 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1577 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i320 %mrv_2, i32 %sum_63" [matmul.cpp:56]   --->   Operation 1577 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1578 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i320 %mrv_3, i32 %sum_79" [matmul.cpp:56]   --->   Operation 1578 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1579 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i320 %mrv_4, i32 %sum_95" [matmul.cpp:56]   --->   Operation 1579 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1580 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i320 %mrv_5, i32 %sum_111" [matmul.cpp:56]   --->   Operation 1580 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1581 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i320 %mrv_6, i32 %sum_127" [matmul.cpp:56]   --->   Operation 1581 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1582 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i320 %mrv_7, i32 %sum_143" [matmul.cpp:56]   --->   Operation 1582 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1583 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i320 %mrv_8, i32 %sum_159" [matmul.cpp:56]   --->   Operation 1583 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1584 [1/1] (0.00ns)   --->   "%ret_ln56 = ret i320 %mrv_9" [matmul.cpp:56]   --->   Operation 1584 'ret' 'ret_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_0_addr    (getelementptr) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_0_load    (load         ) [ 00011100000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul             (fmul         ) [ 00000011111000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_1           (fmul         ) [ 00000011111000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_2           (fmul         ) [ 00000011111000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_3           (fmul         ) [ 00000011111000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_4           (fmul         ) [ 00000011111000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_5           (fmul         ) [ 00000011111000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_6           (fmul         ) [ 00000011111000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_7           (fmul         ) [ 00000011111000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_8           (fmul         ) [ 00000011111000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_9           (fmul         ) [ 00000011111000000000000000000000000000000000000000000000000000000000000000000000000000]
input_0_addr_1  (getelementptr) [ 00000001000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_0_load_1  (load         ) [ 00000000111000000000000000000000000000000000000000000000000000000000000000000000000000]
sum             (fadd         ) [ 00000000000111110000000000000000000000000000000000000000000000000000000000000000000000]
mul_s           (fmul         ) [ 00000000000111110000000000000000000000000000000000000000000000000000000000000000000000]
sum_16          (fadd         ) [ 00000000000111110000000000000000000000000000000000000000000000000000000000000000000000]
mul_1_1         (fmul         ) [ 00000000000111110000000000000000000000000000000000000000000000000000000000000000000000]
sum_32          (fadd         ) [ 00000000000111110000000000000000000000000000000000000000000000000000000000000000000000]
mul_2_1         (fmul         ) [ 00000000000111110000000000000000000000000000000000000000000000000000000000000000000000]
sum_48          (fadd         ) [ 00000000000111110000000000000000000000000000000000000000000000000000000000000000000000]
mul_3_1         (fmul         ) [ 00000000000111110000000000000000000000000000000000000000000000000000000000000000000000]
sum_64          (fadd         ) [ 00000000000111110000000000000000000000000000000000000000000000000000000000000000000000]
mul_4_1         (fmul         ) [ 00000000000111110000000000000000000000000000000000000000000000000000000000000000000000]
sum_80          (fadd         ) [ 00000000000111110000000000000000000000000000000000000000000000000000000000000000000000]
mul_5_1         (fmul         ) [ 00000000000111110000000000000000000000000000000000000000000000000000000000000000000000]
sum_96          (fadd         ) [ 00000000000111110000000000000000000000000000000000000000000000000000000000000000000000]
mul_6_1         (fmul         ) [ 00000000000111110000000000000000000000000000000000000000000000000000000000000000000000]
sum_112         (fadd         ) [ 00000000000111110000000000000000000000000000000000000000000000000000000000000000000000]
mul_7_1         (fmul         ) [ 00000000000111110000000000000000000000000000000000000000000000000000000000000000000000]
sum_128         (fadd         ) [ 00000000000111110000000000000000000000000000000000000000000000000000000000000000000000]
mul_8_1         (fmul         ) [ 00000000000111110000000000000000000000000000000000000000000000000000000000000000000000]
sum_144         (fadd         ) [ 00000000000111110000000000000000000000000000000000000000000000000000000000000000000000]
mul_9_1         (fmul         ) [ 00000000000111110000000000000000000000000000000000000000000000000000000000000000000000]
input_0_addr_2  (getelementptr) [ 00000000000010000000000000000000000000000000000000000000000000000000000000000000000000]
input_0_load_2  (load         ) [ 00000000000001110000000000000000000000000000000000000000000000000000000000000000000000]
sum_1           (fadd         ) [ 00000000000000001111100000000000000000000000000000000000000000000000000000000000000000]
mul_16          (fmul         ) [ 00000000000000001111100000000000000000000000000000000000000000000000000000000000000000]
sum_17          (fadd         ) [ 00000000000000001111100000000000000000000000000000000000000000000000000000000000000000]
mul_1_2         (fmul         ) [ 00000000000000001111100000000000000000000000000000000000000000000000000000000000000000]
sum_33          (fadd         ) [ 00000000000000001111100000000000000000000000000000000000000000000000000000000000000000]
mul_2_2         (fmul         ) [ 00000000000000001111100000000000000000000000000000000000000000000000000000000000000000]
sum_49          (fadd         ) [ 00000000000000001111100000000000000000000000000000000000000000000000000000000000000000]
mul_3_2         (fmul         ) [ 00000000000000001111100000000000000000000000000000000000000000000000000000000000000000]
sum_65          (fadd         ) [ 00000000000000001111100000000000000000000000000000000000000000000000000000000000000000]
mul_4_2         (fmul         ) [ 00000000000000001111100000000000000000000000000000000000000000000000000000000000000000]
sum_81          (fadd         ) [ 00000000000000001111100000000000000000000000000000000000000000000000000000000000000000]
mul_5_2         (fmul         ) [ 00000000000000001111100000000000000000000000000000000000000000000000000000000000000000]
sum_97          (fadd         ) [ 00000000000000001111100000000000000000000000000000000000000000000000000000000000000000]
mul_6_2         (fmul         ) [ 00000000000000001111100000000000000000000000000000000000000000000000000000000000000000]
sum_113         (fadd         ) [ 00000000000000001111100000000000000000000000000000000000000000000000000000000000000000]
mul_7_2         (fmul         ) [ 00000000000000001111100000000000000000000000000000000000000000000000000000000000000000]
sum_129         (fadd         ) [ 00000000000000001111100000000000000000000000000000000000000000000000000000000000000000]
mul_8_2         (fmul         ) [ 00000000000000001111100000000000000000000000000000000000000000000000000000000000000000]
sum_145         (fadd         ) [ 00000000000000001111100000000000000000000000000000000000000000000000000000000000000000]
mul_9_2         (fmul         ) [ 00000000000000001111100000000000000000000000000000000000000000000000000000000000000000]
input_0_addr_3  (getelementptr) [ 00000000000000000100000000000000000000000000000000000000000000000000000000000000000000]
input_0_load_3  (load         ) [ 00000000000000000011100000000000000000000000000000000000000000000000000000000000000000]
sum_2           (fadd         ) [ 00000000000000000000011111000000000000000000000000000000000000000000000000000000000000]
mul_17          (fmul         ) [ 00000000000000000000011111000000000000000000000000000000000000000000000000000000000000]
sum_18          (fadd         ) [ 00000000000000000000011111000000000000000000000000000000000000000000000000000000000000]
mul_1_3         (fmul         ) [ 00000000000000000000011111000000000000000000000000000000000000000000000000000000000000]
sum_34          (fadd         ) [ 00000000000000000000011111000000000000000000000000000000000000000000000000000000000000]
mul_2_3         (fmul         ) [ 00000000000000000000011111000000000000000000000000000000000000000000000000000000000000]
sum_50          (fadd         ) [ 00000000000000000000011111000000000000000000000000000000000000000000000000000000000000]
mul_3_3         (fmul         ) [ 00000000000000000000011111000000000000000000000000000000000000000000000000000000000000]
sum_66          (fadd         ) [ 00000000000000000000011111000000000000000000000000000000000000000000000000000000000000]
mul_4_3         (fmul         ) [ 00000000000000000000011111000000000000000000000000000000000000000000000000000000000000]
sum_82          (fadd         ) [ 00000000000000000000011111000000000000000000000000000000000000000000000000000000000000]
mul_5_3         (fmul         ) [ 00000000000000000000011111000000000000000000000000000000000000000000000000000000000000]
sum_98          (fadd         ) [ 00000000000000000000011111000000000000000000000000000000000000000000000000000000000000]
mul_6_3         (fmul         ) [ 00000000000000000000011111000000000000000000000000000000000000000000000000000000000000]
sum_114         (fadd         ) [ 00000000000000000000011111000000000000000000000000000000000000000000000000000000000000]
mul_7_3         (fmul         ) [ 00000000000000000000011111000000000000000000000000000000000000000000000000000000000000]
sum_130         (fadd         ) [ 00000000000000000000011111000000000000000000000000000000000000000000000000000000000000]
mul_8_3         (fmul         ) [ 00000000000000000000011111000000000000000000000000000000000000000000000000000000000000]
sum_146         (fadd         ) [ 00000000000000000000011111000000000000000000000000000000000000000000000000000000000000]
mul_9_3         (fmul         ) [ 00000000000000000000011111000000000000000000000000000000000000000000000000000000000000]
input_0_addr_4  (getelementptr) [ 00000000000000000000001000000000000000000000000000000000000000000000000000000000000000]
input_0_load_4  (load         ) [ 00000000000000000000000111000000000000000000000000000000000000000000000000000000000000]
sum_3           (fadd         ) [ 00000000000000000000000000111110000000000000000000000000000000000000000000000000000000]
mul_18          (fmul         ) [ 00000000000000000000000000111110000000000000000000000000000000000000000000000000000000]
sum_19          (fadd         ) [ 00000000000000000000000000111110000000000000000000000000000000000000000000000000000000]
mul_1_4         (fmul         ) [ 00000000000000000000000000111110000000000000000000000000000000000000000000000000000000]
sum_35          (fadd         ) [ 00000000000000000000000000111110000000000000000000000000000000000000000000000000000000]
mul_2_4         (fmul         ) [ 00000000000000000000000000111110000000000000000000000000000000000000000000000000000000]
sum_51          (fadd         ) [ 00000000000000000000000000111110000000000000000000000000000000000000000000000000000000]
mul_3_4         (fmul         ) [ 00000000000000000000000000111110000000000000000000000000000000000000000000000000000000]
sum_67          (fadd         ) [ 00000000000000000000000000111110000000000000000000000000000000000000000000000000000000]
mul_4_4         (fmul         ) [ 00000000000000000000000000111110000000000000000000000000000000000000000000000000000000]
sum_83          (fadd         ) [ 00000000000000000000000000111110000000000000000000000000000000000000000000000000000000]
mul_5_4         (fmul         ) [ 00000000000000000000000000111110000000000000000000000000000000000000000000000000000000]
sum_99          (fadd         ) [ 00000000000000000000000000111110000000000000000000000000000000000000000000000000000000]
mul_6_4         (fmul         ) [ 00000000000000000000000000111110000000000000000000000000000000000000000000000000000000]
sum_115         (fadd         ) [ 00000000000000000000000000111110000000000000000000000000000000000000000000000000000000]
mul_7_4         (fmul         ) [ 00000000000000000000000000111110000000000000000000000000000000000000000000000000000000]
sum_131         (fadd         ) [ 00000000000000000000000000111110000000000000000000000000000000000000000000000000000000]
mul_8_4         (fmul         ) [ 00000000000000000000000000111110000000000000000000000000000000000000000000000000000000]
sum_147         (fadd         ) [ 00000000000000000000000000111110000000000000000000000000000000000000000000000000000000]
mul_9_4         (fmul         ) [ 00000000000000000000000000111110000000000000000000000000000000000000000000000000000000]
input_0_addr_5  (getelementptr) [ 00000000000000000000000000010000000000000000000000000000000000000000000000000000000000]
input_0_load_5  (load         ) [ 00000000000000000000000000001110000000000000000000000000000000000000000000000000000000]
sum_4           (fadd         ) [ 00000000000000000000000000000001111100000000000000000000000000000000000000000000000000]
mul_19          (fmul         ) [ 00000000000000000000000000000001111100000000000000000000000000000000000000000000000000]
sum_20          (fadd         ) [ 00000000000000000000000000000001111100000000000000000000000000000000000000000000000000]
mul_1_5         (fmul         ) [ 00000000000000000000000000000001111100000000000000000000000000000000000000000000000000]
sum_36          (fadd         ) [ 00000000000000000000000000000001111100000000000000000000000000000000000000000000000000]
mul_2_5         (fmul         ) [ 00000000000000000000000000000001111100000000000000000000000000000000000000000000000000]
sum_52          (fadd         ) [ 00000000000000000000000000000001111100000000000000000000000000000000000000000000000000]
mul_3_5         (fmul         ) [ 00000000000000000000000000000001111100000000000000000000000000000000000000000000000000]
sum_68          (fadd         ) [ 00000000000000000000000000000001111100000000000000000000000000000000000000000000000000]
mul_4_5         (fmul         ) [ 00000000000000000000000000000001111100000000000000000000000000000000000000000000000000]
sum_84          (fadd         ) [ 00000000000000000000000000000001111100000000000000000000000000000000000000000000000000]
mul_5_5         (fmul         ) [ 00000000000000000000000000000001111100000000000000000000000000000000000000000000000000]
sum_100         (fadd         ) [ 00000000000000000000000000000001111100000000000000000000000000000000000000000000000000]
mul_6_5         (fmul         ) [ 00000000000000000000000000000001111100000000000000000000000000000000000000000000000000]
sum_116         (fadd         ) [ 00000000000000000000000000000001111100000000000000000000000000000000000000000000000000]
mul_7_5         (fmul         ) [ 00000000000000000000000000000001111100000000000000000000000000000000000000000000000000]
sum_132         (fadd         ) [ 00000000000000000000000000000001111100000000000000000000000000000000000000000000000000]
mul_8_5         (fmul         ) [ 00000000000000000000000000000001111100000000000000000000000000000000000000000000000000]
sum_148         (fadd         ) [ 00000000000000000000000000000001111100000000000000000000000000000000000000000000000000]
mul_9_5         (fmul         ) [ 00000000000000000000000000000001111100000000000000000000000000000000000000000000000000]
input_0_addr_6  (getelementptr) [ 00000000000000000000000000000000100000000000000000000000000000000000000000000000000000]
input_0_load_6  (load         ) [ 00000000000000000000000000000000011100000000000000000000000000000000000000000000000000]
sum_5           (fadd         ) [ 00000000000000000000000000000000000011111000000000000000000000000000000000000000000000]
mul_20          (fmul         ) [ 00000000000000000000000000000000000011111000000000000000000000000000000000000000000000]
sum_21          (fadd         ) [ 00000000000000000000000000000000000011111000000000000000000000000000000000000000000000]
mul_1_6         (fmul         ) [ 00000000000000000000000000000000000011111000000000000000000000000000000000000000000000]
sum_37          (fadd         ) [ 00000000000000000000000000000000000011111000000000000000000000000000000000000000000000]
mul_2_6         (fmul         ) [ 00000000000000000000000000000000000011111000000000000000000000000000000000000000000000]
sum_53          (fadd         ) [ 00000000000000000000000000000000000011111000000000000000000000000000000000000000000000]
mul_3_6         (fmul         ) [ 00000000000000000000000000000000000011111000000000000000000000000000000000000000000000]
sum_69          (fadd         ) [ 00000000000000000000000000000000000011111000000000000000000000000000000000000000000000]
mul_4_6         (fmul         ) [ 00000000000000000000000000000000000011111000000000000000000000000000000000000000000000]
sum_85          (fadd         ) [ 00000000000000000000000000000000000011111000000000000000000000000000000000000000000000]
mul_5_6         (fmul         ) [ 00000000000000000000000000000000000011111000000000000000000000000000000000000000000000]
sum_101         (fadd         ) [ 00000000000000000000000000000000000011111000000000000000000000000000000000000000000000]
mul_6_6         (fmul         ) [ 00000000000000000000000000000000000011111000000000000000000000000000000000000000000000]
sum_117         (fadd         ) [ 00000000000000000000000000000000000011111000000000000000000000000000000000000000000000]
mul_7_6         (fmul         ) [ 00000000000000000000000000000000000011111000000000000000000000000000000000000000000000]
sum_133         (fadd         ) [ 00000000000000000000000000000000000011111000000000000000000000000000000000000000000000]
mul_8_6         (fmul         ) [ 00000000000000000000000000000000000011111000000000000000000000000000000000000000000000]
sum_149         (fadd         ) [ 00000000000000000000000000000000000011111000000000000000000000000000000000000000000000]
mul_9_6         (fmul         ) [ 00000000000000000000000000000000000011111000000000000000000000000000000000000000000000]
input_0_addr_7  (getelementptr) [ 00000000000000000000000000000000000001000000000000000000000000000000000000000000000000]
input_0_load_7  (load         ) [ 00000000000000000000000000000000000000111000000000000000000000000000000000000000000000]
sum_6           (fadd         ) [ 00000000000000000000000000000000000000000111110000000000000000000000000000000000000000]
mul_21          (fmul         ) [ 00000000000000000000000000000000000000000111110000000000000000000000000000000000000000]
sum_22          (fadd         ) [ 00000000000000000000000000000000000000000111110000000000000000000000000000000000000000]
mul_1_7         (fmul         ) [ 00000000000000000000000000000000000000000111110000000000000000000000000000000000000000]
sum_38          (fadd         ) [ 00000000000000000000000000000000000000000111110000000000000000000000000000000000000000]
mul_2_7         (fmul         ) [ 00000000000000000000000000000000000000000111110000000000000000000000000000000000000000]
sum_54          (fadd         ) [ 00000000000000000000000000000000000000000111110000000000000000000000000000000000000000]
mul_3_7         (fmul         ) [ 00000000000000000000000000000000000000000111110000000000000000000000000000000000000000]
sum_70          (fadd         ) [ 00000000000000000000000000000000000000000111110000000000000000000000000000000000000000]
mul_4_7         (fmul         ) [ 00000000000000000000000000000000000000000111110000000000000000000000000000000000000000]
sum_86          (fadd         ) [ 00000000000000000000000000000000000000000111110000000000000000000000000000000000000000]
mul_5_7         (fmul         ) [ 00000000000000000000000000000000000000000111110000000000000000000000000000000000000000]
sum_102         (fadd         ) [ 00000000000000000000000000000000000000000111110000000000000000000000000000000000000000]
mul_6_7         (fmul         ) [ 00000000000000000000000000000000000000000111110000000000000000000000000000000000000000]
sum_118         (fadd         ) [ 00000000000000000000000000000000000000000111110000000000000000000000000000000000000000]
mul_7_7         (fmul         ) [ 00000000000000000000000000000000000000000111110000000000000000000000000000000000000000]
sum_134         (fadd         ) [ 00000000000000000000000000000000000000000111110000000000000000000000000000000000000000]
mul_8_7         (fmul         ) [ 00000000000000000000000000000000000000000111110000000000000000000000000000000000000000]
sum_150         (fadd         ) [ 00000000000000000000000000000000000000000111110000000000000000000000000000000000000000]
mul_9_7         (fmul         ) [ 00000000000000000000000000000000000000000111110000000000000000000000000000000000000000]
input_0_addr_8  (getelementptr) [ 00000000000000000000000000000000000000000010000000000000000000000000000000000000000000]
input_0_load_8  (load         ) [ 00000000000000000000000000000000000000000001110000000000000000000000000000000000000000]
sum_7           (fadd         ) [ 00000000000000000000000000000000000000000000001111100000000000000000000000000000000000]
mul_22          (fmul         ) [ 00000000000000000000000000000000000000000000001111100000000000000000000000000000000000]
sum_23          (fadd         ) [ 00000000000000000000000000000000000000000000001111100000000000000000000000000000000000]
mul_1_8         (fmul         ) [ 00000000000000000000000000000000000000000000001111100000000000000000000000000000000000]
sum_39          (fadd         ) [ 00000000000000000000000000000000000000000000001111100000000000000000000000000000000000]
mul_2_8         (fmul         ) [ 00000000000000000000000000000000000000000000001111100000000000000000000000000000000000]
sum_55          (fadd         ) [ 00000000000000000000000000000000000000000000001111100000000000000000000000000000000000]
mul_3_8         (fmul         ) [ 00000000000000000000000000000000000000000000001111100000000000000000000000000000000000]
sum_71          (fadd         ) [ 00000000000000000000000000000000000000000000001111100000000000000000000000000000000000]
mul_4_8         (fmul         ) [ 00000000000000000000000000000000000000000000001111100000000000000000000000000000000000]
sum_87          (fadd         ) [ 00000000000000000000000000000000000000000000001111100000000000000000000000000000000000]
mul_5_8         (fmul         ) [ 00000000000000000000000000000000000000000000001111100000000000000000000000000000000000]
sum_103         (fadd         ) [ 00000000000000000000000000000000000000000000001111100000000000000000000000000000000000]
mul_6_8         (fmul         ) [ 00000000000000000000000000000000000000000000001111100000000000000000000000000000000000]
sum_119         (fadd         ) [ 00000000000000000000000000000000000000000000001111100000000000000000000000000000000000]
mul_7_8         (fmul         ) [ 00000000000000000000000000000000000000000000001111100000000000000000000000000000000000]
sum_135         (fadd         ) [ 00000000000000000000000000000000000000000000001111100000000000000000000000000000000000]
mul_8_8         (fmul         ) [ 00000000000000000000000000000000000000000000001111100000000000000000000000000000000000]
sum_151         (fadd         ) [ 00000000000000000000000000000000000000000000001111100000000000000000000000000000000000]
mul_9_8         (fmul         ) [ 00000000000000000000000000000000000000000000001111100000000000000000000000000000000000]
input_0_addr_9  (getelementptr) [ 00000000000000000000000000000000000000000000000100000000000000000000000000000000000000]
input_0_load_9  (load         ) [ 00000000000000000000000000000000000000000000000011100000000000000000000000000000000000]
sum_8           (fadd         ) [ 00000000000000000000000000000000000000000000000000011111000000000000000000000000000000]
mul_23          (fmul         ) [ 00000000000000000000000000000000000000000000000000011111000000000000000000000000000000]
sum_24          (fadd         ) [ 00000000000000000000000000000000000000000000000000011111000000000000000000000000000000]
mul_1_9         (fmul         ) [ 00000000000000000000000000000000000000000000000000011111000000000000000000000000000000]
sum_40          (fadd         ) [ 00000000000000000000000000000000000000000000000000011111000000000000000000000000000000]
mul_2_9         (fmul         ) [ 00000000000000000000000000000000000000000000000000011111000000000000000000000000000000]
sum_56          (fadd         ) [ 00000000000000000000000000000000000000000000000000011111000000000000000000000000000000]
mul_3_9         (fmul         ) [ 00000000000000000000000000000000000000000000000000011111000000000000000000000000000000]
sum_72          (fadd         ) [ 00000000000000000000000000000000000000000000000000011111000000000000000000000000000000]
mul_4_9         (fmul         ) [ 00000000000000000000000000000000000000000000000000011111000000000000000000000000000000]
sum_88          (fadd         ) [ 00000000000000000000000000000000000000000000000000011111000000000000000000000000000000]
mul_5_9         (fmul         ) [ 00000000000000000000000000000000000000000000000000011111000000000000000000000000000000]
sum_104         (fadd         ) [ 00000000000000000000000000000000000000000000000000011111000000000000000000000000000000]
mul_6_9         (fmul         ) [ 00000000000000000000000000000000000000000000000000011111000000000000000000000000000000]
sum_120         (fadd         ) [ 00000000000000000000000000000000000000000000000000011111000000000000000000000000000000]
mul_7_9         (fmul         ) [ 00000000000000000000000000000000000000000000000000011111000000000000000000000000000000]
sum_136         (fadd         ) [ 00000000000000000000000000000000000000000000000000011111000000000000000000000000000000]
mul_8_9         (fmul         ) [ 00000000000000000000000000000000000000000000000000011111000000000000000000000000000000]
sum_152         (fadd         ) [ 00000000000000000000000000000000000000000000000000011111000000000000000000000000000000]
mul_9_9         (fmul         ) [ 00000000000000000000000000000000000000000000000000011111000000000000000000000000000000]
input_0_addr_10 (getelementptr) [ 00000000000000000000000000000000000000000000000000001000000000000000000000000000000000]
input_0_load_10 (load         ) [ 00000000000000000000000000000000000000000000000000000111000000000000000000000000000000]
sum_9           (fadd         ) [ 00000000000000000000000000000000000000000000000000000000111110000000000000000000000000]
mul_10          (fmul         ) [ 00000000000000000000000000000000000000000000000000000000111110000000000000000000000000]
sum_25          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000111110000000000000000000000000]
mul_1_s         (fmul         ) [ 00000000000000000000000000000000000000000000000000000000111110000000000000000000000000]
sum_41          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000111110000000000000000000000000]
mul_2_s         (fmul         ) [ 00000000000000000000000000000000000000000000000000000000111110000000000000000000000000]
sum_57          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000111110000000000000000000000000]
mul_3_s         (fmul         ) [ 00000000000000000000000000000000000000000000000000000000111110000000000000000000000000]
sum_73          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000111110000000000000000000000000]
mul_4_s         (fmul         ) [ 00000000000000000000000000000000000000000000000000000000111110000000000000000000000000]
sum_89          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000111110000000000000000000000000]
mul_5_s         (fmul         ) [ 00000000000000000000000000000000000000000000000000000000111110000000000000000000000000]
sum_105         (fadd         ) [ 00000000000000000000000000000000000000000000000000000000111110000000000000000000000000]
mul_6_s         (fmul         ) [ 00000000000000000000000000000000000000000000000000000000111110000000000000000000000000]
sum_121         (fadd         ) [ 00000000000000000000000000000000000000000000000000000000111110000000000000000000000000]
mul_7_s         (fmul         ) [ 00000000000000000000000000000000000000000000000000000000111110000000000000000000000000]
sum_137         (fadd         ) [ 00000000000000000000000000000000000000000000000000000000111110000000000000000000000000]
mul_8_s         (fmul         ) [ 00000000000000000000000000000000000000000000000000000000111110000000000000000000000000]
sum_153         (fadd         ) [ 00000000000000000000000000000000000000000000000000000000111110000000000000000000000000]
mul_9_s         (fmul         ) [ 00000000000000000000000000000000000000000000000000000000111110000000000000000000000000]
input_0_addr_11 (getelementptr) [ 00000000000000000000000000000000000000000000000000000000010000000000000000000000000000]
input_0_load_11 (load         ) [ 00000000000000000000000000000000000000000000000000000000001110000000000000000000000000]
sum_10          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000001111100000000000000000000]
mul_11          (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000001111100000000000000000000]
sum_26          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000001111100000000000000000000]
mul_1_10        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000001111100000000000000000000]
sum_42          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000001111100000000000000000000]
mul_2_10        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000001111100000000000000000000]
sum_58          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000001111100000000000000000000]
mul_3_10        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000001111100000000000000000000]
sum_74          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000001111100000000000000000000]
mul_4_10        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000001111100000000000000000000]
sum_90          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000001111100000000000000000000]
mul_5_10        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000001111100000000000000000000]
sum_106         (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000001111100000000000000000000]
mul_6_10        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000001111100000000000000000000]
sum_122         (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000001111100000000000000000000]
mul_7_10        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000001111100000000000000000000]
sum_138         (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000001111100000000000000000000]
mul_8_10        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000001111100000000000000000000]
sum_154         (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000001111100000000000000000000]
mul_9_10        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000001111100000000000000000000]
input_0_addr_12 (getelementptr) [ 00000000000000000000000000000000000000000000000000000000000000100000000000000000000000]
input_0_load_12 (load         ) [ 00000000000000000000000000000000000000000000000000000000000000011100000000000000000000]
sum_11          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000011111000000000000000]
mul_12          (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000011111000000000000000]
sum_27          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000011111000000000000000]
mul_1_11        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000011111000000000000000]
sum_43          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000011111000000000000000]
mul_2_11        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000011111000000000000000]
sum_59          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000011111000000000000000]
mul_3_11        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000011111000000000000000]
sum_75          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000011111000000000000000]
mul_4_11        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000011111000000000000000]
sum_91          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000011111000000000000000]
mul_5_11        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000011111000000000000000]
sum_107         (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000011111000000000000000]
mul_6_11        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000011111000000000000000]
sum_123         (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000011111000000000000000]
mul_7_11        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000011111000000000000000]
sum_139         (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000011111000000000000000]
mul_8_11        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000011111000000000000000]
sum_155         (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000011111000000000000000]
mul_9_11        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000011111000000000000000]
input_0_addr_13 (getelementptr) [ 00000000000000000000000000000000000000000000000000000000000000000001000000000000000000]
input_0_load_13 (load         ) [ 00000000000000000000000000000000000000000000000000000000000000000000111000000000000000]
sum_12          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000111110000000000]
mul_13          (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000111110000000000]
sum_28          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000111110000000000]
mul_1_12        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000111110000000000]
sum_44          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000111110000000000]
mul_2_12        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000111110000000000]
sum_60          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000111110000000000]
mul_3_12        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000111110000000000]
sum_76          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000111110000000000]
mul_4_12        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000111110000000000]
sum_92          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000111110000000000]
mul_5_12        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000111110000000000]
sum_108         (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000111110000000000]
mul_6_12        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000111110000000000]
sum_124         (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000111110000000000]
mul_7_12        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000111110000000000]
sum_140         (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000111110000000000]
mul_8_12        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000111110000000000]
sum_156         (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000111110000000000]
mul_9_12        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000111110000000000]
input_0_addr_14 (getelementptr) [ 00000000000000000000000000000000000000000000000000000000000000000000000010000000000000]
input_0_load_14 (load         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001110000000000]
sum_13          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000001111100000]
mul_14          (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000001111100000]
sum_29          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000001111100000]
mul_1_13        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000001111100000]
sum_45          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000001111100000]
mul_2_13        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000001111100000]
sum_61          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000001111100000]
mul_3_13        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000001111100000]
sum_77          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000001111100000]
mul_4_13        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000001111100000]
sum_93          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000001111100000]
mul_5_13        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000001111100000]
sum_109         (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000001111100000]
mul_6_13        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000001111100000]
sum_125         (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000001111100000]
mul_7_13        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000001111100000]
sum_141         (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000001111100000]
mul_8_13        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000001111100000]
sum_157         (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000001111100000]
mul_9_13        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000001111100000]
input_0_addr_15 (getelementptr) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000100000000]
input_0_load_15 (load         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000011100000]
sum_14          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011111]
mul_15          (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011111]
sum_30          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011111]
mul_1_14        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011111]
sum_46          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011111]
mul_2_14        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011111]
sum_62          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011111]
mul_3_14        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011111]
sum_78          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011111]
mul_4_14        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011111]
sum_94          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011111]
mul_5_14        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011111]
sum_110         (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011111]
mul_6_14        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011111]
sum_126         (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011111]
mul_7_14        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011111]
sum_142         (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011111]
mul_8_14        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011111]
sum_158         (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011111]
mul_9_14        (fmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011111]
sum_15          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_31          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_47          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_63          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_79          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_95          (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_111         (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_127         (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_143         (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_159         (fadd         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mrv             (insertvalue  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mrv_1           (insertvalue  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mrv_2           (insertvalue  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mrv_3           (insertvalue  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mrv_4           (insertvalue  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mrv_5           (insertvalue  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mrv_6           (insertvalue  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mrv_7           (insertvalue  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mrv_8           (insertvalue  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mrv_9           (insertvalue  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln56        (ret          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="334" class="1001" name="const_334">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="336" class="1001" name="const_336">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="338" class="1001" name="const_338">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="340" class="1001" name="const_340">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="342" class="1001" name="const_342">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="344" class="1001" name="const_344">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="346" class="1001" name="const_346">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="348" class="1001" name="const_348">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="350" class="1001" name="const_350">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="352" class="1001" name="const_352">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="354" class="1001" name="const_354">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="356" class="1001" name="const_356">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="358" class="1004" name="input_0_addr_gep_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_access_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_load/1 input_0_load_1/6 input_0_load_2/11 input_0_load_3/16 input_0_load_4/21 input_0_load_5/26 input_0_load_6/31 input_0_load_7/36 input_0_load_8/41 input_0_load_9/46 input_0_load_10/51 input_0_load_11/56 input_0_load_12/61 input_0_load_13/66 input_0_load_14/71 input_0_load_15/76 "/>
</bind>
</comp>

<comp id="372" class="1004" name="input_0_addr_1_gep_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="0" index="2" bw="1" slack="0"/>
<pin id="376" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_1/6 "/>
</bind>
</comp>

<comp id="381" class="1004" name="input_0_addr_2_gep_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="0" index="2" bw="3" slack="0"/>
<pin id="385" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_2/11 "/>
</bind>
</comp>

<comp id="390" class="1004" name="input_0_addr_3_gep_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="0" index="2" bw="3" slack="0"/>
<pin id="394" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_3/16 "/>
</bind>
</comp>

<comp id="399" class="1004" name="input_0_addr_4_gep_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="0" index="2" bw="4" slack="0"/>
<pin id="403" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_4/21 "/>
</bind>
</comp>

<comp id="408" class="1004" name="input_0_addr_5_gep_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="4" slack="0"/>
<pin id="412" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_5/26 "/>
</bind>
</comp>

<comp id="417" class="1004" name="input_0_addr_6_gep_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="0" index="2" bw="4" slack="0"/>
<pin id="421" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_6/31 "/>
</bind>
</comp>

<comp id="426" class="1004" name="input_0_addr_7_gep_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="0" index="2" bw="4" slack="0"/>
<pin id="430" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_7/36 "/>
</bind>
</comp>

<comp id="435" class="1004" name="input_0_addr_8_gep_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="0" index="2" bw="5" slack="0"/>
<pin id="439" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_8/41 "/>
</bind>
</comp>

<comp id="444" class="1004" name="input_0_addr_9_gep_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="0" index="2" bw="5" slack="0"/>
<pin id="448" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_9/46 "/>
</bind>
</comp>

<comp id="453" class="1004" name="input_0_addr_10_gep_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="0" index="2" bw="5" slack="0"/>
<pin id="457" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_10/51 "/>
</bind>
</comp>

<comp id="462" class="1004" name="input_0_addr_11_gep_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="0" index="2" bw="5" slack="0"/>
<pin id="466" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_11/56 "/>
</bind>
</comp>

<comp id="471" class="1004" name="input_0_addr_12_gep_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="0" index="2" bw="5" slack="0"/>
<pin id="475" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_12/61 "/>
</bind>
</comp>

<comp id="480" class="1004" name="input_0_addr_13_gep_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="0" index="2" bw="5" slack="0"/>
<pin id="484" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_13/66 "/>
</bind>
</comp>

<comp id="489" class="1004" name="input_0_addr_14_gep_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="0" index="2" bw="5" slack="0"/>
<pin id="493" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_14/71 "/>
</bind>
</comp>

<comp id="498" class="1004" name="input_0_addr_15_gep_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="0" index="2" bw="5" slack="0"/>
<pin id="502" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_15/76 "/>
</bind>
</comp>

<comp id="507" class="1004" name="grp_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="1"/>
<pin id="509" dir="0" index="1" bw="32" slack="0"/>
<pin id="510" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/6 sum_1/11 sum_2/16 sum_3/21 sum_4/26 sum_5/31 sum_6/36 sum_7/41 sum_8/46 sum_9/51 sum_10/56 sum_11/61 sum_12/66 sum_13/71 sum_14/76 sum_15/81 "/>
</bind>
</comp>

<comp id="512" class="1004" name="grp_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="1"/>
<pin id="514" dir="0" index="1" bw="32" slack="0"/>
<pin id="515" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_16/6 sum_17/11 sum_18/16 sum_19/21 sum_20/26 sum_21/31 sum_22/36 sum_23/41 sum_24/46 sum_25/51 sum_26/56 sum_27/61 sum_28/66 sum_29/71 sum_30/76 sum_31/81 "/>
</bind>
</comp>

<comp id="517" class="1004" name="grp_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="1"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_32/6 sum_33/11 sum_34/16 sum_35/21 sum_36/26 sum_37/31 sum_38/36 sum_39/41 sum_40/46 sum_41/51 sum_42/56 sum_43/61 sum_44/66 sum_45/71 sum_46/76 sum_47/81 "/>
</bind>
</comp>

<comp id="522" class="1004" name="grp_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="1"/>
<pin id="524" dir="0" index="1" bw="32" slack="0"/>
<pin id="525" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_48/6 sum_49/11 sum_50/16 sum_51/21 sum_52/26 sum_53/31 sum_54/36 sum_55/41 sum_56/46 sum_57/51 sum_58/56 sum_59/61 sum_60/66 sum_61/71 sum_62/76 sum_63/81 "/>
</bind>
</comp>

<comp id="527" class="1004" name="grp_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="1"/>
<pin id="529" dir="0" index="1" bw="32" slack="0"/>
<pin id="530" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_64/6 sum_65/11 sum_66/16 sum_67/21 sum_68/26 sum_69/31 sum_70/36 sum_71/41 sum_72/46 sum_73/51 sum_74/56 sum_75/61 sum_76/66 sum_77/71 sum_78/76 sum_79/81 "/>
</bind>
</comp>

<comp id="532" class="1004" name="grp_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="1"/>
<pin id="534" dir="0" index="1" bw="32" slack="0"/>
<pin id="535" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_80/6 sum_81/11 sum_82/16 sum_83/21 sum_84/26 sum_85/31 sum_86/36 sum_87/41 sum_88/46 sum_89/51 sum_90/56 sum_91/61 sum_92/66 sum_93/71 sum_94/76 sum_95/81 "/>
</bind>
</comp>

<comp id="537" class="1004" name="grp_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="1"/>
<pin id="539" dir="0" index="1" bw="32" slack="0"/>
<pin id="540" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_96/6 sum_97/11 sum_98/16 sum_99/21 sum_100/26 sum_101/31 sum_102/36 sum_103/41 sum_104/46 sum_105/51 sum_106/56 sum_107/61 sum_108/66 sum_109/71 sum_110/76 sum_111/81 "/>
</bind>
</comp>

<comp id="542" class="1004" name="grp_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="0" index="1" bw="32" slack="0"/>
<pin id="545" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_112/6 sum_113/11 sum_114/16 sum_115/21 sum_116/26 sum_117/31 sum_118/36 sum_119/41 sum_120/46 sum_121/51 sum_122/56 sum_123/61 sum_124/66 sum_125/71 sum_126/76 sum_127/81 "/>
</bind>
</comp>

<comp id="547" class="1004" name="grp_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="1"/>
<pin id="549" dir="0" index="1" bw="32" slack="0"/>
<pin id="550" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_128/6 sum_129/11 sum_130/16 sum_131/21 sum_132/26 sum_133/31 sum_134/36 sum_135/41 sum_136/46 sum_137/51 sum_138/56 sum_139/61 sum_140/66 sum_141/71 sum_142/76 sum_143/81 "/>
</bind>
</comp>

<comp id="552" class="1004" name="grp_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="1"/>
<pin id="554" dir="0" index="1" bw="32" slack="0"/>
<pin id="555" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_144/6 sum_145/11 sum_146/16 sum_147/21 sum_148/26 sum_149/31 sum_150/36 sum_151/41 sum_152/46 sum_153/51 sum_154/56 sum_155/61 sum_156/66 sum_157/71 sum_158/76 sum_159/81 "/>
</bind>
</comp>

<comp id="557" class="1004" name="grp_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="0"/>
<pin id="559" dir="0" index="1" bw="32" slack="0"/>
<pin id="560" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/2 mul_s/7 mul_16/12 mul_17/17 mul_18/22 mul_19/27 mul_20/32 mul_21/37 mul_22/42 mul_23/47 mul_10/52 mul_11/57 mul_12/62 mul_13/67 mul_14/72 mul_15/77 "/>
</bind>
</comp>

<comp id="563" class="1004" name="grp_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="0"/>
<pin id="565" dir="0" index="1" bw="32" slack="0"/>
<pin id="566" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1/2 mul_1_1/7 mul_1_2/12 mul_1_3/17 mul_1_4/22 mul_1_5/27 mul_1_6/32 mul_1_7/37 mul_1_8/42 mul_1_9/47 mul_1_s/52 mul_1_10/57 mul_1_11/62 mul_1_12/67 mul_1_13/72 mul_1_14/77 "/>
</bind>
</comp>

<comp id="569" class="1004" name="grp_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="0" index="1" bw="32" slack="0"/>
<pin id="572" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_2/2 mul_2_1/7 mul_2_2/12 mul_2_3/17 mul_2_4/22 mul_2_5/27 mul_2_6/32 mul_2_7/37 mul_2_8/42 mul_2_9/47 mul_2_s/52 mul_2_10/57 mul_2_11/62 mul_2_12/67 mul_2_13/72 mul_2_14/77 "/>
</bind>
</comp>

<comp id="575" class="1004" name="grp_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="0"/>
<pin id="577" dir="0" index="1" bw="32" slack="0"/>
<pin id="578" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_3/2 mul_3_1/7 mul_3_2/12 mul_3_3/17 mul_3_4/22 mul_3_5/27 mul_3_6/32 mul_3_7/37 mul_3_8/42 mul_3_9/47 mul_3_s/52 mul_3_10/57 mul_3_11/62 mul_3_12/67 mul_3_13/72 mul_3_14/77 "/>
</bind>
</comp>

<comp id="581" class="1004" name="grp_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="0"/>
<pin id="583" dir="0" index="1" bw="32" slack="0"/>
<pin id="584" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_4/2 mul_4_1/7 mul_4_2/12 mul_4_3/17 mul_4_4/22 mul_4_5/27 mul_4_6/32 mul_4_7/37 mul_4_8/42 mul_4_9/47 mul_4_s/52 mul_4_10/57 mul_4_11/62 mul_4_12/67 mul_4_13/72 mul_4_14/77 "/>
</bind>
</comp>

<comp id="587" class="1004" name="grp_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="0"/>
<pin id="589" dir="0" index="1" bw="32" slack="0"/>
<pin id="590" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_5/2 mul_5_1/7 mul_5_2/12 mul_5_3/17 mul_5_4/22 mul_5_5/27 mul_5_6/32 mul_5_7/37 mul_5_8/42 mul_5_9/47 mul_5_s/52 mul_5_10/57 mul_5_11/62 mul_5_12/67 mul_5_13/72 mul_5_14/77 "/>
</bind>
</comp>

<comp id="593" class="1004" name="grp_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="0"/>
<pin id="595" dir="0" index="1" bw="32" slack="0"/>
<pin id="596" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_6/2 mul_6_1/7 mul_6_2/12 mul_6_3/17 mul_6_4/22 mul_6_5/27 mul_6_6/32 mul_6_7/37 mul_6_8/42 mul_6_9/47 mul_6_s/52 mul_6_10/57 mul_6_11/62 mul_6_12/67 mul_6_13/72 mul_6_14/77 "/>
</bind>
</comp>

<comp id="599" class="1004" name="grp_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="0"/>
<pin id="601" dir="0" index="1" bw="32" slack="0"/>
<pin id="602" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_7/2 mul_7_1/7 mul_7_2/12 mul_7_3/17 mul_7_4/22 mul_7_5/27 mul_7_6/32 mul_7_7/37 mul_7_8/42 mul_7_9/47 mul_7_s/52 mul_7_10/57 mul_7_11/62 mul_7_12/67 mul_7_13/72 mul_7_14/77 "/>
</bind>
</comp>

<comp id="605" class="1004" name="grp_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="0"/>
<pin id="607" dir="0" index="1" bw="32" slack="0"/>
<pin id="608" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_8/2 mul_8_1/7 mul_8_2/12 mul_8_3/17 mul_8_4/22 mul_8_5/27 mul_8_6/32 mul_8_7/37 mul_8_8/42 mul_8_9/47 mul_8_s/52 mul_8_10/57 mul_8_11/62 mul_8_12/67 mul_8_13/72 mul_8_14/77 "/>
</bind>
</comp>

<comp id="611" class="1004" name="grp_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="0"/>
<pin id="614" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_9/2 mul_9_1/7 mul_9_2/12 mul_9_3/17 mul_9_4/22 mul_9_5/27 mul_9_6/32 mul_9_7/37 mul_9_8/42 mul_9_9/47 mul_9_s/52 mul_9_10/57 mul_9_11/62 mul_9_12/67 mul_9_13/72 mul_9_14/77 "/>
</bind>
</comp>

<comp id="767" class="1005" name="reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="1"/>
<pin id="769" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_0_load input_0_load_1 input_0_load_2 input_0_load_3 input_0_load_4 input_0_load_5 input_0_load_6 input_0_load_7 input_0_load_8 input_0_load_9 input_0_load_10 input_0_load_11 input_0_load_12 input_0_load_13 input_0_load_14 input_0_load_15 "/>
</bind>
</comp>

<comp id="781" class="1005" name="reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="1"/>
<pin id="783" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul mul_s mul_16 mul_17 mul_18 mul_19 mul_20 mul_21 mul_22 mul_23 mul_10 mul_11 mul_12 mul_13 mul_14 mul_15 "/>
</bind>
</comp>

<comp id="787" class="1005" name="reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="1"/>
<pin id="789" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_1 mul_1_1 mul_1_2 mul_1_3 mul_1_4 mul_1_5 mul_1_6 mul_1_7 mul_1_8 mul_1_9 mul_1_s mul_1_10 mul_1_11 mul_1_12 mul_1_13 mul_1_14 "/>
</bind>
</comp>

<comp id="793" class="1005" name="reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="1"/>
<pin id="795" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_2 mul_2_1 mul_2_2 mul_2_3 mul_2_4 mul_2_5 mul_2_6 mul_2_7 mul_2_8 mul_2_9 mul_2_s mul_2_10 mul_2_11 mul_2_12 mul_2_13 mul_2_14 "/>
</bind>
</comp>

<comp id="799" class="1005" name="reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="1"/>
<pin id="801" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_3 mul_3_1 mul_3_2 mul_3_3 mul_3_4 mul_3_5 mul_3_6 mul_3_7 mul_3_8 mul_3_9 mul_3_s mul_3_10 mul_3_11 mul_3_12 mul_3_13 mul_3_14 "/>
</bind>
</comp>

<comp id="805" class="1005" name="reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="1"/>
<pin id="807" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_4 mul_4_1 mul_4_2 mul_4_3 mul_4_4 mul_4_5 mul_4_6 mul_4_7 mul_4_8 mul_4_9 mul_4_s mul_4_10 mul_4_11 mul_4_12 mul_4_13 mul_4_14 "/>
</bind>
</comp>

<comp id="811" class="1005" name="reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="1"/>
<pin id="813" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_5 mul_5_1 mul_5_2 mul_5_3 mul_5_4 mul_5_5 mul_5_6 mul_5_7 mul_5_8 mul_5_9 mul_5_s mul_5_10 mul_5_11 mul_5_12 mul_5_13 mul_5_14 "/>
</bind>
</comp>

<comp id="817" class="1005" name="reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="1"/>
<pin id="819" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_6 mul_6_1 mul_6_2 mul_6_3 mul_6_4 mul_6_5 mul_6_6 mul_6_7 mul_6_8 mul_6_9 mul_6_s mul_6_10 mul_6_11 mul_6_12 mul_6_13 mul_6_14 "/>
</bind>
</comp>

<comp id="823" class="1005" name="reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="1"/>
<pin id="825" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_7 mul_7_1 mul_7_2 mul_7_3 mul_7_4 mul_7_5 mul_7_6 mul_7_7 mul_7_8 mul_7_9 mul_7_s mul_7_10 mul_7_11 mul_7_12 mul_7_13 mul_7_14 "/>
</bind>
</comp>

<comp id="829" class="1005" name="reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="1"/>
<pin id="831" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_8 mul_8_1 mul_8_2 mul_8_3 mul_8_4 mul_8_5 mul_8_6 mul_8_7 mul_8_8 mul_8_9 mul_8_s mul_8_10 mul_8_11 mul_8_12 mul_8_13 mul_8_14 "/>
</bind>
</comp>

<comp id="835" class="1005" name="reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="1"/>
<pin id="837" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_9 mul_9_1 mul_9_2 mul_9_3 mul_9_4 mul_9_5 mul_9_6 mul_9_7 mul_9_8 mul_9_9 mul_9_s mul_9_10 mul_9_11 mul_9_12 mul_9_13 mul_9_14 "/>
</bind>
</comp>

<comp id="841" class="1005" name="reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="1"/>
<pin id="843" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum sum_1 sum_2 sum_3 sum_4 sum_5 sum_6 sum_7 sum_8 sum_9 sum_10 sum_11 sum_12 sum_13 sum_14 "/>
</bind>
</comp>

<comp id="846" class="1005" name="reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="1"/>
<pin id="848" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_16 sum_17 sum_18 sum_19 sum_20 sum_21 sum_22 sum_23 sum_24 sum_25 sum_26 sum_27 sum_28 sum_29 sum_30 "/>
</bind>
</comp>

<comp id="851" class="1005" name="reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="1"/>
<pin id="853" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_32 sum_33 sum_34 sum_35 sum_36 sum_37 sum_38 sum_39 sum_40 sum_41 sum_42 sum_43 sum_44 sum_45 sum_46 "/>
</bind>
</comp>

<comp id="856" class="1005" name="reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="1"/>
<pin id="858" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_48 sum_49 sum_50 sum_51 sum_52 sum_53 sum_54 sum_55 sum_56 sum_57 sum_58 sum_59 sum_60 sum_61 sum_62 "/>
</bind>
</comp>

<comp id="861" class="1005" name="reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="1"/>
<pin id="863" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_64 sum_65 sum_66 sum_67 sum_68 sum_69 sum_70 sum_71 sum_72 sum_73 sum_74 sum_75 sum_76 sum_77 sum_78 "/>
</bind>
</comp>

<comp id="866" class="1005" name="reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="1"/>
<pin id="868" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_80 sum_81 sum_82 sum_83 sum_84 sum_85 sum_86 sum_87 sum_88 sum_89 sum_90 sum_91 sum_92 sum_93 sum_94 "/>
</bind>
</comp>

<comp id="871" class="1005" name="reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="1"/>
<pin id="873" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_96 sum_97 sum_98 sum_99 sum_100 sum_101 sum_102 sum_103 sum_104 sum_105 sum_106 sum_107 sum_108 sum_109 sum_110 "/>
</bind>
</comp>

<comp id="876" class="1005" name="reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="32" slack="1"/>
<pin id="878" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_112 sum_113 sum_114 sum_115 sum_116 sum_117 sum_118 sum_119 sum_120 sum_121 sum_122 sum_123 sum_124 sum_125 sum_126 "/>
</bind>
</comp>

<comp id="881" class="1005" name="reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="1"/>
<pin id="883" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_128 sum_129 sum_130 sum_131 sum_132 sum_133 sum_134 sum_135 sum_136 sum_137 sum_138 sum_139 sum_140 sum_141 sum_142 "/>
</bind>
</comp>

<comp id="886" class="1005" name="reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="1"/>
<pin id="888" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_144 sum_145 sum_146 sum_147 sum_148 sum_149 sum_150 sum_151 sum_152 sum_153 sum_154 sum_155 sum_156 sum_157 sum_158 "/>
</bind>
</comp>

<comp id="891" class="1004" name="mrv_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="320" slack="0"/>
<pin id="893" dir="0" index="1" bw="32" slack="0"/>
<pin id="894" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/85 "/>
</bind>
</comp>

<comp id="897" class="1004" name="mrv_1_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="320" slack="0"/>
<pin id="899" dir="0" index="1" bw="32" slack="0"/>
<pin id="900" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/85 "/>
</bind>
</comp>

<comp id="903" class="1004" name="mrv_2_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="320" slack="0"/>
<pin id="905" dir="0" index="1" bw="32" slack="0"/>
<pin id="906" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/85 "/>
</bind>
</comp>

<comp id="909" class="1004" name="mrv_3_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="320" slack="0"/>
<pin id="911" dir="0" index="1" bw="32" slack="0"/>
<pin id="912" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/85 "/>
</bind>
</comp>

<comp id="915" class="1004" name="mrv_4_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="320" slack="0"/>
<pin id="917" dir="0" index="1" bw="32" slack="0"/>
<pin id="918" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/85 "/>
</bind>
</comp>

<comp id="921" class="1004" name="mrv_5_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="320" slack="0"/>
<pin id="923" dir="0" index="1" bw="32" slack="0"/>
<pin id="924" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/85 "/>
</bind>
</comp>

<comp id="927" class="1004" name="mrv_6_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="320" slack="0"/>
<pin id="929" dir="0" index="1" bw="32" slack="0"/>
<pin id="930" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/85 "/>
</bind>
</comp>

<comp id="933" class="1004" name="mrv_7_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="320" slack="0"/>
<pin id="935" dir="0" index="1" bw="32" slack="0"/>
<pin id="936" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/85 "/>
</bind>
</comp>

<comp id="939" class="1004" name="mrv_8_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="320" slack="0"/>
<pin id="941" dir="0" index="1" bw="32" slack="0"/>
<pin id="942" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/85 "/>
</bind>
</comp>

<comp id="945" class="1004" name="mrv_9_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="320" slack="0"/>
<pin id="947" dir="0" index="1" bw="32" slack="0"/>
<pin id="948" dir="1" index="2" bw="320" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/85 "/>
</bind>
</comp>

<comp id="951" class="1005" name="input_0_addr_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="4" slack="1"/>
<pin id="953" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

<comp id="956" class="1005" name="input_0_addr_1_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="4" slack="1"/>
<pin id="958" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_1 "/>
</bind>
</comp>

<comp id="961" class="1005" name="input_0_addr_2_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="4" slack="1"/>
<pin id="963" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_2 "/>
</bind>
</comp>

<comp id="966" class="1005" name="input_0_addr_3_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="4" slack="1"/>
<pin id="968" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_3 "/>
</bind>
</comp>

<comp id="971" class="1005" name="input_0_addr_4_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="4" slack="1"/>
<pin id="973" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_4 "/>
</bind>
</comp>

<comp id="976" class="1005" name="input_0_addr_5_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="4" slack="1"/>
<pin id="978" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_5 "/>
</bind>
</comp>

<comp id="981" class="1005" name="input_0_addr_6_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="4" slack="1"/>
<pin id="983" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_6 "/>
</bind>
</comp>

<comp id="986" class="1005" name="input_0_addr_7_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="4" slack="1"/>
<pin id="988" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_7 "/>
</bind>
</comp>

<comp id="991" class="1005" name="input_0_addr_8_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="4" slack="1"/>
<pin id="993" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_8 "/>
</bind>
</comp>

<comp id="996" class="1005" name="input_0_addr_9_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="4" slack="1"/>
<pin id="998" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_9 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="input_0_addr_10_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="4" slack="1"/>
<pin id="1003" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_10 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="input_0_addr_11_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="4" slack="1"/>
<pin id="1008" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_11 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="input_0_addr_12_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="4" slack="1"/>
<pin id="1013" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_12 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="input_0_addr_13_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="4" slack="1"/>
<pin id="1018" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_13 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="input_0_addr_14_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="4" slack="1"/>
<pin id="1023" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_14 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="input_0_addr_15_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="4" slack="1"/>
<pin id="1028" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="363"><net_src comp="0" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="2" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="2" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="371"><net_src comp="358" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="377"><net_src comp="0" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="2" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="26" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="380"><net_src comp="372" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="386"><net_src comp="0" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="2" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="48" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="389"><net_src comp="381" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="395"><net_src comp="0" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="2" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="70" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="398"><net_src comp="390" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="404"><net_src comp="0" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="2" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="92" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="407"><net_src comp="399" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="413"><net_src comp="0" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="2" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="114" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="416"><net_src comp="408" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="422"><net_src comp="0" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="2" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="136" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="425"><net_src comp="417" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="431"><net_src comp="0" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="2" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="158" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="434"><net_src comp="426" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="440"><net_src comp="0" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="2" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="180" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="443"><net_src comp="435" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="449"><net_src comp="0" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="2" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="202" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="452"><net_src comp="444" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="458"><net_src comp="0" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="2" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="224" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="461"><net_src comp="453" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="467"><net_src comp="0" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="2" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="246" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="470"><net_src comp="462" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="476"><net_src comp="0" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="2" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="268" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="479"><net_src comp="471" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="485"><net_src comp="0" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="2" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="290" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="488"><net_src comp="480" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="494"><net_src comp="0" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="2" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="312" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="497"><net_src comp="489" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="503"><net_src comp="0" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="2" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="334" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="506"><net_src comp="498" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="511"><net_src comp="24" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="516"><net_src comp="24" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="521"><net_src comp="24" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="526"><net_src comp="24" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="531"><net_src comp="24" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="24" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="24" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="546"><net_src comp="24" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="24" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="556"><net_src comp="24" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="561"><net_src comp="366" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="4" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="366" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="6" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="366" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="8" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="366" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="10" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="366" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="12" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="366" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="14" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="366" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="16" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="366" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="18" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="366" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="20" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="366" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="22" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="617"><net_src comp="28" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="618"><net_src comp="30" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="619"><net_src comp="32" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="620"><net_src comp="34" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="621"><net_src comp="36" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="622"><net_src comp="38" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="623"><net_src comp="40" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="624"><net_src comp="42" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="625"><net_src comp="44" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="626"><net_src comp="46" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="627"><net_src comp="50" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="628"><net_src comp="52" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="629"><net_src comp="54" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="630"><net_src comp="56" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="631"><net_src comp="58" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="632"><net_src comp="60" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="633"><net_src comp="62" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="634"><net_src comp="64" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="635"><net_src comp="66" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="636"><net_src comp="68" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="637"><net_src comp="72" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="638"><net_src comp="74" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="639"><net_src comp="76" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="640"><net_src comp="78" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="641"><net_src comp="80" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="642"><net_src comp="82" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="643"><net_src comp="84" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="644"><net_src comp="86" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="645"><net_src comp="88" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="646"><net_src comp="90" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="647"><net_src comp="94" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="648"><net_src comp="96" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="649"><net_src comp="98" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="650"><net_src comp="100" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="651"><net_src comp="102" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="652"><net_src comp="104" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="653"><net_src comp="106" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="654"><net_src comp="108" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="655"><net_src comp="110" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="656"><net_src comp="112" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="657"><net_src comp="116" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="658"><net_src comp="118" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="659"><net_src comp="120" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="660"><net_src comp="122" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="661"><net_src comp="124" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="662"><net_src comp="126" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="663"><net_src comp="128" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="664"><net_src comp="130" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="665"><net_src comp="132" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="666"><net_src comp="134" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="667"><net_src comp="138" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="668"><net_src comp="140" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="669"><net_src comp="142" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="670"><net_src comp="144" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="671"><net_src comp="146" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="672"><net_src comp="148" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="673"><net_src comp="150" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="674"><net_src comp="152" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="675"><net_src comp="154" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="676"><net_src comp="156" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="677"><net_src comp="160" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="678"><net_src comp="162" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="679"><net_src comp="164" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="680"><net_src comp="166" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="681"><net_src comp="168" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="682"><net_src comp="170" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="683"><net_src comp="172" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="684"><net_src comp="174" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="685"><net_src comp="176" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="686"><net_src comp="178" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="687"><net_src comp="182" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="688"><net_src comp="184" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="689"><net_src comp="186" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="690"><net_src comp="188" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="691"><net_src comp="190" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="692"><net_src comp="192" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="693"><net_src comp="194" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="694"><net_src comp="196" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="695"><net_src comp="198" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="696"><net_src comp="200" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="697"><net_src comp="204" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="698"><net_src comp="206" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="699"><net_src comp="208" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="700"><net_src comp="210" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="701"><net_src comp="212" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="702"><net_src comp="214" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="703"><net_src comp="216" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="704"><net_src comp="218" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="705"><net_src comp="220" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="706"><net_src comp="222" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="707"><net_src comp="226" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="708"><net_src comp="228" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="709"><net_src comp="230" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="710"><net_src comp="232" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="711"><net_src comp="234" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="712"><net_src comp="236" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="713"><net_src comp="238" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="714"><net_src comp="240" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="715"><net_src comp="242" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="716"><net_src comp="244" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="717"><net_src comp="248" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="718"><net_src comp="250" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="719"><net_src comp="252" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="720"><net_src comp="254" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="721"><net_src comp="256" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="722"><net_src comp="258" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="723"><net_src comp="260" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="724"><net_src comp="262" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="725"><net_src comp="264" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="726"><net_src comp="266" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="727"><net_src comp="270" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="728"><net_src comp="272" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="729"><net_src comp="274" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="730"><net_src comp="276" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="731"><net_src comp="278" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="732"><net_src comp="280" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="733"><net_src comp="282" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="734"><net_src comp="284" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="735"><net_src comp="286" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="736"><net_src comp="288" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="737"><net_src comp="292" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="738"><net_src comp="294" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="739"><net_src comp="296" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="740"><net_src comp="298" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="741"><net_src comp="300" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="742"><net_src comp="302" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="743"><net_src comp="304" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="744"><net_src comp="306" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="745"><net_src comp="308" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="746"><net_src comp="310" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="747"><net_src comp="314" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="748"><net_src comp="316" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="749"><net_src comp="318" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="750"><net_src comp="320" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="751"><net_src comp="322" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="752"><net_src comp="324" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="753"><net_src comp="326" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="754"><net_src comp="328" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="755"><net_src comp="330" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="756"><net_src comp="332" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="757"><net_src comp="336" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="758"><net_src comp="338" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="759"><net_src comp="340" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="760"><net_src comp="342" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="761"><net_src comp="344" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="762"><net_src comp="346" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="763"><net_src comp="348" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="764"><net_src comp="350" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="765"><net_src comp="352" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="766"><net_src comp="354" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="770"><net_src comp="366" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="772"><net_src comp="767" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="773"><net_src comp="767" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="774"><net_src comp="767" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="775"><net_src comp="767" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="776"><net_src comp="767" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="777"><net_src comp="767" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="778"><net_src comp="767" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="779"><net_src comp="767" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="780"><net_src comp="767" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="784"><net_src comp="557" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="786"><net_src comp="781" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="790"><net_src comp="563" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="792"><net_src comp="787" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="796"><net_src comp="569" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="802"><net_src comp="575" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="808"><net_src comp="581" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="810"><net_src comp="805" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="814"><net_src comp="587" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="816"><net_src comp="811" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="820"><net_src comp="593" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="822"><net_src comp="817" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="826"><net_src comp="599" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="828"><net_src comp="823" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="832"><net_src comp="605" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="834"><net_src comp="829" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="838"><net_src comp="611" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="840"><net_src comp="835" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="844"><net_src comp="507" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="849"><net_src comp="512" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="854"><net_src comp="517" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="859"><net_src comp="522" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="864"><net_src comp="527" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="869"><net_src comp="532" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="874"><net_src comp="537" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="879"><net_src comp="542" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="884"><net_src comp="547" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="889"><net_src comp="552" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="895"><net_src comp="356" pin="0"/><net_sink comp="891" pin=0"/></net>

<net id="896"><net_src comp="507" pin="2"/><net_sink comp="891" pin=1"/></net>

<net id="901"><net_src comp="891" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="902"><net_src comp="512" pin="2"/><net_sink comp="897" pin=1"/></net>

<net id="907"><net_src comp="897" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="908"><net_src comp="517" pin="2"/><net_sink comp="903" pin=1"/></net>

<net id="913"><net_src comp="903" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="522" pin="2"/><net_sink comp="909" pin=1"/></net>

<net id="919"><net_src comp="909" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="920"><net_src comp="527" pin="2"/><net_sink comp="915" pin=1"/></net>

<net id="925"><net_src comp="915" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="926"><net_src comp="532" pin="2"/><net_sink comp="921" pin=1"/></net>

<net id="931"><net_src comp="921" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="537" pin="2"/><net_sink comp="927" pin=1"/></net>

<net id="937"><net_src comp="927" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="938"><net_src comp="542" pin="2"/><net_sink comp="933" pin=1"/></net>

<net id="943"><net_src comp="933" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="547" pin="2"/><net_sink comp="939" pin=1"/></net>

<net id="949"><net_src comp="939" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="950"><net_src comp="552" pin="2"/><net_sink comp="945" pin=1"/></net>

<net id="954"><net_src comp="358" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="959"><net_src comp="372" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="964"><net_src comp="381" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="969"><net_src comp="390" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="974"><net_src comp="399" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="979"><net_src comp="408" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="984"><net_src comp="417" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="989"><net_src comp="426" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="994"><net_src comp="435" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="999"><net_src comp="444" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1004"><net_src comp="453" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1009"><net_src comp="462" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1014"><net_src comp="471" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1019"><net_src comp="480" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1024"><net_src comp="489" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1029"><net_src comp="498" pin="3"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="366" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: l3_mm : input_0 | {1 2 6 7 11 12 16 17 21 22 26 27 31 32 36 37 41 42 46 47 51 52 56 57 61 62 66 67 71 72 76 77 }
  - Chain level:
	State 1
		input_0_load : 1
	State 2
		mul : 1
		mul_1 : 1
		mul_2 : 1
		mul_3 : 1
		mul_4 : 1
		mul_5 : 1
		mul_6 : 1
		mul_7 : 1
		mul_8 : 1
		mul_9 : 1
	State 3
	State 4
	State 5
	State 6
		input_0_load_1 : 1
	State 7
		mul_s : 1
		mul_1_1 : 1
		mul_2_1 : 1
		mul_3_1 : 1
		mul_4_1 : 1
		mul_5_1 : 1
		mul_6_1 : 1
		mul_7_1 : 1
		mul_8_1 : 1
		mul_9_1 : 1
	State 8
	State 9
	State 10
	State 11
		input_0_load_2 : 1
	State 12
		mul_16 : 1
		mul_1_2 : 1
		mul_2_2 : 1
		mul_3_2 : 1
		mul_4_2 : 1
		mul_5_2 : 1
		mul_6_2 : 1
		mul_7_2 : 1
		mul_8_2 : 1
		mul_9_2 : 1
	State 13
	State 14
	State 15
	State 16
		input_0_load_3 : 1
	State 17
		mul_17 : 1
		mul_1_3 : 1
		mul_2_3 : 1
		mul_3_3 : 1
		mul_4_3 : 1
		mul_5_3 : 1
		mul_6_3 : 1
		mul_7_3 : 1
		mul_8_3 : 1
		mul_9_3 : 1
	State 18
	State 19
	State 20
	State 21
		input_0_load_4 : 1
	State 22
		mul_18 : 1
		mul_1_4 : 1
		mul_2_4 : 1
		mul_3_4 : 1
		mul_4_4 : 1
		mul_5_4 : 1
		mul_6_4 : 1
		mul_7_4 : 1
		mul_8_4 : 1
		mul_9_4 : 1
	State 23
	State 24
	State 25
	State 26
		input_0_load_5 : 1
	State 27
		mul_19 : 1
		mul_1_5 : 1
		mul_2_5 : 1
		mul_3_5 : 1
		mul_4_5 : 1
		mul_5_5 : 1
		mul_6_5 : 1
		mul_7_5 : 1
		mul_8_5 : 1
		mul_9_5 : 1
	State 28
	State 29
	State 30
	State 31
		input_0_load_6 : 1
	State 32
		mul_20 : 1
		mul_1_6 : 1
		mul_2_6 : 1
		mul_3_6 : 1
		mul_4_6 : 1
		mul_5_6 : 1
		mul_6_6 : 1
		mul_7_6 : 1
		mul_8_6 : 1
		mul_9_6 : 1
	State 33
	State 34
	State 35
	State 36
		input_0_load_7 : 1
	State 37
		mul_21 : 1
		mul_1_7 : 1
		mul_2_7 : 1
		mul_3_7 : 1
		mul_4_7 : 1
		mul_5_7 : 1
		mul_6_7 : 1
		mul_7_7 : 1
		mul_8_7 : 1
		mul_9_7 : 1
	State 38
	State 39
	State 40
	State 41
		input_0_load_8 : 1
	State 42
		mul_22 : 1
		mul_1_8 : 1
		mul_2_8 : 1
		mul_3_8 : 1
		mul_4_8 : 1
		mul_5_8 : 1
		mul_6_8 : 1
		mul_7_8 : 1
		mul_8_8 : 1
		mul_9_8 : 1
	State 43
	State 44
	State 45
	State 46
		input_0_load_9 : 1
	State 47
		mul_23 : 1
		mul_1_9 : 1
		mul_2_9 : 1
		mul_3_9 : 1
		mul_4_9 : 1
		mul_5_9 : 1
		mul_6_9 : 1
		mul_7_9 : 1
		mul_8_9 : 1
		mul_9_9 : 1
	State 48
	State 49
	State 50
	State 51
		input_0_load_10 : 1
	State 52
		mul_10 : 1
		mul_1_s : 1
		mul_2_s : 1
		mul_3_s : 1
		mul_4_s : 1
		mul_5_s : 1
		mul_6_s : 1
		mul_7_s : 1
		mul_8_s : 1
		mul_9_s : 1
	State 53
	State 54
	State 55
	State 56
		input_0_load_11 : 1
	State 57
		mul_11 : 1
		mul_1_10 : 1
		mul_2_10 : 1
		mul_3_10 : 1
		mul_4_10 : 1
		mul_5_10 : 1
		mul_6_10 : 1
		mul_7_10 : 1
		mul_8_10 : 1
		mul_9_10 : 1
	State 58
	State 59
	State 60
	State 61
		input_0_load_12 : 1
	State 62
		mul_12 : 1
		mul_1_11 : 1
		mul_2_11 : 1
		mul_3_11 : 1
		mul_4_11 : 1
		mul_5_11 : 1
		mul_6_11 : 1
		mul_7_11 : 1
		mul_8_11 : 1
		mul_9_11 : 1
	State 63
	State 64
	State 65
	State 66
		input_0_load_13 : 1
	State 67
		mul_13 : 1
		mul_1_12 : 1
		mul_2_12 : 1
		mul_3_12 : 1
		mul_4_12 : 1
		mul_5_12 : 1
		mul_6_12 : 1
		mul_7_12 : 1
		mul_8_12 : 1
		mul_9_12 : 1
	State 68
	State 69
	State 70
	State 71
		input_0_load_14 : 1
	State 72
		mul_14 : 1
		mul_1_13 : 1
		mul_2_13 : 1
		mul_3_13 : 1
		mul_4_13 : 1
		mul_5_13 : 1
		mul_6_13 : 1
		mul_7_13 : 1
		mul_8_13 : 1
		mul_9_13 : 1
	State 73
	State 74
	State 75
	State 76
		input_0_load_15 : 1
	State 77
		mul_15 : 1
		mul_1_14 : 1
		mul_2_14 : 1
		mul_3_14 : 1
		mul_4_14 : 1
		mul_5_14 : 1
		mul_6_14 : 1
		mul_7_14 : 1
		mul_8_14 : 1
		mul_9_14 : 1
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		mrv_4 : 5
		mrv_5 : 6
		mrv_6 : 7
		mrv_7 : 8
		mrv_8 : 9
		mrv_9 : 10
		ret_ln56 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|---------|---------|---------|
| Operation| Functional Unit|   DSP   |    FF   |   LUT   |
|----------|----------------|---------|---------|---------|
|          |   grp_fu_507   |    2    |   205   |   206   |
|          |   grp_fu_512   |    2    |   205   |   206   |
|          |   grp_fu_517   |    2    |   205   |   206   |
|          |   grp_fu_522   |    2    |   205   |   206   |
|   fadd   |   grp_fu_527   |    2    |   205   |   206   |
|          |   grp_fu_532   |    2    |   205   |   206   |
|          |   grp_fu_537   |    2    |   205   |   206   |
|          |   grp_fu_542   |    2    |   205   |   206   |
|          |   grp_fu_547   |    2    |   205   |   206   |
|          |   grp_fu_552   |    2    |   205   |   206   |
|----------|----------------|---------|---------|---------|
|          |   grp_fu_557   |    3    |   143   |   140   |
|          |   grp_fu_563   |    3    |   143   |   140   |
|          |   grp_fu_569   |    3    |   143   |   140   |
|          |   grp_fu_575   |    3    |   143   |   140   |
|   fmul   |   grp_fu_581   |    3    |   143   |   140   |
|          |   grp_fu_587   |    3    |   143   |   140   |
|          |   grp_fu_593   |    3    |   143   |   140   |
|          |   grp_fu_599   |    3    |   143   |   140   |
|          |   grp_fu_605   |    3    |   143   |   140   |
|          |   grp_fu_611   |    3    |   143   |   140   |
|----------|----------------|---------|---------|---------|
|          |   mrv_fu_891   |    0    |    0    |    0    |
|          |  mrv_1_fu_897  |    0    |    0    |    0    |
|          |  mrv_2_fu_903  |    0    |    0    |    0    |
|          |  mrv_3_fu_909  |    0    |    0    |    0    |
|insertvalue|  mrv_4_fu_915  |    0    |    0    |    0    |
|          |  mrv_5_fu_921  |    0    |    0    |    0    |
|          |  mrv_6_fu_927  |    0    |    0    |    0    |
|          |  mrv_7_fu_933  |    0    |    0    |    0    |
|          |  mrv_8_fu_939  |    0    |    0    |    0    |
|          |  mrv_9_fu_945  |    0    |    0    |    0    |
|----------|----------------|---------|---------|---------|
|   Total  |                |    50   |   3480  |   3460  |
|----------|----------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|input_0_addr_10_reg_1001|    4   |
|input_0_addr_11_reg_1006|    4   |
|input_0_addr_12_reg_1011|    4   |
|input_0_addr_13_reg_1016|    4   |
|input_0_addr_14_reg_1021|    4   |
|input_0_addr_15_reg_1026|    4   |
| input_0_addr_1_reg_956 |    4   |
| input_0_addr_2_reg_961 |    4   |
| input_0_addr_3_reg_966 |    4   |
| input_0_addr_4_reg_971 |    4   |
| input_0_addr_5_reg_976 |    4   |
| input_0_addr_6_reg_981 |    4   |
| input_0_addr_7_reg_986 |    4   |
| input_0_addr_8_reg_991 |    4   |
| input_0_addr_9_reg_996 |    4   |
|  input_0_addr_reg_951  |    4   |
|         reg_767        |   32   |
|         reg_781        |   32   |
|         reg_787        |   32   |
|         reg_793        |   32   |
|         reg_799        |   32   |
|         reg_805        |   32   |
|         reg_811        |   32   |
|         reg_817        |   32   |
|         reg_823        |   32   |
|         reg_829        |   32   |
|         reg_835        |   32   |
|         reg_841        |   32   |
|         reg_846        |   32   |
|         reg_851        |   32   |
|         reg_856        |   32   |
|         reg_861        |   32   |
|         reg_866        |   32   |
|         reg_871        |   32   |
|         reg_876        |   32   |
|         reg_881        |   32   |
|         reg_886        |   32   |
+------------------------+--------+
|          Total         |   736  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_366 |  p0  |  32  |   4  |   128  ||   148   |
|     grp_fu_507    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_507    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_512    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_512    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_517    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_517    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_522    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_522    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_527    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_527    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_532    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_532    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_537    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_537    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_542    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_542    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_547    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_547    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_552    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_552    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_557    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_557    |  p1  |  16  |  32  |   512  ||    31   |
|     grp_fu_563    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_563    |  p1  |  16  |  32  |   512  ||    31   |
|     grp_fu_569    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_569    |  p1  |  16  |  32  |   512  ||    31   |
|     grp_fu_575    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_575    |  p1  |  16  |  32  |   512  ||    31   |
|     grp_fu_581    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_581    |  p1  |  16  |  32  |   512  ||    31   |
|     grp_fu_587    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_587    |  p1  |  16  |  32  |   512  ||    31   |
|     grp_fu_593    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_593    |  p1  |  16  |  32  |   512  ||    31   |
|     grp_fu_599    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_599    |  p1  |  16  |  32  |   512  ||    31   |
|     grp_fu_605    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_605    |  p1  |  16  |  32  |   512  ||    31   |
|     grp_fu_611    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_611    |  p1  |  16  |  32  |   512  ||    31   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  7168  || 21.3033 ||   728   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   50   |    -   |  3480  |  3460  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   21   |    -   |   728  |
|  Register |    -   |    -   |   736  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   50   |   21   |  4216  |  4188  |
+-----------+--------+--------+--------+--------+
