// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module reversi_accel_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ldata1_dout,
        ldata1_empty_n,
        ldata1_read,
        mat_in_4228_din,
        mat_in_4228_full_n,
        mat_in_4228_write,
        bound,
        sub26,
        sext_ln1021,
        cols_bound_per_npc_load,
        sub,
        strideBased_last_blk_width,
        sub4,
        add_ln1021
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] ldata1_dout;
input   ldata1_empty_n;
output   ldata1_read;
output  [23:0] mat_in_4228_din;
input   mat_in_4228_full_n;
output   mat_in_4228_write;
input  [31:0] bound;
input  [31:0] sub26;
input  [5:0] sext_ln1021;
input  [31:0] cols_bound_per_npc_load;
input  [31:0] sub;
input  [3:0] strideBased_last_blk_width;
input  [5:0] sub4;
input  [5:0] add_ln1021;

reg ap_idle;
reg ldata1_read;
reg mat_in_4228_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
reg   [0:0] icmp_ln1001_reg_846;
reg   [0:0] icmp_ln1001_reg_846_pp0_iter2_reg;
reg   [0:0] icmp_ln1012_reg_866;
reg    ap_predicate_op103_read_state4;
reg    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
reg   [0:0] icmp_ln1032_reg_862;
reg   [0:0] icmp_ln1032_reg_862_pp0_iter4_reg;
reg    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln1001_fu_219_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    ldata1_blk_n;
wire    ap_block_pp0_stage0;
reg    mat_in_4228_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln1001_reg_846_pp0_iter3_reg;
wire   [0:0] bLast_fu_233_p2;
reg   [0:0] bLast_reg_850;
wire   [0:0] bLast_width_fu_241_p2;
reg   [0:0] bLast_width_reg_857;
reg   [0:0] bLast_width_reg_857_pp0_iter2_reg;
reg   [0:0] bLast_width_reg_857_pp0_iter3_reg;
reg   [0:0] bLast_width_reg_857_pp0_iter4_reg;
wire   [0:0] icmp_ln1032_fu_246_p2;
reg   [0:0] icmp_ln1032_reg_862_pp0_iter2_reg;
reg   [0:0] icmp_ln1032_reg_862_pp0_iter3_reg;
wire   [0:0] icmp_ln1012_fu_310_p2;
reg   [0:0] icmp_ln1012_reg_866_pp0_iter3_reg;
wire   [0:0] icmp_ln674_6_fu_332_p2;
reg   [0:0] icmp_ln674_6_reg_870;
wire   [5:0] trunc_ln674_1_fu_338_p1;
reg   [5:0] trunc_ln674_1_reg_876;
wire   [5:0] sub_ln674_30_fu_366_p2;
reg   [5:0] sub_ln674_30_reg_882;
reg   [5:0] sub_ln674_30_reg_882_pp0_iter3_reg;
wire   [0:0] icmp_ln1013_fu_383_p2;
reg   [0:0] icmp_ln1013_reg_887;
reg   [0:0] icmp_ln1013_reg_887_pp0_iter3_reg;
wire   [4:0] trunc_ln1014_fu_389_p1;
reg   [4:0] trunc_ln1014_reg_892;
wire   [0:0] icmp_ln674_fu_403_p2;
reg   [0:0] icmp_ln674_reg_897;
wire   [5:0] trunc_ln674_fu_409_p1;
reg   [5:0] trunc_ln674_reg_904;
wire   [5:0] add_ln674_1_fu_433_p2;
reg   [5:0] add_ln674_1_reg_911;
reg   [5:0] add_ln674_1_reg_911_pp0_iter3_reg;
wire   [0:0] icmp_ln414_fu_439_p2;
reg   [0:0] icmp_ln414_reg_916;
reg   [0:0] icmp_ln414_reg_916_pp0_iter3_reg;
wire   [4:0] trunc_ln414_fu_445_p1;
reg   [4:0] trunc_ln414_reg_924;
reg   [4:0] trunc_ln414_reg_924_pp0_iter3_reg;
wire   [4:0] trunc_ln414_1_fu_449_p1;
reg   [4:0] trunc_ln414_1_reg_932;
wire   [31:0] lshr_ln674_14_fu_499_p2;
reg   [31:0] lshr_ln674_14_reg_938;
wire   [5:0] sub_ln674_25_fu_540_p2;
reg   [5:0] sub_ln674_25_reg_943;
wire   [31:0] lshr_ln674_fu_550_p2;
reg   [31:0] lshr_ln674_reg_948;
wire   [4:0] sub_ln414_fu_556_p2;
reg   [4:0] sub_ln414_reg_953;
reg   [31:0] tmp_80_reg_958;
wire   [4:0] sub_ln414_2_fu_561_p2;
reg   [4:0] sub_ln414_2_reg_963;
wire   [23:0] and_ln414_fu_602_p2;
reg   [23:0] and_ln414_reg_968;
wire   [23:0] localbuffer_V_3_fu_627_p1;
wire   [23:0] p_Result_105_fu_737_p2;
wire   [4:0] sub_ln674_31_fu_746_p2;
reg   [4:0] sub_ln674_31_reg_984;
wire   [23:0] ap_phi_reg_pp0_iter0_localbuffer_V_5_reg_173;
reg   [23:0] ap_phi_reg_pp0_iter1_localbuffer_V_5_reg_173;
reg   [23:0] ap_phi_reg_pp0_iter2_localbuffer_V_5_reg_173;
reg   [23:0] ap_phi_reg_pp0_iter3_localbuffer_V_5_reg_173;
reg   [23:0] ap_phi_reg_pp0_iter4_localbuffer_V_5_reg_173;
reg   [23:0] ap_phi_reg_pp0_iter5_localbuffer_V_5_reg_173;
reg   [31:0] rem_fu_96;
wire   [31:0] rem_2_fu_372_p2;
wire   [31:0] rem_1_fu_453_p2;
wire    ap_loop_init;
reg   [30:0] i_fu_100;
wire   [30:0] add_ln1001_fu_224_p2;
reg   [31:0] j_fu_104;
wire   [31:0] j_1_fu_260_p3;
reg   [31:0] p_Val2_s_fu_108;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] zext_ln1001_fu_215_p1;
wire   [31:0] add_ln1033_fu_254_p2;
wire   [3:0] xf_bits_per_clock_fu_282_p3;
wire  signed [4:0] sext_ln1007_fu_288_p1;
wire   [5:0] ptr_width_minus_fu_300_p3;
wire   [31:0] zext_ln1007_fu_292_p1;
wire   [5:0] select_ln1021_fu_316_p3;
wire   [31:0] zext_ln1021_fu_322_p1;
wire   [31:0] grp_fu_182_p2;
wire   [31:0] sub_ln1021_fu_326_p2;
wire   [5:0] trunc_ln674_2_fu_342_p1;
wire   [5:0] sub_ln674_27_fu_346_p2;
wire   [5:0] sub_ln674_29_fu_352_p2;
wire   [5:0] select_ln674_20_fu_358_p3;
wire   [26:0] tmp_fu_393_p4;
wire   [5:0] zext_ln1007_1_fu_296_p1;
wire  signed [5:0] add_ln1018_fu_413_p2;
wire   [5:0] trunc_ln1018_fu_423_p1;
wire   [5:0] sub_ln674_26_fu_427_p2;
wire  signed [31:0] sext_ln1018_fu_419_p1;
wire   [31:0] zext_ln1008_fu_306_p1;
reg   [31:0] tmp_78_fu_467_p4;
wire   [5:0] sub_ln674_28_fu_477_p2;
wire   [5:0] select_ln674_22_fu_489_p3;
wire   [31:0] select_ln674_21_fu_482_p3;
wire   [31:0] zext_ln674_14_fu_495_p1;
wire   [5:0] add_ln674_fu_515_p2;
wire   [5:0] grp_fu_187_p2;
reg   [31:0] tmp_73_fu_505_p4;
wire   [5:0] select_ln674_fu_520_p3;
wire   [5:0] select_ln674_19_fu_534_p3;
wire   [31:0] select_ln674_18_fu_527_p3;
wire   [31:0] zext_ln674_fu_546_p1;
wire   [4:0] select_ln414_fu_566_p3;
wire   [4:0] select_ln414_4_fu_571_p3;
wire   [4:0] sub_ln414_3_fu_576_p2;
wire   [23:0] zext_ln414_4_fu_582_p1;
wire   [23:0] zext_ln414_5_fu_586_p1;
wire   [23:0] shl_ln414_2_fu_590_p2;
wire   [23:0] lshr_ln414_1_fu_596_p2;
wire   [31:0] zext_ln674_15_fu_613_p1;
wire   [31:0] lshr_ln674_15_fu_616_p2;
wire   [31:0] p_Result_106_fu_622_p2;
wire   [31:0] zext_ln674_12_fu_631_p1;
wire   [31:0] lshr_ln674_12_fu_634_p2;
wire   [31:0] p_Result_s_fu_640_p2;
wire   [23:0] zext_ln414_fu_649_p1;
wire   [23:0] tmp_79_fu_645_p1;
wire   [23:0] lshr_ln414_fu_652_p2;
wire   [23:0] p_Result_103_fu_658_p2;
wire   [31:0] zext_ln674_13_fu_671_p1;
wire   [31:0] lshr_ln674_13_fu_674_p2;
wire   [31:0] p_Result_104_fu_680_p2;
wire   [4:0] select_ln414_5_fu_689_p3;
wire   [23:0] tmp_81_fu_685_p1;
wire   [23:0] zext_ln414_3_fu_694_p1;
wire   [23:0] shl_ln414_fu_698_p2;
reg   [23:0] tmp_77_fu_704_p4;
wire   [23:0] localbuffer_V_fu_664_p3;
wire   [23:0] xor_ln414_fu_721_p2;
wire   [23:0] select_ln414_6_fu_714_p3;
wire   [23:0] and_ln414_3_fu_726_p2;
wire   [23:0] and_ln414_4_fu_732_p2;
wire   [4:0] trunc_ln674_3_fu_743_p1;
wire   [23:0] zext_ln674_16_fu_752_p1;
wire   [23:0] lshr_ln674_16_fu_755_p2;
wire   [23:0] select_ln1025_fu_761_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_735;
reg    ap_condition_739;
reg    ap_condition_742;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_done_reg = 1'b0;
end

reversi_accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((icmp_ln1012_reg_866_pp0_iter3_reg == 1'd0) & (icmp_ln1001_reg_846_pp0_iter3_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter5_localbuffer_V_5_reg_173 <= localbuffer_V_3_fu_627_p1;
        end else if (((icmp_ln1012_reg_866_pp0_iter3_reg == 1'd1) & (icmp_ln1001_reg_846_pp0_iter3_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter5_localbuffer_V_5_reg_173 <= p_Result_105_fu_737_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_localbuffer_V_5_reg_173 <= ap_phi_reg_pp0_iter4_localbuffer_V_5_reg_173;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_100 <= 31'd0;
        end else if (((icmp_ln1001_fu_219_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            i_fu_100 <= add_ln1001_fu_224_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            j_fu_104 <= 32'd0;
        end else if (((icmp_ln1001_fu_219_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            j_fu_104 <= j_1_fu_260_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_Val2_s_fu_108 <= 32'd0;
        end else if ((1'b1 == ap_condition_735)) begin
            p_Val2_s_fu_108 <= ldata1_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rem_fu_96 <= 32'd0;
        end else if ((1'b1 == ap_condition_742)) begin
            rem_fu_96 <= rem_1_fu_453_p2;
        end else if ((1'b1 == ap_condition_739)) begin
            rem_fu_96 <= rem_2_fu_372_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1001_reg_846 == 1'd1) & (icmp_ln1012_fu_310_p2 == 1'd1))) begin
        add_ln674_1_reg_911 <= add_ln674_1_fu_433_p2;
        icmp_ln1013_reg_887 <= icmp_ln1013_fu_383_p2;
        icmp_ln414_reg_916 <= icmp_ln414_fu_439_p2;
        icmp_ln674_reg_897 <= icmp_ln674_fu_403_p2;
        trunc_ln1014_reg_892 <= trunc_ln1014_fu_389_p1;
        trunc_ln414_1_reg_932 <= trunc_ln414_1_fu_449_p1;
        trunc_ln414_reg_924 <= trunc_ln414_fu_445_p1;
        trunc_ln674_reg_904 <= trunc_ln674_fu_409_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln674_1_reg_911_pp0_iter3_reg <= add_ln674_1_reg_911;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        bLast_width_reg_857_pp0_iter2_reg <= bLast_width_reg_857;
        bLast_width_reg_857_pp0_iter3_reg <= bLast_width_reg_857_pp0_iter2_reg;
        bLast_width_reg_857_pp0_iter4_reg <= bLast_width_reg_857_pp0_iter3_reg;
        icmp_ln1001_reg_846_pp0_iter2_reg <= icmp_ln1001_reg_846;
        icmp_ln1001_reg_846_pp0_iter3_reg <= icmp_ln1001_reg_846_pp0_iter2_reg;
        icmp_ln1012_reg_866_pp0_iter3_reg <= icmp_ln1012_reg_866;
        icmp_ln1013_reg_887_pp0_iter3_reg <= icmp_ln1013_reg_887;
        icmp_ln1032_reg_862_pp0_iter2_reg <= icmp_ln1032_reg_862;
        icmp_ln1032_reg_862_pp0_iter3_reg <= icmp_ln1032_reg_862_pp0_iter2_reg;
        icmp_ln1032_reg_862_pp0_iter4_reg <= icmp_ln1032_reg_862_pp0_iter3_reg;
        icmp_ln414_reg_916_pp0_iter3_reg <= icmp_ln414_reg_916;
        sub_ln674_30_reg_882_pp0_iter3_reg <= sub_ln674_30_reg_882;
        trunc_ln414_reg_924_pp0_iter3_reg <= trunc_ln414_reg_924;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1012_reg_866 == 1'd1) & (icmp_ln1001_reg_846_pp0_iter2_reg == 1'd1))) begin
        and_ln414_reg_968 <= and_ln414_fu_602_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        icmp_ln1001_reg_846 <= icmp_ln1001_fu_219_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_localbuffer_V_5_reg_173 <= ap_phi_reg_pp0_iter0_localbuffer_V_5_reg_173;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_localbuffer_V_5_reg_173 <= ap_phi_reg_pp0_iter1_localbuffer_V_5_reg_173;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_localbuffer_V_5_reg_173 <= ap_phi_reg_pp0_iter2_localbuffer_V_5_reg_173;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_localbuffer_V_5_reg_173 <= ap_phi_reg_pp0_iter3_localbuffer_V_5_reg_173;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1001_fu_219_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bLast_reg_850 <= bLast_fu_233_p2;
        bLast_width_reg_857 <= bLast_width_fu_241_p2;
        icmp_ln1032_reg_862 <= icmp_ln1032_fu_246_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1001_reg_846 == 1'd1))) begin
        icmp_ln1012_reg_866 <= icmp_ln1012_fu_310_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1001_reg_846 == 1'd1) & (icmp_ln1012_fu_310_p2 == 1'd0))) begin
        icmp_ln674_6_reg_870 <= icmp_ln674_6_fu_332_p2;
        sub_ln674_30_reg_882 <= sub_ln674_30_fu_366_p2;
        trunc_ln674_1_reg_876 <= trunc_ln674_1_fu_338_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1012_reg_866 == 1'd0) & (icmp_ln1001_reg_846_pp0_iter2_reg == 1'd1))) begin
        lshr_ln674_14_reg_938 <= lshr_ln674_14_fu_499_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1012_reg_866 == 1'd1) & (icmp_ln1001_reg_846_pp0_iter2_reg == 1'd1) & (icmp_ln1013_reg_887 == 1'd0))) begin
        lshr_ln674_reg_948 <= lshr_ln674_fu_550_p2;
        sub_ln414_reg_953 <= sub_ln414_fu_556_p2;
        sub_ln674_25_reg_943 <= sub_ln674_25_fu_540_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1012_reg_866 == 1'd1) & (icmp_ln1001_reg_846_pp0_iter2_reg == 1'd1) & (icmp_ln414_reg_916 == 1'd1))) begin
        sub_ln414_2_reg_963 <= sub_ln414_2_fu_561_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (bLast_width_reg_857_pp0_iter3_reg == 1'd1))) begin
        sub_ln674_31_reg_984 <= sub_ln674_31_fu_746_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op103_read_state4 == 1'b1))) begin
        tmp_80_reg_958 <= ldata1_dout;
    end
end

always @ (*) begin
    if (((icmp_ln1001_fu_219_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op103_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ldata1_blk_n = ldata1_empty_n;
    end else begin
        ldata1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op103_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ldata1_read = 1'b1;
    end else begin
        ldata1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln1032_reg_862_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        mat_in_4228_blk_n = mat_in_4228_full_n;
    end else begin
        mat_in_4228_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1032_reg_862_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        mat_in_4228_write = 1'b1;
    end else begin
        mat_in_4228_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1001_fu_224_p2 = (i_fu_100 + 31'd1);

assign add_ln1018_fu_413_p2 = ($signed(zext_ln1007_1_fu_296_p1) + $signed(6'd63));

assign add_ln1033_fu_254_p2 = (j_fu_104 + 32'd1);

assign add_ln674_1_fu_433_p2 = (sub_ln674_26_fu_427_p2 + 6'd31);

assign add_ln674_fu_515_p2 = ($signed(trunc_ln674_reg_904) + $signed(6'd33));

assign and_ln414_3_fu_726_p2 = (xor_ln414_fu_721_p2 & localbuffer_V_fu_664_p3);

assign and_ln414_4_fu_732_p2 = (select_ln414_6_fu_714_p3 & and_ln414_reg_968);

assign and_ln414_fu_602_p2 = (shl_ln414_2_fu_590_p2 & lshr_ln414_1_fu_596_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((icmp_ln1032_reg_862_pp0_iter4_reg == 1'd1) & (mat_in_4228_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_predicate_op103_read_state4 == 1'b1) & (ldata1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((icmp_ln1032_reg_862_pp0_iter4_reg == 1'd1) & (mat_in_4228_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_predicate_op103_read_state4 == 1'b1) & (ldata1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((icmp_ln1032_reg_862_pp0_iter4_reg == 1'd1) & (mat_in_4228_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_predicate_op103_read_state4 == 1'b1) & (ldata1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = ((ap_predicate_op103_read_state4 == 1'b1) & (ldata1_empty_n == 1'b0));
end

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage0_iter5 = ((icmp_ln1032_reg_862_pp0_iter4_reg == 1'd1) & (mat_in_4228_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_735 = ((icmp_ln1012_reg_866 == 1'd1) & (icmp_ln1001_reg_846_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_condition_739 = ((icmp_ln1001_reg_846 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1012_fu_310_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_742 = ((icmp_ln1001_reg_846 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1012_fu_310_p2 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign ap_phi_reg_pp0_iter0_localbuffer_V_5_reg_173 = 'bx;

always @ (*) begin
    ap_predicate_op103_read_state4 = ((icmp_ln1012_reg_866 == 1'd1) & (icmp_ln1001_reg_846_pp0_iter2_reg == 1'd1));
end

assign bLast_fu_233_p2 = ((j_fu_104 == sub) ? 1'b1 : 1'b0);

assign bLast_width_fu_241_p2 = ((j_fu_104 == sub26) ? 1'b1 : 1'b0);

assign grp_fu_182_p2 = (32'd32 - rem_fu_96);

assign grp_fu_187_p2 = (6'd31 - trunc_ln674_reg_904);

assign icmp_ln1001_fu_219_p2 = (($signed(zext_ln1001_fu_215_p1) < $signed(bound)) ? 1'b1 : 1'b0);

assign icmp_ln1012_fu_310_p2 = (($signed(rem_fu_96) < $signed(zext_ln1007_fu_292_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1013_fu_383_p2 = ((rem_fu_96 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1032_fu_246_p2 = (($signed(j_fu_104) < $signed(cols_bound_per_npc_load)) ? 1'b1 : 1'b0);

assign icmp_ln414_fu_439_p2 = ((rem_fu_96 > sext_ln1018_fu_419_p1) ? 1'b1 : 1'b0);

assign icmp_ln674_6_fu_332_p2 = ((grp_fu_182_p2 > sub_ln1021_fu_326_p2) ? 1'b1 : 1'b0);

assign icmp_ln674_fu_403_p2 = ((tmp_fu_393_p4 != 27'd0) ? 1'b1 : 1'b0);

assign j_1_fu_260_p3 = ((bLast_fu_233_p2[0:0] == 1'b1) ? 32'd0 : add_ln1033_fu_254_p2);

assign localbuffer_V_3_fu_627_p1 = p_Result_106_fu_622_p2[23:0];

assign localbuffer_V_fu_664_p3 = ((icmp_ln1013_reg_887_pp0_iter3_reg[0:0] == 1'b1) ? 24'd0 : p_Result_103_fu_658_p2);

assign lshr_ln414_1_fu_596_p2 = 24'd16777215 >> zext_ln414_5_fu_586_p1;

assign lshr_ln414_fu_652_p2 = 24'd16777215 >> zext_ln414_fu_649_p1;

assign lshr_ln674_12_fu_634_p2 = 32'd4294967295 >> zext_ln674_12_fu_631_p1;

assign lshr_ln674_13_fu_674_p2 = 32'd4294967295 >> zext_ln674_13_fu_671_p1;

assign lshr_ln674_14_fu_499_p2 = select_ln674_21_fu_482_p3 >> zext_ln674_14_fu_495_p1;

assign lshr_ln674_15_fu_616_p2 = 32'd4294967295 >> zext_ln674_15_fu_613_p1;

assign lshr_ln674_16_fu_755_p2 = 24'd16777215 >> zext_ln674_16_fu_752_p1;

assign lshr_ln674_fu_550_p2 = select_ln674_18_fu_527_p3 >> zext_ln674_fu_546_p1;

assign mat_in_4228_din = (select_ln1025_fu_761_p3 & ap_phi_reg_pp0_iter5_localbuffer_V_5_reg_173);

assign p_Result_103_fu_658_p2 = (tmp_79_fu_645_p1 & lshr_ln414_fu_652_p2);

assign p_Result_104_fu_680_p2 = (tmp_80_reg_958 & lshr_ln674_13_fu_674_p2);

assign p_Result_105_fu_737_p2 = (and_ln414_4_fu_732_p2 | and_ln414_3_fu_726_p2);

assign p_Result_106_fu_622_p2 = (lshr_ln674_15_fu_616_p2 & lshr_ln674_14_reg_938);

assign p_Result_s_fu_640_p2 = (lshr_ln674_reg_948 & lshr_ln674_12_fu_634_p2);

assign ptr_width_minus_fu_300_p3 = ((bLast_reg_850[0:0] == 1'b1) ? sub4 : 6'd8);

assign rem_1_fu_453_p2 = (rem_fu_96 + zext_ln1008_fu_306_p1);

assign rem_2_fu_372_p2 = (rem_fu_96 - zext_ln1007_fu_292_p1);

assign select_ln1021_fu_316_p3 = ((bLast_reg_850[0:0] == 1'b1) ? add_ln1021 : 6'd55);

assign select_ln1025_fu_761_p3 = ((bLast_width_reg_857_pp0_iter4_reg[0:0] == 1'b1) ? lshr_ln674_16_fu_755_p2 : 24'd16777215);

assign select_ln414_4_fu_571_p3 = ((icmp_ln414_reg_916[0:0] == 1'b1) ? trunc_ln414_1_reg_932 : trunc_ln414_reg_924);

assign select_ln414_5_fu_689_p3 = ((icmp_ln414_reg_916_pp0_iter3_reg[0:0] == 1'b1) ? sub_ln414_2_reg_963 : trunc_ln414_reg_924_pp0_iter3_reg);

assign select_ln414_6_fu_714_p3 = ((icmp_ln414_reg_916_pp0_iter3_reg[0:0] == 1'b1) ? tmp_77_fu_704_p4 : shl_ln414_fu_698_p2);

assign select_ln414_fu_566_p3 = ((icmp_ln414_reg_916[0:0] == 1'b1) ? trunc_ln414_reg_924 : trunc_ln414_1_reg_932);

assign select_ln674_18_fu_527_p3 = ((icmp_ln674_reg_897[0:0] == 1'b1) ? tmp_73_fu_505_p4 : p_Val2_s_fu_108);

assign select_ln674_19_fu_534_p3 = ((icmp_ln674_reg_897[0:0] == 1'b1) ? grp_fu_187_p2 : trunc_ln674_reg_904);

assign select_ln674_20_fu_358_p3 = ((icmp_ln674_6_fu_332_p2[0:0] == 1'b1) ? sub_ln674_27_fu_346_p2 : sub_ln674_29_fu_352_p2);

assign select_ln674_21_fu_482_p3 = ((icmp_ln674_6_reg_870[0:0] == 1'b1) ? tmp_78_fu_467_p4 : p_Val2_s_fu_108);

assign select_ln674_22_fu_489_p3 = ((icmp_ln674_6_reg_870[0:0] == 1'b1) ? sub_ln674_28_fu_477_p2 : trunc_ln674_1_reg_876);

assign select_ln674_fu_520_p3 = ((icmp_ln674_reg_897[0:0] == 1'b1) ? add_ln674_fu_515_p2 : grp_fu_187_p2);

assign sext_ln1007_fu_288_p1 = $signed(xf_bits_per_clock_fu_282_p3);

assign sext_ln1018_fu_419_p1 = add_ln1018_fu_413_p2;

assign shl_ln414_2_fu_590_p2 = 24'd16777215 << zext_ln414_4_fu_582_p1;

assign shl_ln414_fu_698_p2 = tmp_81_fu_685_p1 << zext_ln414_3_fu_694_p1;

assign sub_ln1021_fu_326_p2 = (zext_ln1021_fu_322_p1 - rem_fu_96);

assign sub_ln414_2_fu_561_p2 = ($signed(5'd23) - $signed(trunc_ln414_reg_924));

assign sub_ln414_3_fu_576_p2 = ($signed(5'd23) - $signed(select_ln414_fu_566_p3));

assign sub_ln414_fu_556_p2 = ($signed(5'd24) - $signed(trunc_ln1014_reg_892));

assign sub_ln674_25_fu_540_p2 = (6'd31 - select_ln674_fu_520_p3);

assign sub_ln674_26_fu_427_p2 = ($signed(trunc_ln1018_fu_423_p1) - $signed(add_ln1018_fu_413_p2));

assign sub_ln674_27_fu_346_p2 = (trunc_ln674_1_fu_338_p1 - trunc_ln674_2_fu_342_p1);

assign sub_ln674_28_fu_477_p2 = (6'd31 - trunc_ln674_1_reg_876);

assign sub_ln674_29_fu_352_p2 = (trunc_ln674_2_fu_342_p1 - trunc_ln674_1_fu_338_p1);

assign sub_ln674_30_fu_366_p2 = (6'd31 - select_ln674_20_fu_358_p3);

assign sub_ln674_31_fu_746_p2 = ($signed(5'd23) - $signed(trunc_ln674_3_fu_743_p1));

integer ap_tvar_int_0;

always @ (p_Val2_s_fu_108) begin
    for (ap_tvar_int_0 = 32 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 31 - 0) begin
            tmp_73_fu_505_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_73_fu_505_p4[ap_tvar_int_0] = p_Val2_s_fu_108[31 - ap_tvar_int_0];
        end
    end
end

integer ap_tvar_int_1;

always @ (shl_ln414_fu_698_p2) begin
    for (ap_tvar_int_1 = 24 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 23 - 0) begin
            tmp_77_fu_704_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_77_fu_704_p4[ap_tvar_int_1] = shl_ln414_fu_698_p2[23 - ap_tvar_int_1];
        end
    end
end

integer ap_tvar_int_2;

always @ (p_Val2_s_fu_108) begin
    for (ap_tvar_int_2 = 32 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 31 - 0) begin
            tmp_78_fu_467_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            tmp_78_fu_467_p4[ap_tvar_int_2] = p_Val2_s_fu_108[31 - ap_tvar_int_2];
        end
    end
end

assign tmp_79_fu_645_p1 = p_Result_s_fu_640_p2[23:0];

assign tmp_81_fu_685_p1 = p_Result_104_fu_680_p2[23:0];

assign tmp_fu_393_p4 = {{grp_fu_182_p2[31:5]}};

assign trunc_ln1014_fu_389_p1 = rem_fu_96[4:0];

assign trunc_ln1018_fu_423_p1 = rem_fu_96[5:0];

assign trunc_ln414_1_fu_449_p1 = add_ln1018_fu_413_p2[4:0];

assign trunc_ln414_fu_445_p1 = rem_fu_96[4:0];

assign trunc_ln674_1_fu_338_p1 = grp_fu_182_p2[5:0];

assign trunc_ln674_2_fu_342_p1 = sub_ln1021_fu_326_p2[5:0];

assign trunc_ln674_3_fu_743_p1 = sext_ln1021[4:0];

assign trunc_ln674_fu_409_p1 = grp_fu_182_p2[5:0];

assign xf_bits_per_clock_fu_282_p3 = ((bLast_reg_850[0:0] == 1'b1) ? strideBased_last_blk_width : 4'd8);

assign xor_ln414_fu_721_p2 = (24'd16777215 ^ and_ln414_reg_968);

assign zext_ln1001_fu_215_p1 = i_fu_100;

assign zext_ln1007_1_fu_296_p1 = $unsigned(sext_ln1007_fu_288_p1);

assign zext_ln1007_fu_292_p1 = $unsigned(sext_ln1007_fu_288_p1);

assign zext_ln1008_fu_306_p1 = ptr_width_minus_fu_300_p3;

assign zext_ln1021_fu_322_p1 = select_ln1021_fu_316_p3;

assign zext_ln414_3_fu_694_p1 = select_ln414_5_fu_689_p3;

assign zext_ln414_4_fu_582_p1 = select_ln414_4_fu_571_p3;

assign zext_ln414_5_fu_586_p1 = sub_ln414_3_fu_576_p2;

assign zext_ln414_fu_649_p1 = sub_ln414_reg_953;

assign zext_ln674_12_fu_631_p1 = sub_ln674_25_reg_943;

assign zext_ln674_13_fu_671_p1 = add_ln674_1_reg_911_pp0_iter3_reg;

assign zext_ln674_14_fu_495_p1 = select_ln674_22_fu_489_p3;

assign zext_ln674_15_fu_613_p1 = sub_ln674_30_reg_882_pp0_iter3_reg;

assign zext_ln674_16_fu_752_p1 = sub_ln674_31_reg_984;

assign zext_ln674_fu_546_p1 = select_ln674_19_fu_534_p3;

endmodule //reversi_accel_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow
