m255
K4
z2
!s11f MIXED_VERSIONS
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/User/Documents/Uni/701/COMPSYS701/Lab2 Reference Design 2024
valtera_up_altpll
Z1 !s110 1713492498
!i10b 1
!s100 gA9^WMoZ<m>YaF1Vb;cei2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
ICnX6bLLb7fjP9L9T?DBPf0
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 dH:/PartIV/COMPSYS701/Lab2 Reference Design 2024
Z5 w1713492239
8H:/PartIV/COMPSYS701/Lab2 Reference Design 2024/CS701/ip/AudioClock_2/submodules/altera_up_altpll.v
FH:/PartIV/COMPSYS701/Lab2 Reference Design 2024/CS701/ip/AudioClock_2/submodules/altera_up_altpll.v
!i122 5
L0 29 179
Z6 OE;L;2020.2;71
r1
!s85 0
31
!s108 1713492497.000000
!s107 H:/PartIV/COMPSYS701/Lab2 Reference Design 2024/CS701/ip/AudioClock_2/submodules/altera_up_altpll.v|
!s90 -reportprogress|300|-work|ip|H:/PartIV/COMPSYS701/Lab2 Reference Design 2024/CS701/ip/AudioClock_2/submodules/altera_up_altpll.v|
!i113 0
Z7 o-work ip
Z8 tCvgOpt 0
valtera_up_avalon_reset_from_locked_signal
R1
!i10b 1
!s100 l7cj`WQfb[k<`bj?eTPi03
R2
IcajO033<?IVF@<97V8@nn0
R3
R4
R5
8H:/PartIV/COMPSYS701/Lab2 Reference Design 2024/CS701/ip/AudioClock_2/submodules/altera_up_avalon_reset_from_locked_signal.v
FH:/PartIV/COMPSYS701/Lab2 Reference Design 2024/CS701/ip/AudioClock_2/submodules/altera_up_avalon_reset_from_locked_signal.v
!i122 6
L0 28 65
R6
r1
!s85 0
31
Z9 !s108 1713492498.000000
!s107 H:/PartIV/COMPSYS701/Lab2 Reference Design 2024/CS701/ip/AudioClock_2/submodules/altera_up_avalon_reset_from_locked_signal.v|
!s90 -reportprogress|300|-work|ip|H:/PartIV/COMPSYS701/Lab2 Reference Design 2024/CS701/ip/AudioClock_2/submodules/altera_up_avalon_reset_from_locked_signal.v|
!i113 0
R7
R8
Eaudioclock
R5
Z10 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z11 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z12 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 4
R4
Z13 8H:/PartIV/COMPSYS701/Lab2 Reference Design 2024/CS701/ip/AudioClock_2/AudioClock.vhd
Z14 FH:/PartIV/COMPSYS701/Lab2 Reference Design 2024/CS701/ip/AudioClock_2/AudioClock.vhd
l0
L9 1
VkzoJMBWcUGM2eh[;E[``62
!s100 ?]V=nD1YN]MfnMQ9ZF@XP2
Z15 OE;C;2020.2;71
32
Z16 !s110 1713492494
!i10b 1
Z17 !s108 1713492494.000000
Z18 !s90 -reportprogress|300|-work|ip|H:/PartIV/COMPSYS701/Lab2 Reference Design 2024/CS701/ip/AudioClock_2/AudioClock.vhd|
Z19 !s107 H:/PartIV/COMPSYS701/Lab2 Reference Design 2024/CS701/ip/AudioClock_2/AudioClock.vhd|
!i113 0
R7
Z20 tExplicit 1 CvgOpt 0
Artl
R10
R11
R12
DEx4 work 10 audioclock 0 22 kzoJMBWcUGM2eh[;E[``62
!i122 4
l28
L18 21
VTT8^>j6AMdSm2OoX>2Q7Z2
!s100 gEa:]G7l6k;X7AW=Y70TR0
R15
32
R16
!i10b 1
R17
R18
R19
!i113 0
R7
R20
vAudioClock_audio_pll_0
!s110 1713492499
!i10b 1
!s100 m]20Fm5@kD8FfN`9TMY;Z1
R2
I;cElXah7bBbUaXcNe7^zc2
R3
R4
R5
8H:/PartIV/COMPSYS701/Lab2 Reference Design 2024/CS701/ip/AudioClock_2/submodules/AudioClock_audio_pll_0.v
FH:/PartIV/COMPSYS701/Lab2 Reference Design 2024/CS701/ip/AudioClock_2/submodules/AudioClock_audio_pll_0.v
!i122 7
L0 9 33
R6
r1
!s85 0
31
R9
!s107 H:/PartIV/COMPSYS701/Lab2 Reference Design 2024/CS701/ip/AudioClock_2/submodules/AudioClock_audio_pll_0.v|
!s90 -reportprogress|300|-work|ip|H:/PartIV/COMPSYS701/Lab2 Reference Design 2024/CS701/ip/AudioClock_2/submodules/AudioClock_audio_pll_0.v|
!i113 0
R7
R8
n@audio@clock_audio_pll_0
vAudioClock_audio_pll_0_audio_pll
!s110 1713492490
!i10b 1
!s100 _dXm>Z>D2NiTlLchF=FlV2
R2
I9[eGY3Ee9CSLg?@U=;3BE3
R3
R4
R5
8H:/PartIV/COMPSYS701/Lab2 Reference Design 2024/CS701/ip/AudioClock_1/submodules/AudioClock_audio_pll_0_audio_pll.v
FH:/PartIV/COMPSYS701/Lab2 Reference Design 2024/CS701/ip/AudioClock_1/submodules/AudioClock_audio_pll_0_audio_pll.v
!i122 3
L0 2 85
R6
r1
!s85 0
31
!s108 1713492489.000000
!s107 H:/PartIV/COMPSYS701/Lab2 Reference Design 2024/CS701/ip/AudioClock_1/submodules/AudioClock_audio_pll_0_audio_pll.v|
!s90 -reportprogress|300|-work|ip|H:/PartIV/COMPSYS701/Lab2 Reference Design 2024/CS701/ip/AudioClock_1/submodules/AudioClock_audio_pll_0_audio_pll.v|
!i113 0
R7
R8
n@audio@clock_audio_pll_0_audio_pll
Eaudiofifo
Z21 w1640995200
R11
Z22 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z23 8C:/Users/User/Documents/Uni/701/COMPSYS701/Lab2 Reference Design 2024/CS701/ip/AudioFifo/AudioFifo.vhd
Z24 FC:/Users/User/Documents/Uni/701/COMPSYS701/Lab2 Reference Design 2024/CS701/ip/AudioFifo/AudioFifo.vhd
l0
L43
Vn<oY7jX2iioBb_f`1Sk=h3
!s100 hzfBADS2jz8efhYoW2WSO2
Z25 OV;C;10.5b;63
32
Z26 !s110 1712960529
!i10b 1
Z27 !s108 1712960529.000000
Z28 !s90 -reportprogress|300|-work|ip|C:/Users/User/Documents/Uni/701/COMPSYS701/Lab2 Reference Design 2024/CS701/ip/AudioFifo/AudioFifo.vhd|
Z29 !s107 C:/Users/User/Documents/Uni/701/COMPSYS701/Lab2 Reference Design 2024/CS701/ip/AudioFifo/AudioFifo.vhd|
!i113 1
R7
R20
Asyn
R11
R22
DEx4 work 9 audiofifo 0 22 n<oY7jX2iioBb_f`1Sk=h3
l92
L58
V;;f?j_F^>FE>C;iXEiJWa1
!s100 DFEC5]6nd;^@Gjg`?;L]o3
R25
32
R26
!i10b 1
R27
R28
R29
!i113 1
R7
R20
Eaudiorom
R21
Z30 DPx9 altera_mf 20 altera_mf_components 0 22 gV:l9C^?PSb6]b5V?_jR@3
R11
R22
R0
Z31 8C:/Users/User/Documents/Uni/701/COMPSYS701/Lab2 Reference Design 2024/CS701/ip/AudioRom/AudioRom.vhd
Z32 FC:/Users/User/Documents/Uni/701/COMPSYS701/Lab2 Reference Design 2024/CS701/ip/AudioRom/AudioRom.vhd
l0
L43
V<Wz:iS]d9WK4[noB^R;bB1
!s100 `zhij<A8?O;TTj8[PRKke3
R25
32
Z33 !s110 1712960526
!i10b 1
Z34 !s108 1712960526.000000
Z35 !s90 -reportprogress|300|-work|ip|C:/Users/User/Documents/Uni/701/COMPSYS701/Lab2 Reference Design 2024/CS701/ip/AudioRom/AudioRom.vhd|
Z36 !s107 C:/Users/User/Documents/Uni/701/COMPSYS701/Lab2 Reference Design 2024/CS701/ip/AudioRom/AudioRom.vhd|
!i113 1
R7
R20
Asyn
R30
R11
R22
DEx4 work 8 audiorom 0 22 <Wz:iS]d9WK4[noB^R;bB1
l57
L53
VnYKF[0eJz?03ZPDo;`YK;0
!s100 >haM?bMIA8m3IF:F1EmdN1
R25
32
R33
!i10b 1
R34
R35
R36
!i113 1
R7
R20
Etdmaminfifo
R21
R11
R22
R0
Z37 8C:/Users/User/Documents/Uni/701/COMPSYS701/Lab2 Reference Design 2024/CS701/ip/TdmaMinFifo/TdmaMinFifo.vhd
Z38 FC:/Users/User/Documents/Uni/701/COMPSYS701/Lab2 Reference Design 2024/CS701/ip/TdmaMinFifo/TdmaMinFifo.vhd
l0
L43
V3RgC52PX=;I71WkR@A_7C2
!s100 8FemG`GCM5dSE;ZO1MWzf2
R25
32
Z39 !s110 1712960522
!i10b 1
Z40 !s108 1712960522.000000
Z41 !s90 -reportprogress|300|-work|ip|C:/Users/User/Documents/Uni/701/COMPSYS701/Lab2 Reference Design 2024/CS701/ip/TdmaMinFifo/TdmaMinFifo.vhd|
Z42 !s107 C:/Users/User/Documents/Uni/701/COMPSYS701/Lab2 Reference Design 2024/CS701/ip/TdmaMinFifo/TdmaMinFifo.vhd|
!i113 1
R7
R20
Asyn
R11
R22
DEx4 work 11 tdmaminfifo 0 22 3RgC52PX=;I71WkR@A_7C2
l89
L57
Vl4Xf]Yi04HB0O7;Gm>kA]3
!s100 nV:U_b?O:ZbYEG97<H`3G1
R25
32
R39
!i10b 1
R40
R41
R42
!i113 1
R7
R20
