# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CAM.srcs/sources_1/new/transmiter.vhd" \
"../../../../CAM.srcs/sim_1/new/test_transmiter.vhd" \

# Do not sort compile order
nosort
