// Seed: 841126583
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input wor id_2,
    input uwire id_3,
    input tri1 id_4,
    input wor id_5,
    input supply0 id_6,
    input uwire id_7,
    output uwire id_8,
    input wire id_9,
    input uwire id_10,
    input tri0 id_11,
    input tri1 id_12,
    output tri0 id_13,
    input uwire id_14,
    output wire id_15,
    input wand id_16,
    input tri0 id_17,
    input wor id_18
);
  if (1) begin : LABEL_0
    assign id_13 = id_14;
  end else begin : LABEL_1
    assign id_15 = -1;
    wire id_20, id_21, id_22, id_23, id_24;
    wire id_25;
  end
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    output tri id_2,
    input tri id_3,
    input uwire id_4
    , id_40,
    input supply0 id_5,
    input wand id_6,
    output wand id_7,
    input wor id_8,
    output supply0 id_9,
    output tri id_10,
    input tri0 id_11,
    input uwire id_12,
    input wire id_13,
    output wand id_14,
    output wand id_15,
    output uwire id_16,
    input tri0 id_17,
    output wand id_18#(.id_41(1)),
    input tri id_19,
    output wire id_20,
    input uwire id_21,
    input tri0 id_22,
    output uwire id_23,
    input wor id_24,
    input tri id_25,
    input wand id_26,
    input tri0 id_27,
    output uwire id_28,
    input tri id_29,
    input wire id_30,
    output supply1 id_31,
    output tri id_32,
    output supply0 id_33,
    output wand id_34,
    input tri1 id_35,
    output tri id_36,
    input tri0 id_37,
    input tri1 id_38
);
  initial begin : LABEL_0
    wait (-1'b0 && 1'b0 && -1);
  end
  module_0 modCall_1 (
      id_35,
      id_26,
      id_17,
      id_1,
      id_27,
      id_26,
      id_29,
      id_11,
      id_7,
      id_4,
      id_0,
      id_22,
      id_37,
      id_32,
      id_17,
      id_31,
      id_21,
      id_13,
      id_6
  );
endmodule
