# autopipe
This project automates pipelining of combinational verilog files using forward or backward propagation.
