#12345678901234567890123456789012345678901234567890123456789012345678901234567890
# Any line that begins with a '#' character is a comment and is disregarded by
# the auto-router program. Blank lines are allowed. Use them to add clarity to 
# the input file.
#
# You can add additional comments following two consecutive slash characters:
# grid_resolution = 5  // 5 micron grid is fine enough for 20um line/space
#


# Specify the dimension in microns of the grid that the auto-router will use.
# Use a dimension that is less than one half to one quarter of the smallest
# linewidth or spacing in the design.
grid_resolution = 20  // in microns

# Specify the dimensions in millimeters of the grid:
width  = 14  // in millimeters
height = 10  // in millimeters

# Specify the number of routing layers. Typical values are 1, 2, 4, 6, and 8.
number_layers = 6

# Specify the name of each routing layer and (for multiple layers) the name
# of each intervening via layer. Examples:
# 
#   layer_names = M1 V1-2 M2 V2-3 M3 V3-4 M4  // For 4-layer substrate
#   layer_names = M   // for single-layer
#
layer_names = Pkg_M1 V1-2 Pkg_M2 V2-3 Pkg_M3 V3-4 Pkg_M4 V4-5 Pkg_M5 BGA PCB

#
# Specify the origin that the start/end-locations are relative to. Allowed 
# values are: center, lower_left, upper_left, lower_right, upper_right
#
origin = lower_left

#
# Specify the start- and end-locations of the paths to be routed. Dimensions are
# in microns, relative to the origin specified with the 'origin' statement.
# Start- and End-Layers are specified using the names from the 'layer_names'
# statement.
#
start_nets
# Net                Start   Start    Start        End      End     End     Net-specific     Diff Pair Partner
# Name               Layer     X        Y         Layer      X       Y      Rule (optional)  (optional)
# ----------------- ------- -------- --------    ------- -------- --------  ---------------  -----------------
Net_4               Pkg_M1   1747.6   7617.82      PCB      3700    5200     PWR_GND     
Net_5               Pkg_M1   3607.9   7617.82      PCB      6900    5200     PWR_GND     
Net_26              Pkg_M1   4638.58  7921.39      PCB     13300    2800          
Net_34              Pkg_M1   4390.72  8064.58      PCB     13300    4400          
Net_41              Pkg_M1   4886.44  8064.58      PCB     13300    5200          
Net_42              Pkg_M1   5382.16  7778.2       PCB     12500    4400          
Net_43              Pkg_M1   4555.96  8064.58      PCB     12500    1200          
Net_44              Pkg_M1   4886.44  7778.2       PCB     13300    2000          
Net_53              Pkg_M1   5547.4   8681.44      PCB     10100    3600          
Net_54              Pkg_M1   5547.4   8229.82      PCB     10100    2000          
Net_109             Pkg_M1   4886.44  8681.44      PCB     10900    4400          
Net_110             Pkg_M1   4721.2   8681.44      PCB      9300    4400          
Net_111             Pkg_M1   4390.72  8681.44      PCB      9300    2800          
Net_112             Pkg_M1   4886.44  8516.2       PCB     10900    1200          
Net_113             Pkg_M1   4555.96  8516.2       PCB     10900     400          
Net_114             Pkg_M1   4390.72  8516.2       PCB      8500     400          
Net_115             Pkg_M1   5464.78  8373.01      PCB      8500    2000          
Net_116             Pkg_M1   4638.58  8373.01      PCB     11700    2000          
Net_117             Pkg_M1   4886.44  8229.82      PCB     11700     400          
Net_118             Pkg_M1   4721.2   8229.82      PCB      9300     400          
Net_119             Pkg_M1   4390.72  8229.82      PCB      9300    2000          
Net_134_P           Pkg_M1   5547.4   8516.2       PCB     10100    1200     50_ohm           Net_135_N
Net_135_N           Pkg_M1   5382.16  8516.2       PCB     10100     400     50_ohm           Net_134_P
Net_146             Pkg_M1   5464.78  7921.39      PCB     13300    3600          
Net_147             Pkg_M1   4721.2   7778.2       PCB     12500    2800          
Net_148             Pkg_M1   5547.4   8064.58      PCB     13300    6000          
Net_150             Pkg_M1   5382.16  8064.58      PCB     12500    5200          
Net_259             Pkg_M1   1212.1   7783.42      PCB       500    6000          
Net_260             Pkg_M1   3773.5   7783.42      PCB      6900    6800          
Net_261             Pkg_M1   1664.8   7926.97      PCB      2900    6800          
Net_262             Pkg_M1   1499.2   7926.97      PCB      2900    5200          
Net_263             Pkg_M1   3525.1   7926.97      PCB      6100    6800          
Net_264             Pkg_M1   3359.5   7926.97      PCB      6100    5200          
Net_265_N           Pkg_M1   1416.4   7783.42      PCB      2100    6000     100_ohm           Net_266_P
Net_266_P           Pkg_M1   1416.4   7617.82      PCB      2100    5200     100_ohm           Net_265_N
Net_267_N           Pkg_M1   3276.7   7783.42      PCB      5300    6000     100_ohm           Net_268_P
Net_268_P           Pkg_M1   3276.7   7617.82      PCB      5300    5200     100_ohm           Net_267_N
Net_269_N           Pkg_M1   1913.2   7617.82      PCB      3700    1200     100_ohm           Net_270_P
Net_270_P           Pkg_M1   1913.2   7783.42      PCB      3700     400     100_ohm           Net_269_N
Net_271_N           Pkg_M1   2410     7617.82      PCB      4500    1200     100_ohm           Net_272_P
Net_272_P           Pkg_M1   2410     7783.42      PCB      4500     400     100_ohm           Net_271_N
Net_273_N           Pkg_M1   2575.6   7617.82      PCB      6100    1200     100_ohm           Net_274_P
Net_274_P           Pkg_M1   2575.6   7783.42      PCB      6100     400     100_ohm           Net_273_N
Net_275_N           Pkg_M1   3072.4   7617.82      PCB      6900    1200     100_ohm           Net_276_P
Net_276_P           Pkg_M1   3072.4   7783.42      PCB      6900     400     100_ohm           Net_275_N
Net_277_N           Pkg_M1   2078.8   7617.82      PCB      3700    2800     100_ohm           Net_278_P
Net_278_P           Pkg_M1   2078.8   7783.42      PCB      3700    3600     100_ohm           Net_277_N
Net_279_N           Pkg_M1   2244.4   7617.82      PCB      4500    2800     100_ohm           Net_280_P
Net_280_P           Pkg_M1   2244.4   7783.42      PCB      4500    3600     100_ohm           Net_279_N
Net_281_N           Pkg_M1   2741.2   7617.82      PCB      6100    2800     100_ohm           Net_282_P
Net_282_P           Pkg_M1   2741.2   7783.42      PCB      6100    3600     100_ohm           Net_281_N
Net_283_N           Pkg_M1   2906.8   7617.82      PCB      6900    2800     100_ohm           Net_284_P
Net_284_P           Pkg_M1   2906.8   7783.42      PCB      6900    3600     100_ohm           Net_283_N
end_nets

# 
# Specify which areas on each layer to block from routing. By default, all areas
# are routable. Use the following BLOCK or UNBLOCK statements to define 
# unroutable areas. All coordinates are in microns.
#
#  BLOCK RECT <layer name> X1 Y1 X2 Y2 // Block the rectangle defined by 
#                                      // (x1, y1) and (x2, y2)
#
#  BLOCK TRI  <layer name> X1 Y1 X2 Y2 X2 Y3 // Block triangle defined by 
#                                            // 3 x/y coordinates
#
#  BLOCK CIR  <layer name> X Y R  // Block circle defined by center (x,y) and 
#                                 // radius R
#
#  BLOCK ALL <layer name>         // Block all cells on layer <layer name>
#
#  UNBLOCK RECT <layer name> X1 Y1 X2 Y2 // Unblock the rectangle defined by 
#                                        // (x1, y1) and (x2, y2)
#
#  UNBLOCK TRI  <layer name> X1 Y1 X2 Y2 X2 Y3 // Unblock triangle defined 
#                                              // by 3 x/y coordinates
#
#  UNBLOCK CIR  <layer name> X Y R  // Unblock circle defined by center (x,y) 
#                                   // and radius R
#
#  UNBLOCK ALL <layer name>         // Unblock all cells on layer <layer name> 
#
# As an example, to create a keep-out zone on the perimeter of layer M1,
# use the folowing two commands:
#
#    BLOCK ALL M1                    // Block all of M1
#    UNBLOCK RECT M1 20 20 16.8 16.8 // Unblock a large rectangle in middle of M1
#

#
# Create the BGA pattern on layers BGA and PCB:
#
BLOCK   ALL BGA    // Block entire BGA layer, and then unblock areas for BGAs
UNBLOCK	CIR	BGA	3700	5200	260
UNBLOCK	CIR	BGA	6900	5200	260
UNBLOCK	CIR	BGA	13300	8400	260
UNBLOCK	CIR	BGA	12500	6800	260
UNBLOCK	CIR	BGA	13300	2800	260
UNBLOCK	CIR	BGA	12500	8400	260
UNBLOCK	CIR	BGA	13300	6800	260
UNBLOCK	CIR	BGA	13300	7600	260
UNBLOCK	CIR	BGA	13300	4400	260
UNBLOCK	CIR	BGA	12900	10000	660
UNBLOCK	CIR	BGA	13300	5200	260
UNBLOCK	CIR	BGA	12500	4400	260
UNBLOCK	CIR	BGA	12500	1200	260
UNBLOCK	CIR	BGA	13300	2000	260
UNBLOCK	CIR	BGA	13300	9200	260
UNBLOCK	CIR	BGA	11700	9200	260
UNBLOCK	CIR	BGA	10100	6800	260
UNBLOCK	CIR	BGA	10100	3600	260
UNBLOCK	CIR	BGA	10100	2000	260
UNBLOCK	CIR	BGA	10900	10000	260
UNBLOCK	CIR	BGA	10900	9200	260
UNBLOCK	CIR	BGA	11700	6000	260
UNBLOCK	CIR	BGA	10900	6000	260
UNBLOCK	CIR	BGA	11700	7600	260
UNBLOCK	CIR	BGA	10900	6800	260
UNBLOCK	CIR	BGA	10100	8400	260
UNBLOCK	CIR	BGA	9300	7600	260
UNBLOCK	CIR	BGA	8500	6000	260
UNBLOCK	CIR	BGA	8500	4400	260
UNBLOCK	CIR	BGA	8500	7600	260
UNBLOCK	CIR	BGA	9300	8400	260
UNBLOCK	CIR	BGA	10100	5200	260
UNBLOCK	CIR	BGA	9300	5200	260
UNBLOCK	CIR	BGA	11700	3600	260
UNBLOCK	CIR	BGA	10900	3600	260
UNBLOCK	CIR	BGA	9300	3600	260
UNBLOCK	CIR	BGA	8500	2800	260
UNBLOCK	CIR	BGA	10900	5200	260
UNBLOCK	CIR	BGA	10900	4400	260
UNBLOCK	CIR	BGA	9300	4400	260
UNBLOCK	CIR	BGA	9300	2800	260
UNBLOCK	CIR	BGA	10900	1200	260
UNBLOCK	CIR	BGA	10900	400	260
UNBLOCK	CIR	BGA	8500	400	260
UNBLOCK	CIR	BGA	8500	2000	260
UNBLOCK	CIR	BGA	11700	2000	260
UNBLOCK	CIR	BGA	11700	400	260
UNBLOCK	CIR	BGA	9300	400	260
UNBLOCK	CIR	BGA	9300	2000	260
UNBLOCK	CIR	BGA	10900	8000	660
UNBLOCK	CIR	BGA	9300	6400	660
UNBLOCK	CIR	BGA	10900	2400	660
UNBLOCK	CIR	BGA	10100	800	660
UNBLOCK	CIR	BGA	9300	10000	260
UNBLOCK	CIR	BGA	9300	9200	260
UNBLOCK	CIR	BGA	10100	10000	260
UNBLOCK	CIR	BGA	13300	3600	260
UNBLOCK	CIR	BGA	12500	2800	260
UNBLOCK	CIR	BGA	13300	6000	260
UNBLOCK	CIR	BGA	12500	5200	260
UNBLOCK	CIR	BGA	500	6000	260
UNBLOCK	CIR	BGA	6900	6800	260
UNBLOCK	CIR	BGA	2900	6800	260
UNBLOCK	CIR	BGA	2900	5200	260
UNBLOCK	CIR	BGA	6100	6800	260
UNBLOCK	CIR	BGA	6100	5200	260
UNBLOCK	CIR	BGA	2100	5600	660
UNBLOCK	CIR	BGA	5300	5600	660
UNBLOCK	CIR	BGA	3700	800	660
UNBLOCK	CIR	BGA	4500	800	660
UNBLOCK	CIR	BGA	6100	800	660
UNBLOCK	CIR	BGA	6900	800	660
UNBLOCK	CIR	BGA	3700	3200	660
UNBLOCK	CIR	BGA	4500	3200	660
UNBLOCK	CIR	BGA	6100	3200	660
UNBLOCK	CIR	BGA	6900	3200	660
BLOCK	CIR	V4-5	3700	5200	240
BLOCK	CIR	V4-5	6900	5200	240
BLOCK	CIR	V4-5	13300	8400	240
BLOCK	CIR	V4-5	12500	6800	240
BLOCK	CIR	V4-5	13300	2800	240
BLOCK	CIR	V4-5	12500	8400	240
BLOCK	CIR	V4-5	13300	6800	240
BLOCK	CIR	V4-5	13300	7600	240
BLOCK	CIR	V4-5	13300	4400	240
BLOCK	CIR	V4-5	12900	10000	600
BLOCK	CIR	V4-5	13300	5200	240
BLOCK	CIR	V4-5	12500	4400	240
BLOCK	CIR	V4-5	12500	1200	240
BLOCK	CIR	V4-5	13300	2000	240
BLOCK	CIR	V4-5	13300	9200	240
BLOCK	CIR	V4-5	11700	9200	240
BLOCK	CIR	V4-5	10100	6800	240
BLOCK	CIR	V4-5	10100	3600	240
BLOCK	CIR	V4-5	10100	2000	240
BLOCK	CIR	V4-5	10900	10000	240
BLOCK	CIR	V4-5	10900	9200	240
BLOCK	CIR	V4-5	11700	6000	240
BLOCK	CIR	V4-5	10900	6000	240
BLOCK	CIR	V4-5	11700	7600	240
BLOCK	CIR	V4-5	10900	6800	240
BLOCK	CIR	V4-5	10100	8400	240
BLOCK	CIR	V4-5	9300	7600	240
BLOCK	CIR	V4-5	8500	6000	240
BLOCK	CIR	V4-5	8500	4400	240
BLOCK	CIR	V4-5	8500	7600	240
BLOCK	CIR	V4-5	9300	8400	240
BLOCK	CIR	V4-5	10100	5200	240
BLOCK	CIR	V4-5	9300	5200	240
BLOCK	CIR	V4-5	11700	3600	240
BLOCK	CIR	V4-5	10900	3600	240
BLOCK	CIR	V4-5	9300	3600	240
BLOCK	CIR	V4-5	8500	2800	240
BLOCK	CIR	V4-5	10900	5200	240
BLOCK	CIR	V4-5	10900	4400	240
BLOCK	CIR	V4-5	9300	4400	240
BLOCK	CIR	V4-5	9300	2800	240
BLOCK	CIR	V4-5	10900	1200	240
BLOCK	CIR	V4-5	10900	400	240
BLOCK	CIR	V4-5	8500	400	240
BLOCK	CIR	V4-5	8500	2000	240
BLOCK	CIR	V4-5	11700	2000	240
BLOCK	CIR	V4-5	11700	400	240
BLOCK	CIR	V4-5	9300	400	240
BLOCK	CIR	V4-5	9300	2000	240
BLOCK	CIR	V4-5	10900	8000	600
BLOCK	CIR	V4-5	9300	6400	600
BLOCK	CIR	V4-5	10900	2400	600
BLOCK	CIR	V4-5	10100	800	600
BLOCK	CIR	V4-5	9300	10000	240
BLOCK	CIR	V4-5	9300	9200	240
BLOCK	CIR	V4-5	10100	10000	240
BLOCK	CIR	V4-5	13300	3600	240
BLOCK	CIR	V4-5	12500	2800	240
BLOCK	CIR	V4-5	13300	6000	240
BLOCK	CIR	V4-5	12500	5200	240
BLOCK	CIR	V4-5	500	6000	240
BLOCK	CIR	V4-5	6900	6800	240
BLOCK	CIR	V4-5	2900	6800	240
BLOCK	CIR	V4-5	2900	5200	240
BLOCK	CIR	V4-5	6100	6800	240
BLOCK	CIR	V4-5	6100	5200	240
BLOCK	CIR	V4-5	2100	5600	600
BLOCK	CIR	V4-5	5300	5600	600
BLOCK	CIR	V4-5	3700	800	600
BLOCK	CIR	V4-5	4500	800	600
BLOCK	CIR	V4-5	6100	800	600
BLOCK	CIR	V4-5	6900	800	600
BLOCK	CIR	V4-5	3700	3200	600
BLOCK	CIR	V4-5	4500	3200	600
BLOCK	CIR	V4-5	6100	3200	600
BLOCK	CIR	V4-5	6900	3200	600
# End of pattern for blocking vias directly above BGA balls (no via-in-pad)

#
# Define cost-multipliers for traces and vias;
#
#  trace_cost_multipliter  <multiplier index>     <multiplier value>
#    via_cost_multipliter  <multiplier index>     <multiplier value>
trace_cost_multiplier             1                      2
trace_cost_multiplier             2                      4
trace_cost_multiplier             3                      5


# Avoid routing in rectangle directly beneath center of die:
trace_cost_zone              1                  Pkg_M1           RECT  11000 10000   14000 14000
trace_cost_zone              1                  Pkg_M2           RECT  11000 10000   14000 14000
trace_cost_zone              1                  Pkg_M3           RECT  11000 10000   14000 14000

# Use Pkg_M4 as an 'overflow' layer:
trace_cost_zone              2                  Pkg_M4           ALL

# Minimize routing on package BGA layer or the PCB layer:
trace_cost_zone              3                  Pkg_M5           ALL
trace_cost_zone              3                    PCB            ALL

# Make the following via layers very costly, so that the router won't add any more
# of these vias than absolutely necessary: V4-5 and BGA:
# via_cost_zone                1                  V4-5             ALL
# via_cost_zone                1                   BGA             ALL


#
# Design rules: #########################################
#
design_rule_set Break_Out   Design Rules for break-out area on Pkg_M1 layer near die // Break-out rules
  line_width        = 17   // Minimum linewidth is 17 um in breakout area
  line_spacing      = 20   // Minimum trace-to-trace spacing is ~20um
  via_up_diameter   = 100  // Pad diameter is 100um
  via_down_diameter = 100  // Pad diameter is 100um

  via_up_to_trace_spacing      = 20  // Trace-to-pad spacing is 20um
  via_down_to_trace_spacing    = 20  // Trace-to-pad spacing is 20um
  via_up_to_via_up_spacing     = 40  // Via pad-to-pad spacing is 40-50um
  via_down_to_via_down_spacing = 40  // Via pad-to-pad spacing is 40-50um
  via_up_to_via_down_spacing   = 40  // Via pad-to-pad spacing is 40-50um

  exception = 50_ohm   // Exception design rules for 50-ohm differential pairs 
    diff_pair_pitch = 58  // Center-to-center pitch for 50-ohm diff pairs
  end_exception  // End of exception for 50-ohm differential pairs 

  exception = 100_ohm   // Exception design rules for 100-ohm differential pairs 
    diff_pair_pitch = 85  // Center-to-center pitch for 100-ohm diff pairs
  end_exception  // End of exception for 100-ohm differential pairs
  
end_design_rule_set   // End of design rule set

design_rule_set Non_Bottom   Design Rules for all package layers except bottom layer and breakout area // Rules for routing layers
  line_width        = 20   // Minimum linewidth is ~20 um
  line_spacing      = 20   // Minimum trace-to-trace spacing is ~20um
  via_up_diameter   = 100  // Pad diameter is 100um
  via_down_diameter = 100  // Pad diameter is 100um

  via_up_to_trace_spacing      = 20  // Trace-to-pad spacing is 20um
  via_down_to_trace_spacing    = 20  // Trace-to-pad spacing is 20um
  via_up_to_via_up_spacing     = 40  // Via pad-to-pad spacing is 40-50um
  via_down_to_via_down_spacing = 40  // Via pad-to-pad spacing is 40-50um
  via_up_to_via_down_spacing   = 40  // Via pad-to-pad spacing is 40-50um

  exception = PWR_GND   // Exception design rules power and ground nets 
    line_width        = 40   // Minimum linewidth is ~20 um
  end_exception  // End of exception power and ground nets
  
  exception = 50_ohm   // Exception design rules for 50-ohm differential pairs 
    line_width        = 25   //Linewidth is ~25 um on M1
    line_spacing      = 32   //Line spacing is ~32um on M1

    via_up_to_trace_spacing      = 30  // Trace-to-pad spacing is 20um
    via_down_to_trace_spacing    = 30  // Trace-to-pad spacing is 20um
    via_up_to_via_up_spacing     = 50  // Via pad-to-pad spacing is 40-50um
    via_down_to_via_down_spacing = 50  // Via pad-to-pad spacing is 40-50um
    via_up_to_via_down_spacing   = 50  // Via pad-to-pad spacing is 40-50um
    
    diff_pair_pitch = 58  // Center-to-center pitch forDiff pairs
  end_exception  // End of exception for 50-ohm differential pairs 

  exception = 100_ohm   // Exception design rules for 100-ohm differential pairs 
    line_width        = 35   //Linewidth is ~35 um on M1
    line_spacing      = 50   //Line spacing is ~50 um on M1

    via_up_to_trace_spacing      = 40  // Trace-to-pad spacing is 20um
    via_down_to_trace_spacing    = 50  // Trace-to-pad spacing is 20um
    via_up_to_via_up_spacing     = 50  // Via pad-to-pad spacing is 40-50um
    via_down_to_via_down_spacing = 50  // Via pad-to-pad spacing is 40-50um
    via_up_to_via_down_spacing   = 50  // Via pad-to-pad spacing is 40-50um
    
    diff_pair_pitch = 85  // Center-to-center pitch forDiff pairs
  end_exception  // End of exception for 100-ohm differential pairs
  
end_design_rule_set   // End of design rule set

design_rule_set Pkg_Bottom   Design Rules for bottom package layer  // Rules for bottom pkg layer
  line_width        = 100  // Typical linewidth on bottom is ~100 um
  line_spacing      = 100  // Don't make minimum line spacing too large, or else we get DRC violations
  via_up_diameter   = 500  // BGA pad diameter is 500um
  via_down_diameter = 100  // Via pad diameter is 100um

  via_up_to_trace_spacing      = 140 // Trace-to-pad spacing is 200-300um
  via_down_to_trace_spacing    =  20 // Trace-to-pad spacing is 20um   
  via_up_to_via_up_spacing     = 290 // BGA pad-to-pad spacing is 300 um
  via_down_to_via_down_spacing =  40 // Via pad-to-pad spacing is 40-50um

  via_up_to_via_down_spacing   =  20 // BGA pad-to-via pad spacing is <10 um
  
  exception = PWR_GND   // Exception design rules power and ground nets 
    line_width        = 150
  end_exception  // End of exception power and ground nets
  
  exception = 50_ohm   // Exception design rules for 50-ohm differential pairs 
    diff_pair_pitch = 200  
  end_exception  // End of exception for 50-ohm differential pairs 

  exception = 100_ohm   // Exception design rules for 100-ohm differential pairs 
    diff_pair_pitch = 200
  end_exception  // End of exception for 100-ohm differential pairs
    
end_design_rule_set   // End of design rule set


design_rule_set PCB    Design Rules for top PCB layer  // Rules for top PCB layer
  line_width        = 0    // 5 mils, based on example evaluation board from industry
  line_spacing      = 0    // 4 mils, based on example evaluation board from industry
  via_up_diameter   = 0    // Not applicable for single-layer PCB
  via_down_diameter = 500  // BGA pad diameter is 500um

  via_up_to_trace_spacing      = 0   // Not applicable for single-layer PCB
  via_down_to_trace_spacing    = 0   // 4 mils, based on example evaluation board from industry
  via_up_to_via_up_spacing     = 0   // Not applicable for single-layer PCB
  via_down_to_via_down_spacing = 290 // BGA pad-to-pad spacing is 300 um
  via_up_to_via_down_spacing   = 0   // Not applicable for single-layer PCB
  
  exception = 50_ohm   // Exception design rules for 50-ohm differential pairs 
    diff_pair_pitch = 200  
  end_exception  // End of exception for 50-ohm differential pairs 

  exception = 100_ohm   // Exception design rules for 100-ohm differential pairs 
    diff_pair_pitch = 200
  end_exception  // End of exception for 100-ohm differential pairs
  
  
end_design_rule_set   // End of design rule set


############ Define define-rule zones: #####################
##
## Specify which areas on each layer will use each design-rule set.
## All coordinates are in microns.
##
##  DR_zone <DR name> <layer name>  RECT  X1 Y1 X2 Y2 // Use DR set 'DR name' in
##                                                    // rectangle defined by
##                                                    // (x1, y1) and (x2, y2)
##                                                    // on layer 'layer name'.
##
##  DR_zone <DR name> <layer name> TRI  X1 Y1 X2 Y2 X2 Y3 // User DR set 'DR name'
##                                                        // in triangle defined by
##                                                        // 3 x/y coordinates on
##                                                        // layer 'layer name'.
##
##  DR_zone <DR name> <layer name> CIR  X Y R  // Use DR set 'DR name' in circle
##                                             // defined by center (x,y) and radius
##                                             // R on layer 'layer name'.
##
##  DR_zone <DR name> <layer name> ALL      // Use DR set 'DR name' on all cells
##                                          // on layer <layer name>.
##
DR_zone   Non_Bottom      Pkg_M1    ALL
DR_zone   Break_Out       Pkg_M1    RECT      0  7517.82      5647.4  10000  // Area within 100 um of C4 bump array
DR_zone   Non_Bottom      Pkg_M2    ALL
DR_zone   Non_Bottom      Pkg_M3    ALL
DR_zone   Non_Bottom      Pkg_M4    ALL
DR_zone   Pkg_Bottom      Pkg_M5    ALL
DR_zone   PCB             PCB       ALL



#################################################################################
#################################################################################
#################################################################################
#
# The following parameters affect the final routed solution and run-time, but
# should not be modified without extreme caution:
#
#

# The parameter 'maxIterations' is the maximum number of iterations the program
# will make to find a crossing-free solution.
maxIterations = 1000

# The parameter 'violationFreeThreshold' is the minimum number of crossing-free
# solutions that program will find before deciding that it has found the
# optimal solution.
violationFreeThreshold = 50

# The parameter 'vertCost' is the cost of routing up or down to a different
# routing layer, i.e., the cost of a layer-to-layer via. The value is in
# microns, and should be interpreted as half the trace-length that could be
# avoided by adding a via to a different layer.
vertCost  = 5000   // in microns of equivalent trace length

# The parameter 'runsPerPngMap' is the number of iterations to run between
# writing PNG versions of the routing maps.
runsPerPngMap =  1
