Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/Documents/DSD_Group_Final/riscv-processor-dsd-project/Final_Version/Xilinix_Project_Files/tb_isim_beh.exe -prj E:/Documents/DSD_Group_Final/riscv-processor-dsd-project/Final_Version/Xilinix_Project_Files/tb_beh.prj work.tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Documents/DSD_Group_Final/riscv-processor-dsd-project/Final_Version/Xilinix_Project_Files/../CommonFiles/src/clock.v" into library work
Analyzing Verilog file "E:/Documents/DSD_Group_Final/riscv-processor-dsd-project/Final_Version/Xilinix_Project_Files/../CommonFiles/src/Pipeline_Top.v" into library work
Analyzing Verilog file "E:/Documents/DSD_Group_Final/riscv-processor-dsd-project/Final_Version/Xilinix_Project_Files/../CommonFiles/src/pipeline_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "E:/Documents/DSD_Group_Final/riscv-processor-dsd-project/Final_Version/Xilinix_Project_Files/../CommonFiles/src/pipeline_tb.v" Line 23: Port led is not connected to this instance
Completed static elaboration
Compiling module clock
Compiling module Mux
Compiling module PC_Module
Compiling module Instruction_Memory
Compiling module PC_Adder
Compiling module fetch_cycle
Compiling module Main_Decoder
Compiling module ALU_Decoder
Compiling module Control_Unit_Top
Compiling module Register_File
Compiling module Sign_Extend
Compiling module decode_cycle
Compiling module Mux_3_by_1
Compiling module ALU
Compiling module execute_cycle
Compiling module Data_Memory
Compiling module memory_cycle
Compiling module writeback_cycle
Compiling module hazard_unit
Compiling module Pipeline_top
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 22 Verilog Units
Built simulation executable E:/Documents/DSD_Group_Final/riscv-processor-dsd-project/Final_Version/Xilinix_Project_Files/tb_isim_beh.exe
Fuse Memory Usage: 28588 KB
Fuse CPU Usage: 405 ms
