# Digital-Synthesizer
A project to take in a state-machine diagram and to output the minimized logic statement for the next-logic states
