srcscan starts
srcscan exits with return value 0
iles for SV std libs ===========
INFO: The Verilog library search path for library "std" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/sv/std" (VERI-1509)
INFO: The Verilog library search path for library "uvm" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/sv/uvm" (VERI-1509)
INFO: analyzing module univ_sseg (VERI-9002)
C:/Users/D4nny/AppData/Local/Temp/VivadoEditorAssist9419335797189876009.tmp(39): INFO: undeclared symbol 'sclk', assumed default net type 'wire' (VERI-2561)
INFO: analyzing module clk_divder (VERI-9002)
INFO: analyzing module cnt_convert_14b (VERI-9002)
INFO: analyzing module cnt_convert_7b (VERI-9002)
INFO: analyzing module BranchCondGen (VERI-9002)
INFO: analyzing module ALU (VERI-9002)
INFO: analyzing module clk_2n_div_test (VERI-9002)
INFO: analyzing module ControlUnit (VERI-9002)
INFO: analyzing module HazardUnit (VERI-9002)
INFO: analyzing module ImmedGen (VERI-9002)
INFO: analyzing module p_structs (VERI-9002)
INFO: analyzing module OTTER_MCU (VERI-9002)
INFO: analyzing module Memory (VERI-9002)
INFO: analyzing module RegFile (VERI-9002)
INFO: analyzing module reg_nb (VERI-9002)
INFO: analyzing module OTTER_Wrapper (VERI-9002)
C:/Users/D4nny/AppData/Local/Temp/VivadoEditorAssist13706035671285840327.tmp(65): INFO: undeclared symbol 'reset', assumed default net type 'wire' (VERI-2561)
INFO: analyzing module OTTER_Wrapper (VERI-9002)
C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/otter_wrapper.sv(2): WARNING: overwriting previous definition of module 'OTTER_Wrapper' (VERI-1206)
srcscan exits with return value 0
