-- ==============================================================
-- Generated by Vitis HLS v2025.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pyramidal_hs is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    img1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    img1_ce0 : OUT STD_LOGIC;
    img1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    img1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    img1_ce1 : OUT STD_LOGIC;
    img1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    img2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    img2_ce0 : OUT STD_LOGIC;
    img2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    img2_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    img2_ce1 : OUT STD_LOGIC;
    img2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    u_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    u_ce0 : OUT STD_LOGIC;
    u_we0 : OUT STD_LOGIC;
    u_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    u_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    u_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    u_ce1 : OUT STD_LOGIC;
    u_we1 : OUT STD_LOGIC;
    u_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    u_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    v_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    v_ce0 : OUT STD_LOGIC;
    v_we0 : OUT STD_LOGIC;
    v_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    v_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    v_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    v_ce1 : OUT STD_LOGIC;
    v_we1 : OUT STD_LOGIC;
    v_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    v_q1 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of pyramidal_hs is 
    attribute DowngradeIPIdentifiedWarnings : STRING;
    attribute DowngradeIPIdentifiedWarnings of behav : architecture is "yes";
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "pyramidal_hs_pyramidal_hs,hls_ip_2025_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcku115-flva1517-3-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=17.823045,HLS_SYN_LAT=1412689,HLS_SYN_TPT=none,HLS_SYN_MEM=42,HLS_SYN_DSP=0,HLS_SYN_FF=28641,HLS_SYN_LUT=32450,HLS_VERSION=2025_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (19 downto 0) := "00000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (19 downto 0) := "00000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (19 downto 0) := "00000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (19 downto 0) := "00000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (19 downto 0) := "00000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (19 downto 0) := "00000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (19 downto 0) := "00001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (19 downto 0) := "00010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (19 downto 0) := "00100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (19 downto 0) := "01000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (19 downto 0) := "10000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce1 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce1 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce1 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce1 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce1 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce1 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce1 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce1 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce1 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0 : STD_LOGIC;
    signal pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_we0 : STD_LOGIC;
    signal pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce1 : STD_LOGIC;
    signal pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0 : STD_LOGIC;
    signal pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_we0 : STD_LOGIC;
    signal pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce1 : STD_LOGIC;
    signal pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal img2_16_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal img2_16_ce0 : STD_LOGIC;
    signal img2_16_we0 : STD_LOGIC;
    signal img2_16_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Ix16_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Ix16_ce0 : STD_LOGIC;
    signal Ix16_we0 : STD_LOGIC;
    signal Ix16_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Ix16_ce1 : STD_LOGIC;
    signal Ix16_we1 : STD_LOGIC;
    signal Iy16_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Iy16_ce0 : STD_LOGIC;
    signal Iy16_we0 : STD_LOGIC;
    signal Iy16_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Iy16_ce1 : STD_LOGIC;
    signal Iy16_we1 : STD_LOGIC;
    signal It16_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal It16_ce0 : STD_LOGIC;
    signal It16_we0 : STD_LOGIC;
    signal It16_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_ce1 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_ce1 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_ce1 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_ce1 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_ce1 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_ce1 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce1 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce1 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce1 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce1 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce1 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce1 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce1 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce1 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce1 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce1 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce1 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_we0 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce1 : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal Ix32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal Ix32_ce0 : STD_LOGIC;
    signal Ix32_we0 : STD_LOGIC;
    signal Ix32_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Ix32_ce1 : STD_LOGIC;
    signal Ix32_we1 : STD_LOGIC;
    signal Iy32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal Iy32_ce0 : STD_LOGIC;
    signal Iy32_we0 : STD_LOGIC;
    signal Iy32_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Iy32_ce1 : STD_LOGIC;
    signal Iy32_we1 : STD_LOGIC;
    signal It32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal It32_ce0 : STD_LOGIC;
    signal It32_we0 : STD_LOGIC;
    signal It32_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Ix64_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal Ix64_ce0 : STD_LOGIC;
    signal Ix64_we0 : STD_LOGIC;
    signal Ix64_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Iy64_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal Iy64_ce0 : STD_LOGIC;
    signal Iy64_we0 : STD_LOGIC;
    signal Iy64_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal It64_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal It64_ce0 : STD_LOGIC;
    signal It64_we0 : STD_LOGIC;
    signal It64_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_ap_start : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_ap_done : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_ap_idle : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_ap_ready : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_img1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_img1_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_img1_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_img1_ce1 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_ap_start : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_ap_done : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_ap_idle : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_ap_ready : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_img2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_img2_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_img2_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_img2_ce1 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_ap_start : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_ap_done : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_ap_idle : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_ap_ready : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce1 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce1 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce1 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce1 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce1 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce1 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce1 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce1 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce1 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_ap_start : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_ap_done : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_ap_idle : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_ap_ready : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce1 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce1 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_img2_16_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_img2_16_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_img2_16_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_img2_16_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_derivatives_fu_248_ap_start : STD_LOGIC;
    signal grp_compute_derivatives_fu_248_ap_done : STD_LOGIC;
    signal grp_compute_derivatives_fu_248_ap_idle : STD_LOGIC;
    signal grp_compute_derivatives_fu_248_ap_ready : STD_LOGIC;
    signal grp_compute_derivatives_fu_248_img1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_compute_derivatives_fu_248_img1_ce0 : STD_LOGIC;
    signal grp_compute_derivatives_fu_248_img1_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_compute_derivatives_fu_248_img1_ce1 : STD_LOGIC;
    signal grp_compute_derivatives_fu_248_img2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_compute_derivatives_fu_248_img2_ce0 : STD_LOGIC;
    signal grp_compute_derivatives_fu_248_Ix64_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_compute_derivatives_fu_248_Ix64_ce0 : STD_LOGIC;
    signal grp_compute_derivatives_fu_248_Ix64_we0 : STD_LOGIC;
    signal grp_compute_derivatives_fu_248_Ix64_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_derivatives_fu_248_Iy64_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_compute_derivatives_fu_248_Iy64_ce0 : STD_LOGIC;
    signal grp_compute_derivatives_fu_248_Iy64_we0 : STD_LOGIC;
    signal grp_compute_derivatives_fu_248_Iy64_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_derivatives_fu_248_It64_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_compute_derivatives_fu_248_It64_ce0 : STD_LOGIC;
    signal grp_compute_derivatives_fu_248_It64_we0 : STD_LOGIC;
    signal grp_compute_derivatives_fu_248_It64_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_derivatives_16_fu_262_ap_start : STD_LOGIC;
    signal grp_compute_derivatives_16_fu_262_ap_done : STD_LOGIC;
    signal grp_compute_derivatives_16_fu_262_ap_idle : STD_LOGIC;
    signal grp_compute_derivatives_16_fu_262_ap_ready : STD_LOGIC;
    signal grp_compute_derivatives_16_fu_262_Ix16_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_compute_derivatives_16_fu_262_Ix16_ce0 : STD_LOGIC;
    signal grp_compute_derivatives_16_fu_262_Ix16_we0 : STD_LOGIC;
    signal grp_compute_derivatives_16_fu_262_Ix16_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_derivatives_16_fu_262_Ix16_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_compute_derivatives_16_fu_262_Ix16_ce1 : STD_LOGIC;
    signal grp_compute_derivatives_16_fu_262_Ix16_we1 : STD_LOGIC;
    signal grp_compute_derivatives_16_fu_262_Ix16_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_derivatives_16_fu_262_Iy16_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_compute_derivatives_16_fu_262_Iy16_ce0 : STD_LOGIC;
    signal grp_compute_derivatives_16_fu_262_Iy16_we0 : STD_LOGIC;
    signal grp_compute_derivatives_16_fu_262_Iy16_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_derivatives_16_fu_262_Iy16_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_compute_derivatives_16_fu_262_Iy16_ce1 : STD_LOGIC;
    signal grp_compute_derivatives_16_fu_262_Iy16_we1 : STD_LOGIC;
    signal grp_compute_derivatives_16_fu_262_Iy16_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0 : STD_LOGIC;
    signal grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0 : STD_LOGIC;
    signal grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0 : STD_LOGIC;
    signal grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0 : STD_LOGIC;
    signal grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0 : STD_LOGIC;
    signal grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0 : STD_LOGIC;
    signal grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0 : STD_LOGIC;
    signal grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0 : STD_LOGIC;
    signal grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0 : STD_LOGIC;
    signal grp_compute_derivatives_16_fu_262_img2_16_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_compute_derivatives_16_fu_262_img2_16_ce0 : STD_LOGIC;
    signal grp_compute_derivatives_16_fu_262_It16_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_compute_derivatives_16_fu_262_It16_ce0 : STD_LOGIC;
    signal grp_compute_derivatives_16_fu_262_It16_we0 : STD_LOGIC;
    signal grp_compute_derivatives_16_fu_262_It16_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_derivatives_32_fu_292_ap_start : STD_LOGIC;
    signal grp_compute_derivatives_32_fu_292_ap_done : STD_LOGIC;
    signal grp_compute_derivatives_32_fu_292_ap_idle : STD_LOGIC;
    signal grp_compute_derivatives_32_fu_292_ap_ready : STD_LOGIC;
    signal grp_compute_derivatives_32_fu_292_Ix32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_compute_derivatives_32_fu_292_Ix32_ce0 : STD_LOGIC;
    signal grp_compute_derivatives_32_fu_292_Ix32_we0 : STD_LOGIC;
    signal grp_compute_derivatives_32_fu_292_Ix32_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_derivatives_32_fu_292_Ix32_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_compute_derivatives_32_fu_292_Ix32_ce1 : STD_LOGIC;
    signal grp_compute_derivatives_32_fu_292_Ix32_we1 : STD_LOGIC;
    signal grp_compute_derivatives_32_fu_292_Ix32_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_derivatives_32_fu_292_Iy32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_compute_derivatives_32_fu_292_Iy32_ce0 : STD_LOGIC;
    signal grp_compute_derivatives_32_fu_292_Iy32_we0 : STD_LOGIC;
    signal grp_compute_derivatives_32_fu_292_Iy32_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_derivatives_32_fu_292_Iy32_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_compute_derivatives_32_fu_292_Iy32_ce1 : STD_LOGIC;
    signal grp_compute_derivatives_32_fu_292_Iy32_we1 : STD_LOGIC;
    signal grp_compute_derivatives_32_fu_292_Iy32_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0 : STD_LOGIC;
    signal grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0 : STD_LOGIC;
    signal grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0 : STD_LOGIC;
    signal grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0 : STD_LOGIC;
    signal grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0 : STD_LOGIC;
    signal grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0 : STD_LOGIC;
    signal grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0 : STD_LOGIC;
    signal grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0 : STD_LOGIC;
    signal grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0 : STD_LOGIC;
    signal grp_compute_derivatives_32_fu_292_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_compute_derivatives_32_fu_292_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0 : STD_LOGIC;
    signal grp_compute_derivatives_32_fu_292_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_compute_derivatives_32_fu_292_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0 : STD_LOGIC;
    signal grp_compute_derivatives_32_fu_292_It32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_compute_derivatives_32_fu_292_It32_ce0 : STD_LOGIC;
    signal grp_compute_derivatives_32_fu_292_It32_we0 : STD_LOGIC;
    signal grp_compute_derivatives_32_fu_292_It32_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_horn_schunck_16_fu_324_ap_start : STD_LOGIC;
    signal grp_horn_schunck_16_fu_324_ap_done : STD_LOGIC;
    signal grp_horn_schunck_16_fu_324_ap_idle : STD_LOGIC;
    signal grp_horn_schunck_16_fu_324_ap_ready : STD_LOGIC;
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_ce0 : STD_LOGIC;
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_we0 : STD_LOGIC;
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_ce1 : STD_LOGIC;
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_ce0 : STD_LOGIC;
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_we0 : STD_LOGIC;
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_ce1 : STD_LOGIC;
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_ce0 : STD_LOGIC;
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_we0 : STD_LOGIC;
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_ce0 : STD_LOGIC;
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_we0 : STD_LOGIC;
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_ce0 : STD_LOGIC;
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_we0 : STD_LOGIC;
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_ce1 : STD_LOGIC;
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_ce0 : STD_LOGIC;
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_we0 : STD_LOGIC;
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_ce1 : STD_LOGIC;
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_ce0 : STD_LOGIC;
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_we0 : STD_LOGIC;
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_ce0 : STD_LOGIC;
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_we0 : STD_LOGIC;
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_ce0 : STD_LOGIC;
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_we0 : STD_LOGIC;
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_ce1 : STD_LOGIC;
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_ce0 : STD_LOGIC;
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_we0 : STD_LOGIC;
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_ce1 : STD_LOGIC;
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_ce0 : STD_LOGIC;
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_we0 : STD_LOGIC;
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_ce0 : STD_LOGIC;
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_we0 : STD_LOGIC;
    signal grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_horn_schunck_16_fu_324_Ix16_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_horn_schunck_16_fu_324_Ix16_ce0 : STD_LOGIC;
    signal grp_horn_schunck_16_fu_324_Iy16_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_horn_schunck_16_fu_324_Iy16_ce0 : STD_LOGIC;
    signal grp_horn_schunck_16_fu_324_It16_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_horn_schunck_16_fu_324_It16_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_ap_start : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_ap_done : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_ap_idle : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_ap_ready : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_ap_start : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_ap_done : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_ap_idle : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_ap_ready : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_ap_start : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_ap_done : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_ap_idle : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_ap_ready : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce1 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce1 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce1 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce1 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce1 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce1 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce1 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce1 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce1 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce1 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce1 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce1 : STD_LOGIC;
    signal grp_horn_schunck_32_fu_442_ap_start : STD_LOGIC;
    signal grp_horn_schunck_32_fu_442_ap_done : STD_LOGIC;
    signal grp_horn_schunck_32_fu_442_ap_idle : STD_LOGIC;
    signal grp_horn_schunck_32_fu_442_ap_ready : STD_LOGIC;
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce0 : STD_LOGIC;
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_we0 : STD_LOGIC;
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce1 : STD_LOGIC;
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce0 : STD_LOGIC;
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_we0 : STD_LOGIC;
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce1 : STD_LOGIC;
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce0 : STD_LOGIC;
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_we0 : STD_LOGIC;
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce0 : STD_LOGIC;
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_we0 : STD_LOGIC;
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce1 : STD_LOGIC;
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce0 : STD_LOGIC;
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_we0 : STD_LOGIC;
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce0 : STD_LOGIC;
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_we0 : STD_LOGIC;
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce1 : STD_LOGIC;
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce0 : STD_LOGIC;
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_we0 : STD_LOGIC;
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce0 : STD_LOGIC;
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_we0 : STD_LOGIC;
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce0 : STD_LOGIC;
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_we0 : STD_LOGIC;
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce1 : STD_LOGIC;
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce0 : STD_LOGIC;
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_we0 : STD_LOGIC;
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce0 : STD_LOGIC;
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_we0 : STD_LOGIC;
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce1 : STD_LOGIC;
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce0 : STD_LOGIC;
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_we0 : STD_LOGIC;
    signal grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_horn_schunck_32_fu_442_Ix32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_horn_schunck_32_fu_442_Ix32_ce0 : STD_LOGIC;
    signal grp_horn_schunck_32_fu_442_Iy32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_horn_schunck_32_fu_442_Iy32_ce0 : STD_LOGIC;
    signal grp_horn_schunck_32_fu_442_It32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_horn_schunck_32_fu_442_It32_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_ap_start : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_ap_done : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_ap_idle : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_ap_ready : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_u_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_u_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_u_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_u_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_ap_start : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_ap_done : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_ap_idle : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_ap_ready : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_v_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_v_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_v_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_v_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_ap_start : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_ap_done : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_ap_idle : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_ap_ready : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_u_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_u_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_u_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_u_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_u_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_u_ce1 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_v_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_v_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_v_we0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_v_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_v_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_v_ce1 : STD_LOGIC;
    signal grp_horn_schunck_64_fu_520_ap_start : STD_LOGIC;
    signal grp_horn_schunck_64_fu_520_ap_done : STD_LOGIC;
    signal grp_horn_schunck_64_fu_520_ap_idle : STD_LOGIC;
    signal grp_horn_schunck_64_fu_520_ap_ready : STD_LOGIC;
    signal grp_horn_schunck_64_fu_520_u_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_horn_schunck_64_fu_520_u_ce0 : STD_LOGIC;
    signal grp_horn_schunck_64_fu_520_u_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_horn_schunck_64_fu_520_u_ce1 : STD_LOGIC;
    signal grp_horn_schunck_64_fu_520_u_we1 : STD_LOGIC;
    signal grp_horn_schunck_64_fu_520_u_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_horn_schunck_64_fu_520_v_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_horn_schunck_64_fu_520_v_ce0 : STD_LOGIC;
    signal grp_horn_schunck_64_fu_520_v_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_horn_schunck_64_fu_520_v_ce1 : STD_LOGIC;
    signal grp_horn_schunck_64_fu_520_v_we1 : STD_LOGIC;
    signal grp_horn_schunck_64_fu_520_v_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_horn_schunck_64_fu_520_Ix64_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_horn_schunck_64_fu_520_Ix64_ce0 : STD_LOGIC;
    signal grp_horn_schunck_64_fu_520_Iy64_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_horn_schunck_64_fu_520_Iy64_ce0 : STD_LOGIC;
    signal grp_horn_schunck_64_fu_520_It64_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_horn_schunck_64_fu_520_It64_ce0 : STD_LOGIC;
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_ap_start_reg : STD_LOGIC := '0';
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_ap_start_reg : STD_LOGIC := '0';
    signal grp_compute_derivatives_fu_248_ap_start_reg : STD_LOGIC := '0';
    signal grp_compute_derivatives_16_fu_262_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_compute_derivatives_32_fu_292_ap_start_reg : STD_LOGIC := '0';
    signal grp_horn_schunck_16_fu_324_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_ap_start_reg : STD_LOGIC := '0';
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_horn_schunck_32_fu_442_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_ap_start_reg : STD_LOGIC := '0';
    signal grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal grp_horn_schunck_64_fu_520_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_block_state4_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_block_state6_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_block_state10_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_block_state16_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        img1_ce0 : OUT STD_LOGIC;
        img1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        img1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        img1_ce1 : OUT STD_LOGIC;
        img1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        img2_ce0 : OUT STD_LOGIC;
        img2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        img2_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        img2_ce1 : OUT STD_LOGIC;
        img2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0 : OUT STD_LOGIC;
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_we0 : OUT STD_LOGIC;
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0 : OUT STD_LOGIC;
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_we0 : OUT STD_LOGIC;
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce1 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce1 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce1 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce1 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce1 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce1 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce1 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce1 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce1 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0 : OUT STD_LOGIC;
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce1 : OUT STD_LOGIC;
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0 : OUT STD_LOGIC;
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce1 : OUT STD_LOGIC;
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        img2_16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        img2_16_ce0 : OUT STD_LOGIC;
        img2_16_we0 : OUT STD_LOGIC;
        img2_16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pyramidal_hs_compute_derivatives IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        img1_ce0 : OUT STD_LOGIC;
        img1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        img1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        img1_ce1 : OUT STD_LOGIC;
        img1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        img2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        img2_ce0 : OUT STD_LOGIC;
        img2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Ix64_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        Ix64_ce0 : OUT STD_LOGIC;
        Ix64_we0 : OUT STD_LOGIC;
        Ix64_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Iy64_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        Iy64_ce0 : OUT STD_LOGIC;
        Iy64_we0 : OUT STD_LOGIC;
        Iy64_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        It64_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        It64_ce0 : OUT STD_LOGIC;
        It64_we0 : OUT STD_LOGIC;
        It64_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pyramidal_hs_compute_derivatives_16 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Ix16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Ix16_ce0 : OUT STD_LOGIC;
        Ix16_we0 : OUT STD_LOGIC;
        Ix16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Ix16_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Ix16_ce1 : OUT STD_LOGIC;
        Ix16_we1 : OUT STD_LOGIC;
        Ix16_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Iy16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Iy16_ce0 : OUT STD_LOGIC;
        Iy16_we0 : OUT STD_LOGIC;
        Iy16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Iy16_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Iy16_ce1 : OUT STD_LOGIC;
        Iy16_we1 : OUT STD_LOGIC;
        Iy16_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        img2_16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        img2_16_ce0 : OUT STD_LOGIC;
        img2_16_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        It16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        It16_ce0 : OUT STD_LOGIC;
        It16_we0 : OUT STD_LOGIC;
        It16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pyramidal_hs_compute_derivatives_32 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Ix32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Ix32_ce0 : OUT STD_LOGIC;
        Ix32_we0 : OUT STD_LOGIC;
        Ix32_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Ix32_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Ix32_ce1 : OUT STD_LOGIC;
        Ix32_we1 : OUT STD_LOGIC;
        Ix32_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Iy32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Iy32_ce0 : OUT STD_LOGIC;
        Iy32_we0 : OUT STD_LOGIC;
        Iy32_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Iy32_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Iy32_ce1 : OUT STD_LOGIC;
        Iy32_we1 : OUT STD_LOGIC;
        Iy32_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0 : OUT STD_LOGIC;
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0 : OUT STD_LOGIC;
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        It32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        It32_ce0 : OUT STD_LOGIC;
        It32_we0 : OUT STD_LOGIC;
        It32_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pyramidal_hs_horn_schunck_16 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_ce1 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_ce1 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_ce1 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_ce1 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_ce1 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_ce1 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Ix16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Ix16_ce0 : OUT STD_LOGIC;
        Ix16_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Iy16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Iy16_ce0 : OUT STD_LOGIC;
        Iy16_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        It16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        It16_ce0 : OUT STD_LOGIC;
        It16_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce1 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce1 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce1 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce1 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce1 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce1 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce1 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce1 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce1 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce1 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce1 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce1 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_q1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pyramidal_hs_horn_schunck_32 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce1 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce1 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce1 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce1 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce1 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce1 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_we0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Ix32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Ix32_ce0 : OUT STD_LOGIC;
        Ix32_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Iy32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Iy32_ce0 : OUT STD_LOGIC;
        Iy32_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        It32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        It32_ce0 : OUT STD_LOGIC;
        It32_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        u_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        u_ce0 : OUT STD_LOGIC;
        u_we0 : OUT STD_LOGIC;
        u_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        v_ce0 : OUT STD_LOGIC;
        v_we0 : OUT STD_LOGIC;
        v_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce0 : OUT STD_LOGIC;
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        u_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        u_ce0 : OUT STD_LOGIC;
        u_we0 : OUT STD_LOGIC;
        u_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        u_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        u_ce1 : OUT STD_LOGIC;
        u_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        v_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        v_ce0 : OUT STD_LOGIC;
        v_we0 : OUT STD_LOGIC;
        v_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        v_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        v_ce1 : OUT STD_LOGIC;
        v_q1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pyramidal_hs_horn_schunck_64 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        u_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        u_ce0 : OUT STD_LOGIC;
        u_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        u_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        u_ce1 : OUT STD_LOGIC;
        u_we1 : OUT STD_LOGIC;
        u_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        u_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        v_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        v_ce0 : OUT STD_LOGIC;
        v_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        v_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        v_ce1 : OUT STD_LOGIC;
        v_we1 : OUT STD_LOGIC;
        v_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        v_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Ix64_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        Ix64_ce0 : OUT STD_LOGIC;
        Ix64_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Iy64_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        Iy64_ce0 : OUT STD_LOGIC;
        Iy64_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        It64_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        It64_ce0 : OUT STD_LOGIC;
        It64_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Sbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pyramidal_hs_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SkbM IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pyramidal_hs_img2_16_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pyramidal_hs_Ix16_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Stde IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Svdy IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SFfa IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pyramidal_hs_Ix32_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pyramidal_hs_It32_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pyramidal_hs_Ix64_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Sbkb
    generic map (
        DataWidth => 16,
        AddressRange => 121,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_we0,
        d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_q0,
        address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address1,
        ce1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce1,
        q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_q1);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Sbkb
    generic map (
        DataWidth => 16,
        AddressRange => 121,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_we0,
        d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_q0,
        address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address1,
        ce1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce1,
        q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_q1);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Sbkb
    generic map (
        DataWidth => 16,
        AddressRange => 121,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_we0,
        d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_q0,
        address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address1,
        ce1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce1,
        q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_q1);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Sbkb
    generic map (
        DataWidth => 16,
        AddressRange => 121,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_we0,
        d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_q0,
        address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address1,
        ce1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce1,
        q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_q1);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Sbkb
    generic map (
        DataWidth => 16,
        AddressRange => 121,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_we0,
        d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_q0,
        address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address1,
        ce1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce1,
        q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_q1);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Sbkb
    generic map (
        DataWidth => 16,
        AddressRange => 121,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_we0,
        d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_q0,
        address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address1,
        ce1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce1,
        q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_q1);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Sbkb
    generic map (
        DataWidth => 16,
        AddressRange => 121,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_we0,
        d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_q0,
        address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address1,
        ce1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce1,
        q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_q1);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Sbkb
    generic map (
        DataWidth => 16,
        AddressRange => 121,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_we0,
        d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_q0,
        address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address1,
        ce1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce1,
        q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_q1);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Sbkb
    generic map (
        DataWidth => 16,
        AddressRange => 121,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_we0,
        d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_q0,
        address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address1,
        ce1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce1,
        q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_q1);

    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_U : component pyramidal_hs_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0,
        ce0 => pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0,
        we0 => pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_we0,
        d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_d0,
        q0 => pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_q0,
        address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address1,
        ce1 => pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce1,
        q1 => pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_q1);

    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_U : component pyramidal_hs_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0,
        ce0 => pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0,
        we0 => pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_we0,
        d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_d0,
        q0 => pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_q0,
        address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address1,
        ce1 => pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce1,
        q1 => pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_q1);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SkbM
    generic map (
        DataWidth => 16,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_we0,
        d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_q0);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SkbM
    generic map (
        DataWidth => 16,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_we0,
        d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_q0);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SkbM
    generic map (
        DataWidth => 16,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_we0,
        d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_q0);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SkbM
    generic map (
        DataWidth => 16,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_we0,
        d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_q0);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SkbM
    generic map (
        DataWidth => 16,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_we0,
        d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_q0);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SkbM
    generic map (
        DataWidth => 16,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_we0,
        d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_q0);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SkbM
    generic map (
        DataWidth => 16,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_we0,
        d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_q0);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SkbM
    generic map (
        DataWidth => 16,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_we0,
        d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_q0);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SkbM
    generic map (
        DataWidth => 16,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_we0,
        d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_q0);

    img2_16_U : component pyramidal_hs_img2_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => img2_16_address0,
        ce0 => img2_16_ce0,
        we0 => img2_16_we0,
        d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_img2_16_d0,
        q0 => img2_16_q0);

    Ix16_U : component pyramidal_hs_Ix16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Ix16_address0,
        ce0 => Ix16_ce0,
        we0 => Ix16_we0,
        d0 => grp_compute_derivatives_16_fu_262_Ix16_d0,
        q0 => Ix16_q0,
        address1 => grp_compute_derivatives_16_fu_262_Ix16_address1,
        ce1 => Ix16_ce1,
        we1 => Ix16_we1,
        d1 => grp_compute_derivatives_16_fu_262_Ix16_d1);

    Iy16_U : component pyramidal_hs_Ix16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Iy16_address0,
        ce0 => Iy16_ce0,
        we0 => Iy16_we0,
        d0 => grp_compute_derivatives_16_fu_262_Iy16_d0,
        q0 => Iy16_q0,
        address1 => grp_compute_derivatives_16_fu_262_Iy16_address1,
        ce1 => Iy16_ce1,
        we1 => Iy16_we1,
        d1 => grp_compute_derivatives_16_fu_262_Iy16_d1);

    It16_U : component pyramidal_hs_img2_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => It16_address0,
        ce0 => It16_ce0,
        we0 => It16_we0,
        d0 => grp_compute_derivatives_16_fu_262_It16_d0,
        q0 => It16_q0);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Stde
    generic map (
        DataWidth => 16,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_we0,
        d0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_q0,
        address1 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_address1,
        ce1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_ce1,
        q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_q1);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Stde
    generic map (
        DataWidth => 16,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_we0,
        d0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_q0,
        address1 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_address1,
        ce1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_ce1,
        q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_q1);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Svdy
    generic map (
        DataWidth => 16,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_we0,
        d0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_q0);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Svdy
    generic map (
        DataWidth => 16,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_we0,
        d0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_q0);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Stde
    generic map (
        DataWidth => 16,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_we0,
        d0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_q0,
        address1 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_address1,
        ce1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_ce1,
        q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_q1);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Stde
    generic map (
        DataWidth => 16,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_we0,
        d0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_q0,
        address1 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_address1,
        ce1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_ce1,
        q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_q1);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Svdy
    generic map (
        DataWidth => 16,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_we0,
        d0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_q0);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Svdy
    generic map (
        DataWidth => 16,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_we0,
        d0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_q0);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Stde
    generic map (
        DataWidth => 16,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_we0,
        d0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_q0,
        address1 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_address1,
        ce1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_ce1,
        q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_q1);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Stde
    generic map (
        DataWidth => 16,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_we0,
        d0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_q0,
        address1 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_address1,
        ce1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_ce1,
        q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_q1);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Svdy
    generic map (
        DataWidth => 16,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_we0,
        d0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_q0);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Svdy
    generic map (
        DataWidth => 16,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_we0,
        d0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_q0);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SFfa
    generic map (
        DataWidth => 16,
        AddressRange => 176,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_we0,
        d0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_q0,
        address1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address1,
        ce1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce1,
        q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_q1);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SFfa
    generic map (
        DataWidth => 16,
        AddressRange => 176,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_we0,
        d0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_q0,
        address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_address1,
        ce1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce1,
        q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_q1);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SFfa
    generic map (
        DataWidth => 16,
        AddressRange => 176,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_we0,
        d0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_q0,
        address1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address1,
        ce1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce1,
        q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_q1);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SFfa
    generic map (
        DataWidth => 16,
        AddressRange => 176,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_we0,
        d0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_q0,
        address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_address1,
        ce1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce1,
        q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_q1);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SFfa
    generic map (
        DataWidth => 16,
        AddressRange => 176,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_we0,
        d0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_q0,
        address1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address1,
        ce1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce1,
        q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_q1);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SFfa
    generic map (
        DataWidth => 16,
        AddressRange => 176,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_we0,
        d0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_q0,
        address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_address1,
        ce1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce1,
        q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_q1);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SFfa
    generic map (
        DataWidth => 16,
        AddressRange => 176,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_we0,
        d0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_q0,
        address1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address1,
        ce1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce1,
        q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_q1);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SFfa
    generic map (
        DataWidth => 16,
        AddressRange => 176,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_we0,
        d0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_q0,
        address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address1,
        ce1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce1,
        q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_q1);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SFfa
    generic map (
        DataWidth => 16,
        AddressRange => 176,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_we0,
        d0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_q0,
        address1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address1,
        ce1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce1,
        q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_q1);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SFfa
    generic map (
        DataWidth => 16,
        AddressRange => 176,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_we0,
        d0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_q0,
        address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address1,
        ce1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce1,
        q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_q1);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SFfa
    generic map (
        DataWidth => 16,
        AddressRange => 176,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_we0,
        d0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_q0,
        address1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address1,
        ce1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce1,
        q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_q1);

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_U : component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SFfa
    generic map (
        DataWidth => 16,
        AddressRange => 176,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address0,
        ce0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce0,
        we0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_we0,
        d0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_d0,
        q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_q0,
        address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address1,
        ce1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce1,
        q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_q1);

    Ix32_U : component pyramidal_hs_Ix32_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Ix32_address0,
        ce0 => Ix32_ce0,
        we0 => Ix32_we0,
        d0 => grp_compute_derivatives_32_fu_292_Ix32_d0,
        q0 => Ix32_q0,
        address1 => grp_compute_derivatives_32_fu_292_Ix32_address1,
        ce1 => Ix32_ce1,
        we1 => Ix32_we1,
        d1 => grp_compute_derivatives_32_fu_292_Ix32_d1);

    Iy32_U : component pyramidal_hs_Ix32_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Iy32_address0,
        ce0 => Iy32_ce0,
        we0 => Iy32_we0,
        d0 => grp_compute_derivatives_32_fu_292_Iy32_d0,
        q0 => Iy32_q0,
        address1 => grp_compute_derivatives_32_fu_292_Iy32_address1,
        ce1 => Iy32_ce1,
        we1 => Iy32_we1,
        d1 => grp_compute_derivatives_32_fu_292_Iy32_d1);

    It32_U : component pyramidal_hs_It32_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => It32_address0,
        ce0 => It32_ce0,
        we0 => It32_we0,
        d0 => grp_compute_derivatives_32_fu_292_It32_d0,
        q0 => It32_q0);

    Ix64_U : component pyramidal_hs_Ix64_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Ix64_address0,
        ce0 => Ix64_ce0,
        we0 => Ix64_we0,
        d0 => grp_compute_derivatives_fu_248_Ix64_d0,
        q0 => Ix64_q0);

    Iy64_U : component pyramidal_hs_Ix64_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Iy64_address0,
        ce0 => Iy64_ce0,
        we0 => Iy64_we0,
        d0 => grp_compute_derivatives_fu_248_Iy64_d0,
        q0 => Iy64_q0);

    It64_U : component pyramidal_hs_Ix64_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => It64_address0,
        ce0 => It64_ce0,
        we0 => It64_we0,
        d0 => grp_compute_derivatives_fu_248_It64_d0,
        q0 => It64_q0);

    grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164 : component pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_ap_start,
        ap_done => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_ap_done,
        ap_idle => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_ap_idle,
        ap_ready => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_ap_ready,
        img1_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_img1_address0,
        img1_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_img1_ce0,
        img1_q0 => img1_q0,
        img1_address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_img1_address1,
        img1_ce1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_img1_ce1,
        img1_q1 => img1_q1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_d0);

    grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188 : component pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_ap_start,
        ap_done => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_ap_done,
        ap_idle => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_ap_idle,
        ap_ready => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_ap_ready,
        img2_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_img2_address0,
        img2_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_img2_ce0,
        img2_q0 => img2_q0,
        img2_address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_img2_address1,
        img2_ce1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_img2_ce1,
        img2_q1 => img2_q1,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_we0,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_d0,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_we0,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_d0);

    grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198 : component pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_ap_start,
        ap_done => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_ap_done,
        ap_idle => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_ap_idle,
        ap_ready => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_ap_ready,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_q1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_q1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_q1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_q1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_q1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_q1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_q1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_q1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_q1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_d0);

    grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238 : component pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_ap_start,
        ap_done => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_ap_done,
        ap_idle => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_ap_idle,
        ap_ready => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_ap_ready,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_q0 => pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_q0,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address1,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce1,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_q1 => pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_q1,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_q0 => pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_q0,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address1,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce1,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_q1 => pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_q1,
        img2_16_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_img2_16_address0,
        img2_16_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_img2_16_ce0,
        img2_16_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_img2_16_we0,
        img2_16_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_img2_16_d0);

    grp_compute_derivatives_fu_248 : component pyramidal_hs_compute_derivatives
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_derivatives_fu_248_ap_start,
        ap_done => grp_compute_derivatives_fu_248_ap_done,
        ap_idle => grp_compute_derivatives_fu_248_ap_idle,
        ap_ready => grp_compute_derivatives_fu_248_ap_ready,
        img1_address0 => grp_compute_derivatives_fu_248_img1_address0,
        img1_ce0 => grp_compute_derivatives_fu_248_img1_ce0,
        img1_q0 => img1_q0,
        img1_address1 => grp_compute_derivatives_fu_248_img1_address1,
        img1_ce1 => grp_compute_derivatives_fu_248_img1_ce1,
        img1_q1 => img1_q1,
        img2_address0 => grp_compute_derivatives_fu_248_img2_address0,
        img2_ce0 => grp_compute_derivatives_fu_248_img2_ce0,
        img2_q0 => img2_q0,
        Ix64_address0 => grp_compute_derivatives_fu_248_Ix64_address0,
        Ix64_ce0 => grp_compute_derivatives_fu_248_Ix64_ce0,
        Ix64_we0 => grp_compute_derivatives_fu_248_Ix64_we0,
        Ix64_d0 => grp_compute_derivatives_fu_248_Ix64_d0,
        Iy64_address0 => grp_compute_derivatives_fu_248_Iy64_address0,
        Iy64_ce0 => grp_compute_derivatives_fu_248_Iy64_ce0,
        Iy64_we0 => grp_compute_derivatives_fu_248_Iy64_we0,
        Iy64_d0 => grp_compute_derivatives_fu_248_Iy64_d0,
        It64_address0 => grp_compute_derivatives_fu_248_It64_address0,
        It64_ce0 => grp_compute_derivatives_fu_248_It64_ce0,
        It64_we0 => grp_compute_derivatives_fu_248_It64_we0,
        It64_d0 => grp_compute_derivatives_fu_248_It64_d0);

    grp_compute_derivatives_16_fu_262 : component pyramidal_hs_compute_derivatives_16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_derivatives_16_fu_262_ap_start,
        ap_done => grp_compute_derivatives_16_fu_262_ap_done,
        ap_idle => grp_compute_derivatives_16_fu_262_ap_idle,
        ap_ready => grp_compute_derivatives_16_fu_262_ap_ready,
        Ix16_address0 => grp_compute_derivatives_16_fu_262_Ix16_address0,
        Ix16_ce0 => grp_compute_derivatives_16_fu_262_Ix16_ce0,
        Ix16_we0 => grp_compute_derivatives_16_fu_262_Ix16_we0,
        Ix16_d0 => grp_compute_derivatives_16_fu_262_Ix16_d0,
        Ix16_address1 => grp_compute_derivatives_16_fu_262_Ix16_address1,
        Ix16_ce1 => grp_compute_derivatives_16_fu_262_Ix16_ce1,
        Ix16_we1 => grp_compute_derivatives_16_fu_262_Ix16_we1,
        Ix16_d1 => grp_compute_derivatives_16_fu_262_Ix16_d1,
        Iy16_address0 => grp_compute_derivatives_16_fu_262_Iy16_address0,
        Iy16_ce0 => grp_compute_derivatives_16_fu_262_Iy16_ce0,
        Iy16_we0 => grp_compute_derivatives_16_fu_262_Iy16_we0,
        Iy16_d0 => grp_compute_derivatives_16_fu_262_Iy16_d0,
        Iy16_address1 => grp_compute_derivatives_16_fu_262_Iy16_address1,
        Iy16_ce1 => grp_compute_derivatives_16_fu_262_Iy16_ce1,
        Iy16_we1 => grp_compute_derivatives_16_fu_262_Iy16_we1,
        Iy16_d1 => grp_compute_derivatives_16_fu_262_Iy16_d1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0 => grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0 => grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0 => grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0 => grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0 => grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0 => grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0 => grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0 => grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0 => grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0 => grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0 => grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0 => grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0 => grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0 => grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0 => grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0 => grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0 => grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0 => grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_q0,
        img2_16_address0 => grp_compute_derivatives_16_fu_262_img2_16_address0,
        img2_16_ce0 => grp_compute_derivatives_16_fu_262_img2_16_ce0,
        img2_16_q0 => img2_16_q0,
        It16_address0 => grp_compute_derivatives_16_fu_262_It16_address0,
        It16_ce0 => grp_compute_derivatives_16_fu_262_It16_ce0,
        It16_we0 => grp_compute_derivatives_16_fu_262_It16_we0,
        It16_d0 => grp_compute_derivatives_16_fu_262_It16_d0);

    grp_compute_derivatives_32_fu_292 : component pyramidal_hs_compute_derivatives_32
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_derivatives_32_fu_292_ap_start,
        ap_done => grp_compute_derivatives_32_fu_292_ap_done,
        ap_idle => grp_compute_derivatives_32_fu_292_ap_idle,
        ap_ready => grp_compute_derivatives_32_fu_292_ap_ready,
        Ix32_address0 => grp_compute_derivatives_32_fu_292_Ix32_address0,
        Ix32_ce0 => grp_compute_derivatives_32_fu_292_Ix32_ce0,
        Ix32_we0 => grp_compute_derivatives_32_fu_292_Ix32_we0,
        Ix32_d0 => grp_compute_derivatives_32_fu_292_Ix32_d0,
        Ix32_address1 => grp_compute_derivatives_32_fu_292_Ix32_address1,
        Ix32_ce1 => grp_compute_derivatives_32_fu_292_Ix32_ce1,
        Ix32_we1 => grp_compute_derivatives_32_fu_292_Ix32_we1,
        Ix32_d1 => grp_compute_derivatives_32_fu_292_Ix32_d1,
        Iy32_address0 => grp_compute_derivatives_32_fu_292_Iy32_address0,
        Iy32_ce0 => grp_compute_derivatives_32_fu_292_Iy32_ce0,
        Iy32_we0 => grp_compute_derivatives_32_fu_292_Iy32_we0,
        Iy32_d0 => grp_compute_derivatives_32_fu_292_Iy32_d0,
        Iy32_address1 => grp_compute_derivatives_32_fu_292_Iy32_address1,
        Iy32_ce1 => grp_compute_derivatives_32_fu_292_Iy32_ce1,
        Iy32_we1 => grp_compute_derivatives_32_fu_292_Iy32_we1,
        Iy32_d1 => grp_compute_derivatives_32_fu_292_Iy32_d1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0 => grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0 => grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0 => grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0 => grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0 => grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0 => grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0 => grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0 => grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0 => grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0 => grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0 => grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0 => grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0 => grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0 => grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0 => grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0 => grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0 => grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0 => grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_q0,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0 => grp_compute_derivatives_32_fu_292_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0 => grp_compute_derivatives_32_fu_292_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_q0 => pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_q0,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0 => grp_compute_derivatives_32_fu_292_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0 => grp_compute_derivatives_32_fu_292_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_q0 => pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_q0,
        It32_address0 => grp_compute_derivatives_32_fu_292_It32_address0,
        It32_ce0 => grp_compute_derivatives_32_fu_292_It32_ce0,
        It32_we0 => grp_compute_derivatives_32_fu_292_It32_we0,
        It32_d0 => grp_compute_derivatives_32_fu_292_It32_d0);

    grp_horn_schunck_16_fu_324 : component pyramidal_hs_horn_schunck_16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_horn_schunck_16_fu_324_ap_start,
        ap_done => grp_horn_schunck_16_fu_324_ap_done,
        ap_idle => grp_horn_schunck_16_fu_324_ap_idle,
        ap_ready => grp_horn_schunck_16_fu_324_ap_ready,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_address0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_ce0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_we0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_d0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_address1 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_address1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_ce1 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_ce1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_q1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_address0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_ce0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_we0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_d0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_address1 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_address1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_ce1 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_ce1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_q1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_address0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_ce0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_we0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_d0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_address0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_ce0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_we0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_d0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_address0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_ce0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_we0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_d0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_address1 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_address1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_ce1 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_ce1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_q1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_address0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_ce0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_we0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_d0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_address1 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_address1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_ce1 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_ce1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_q1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_address0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_ce0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_we0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_d0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_address0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_ce0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_we0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_d0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_address0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_ce0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_we0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_d0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_address1 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_address1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_ce1 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_ce1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_q1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_address0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_ce0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_we0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_d0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_address1 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_address1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_ce1 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_ce1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_q1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_address0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_ce0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_we0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_d0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_address0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_ce0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_we0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_d0 => grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_q0,
        Ix16_address0 => grp_horn_schunck_16_fu_324_Ix16_address0,
        Ix16_ce0 => grp_horn_schunck_16_fu_324_Ix16_ce0,
        Ix16_q0 => Ix16_q0,
        Iy16_address0 => grp_horn_schunck_16_fu_324_Iy16_address0,
        Iy16_ce0 => grp_horn_schunck_16_fu_324_Iy16_ce0,
        Iy16_q0 => Iy16_q0,
        It16_address0 => grp_horn_schunck_16_fu_324_It16_address0,
        It16_ce0 => grp_horn_schunck_16_fu_324_It16_ce0,
        It16_q0 => It16_q0);

    grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358 : component pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_ap_start,
        ap_done => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_ap_done,
        ap_idle => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_ap_idle,
        ap_ready => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_ap_ready,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_d0);

    grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386 : component pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_ap_start,
        ap_done => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_ap_done,
        ap_idle => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_ap_idle,
        ap_ready => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_ap_ready,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_d0);

    grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414 : component pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_ap_start,
        ap_done => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_ap_done,
        ap_idle => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_ap_idle,
        ap_ready => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_ap_ready,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_q1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_q1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_address1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_q1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_q1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_address1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_q1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_q1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_address1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_q1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_q1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_q1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_q1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_q1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_q1);

    grp_horn_schunck_32_fu_442 : component pyramidal_hs_horn_schunck_32
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_horn_schunck_32_fu_442_ap_start,
        ap_done => grp_horn_schunck_32_fu_442_ap_done,
        ap_idle => grp_horn_schunck_32_fu_442_ap_idle,
        ap_ready => grp_horn_schunck_32_fu_442_ap_ready,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_we0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_d0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address1 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce1 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_q1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_we0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_d0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address1 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce1 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_q1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_address0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_we0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_d0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_we0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_d0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address1 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce1 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_q1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_address0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_we0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_d0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_we0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_d0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address1 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce1 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_q1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_address0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_we0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_d0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_we0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_d0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_we0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_d0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address1 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce1 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_q1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_we0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_d0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_we0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_d0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address1 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce1 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_q1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_q1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_we0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_we0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_d0 => grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_q0,
        Ix32_address0 => grp_horn_schunck_32_fu_442_Ix32_address0,
        Ix32_ce0 => grp_horn_schunck_32_fu_442_Ix32_ce0,
        Ix32_q0 => Ix32_q0,
        Iy32_address0 => grp_horn_schunck_32_fu_442_Iy32_address0,
        Iy32_ce0 => grp_horn_schunck_32_fu_442_Iy32_ce0,
        Iy32_q0 => Iy32_q0,
        It32_address0 => grp_horn_schunck_32_fu_442_It32_address0,
        It32_ce0 => grp_horn_schunck_32_fu_442_It32_ce0,
        It32_q0 => It32_q0);

    grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476 : component pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_ap_start,
        ap_done => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_ap_done,
        ap_idle => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_ap_idle,
        ap_ready => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_ap_ready,
        u_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_u_address0,
        u_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_u_ce0,
        u_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_u_we0,
        u_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_u_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_q0);

    grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494 : component pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_ap_start,
        ap_done => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_ap_done,
        ap_idle => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_ap_idle,
        ap_ready => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_ap_ready,
        v_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_v_address0,
        v_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_v_ce0,
        v_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_v_we0,
        v_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_v_d0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_q0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_q0);

    grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512 : component pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_ap_start,
        ap_done => grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_ap_done,
        ap_idle => grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_ap_idle,
        ap_ready => grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_ap_ready,
        u_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_u_address0,
        u_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_u_ce0,
        u_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_u_we0,
        u_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_u_d0,
        u_address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_u_address1,
        u_ce1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_u_ce1,
        u_q1 => u_q1,
        v_address0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_v_address0,
        v_ce0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_v_ce0,
        v_we0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_v_we0,
        v_d0 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_v_d0,
        v_address1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_v_address1,
        v_ce1 => grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_v_ce1,
        v_q1 => v_q1);

    grp_horn_schunck_64_fu_520 : component pyramidal_hs_horn_schunck_64
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_horn_schunck_64_fu_520_ap_start,
        ap_done => grp_horn_schunck_64_fu_520_ap_done,
        ap_idle => grp_horn_schunck_64_fu_520_ap_idle,
        ap_ready => grp_horn_schunck_64_fu_520_ap_ready,
        u_address0 => grp_horn_schunck_64_fu_520_u_address0,
        u_ce0 => grp_horn_schunck_64_fu_520_u_ce0,
        u_q0 => u_q0,
        u_address1 => grp_horn_schunck_64_fu_520_u_address1,
        u_ce1 => grp_horn_schunck_64_fu_520_u_ce1,
        u_we1 => grp_horn_schunck_64_fu_520_u_we1,
        u_d1 => grp_horn_schunck_64_fu_520_u_d1,
        u_q1 => u_q1,
        v_address0 => grp_horn_schunck_64_fu_520_v_address0,
        v_ce0 => grp_horn_schunck_64_fu_520_v_ce0,
        v_q0 => v_q0,
        v_address1 => grp_horn_schunck_64_fu_520_v_address1,
        v_ce1 => grp_horn_schunck_64_fu_520_v_ce1,
        v_we1 => grp_horn_schunck_64_fu_520_v_we1,
        v_d1 => grp_horn_schunck_64_fu_520_v_d1,
        v_q1 => v_q1,
        Ix64_address0 => grp_horn_schunck_64_fu_520_Ix64_address0,
        Ix64_ce0 => grp_horn_schunck_64_fu_520_Ix64_ce0,
        Ix64_q0 => Ix64_q0,
        Iy64_address0 => grp_horn_schunck_64_fu_520_Iy64_address0,
        Iy64_ce0 => grp_horn_schunck_64_fu_520_Iy64_ce0,
        Iy64_q0 => Iy64_q0,
        It64_address0 => grp_horn_schunck_64_fu_520_It64_address0,
        It64_ce0 => grp_horn_schunck_64_fu_520_It64_ce0,
        It64_q0 => It64_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_compute_derivatives_16_fu_262_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_derivatives_16_fu_262_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_compute_derivatives_16_fu_262_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_derivatives_16_fu_262_ap_ready = ap_const_logic_1)) then 
                    grp_compute_derivatives_16_fu_262_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_derivatives_32_fu_292_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_derivatives_32_fu_292_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_compute_derivatives_32_fu_292_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_derivatives_32_fu_292_ap_ready = ap_const_logic_1)) then 
                    grp_compute_derivatives_32_fu_292_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_derivatives_fu_248_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_derivatives_fu_248_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_compute_derivatives_fu_248_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_derivatives_fu_248_ap_ready = ap_const_logic_1)) then 
                    grp_compute_derivatives_fu_248_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_horn_schunck_16_fu_324_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_horn_schunck_16_fu_324_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_horn_schunck_16_fu_324_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_horn_schunck_16_fu_324_ap_ready = ap_const_logic_1)) then 
                    grp_horn_schunck_16_fu_324_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_horn_schunck_32_fu_442_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_horn_schunck_32_fu_442_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_horn_schunck_32_fu_442_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_horn_schunck_32_fu_442_ap_ready = ap_const_logic_1)) then 
                    grp_horn_schunck_32_fu_442_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_horn_schunck_64_fu_520_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_horn_schunck_64_fu_520_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                    grp_horn_schunck_64_fu_520_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_horn_schunck_64_fu_520_ap_ready = ap_const_logic_1)) then 
                    grp_horn_schunck_64_fu_520_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_ap_ready = ap_const_logic_1)) then 
                    grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_ap_ready = ap_const_logic_1)) then 
                    grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_ap_ready = ap_const_logic_1)) then 
                    grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_ap_ready = ap_const_logic_1)) then 
                    grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_ap_ready = ap_const_logic_1)) then 
                    grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_ap_ready = ap_const_logic_1)) then 
                    grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_ap_ready = ap_const_logic_1)) then 
                    grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_ap_ready = ap_const_logic_1)) then 
                    grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_ap_ready = ap_const_logic_1)) then 
                    grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_ap_ready = ap_const_logic_1)) then 
                    grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_horn_schunck_16_fu_324_ap_done, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_ap_done, grp_horn_schunck_32_fu_442_ap_done, grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_ap_done, grp_horn_schunck_64_fu_520_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_block_state2_on_subcall_done, ap_block_state4_on_subcall_done, ap_block_state6_on_subcall_done, ap_block_state10_on_subcall_done, ap_block_state16_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_horn_schunck_16_fu_324_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_boolean_0 = ap_block_state10_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_horn_schunck_32_fu_442_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((ap_const_boolean_0 = ap_block_state16_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state18) and (grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state20) and (grp_horn_schunck_64_fu_520_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    It16_address0_assign_proc : process(grp_compute_derivatives_16_fu_262_It16_address0, grp_horn_schunck_16_fu_324_It16_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            It16_address0 <= grp_horn_schunck_16_fu_324_It16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            It16_address0 <= grp_compute_derivatives_16_fu_262_It16_address0;
        else 
            It16_address0 <= "XXXXXXXX";
        end if; 
    end process;


    It16_ce0_assign_proc : process(grp_compute_derivatives_16_fu_262_It16_ce0, grp_horn_schunck_16_fu_324_It16_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            It16_ce0 <= grp_horn_schunck_16_fu_324_It16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            It16_ce0 <= grp_compute_derivatives_16_fu_262_It16_ce0;
        else 
            It16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    It16_we0_assign_proc : process(grp_compute_derivatives_16_fu_262_It16_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            It16_we0 <= grp_compute_derivatives_16_fu_262_It16_we0;
        else 
            It16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    It32_address0_assign_proc : process(grp_compute_derivatives_32_fu_292_It32_address0, grp_horn_schunck_32_fu_442_It32_address0, ap_CS_fsm_state6, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            It32_address0 <= grp_horn_schunck_32_fu_442_It32_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            It32_address0 <= grp_compute_derivatives_32_fu_292_It32_address0;
        else 
            It32_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    It32_ce0_assign_proc : process(grp_compute_derivatives_32_fu_292_It32_ce0, grp_horn_schunck_32_fu_442_It32_ce0, ap_CS_fsm_state6, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            It32_ce0 <= grp_horn_schunck_32_fu_442_It32_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            It32_ce0 <= grp_compute_derivatives_32_fu_292_It32_ce0;
        else 
            It32_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    It32_we0_assign_proc : process(grp_compute_derivatives_32_fu_292_It32_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            It32_we0 <= grp_compute_derivatives_32_fu_292_It32_we0;
        else 
            It32_we0 <= ap_const_logic_0;
        end if; 
    end process;


    It64_address0_assign_proc : process(grp_compute_derivatives_fu_248_It64_address0, grp_horn_schunck_64_fu_520_It64_address0, ap_CS_fsm_state4, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            It64_address0 <= grp_horn_schunck_64_fu_520_It64_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            It64_address0 <= grp_compute_derivatives_fu_248_It64_address0;
        else 
            It64_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    It64_ce0_assign_proc : process(grp_compute_derivatives_fu_248_It64_ce0, grp_horn_schunck_64_fu_520_It64_ce0, ap_CS_fsm_state4, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            It64_ce0 <= grp_horn_schunck_64_fu_520_It64_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            It64_ce0 <= grp_compute_derivatives_fu_248_It64_ce0;
        else 
            It64_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    It64_we0_assign_proc : process(grp_compute_derivatives_fu_248_It64_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            It64_we0 <= grp_compute_derivatives_fu_248_It64_we0;
        else 
            It64_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Ix16_address0_assign_proc : process(grp_compute_derivatives_16_fu_262_Ix16_address0, grp_horn_schunck_16_fu_324_Ix16_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Ix16_address0 <= grp_horn_schunck_16_fu_324_Ix16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Ix16_address0 <= grp_compute_derivatives_16_fu_262_Ix16_address0;
        else 
            Ix16_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Ix16_ce0_assign_proc : process(grp_compute_derivatives_16_fu_262_Ix16_ce0, grp_horn_schunck_16_fu_324_Ix16_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Ix16_ce0 <= grp_horn_schunck_16_fu_324_Ix16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Ix16_ce0 <= grp_compute_derivatives_16_fu_262_Ix16_ce0;
        else 
            Ix16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Ix16_ce1_assign_proc : process(grp_compute_derivatives_16_fu_262_Ix16_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Ix16_ce1 <= grp_compute_derivatives_16_fu_262_Ix16_ce1;
        else 
            Ix16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Ix16_we0_assign_proc : process(grp_compute_derivatives_16_fu_262_Ix16_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Ix16_we0 <= grp_compute_derivatives_16_fu_262_Ix16_we0;
        else 
            Ix16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Ix16_we1_assign_proc : process(grp_compute_derivatives_16_fu_262_Ix16_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Ix16_we1 <= grp_compute_derivatives_16_fu_262_Ix16_we1;
        else 
            Ix16_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Ix32_address0_assign_proc : process(grp_compute_derivatives_32_fu_292_Ix32_address0, grp_horn_schunck_32_fu_442_Ix32_address0, ap_CS_fsm_state6, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Ix32_address0 <= grp_horn_schunck_32_fu_442_Ix32_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Ix32_address0 <= grp_compute_derivatives_32_fu_292_Ix32_address0;
        else 
            Ix32_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    Ix32_ce0_assign_proc : process(grp_compute_derivatives_32_fu_292_Ix32_ce0, grp_horn_schunck_32_fu_442_Ix32_ce0, ap_CS_fsm_state6, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Ix32_ce0 <= grp_horn_schunck_32_fu_442_Ix32_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Ix32_ce0 <= grp_compute_derivatives_32_fu_292_Ix32_ce0;
        else 
            Ix32_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Ix32_ce1_assign_proc : process(grp_compute_derivatives_32_fu_292_Ix32_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Ix32_ce1 <= grp_compute_derivatives_32_fu_292_Ix32_ce1;
        else 
            Ix32_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Ix32_we0_assign_proc : process(grp_compute_derivatives_32_fu_292_Ix32_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Ix32_we0 <= grp_compute_derivatives_32_fu_292_Ix32_we0;
        else 
            Ix32_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Ix32_we1_assign_proc : process(grp_compute_derivatives_32_fu_292_Ix32_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Ix32_we1 <= grp_compute_derivatives_32_fu_292_Ix32_we1;
        else 
            Ix32_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Ix64_address0_assign_proc : process(grp_compute_derivatives_fu_248_Ix64_address0, grp_horn_schunck_64_fu_520_Ix64_address0, ap_CS_fsm_state4, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Ix64_address0 <= grp_horn_schunck_64_fu_520_Ix64_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Ix64_address0 <= grp_compute_derivatives_fu_248_Ix64_address0;
        else 
            Ix64_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    Ix64_ce0_assign_proc : process(grp_compute_derivatives_fu_248_Ix64_ce0, grp_horn_schunck_64_fu_520_Ix64_ce0, ap_CS_fsm_state4, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Ix64_ce0 <= grp_horn_schunck_64_fu_520_Ix64_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Ix64_ce0 <= grp_compute_derivatives_fu_248_Ix64_ce0;
        else 
            Ix64_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Ix64_we0_assign_proc : process(grp_compute_derivatives_fu_248_Ix64_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Ix64_we0 <= grp_compute_derivatives_fu_248_Ix64_we0;
        else 
            Ix64_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Iy16_address0_assign_proc : process(grp_compute_derivatives_16_fu_262_Iy16_address0, grp_horn_schunck_16_fu_324_Iy16_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Iy16_address0 <= grp_horn_schunck_16_fu_324_Iy16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Iy16_address0 <= grp_compute_derivatives_16_fu_262_Iy16_address0;
        else 
            Iy16_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Iy16_ce0_assign_proc : process(grp_compute_derivatives_16_fu_262_Iy16_ce0, grp_horn_schunck_16_fu_324_Iy16_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Iy16_ce0 <= grp_horn_schunck_16_fu_324_Iy16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Iy16_ce0 <= grp_compute_derivatives_16_fu_262_Iy16_ce0;
        else 
            Iy16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Iy16_ce1_assign_proc : process(grp_compute_derivatives_16_fu_262_Iy16_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Iy16_ce1 <= grp_compute_derivatives_16_fu_262_Iy16_ce1;
        else 
            Iy16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Iy16_we0_assign_proc : process(grp_compute_derivatives_16_fu_262_Iy16_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Iy16_we0 <= grp_compute_derivatives_16_fu_262_Iy16_we0;
        else 
            Iy16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Iy16_we1_assign_proc : process(grp_compute_derivatives_16_fu_262_Iy16_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Iy16_we1 <= grp_compute_derivatives_16_fu_262_Iy16_we1;
        else 
            Iy16_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Iy32_address0_assign_proc : process(grp_compute_derivatives_32_fu_292_Iy32_address0, grp_horn_schunck_32_fu_442_Iy32_address0, ap_CS_fsm_state6, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Iy32_address0 <= grp_horn_schunck_32_fu_442_Iy32_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Iy32_address0 <= grp_compute_derivatives_32_fu_292_Iy32_address0;
        else 
            Iy32_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    Iy32_ce0_assign_proc : process(grp_compute_derivatives_32_fu_292_Iy32_ce0, grp_horn_schunck_32_fu_442_Iy32_ce0, ap_CS_fsm_state6, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Iy32_ce0 <= grp_horn_schunck_32_fu_442_Iy32_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Iy32_ce0 <= grp_compute_derivatives_32_fu_292_Iy32_ce0;
        else 
            Iy32_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Iy32_ce1_assign_proc : process(grp_compute_derivatives_32_fu_292_Iy32_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Iy32_ce1 <= grp_compute_derivatives_32_fu_292_Iy32_ce1;
        else 
            Iy32_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Iy32_we0_assign_proc : process(grp_compute_derivatives_32_fu_292_Iy32_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Iy32_we0 <= grp_compute_derivatives_32_fu_292_Iy32_we0;
        else 
            Iy32_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Iy32_we1_assign_proc : process(grp_compute_derivatives_32_fu_292_Iy32_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Iy32_we1 <= grp_compute_derivatives_32_fu_292_Iy32_we1;
        else 
            Iy32_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Iy64_address0_assign_proc : process(grp_compute_derivatives_fu_248_Iy64_address0, grp_horn_schunck_64_fu_520_Iy64_address0, ap_CS_fsm_state4, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Iy64_address0 <= grp_horn_schunck_64_fu_520_Iy64_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Iy64_address0 <= grp_compute_derivatives_fu_248_Iy64_address0;
        else 
            Iy64_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    Iy64_ce0_assign_proc : process(grp_compute_derivatives_fu_248_Iy64_ce0, grp_horn_schunck_64_fu_520_Iy64_ce0, ap_CS_fsm_state4, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Iy64_ce0 <= grp_horn_schunck_64_fu_520_Iy64_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Iy64_ce0 <= grp_compute_derivatives_fu_248_Iy64_ce0;
        else 
            Iy64_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Iy64_we0_assign_proc : process(grp_compute_derivatives_fu_248_Iy64_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Iy64_we0 <= grp_compute_derivatives_fu_248_Iy64_we0;
        else 
            Iy64_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(ap_block_state10_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state10_on_subcall_done)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_ap_done)
    begin
        if ((grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_horn_schunck_32_fu_442_ap_done)
    begin
        if ((grp_horn_schunck_32_fu_442_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(ap_block_state16_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state16_on_subcall_done)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state18_blk_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_ap_done)
    begin
        if ((grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(grp_horn_schunck_64_fu_520_ap_done)
    begin
        if ((grp_horn_schunck_64_fu_520_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(ap_block_state4_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state4_on_subcall_done)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(ap_block_state6_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state6_on_subcall_done)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_horn_schunck_16_fu_324_ap_done)
    begin
        if ((grp_horn_schunck_16_fu_324_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state10_on_subcall_done_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_ap_done, grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_ap_done)
    begin
                ap_block_state10_on_subcall_done <= ((grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_ap_done = ap_const_logic_0) or (grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_ap_done = ap_const_logic_0));
    end process;


    ap_block_state16_on_subcall_done_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_ap_done, grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_ap_done)
    begin
                ap_block_state16_on_subcall_done <= ((grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_ap_done = ap_const_logic_0) or (grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_ap_done = ap_const_logic_0));
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_ap_done, grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_ap_done = ap_const_logic_0) or (grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_ap_done = ap_const_logic_0));
    end process;


    ap_block_state4_on_subcall_done_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_ap_done, grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_ap_done, grp_compute_derivatives_fu_248_ap_done)
    begin
                ap_block_state4_on_subcall_done <= ((grp_compute_derivatives_fu_248_ap_done = ap_const_logic_0) or (grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_ap_done = ap_const_logic_0) or (grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_ap_done = ap_const_logic_0));
    end process;


    ap_block_state6_on_subcall_done_assign_proc : process(grp_compute_derivatives_16_fu_262_ap_done, grp_compute_derivatives_32_fu_292_ap_done)
    begin
                ap_block_state6_on_subcall_done <= ((grp_compute_derivatives_32_fu_292_ap_done = ap_const_logic_0) or (grp_compute_derivatives_16_fu_262_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(grp_horn_schunck_64_fu_520_ap_done, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) and (grp_horn_schunck_64_fu_520_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_horn_schunck_64_fu_520_ap_done, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) and (grp_horn_schunck_64_fu_520_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_compute_derivatives_16_fu_262_ap_start <= grp_compute_derivatives_16_fu_262_ap_start_reg;
    grp_compute_derivatives_32_fu_292_ap_start <= grp_compute_derivatives_32_fu_292_ap_start_reg;
    grp_compute_derivatives_fu_248_ap_start <= grp_compute_derivatives_fu_248_ap_start_reg;
    grp_horn_schunck_16_fu_324_ap_start <= grp_horn_schunck_16_fu_324_ap_start_reg;
    grp_horn_schunck_32_fu_442_ap_start <= grp_horn_schunck_32_fu_442_ap_start_reg;
    grp_horn_schunck_64_fu_520_ap_start <= grp_horn_schunck_64_fu_520_ap_start_reg;
    grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_ap_start <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_ap_start_reg;
    grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_ap_start <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_ap_start_reg;
    grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_ap_start <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_ap_start_reg;
    grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_ap_start <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_ap_start_reg;
    grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_ap_start <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_ap_start_reg;
    grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_ap_start <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_ap_start_reg;
    grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_ap_start <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_ap_start_reg;
    grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_ap_start <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_ap_start_reg;
    grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_ap_start <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_ap_start_reg;
    grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_ap_start <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_ap_start_reg;

    img1_address0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_img1_address0, grp_compute_derivatives_fu_248_img1_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            img1_address0 <= grp_compute_derivatives_fu_248_img1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            img1_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_img1_address0;
        else 
            img1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img1_address1_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_img1_address1, grp_compute_derivatives_fu_248_img1_address1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            img1_address1 <= grp_compute_derivatives_fu_248_img1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            img1_address1 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_img1_address1;
        else 
            img1_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img1_ce0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_img1_ce0, grp_compute_derivatives_fu_248_img1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            img1_ce0 <= grp_compute_derivatives_fu_248_img1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            img1_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_img1_ce0;
        else 
            img1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img1_ce1_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_img1_ce1, grp_compute_derivatives_fu_248_img1_ce1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            img1_ce1 <= grp_compute_derivatives_fu_248_img1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            img1_ce1 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_img1_ce1;
        else 
            img1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    img2_16_address0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_img2_16_address0, grp_compute_derivatives_16_fu_262_img2_16_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            img2_16_address0 <= grp_compute_derivatives_16_fu_262_img2_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            img2_16_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_img2_16_address0;
        else 
            img2_16_address0 <= "XXXXXXXX";
        end if; 
    end process;


    img2_16_ce0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_img2_16_ce0, grp_compute_derivatives_16_fu_262_img2_16_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            img2_16_ce0 <= grp_compute_derivatives_16_fu_262_img2_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            img2_16_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_img2_16_ce0;
        else 
            img2_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img2_16_we0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_img2_16_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            img2_16_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_img2_16_we0;
        else 
            img2_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    img2_address0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_img2_address0, grp_compute_derivatives_fu_248_img2_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            img2_address0 <= grp_compute_derivatives_fu_248_img2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            img2_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_img2_address0;
        else 
            img2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;

    img2_address1 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_img2_address1;

    img2_ce0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_img2_ce0, grp_compute_derivatives_fu_248_img2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            img2_ce0 <= grp_compute_derivatives_fu_248_img2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            img2_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_img2_ce0;
        else 
            img2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img2_ce1_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_img2_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            img2_ce1 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_img2_ce1;
        else 
            img2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0, grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0 <= grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0, grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0 <= grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_we0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0, grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0 <= grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0, grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0 <= grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_we0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0, grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0 <= grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0, grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0 <= grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_we0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0, grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0 <= grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0, grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0 <= grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_we0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0, grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0 <= grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0, grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0 <= grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_we0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0, grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0 <= grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0, grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0 <= grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_we0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0, grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0 <= grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0, grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0 <= grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_we0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0, grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0 <= grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0, grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0 <= grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_we0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address0 <= "XXXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce1_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce1 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_d0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_d0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_d0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_d0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_d0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_d0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_d0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_d0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_we0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_we0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_we0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_we0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_we0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address0 <= "XXXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address1_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address1, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address1, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address1 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address1 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address1 <= "XXXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce1_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce1, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce1, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce1 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce1 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_d0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_d0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_d0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_d0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_d0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_d0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_d0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_d0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_we0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_we0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_we0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_we0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_we0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0, grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0 <= grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0, grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0 <= grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce1_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce1 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_we0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address0 <= "XXXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce1_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce1 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_d0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_d0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_d0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_d0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_d0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_d0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_d0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_d0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_we0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_we0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_we0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_we0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_we0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address0 <= "XXXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address1_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address1, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address1, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address1 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address1 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address1 <= "XXXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce1_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce1, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce1, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce1 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce1 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_d0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_d0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_d0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_d0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_d0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_d0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_d0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_d0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_we0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_we0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_we0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_we0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_we0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address0 <= "XXXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce1_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce1 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_d0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_d0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_d0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_d0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_d0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_d0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_d0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_d0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_we0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_we0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_we0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_we0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_we0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address0 <= "XXXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address1_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address1, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address1, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address1 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address1 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address1 <= "XXXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce1_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce1, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce1, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce1 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce1 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_d0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_d0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_d0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_d0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_d0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_d0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_d0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_d0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_we0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_we0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_we0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_we0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_we0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_address0_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_address0 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_address0 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_ce0_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_ce0 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_we0_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_we0 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_address0_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_address0 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_address0 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_ce0_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_ce0 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_ce1_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_ce1 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_ce1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_we0_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_we0 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_address0_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_address0 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_address0 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_ce0_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_ce0 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_we0_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_we0 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_address0_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_address0 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_address0 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_ce0_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_ce0 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_ce1_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_ce1 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_ce1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_we0_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_we0 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_address0_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_address0 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_address0 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_ce0_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_ce0 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_we0_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_we0 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_address0_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_address0 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_address0 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_ce0_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_ce0 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_ce1_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_ce1 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_ce1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_we0_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_we0 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0, grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0 <= grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0 <= "XXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0, grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0 <= grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce1_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce1 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_we0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_address0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_address0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_address0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_address0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_address0 <= "XXXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce1_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce1 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_d0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_d0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_d0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_d0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_d0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_d0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_d0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_d0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_we0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_we0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_we0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_we0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_we0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address0 <= "XXXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address1_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address1, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address1, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address1 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address1 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_address1 <= "XXXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce1_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce1, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce1, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce1 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce1 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_d0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_d0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_d0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_d0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_d0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_d0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_d0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_d0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_we0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_we0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_we0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_we0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_we0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_address0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_address0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_address0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_address0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_address0 <= "XXXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce1_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce1 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_d0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_d0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_d0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_d0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_d0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_d0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_d0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_d0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_we0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_we0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_we0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_we0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_we0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address0 <= "XXXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address1_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address1, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address1, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address1 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address1 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_address1 <= "XXXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce1_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce1, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce1, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce1 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce1 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_d0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_d0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_d0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_d0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_d0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_d0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_d0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_d0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_we0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_we0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_we0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_we0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_we0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_address0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_address0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_address0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_address0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_address0 <= "XXXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce1_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce1 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_d0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_d0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_d0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_d0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_d0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_d0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_d0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_d0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_we0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_we0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_we0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_we0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_we0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address0 <= "XXXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address1_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address1, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address1, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address1 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address1 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_address1 <= "XXXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce1_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce1, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce1, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce1 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce1 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_d0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_d0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_d0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_d0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_d0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_d0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_d0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_d0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_we0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_we0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_we0, grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_we0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_we0 <= grp_horn_schunck_32_fu_442_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_address0_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_address0 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_address0 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_ce0_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_ce0 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_we0_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_we0 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_address0_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_address0 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_address0 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_ce0_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_ce0 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_ce1_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_ce1 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_ce1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_we0_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_we0 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_address0_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_address0 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_address0 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_ce0_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_ce0 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_we0_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_we0 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_address0_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_address0 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_address0 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_ce0_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_ce0 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_ce1_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_ce1 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_ce1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_we0_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_we0 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0, grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0 <= grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0 <= "XXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0, grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0 <= grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce1_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce1 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_we0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_address0_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_address0 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_address0 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_ce0_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_ce0 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_we0_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_we0 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_address0_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_address0 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_address0 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_ce0_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_ce0 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_ce1_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_ce1 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_ce1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_we0_assign_proc : process(grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_we0 <= grp_horn_schunck_16_fu_324_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0, grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0 <= grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0 <= "XXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0, grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0 <= grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce1_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce1 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_we0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0, grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0 <= grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0 <= "XXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0, grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0 <= grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce1_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce1 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_we0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0, grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0 <= grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0 <= "XXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0, grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0 <= grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce1_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce1 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_we0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0, grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0 <= grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0 <= "XXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0, grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0 <= grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce1_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce1 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_we0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0, grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0 <= grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0 <= "XXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0, grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0 <= grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce1_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce1 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_we0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0, grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0 <= grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0, grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0 <= grp_compute_derivatives_16_fu_262_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_we0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0, grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0 <= grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0 <= "XXXXXXX";
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0, grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0 <= grp_compute_derivatives_32_fu_292_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce1_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce1 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_we0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_we0;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0, grp_compute_derivatives_32_fu_292_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0 <= grp_compute_derivatives_32_fu_292_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0;
        else 
            pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0, grp_compute_derivatives_32_fu_292_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0 <= grp_compute_derivatives_32_fu_292_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0;
        else 
            pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce1_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce1 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce1;
        else 
            pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_we0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_we0;
        else 
            pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0, grp_compute_derivatives_32_fu_292_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0 <= grp_compute_derivatives_32_fu_292_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0;
        else 
            pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0, grp_compute_derivatives_32_fu_292_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0 <= grp_compute_derivatives_32_fu_292_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0;
        else 
            pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce1_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce1 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce1;
        else 
            pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_we0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_we0;
        else 
            pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_we0 <= ap_const_logic_0;
        end if; 
    end process;


    u_address0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_u_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_u_address0, grp_horn_schunck_64_fu_520_u_address0, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            u_address0 <= grp_horn_schunck_64_fu_520_u_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            u_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_u_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            u_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_u_address0;
        else 
            u_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    u_address1_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_u_address1, grp_horn_schunck_64_fu_520_u_address1, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            u_address1 <= grp_horn_schunck_64_fu_520_u_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            u_address1 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_u_address1;
        else 
            u_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    u_ce0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_u_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_u_ce0, grp_horn_schunck_64_fu_520_u_ce0, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            u_ce0 <= grp_horn_schunck_64_fu_520_u_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            u_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_u_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            u_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_u_ce0;
        else 
            u_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    u_ce1_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_u_ce1, grp_horn_schunck_64_fu_520_u_ce1, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            u_ce1 <= grp_horn_schunck_64_fu_520_u_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            u_ce1 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_u_ce1;
        else 
            u_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    u_d0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_u_d0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_u_d0, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            u_d0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_u_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            u_d0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_u_d0;
        else 
            u_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    u_d1 <= grp_horn_schunck_64_fu_520_u_d1;

    u_we0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_u_we0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_u_we0, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            u_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_u_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            u_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476_u_we0;
        else 
            u_we0 <= ap_const_logic_0;
        end if; 
    end process;


    u_we1_assign_proc : process(grp_horn_schunck_64_fu_520_u_we1, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            u_we1 <= grp_horn_schunck_64_fu_520_u_we1;
        else 
            u_we1 <= ap_const_logic_0;
        end if; 
    end process;


    v_address0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_v_address0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_v_address0, grp_horn_schunck_64_fu_520_v_address0, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            v_address0 <= grp_horn_schunck_64_fu_520_v_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            v_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_v_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            v_address0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_v_address0;
        else 
            v_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    v_address1_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_v_address1, grp_horn_schunck_64_fu_520_v_address1, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            v_address1 <= grp_horn_schunck_64_fu_520_v_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            v_address1 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_v_address1;
        else 
            v_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    v_ce0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_v_ce0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_v_ce0, grp_horn_schunck_64_fu_520_v_ce0, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            v_ce0 <= grp_horn_schunck_64_fu_520_v_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            v_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_v_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            v_ce0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_v_ce0;
        else 
            v_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v_ce1_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_v_ce1, grp_horn_schunck_64_fu_520_v_ce1, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            v_ce1 <= grp_horn_schunck_64_fu_520_v_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            v_ce1 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_v_ce1;
        else 
            v_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    v_d0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_v_d0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_v_d0, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            v_d0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_v_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            v_d0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_v_d0;
        else 
            v_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    v_d1 <= grp_horn_schunck_64_fu_520_v_d1;

    v_we0_assign_proc : process(grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_v_we0, grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_v_we0, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            v_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512_v_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            v_we0 <= grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494_v_we0;
        else 
            v_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v_we1_assign_proc : process(grp_horn_schunck_64_fu_520_v_we1, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            v_we1 <= grp_horn_schunck_64_fu_520_v_we1;
        else 
            v_we1 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
