// Seed: 296702873
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  assign module_2.id_4 = 0;
  output wire id_1;
  assign module_1.id_1 = 0;
  assign id_3 = !-1;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1
);
  wire id_3;
  assign id_3 = &id_3;
  logic id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
endmodule
module module_2 #(
    parameter id_4 = 32'd83
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_2,
      id_1
  );
  output logic [7:0] id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3[-1==id_4] = id_1;
endmodule
