VPWR power 1.8
VGND power 0.0
#define std_input min@VGND max@VPWR
C input std_input
clk input std_input
rst_n input std_input
