{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.717938",
   "Default View_TopLeft":"926,-120",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port M_AXI_HPM0_LPD -pg 1 -lvl 6 -x 1950 -y 160 -defaultsOSRD
preplace port S_AXI_LITE -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace port M_AXIS_MM2S -pg 1 -lvl 6 -x 1950 -y 50 -defaultsOSRD
preplace port S_AXIS -pg 1 -lvl 0 -x 0 -y 50 -defaultsOSRD
preplace port S00_AXIS_ACLK -pg 1 -lvl 0 -x 0 -y 90 -defaultsOSRD
preplace port pl_clk0 -pg 1 -lvl 6 -x 1950 -y 200 -defaultsOSRD
preplace port s_axis_aresetn_0 -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace portBus peripheral_aresetn -pg 1 -lvl 6 -x 1950 -y 420 -defaultsOSRD
preplace inst axi_mcdma_0 -pg 1 -lvl 3 -x 750 -y 220 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 5 -x 1600 -y 380 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 4 -x 1130 -y 150 -defaultsOSRD
preplace inst util_reduced_logic_0 -pg 1 -lvl 3 -x 750 -y 740 -defaultsOSRD
preplace inst util_reduced_logic_1 -pg 1 -lvl 3 -x 750 -y 890 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 2 -x 420 -y 540 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 2 -x 420 -y 740 -defaultsOSRD
preplace inst xlconcat_2 -pg 1 -lvl 4 -x 1130 -y 880 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 5 -x 1600 -y 180 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 2 -x 420 -y 250 -defaultsOSRD
preplace netloc axi_mcdma_0_mm2s_ch1_introut 1 1 3 200 0 NJ 0 940
preplace netloc axi_mcdma_0_mm2s_ch2_introut 1 1 3 210 10 NJ 10 930
preplace netloc axi_mcdma_0_mm2s_ch3_introut 1 1 3 240 400 570J 410 980
preplace netloc axi_mcdma_0_mm2s_ch4_introut 1 1 3 260 420 NJ 420 970
preplace netloc axi_mcdma_0_s2mm_ch1_introut 1 1 3 220 410 560J 430 960
preplace netloc axi_mcdma_0_s2mm_ch2_introut 1 1 3 250 430 550J 440 950
preplace netloc axi_mcdma_0_s2mm_ch3_introut 1 1 3 270 450 NJ 450 940
preplace netloc axi_mcdma_0_s2mm_ch4_introut 1 1 3 230 440 540J 460 930
preplace netloc util_reduced_logic_0_Res 1 3 1 960 740n
preplace netloc util_reduced_logic_1_Res 1 3 1 NJ 890
preplace netloc xlconcat_0_dout 1 2 1 560 540n
preplace netloc xlconcat_1_dout 1 2 1 NJ 740
preplace netloc xlconcat_2_dout 1 4 1 1280 210n
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 1 5 270 340 550 20 980 30 1270 80 1920
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 2 4 570 30 950 40 NJ 40 1930
preplace netloc zynq_ultra_ps_e_0_pl_resetn1 1 4 2 1290 90 1910
preplace netloc S00_AXIS_ACLK_1 1 0 2 N 90 170J
preplace netloc s_axis_aresetn_0_1 1 0 2 N 70 180
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_LPD 1 5 1 NJ 160
preplace netloc axi_mcdma_0_M_AXI_SG 1 3 1 970 90n
preplace netloc axis_data_fifo_0_M_AXIS 1 2 1 560 180n
preplace netloc axi_mcdma_0_M_AXI_S2MM 1 3 1 N 130
preplace netloc smartconnect_0_M00_AXI 1 4 1 N 150
preplace netloc axi_mcdma_0_M_AXI_MM2S 1 3 1 N 110
preplace netloc Conn1 1 3 3 960J 50 NJ 50 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 0 3 NJ 160 NJ 160 NJ
preplace netloc S_AXIS_1 1 0 2 NJ 50 190
levelinfo -pg 1 0 150 420 750 1130 1600 1950
pagesize -pg 1 -db -bbox -sgen -170 -10 2170 950
"
}

