<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Robobo: src/CMSIS/Device/ATMEL/sam3n/include/component/component_tc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Robobo
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('a00587_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">component_tc.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *         SAM Software Package License</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2012, Atmel Corporation</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * modification, are permitted provided that the following condition is met:</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * - Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * this list of conditions and the disclaimer below.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Atmel&#39;s name may not be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAM3N_TC_COMPONENT_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAM3N_TC_COMPONENT_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="a00166.html">   41</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="a00166.html#ab204fbf4a5553c5ebc48330aaa1d1044">   42</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="a00166.html#ab204fbf4a5553c5ebc48330aaa1d1044">TC_CCR</a>;        </div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="a00166.html#a8bdba8f49692c64c1e384792db4b77f2">   43</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="a00166.html#a8bdba8f49692c64c1e384792db4b77f2">TC_CMR</a>;        </div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="a00166.html#a2fda8bc65cdda33345fe6ecc4aad68b6">   44</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="a00166.html#a2fda8bc65cdda33345fe6ecc4aad68b6">TC_SMMR</a>;       </div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>      Reserved1[1];</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="a00166.html#a8f4d29c1ac1aee6096b0d158797a0c85">   46</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="a00166.html#a8f4d29c1ac1aee6096b0d158797a0c85">TC_CV</a>;         </div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="a00166.html#a624ea9d7eebeb63612c18bb498a089eb">   47</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="a00166.html#a624ea9d7eebeb63612c18bb498a089eb">TC_RA</a>;         </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="a00166.html#afdbbfe8409cb5144d4ea6dbd37505c22">   48</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="a00166.html#afdbbfe8409cb5144d4ea6dbd37505c22">TC_RB</a>;         </div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="a00166.html#a0a9b3da4c4541a50d9b80553d74eaa41">   49</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="a00166.html#a0a9b3da4c4541a50d9b80553d74eaa41">TC_RC</a>;         </div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="a00166.html#a75a4abb44f4981ad0ced45d190850220">   50</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="a00166.html#a75a4abb44f4981ad0ced45d190850220">TC_SR</a>;         </div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="a00166.html#a80bd48dde6e68770be7aff357bdb5e43">   51</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="a00166.html#a80bd48dde6e68770be7aff357bdb5e43">TC_IER</a>;        </div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="a00166.html#a6eb5a6aa02a39c37759c4d43ccb7367c">   52</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="a00166.html#a6eb5a6aa02a39c37759c4d43ccb7367c">TC_IDR</a>;        </div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="a00166.html#a2732aaaa71f487538729959ab677f951">   53</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="a00166.html#a2732aaaa71f487538729959ab677f951">TC_IMR</a>;        </div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>      Reserved2[4];</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;} <a class="code" href="a00166.html">TcChannel</a>;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="a01295.html#gade643c68c03a7a68a7a0795255b7873b">   57</a></span>&#160;<span class="preprocessor">#define TCCHANNEL_NUMBER 3</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="a00165.html">   58</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="a00165.html#a2c949f9914bdf329bda2a6a34f839886">   59</a></span>&#160;  <a class="code" href="a00166.html">TcChannel</a>  TC_CHANNEL[<a class="code" href="a01295.html#gade643c68c03a7a68a7a0795255b7873b">TCCHANNEL_NUMBER</a>]; </div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="a00165.html#a0acff6637dbf5310870a6caf6f5aa704">   60</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>      <a class="code" href="a00165.html#a0acff6637dbf5310870a6caf6f5aa704">TC_BCR</a>;        </div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="a00165.html#acf8798bac7cfdf7e5c902eaa5c863ba7">   61</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="a00165.html#acf8798bac7cfdf7e5c902eaa5c863ba7">TC_BMR</a>;        </div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="a00165.html#a874c9f84f9a3364e5d4711f4c99d677f">   62</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>      <a class="code" href="a00165.html#a874c9f84f9a3364e5d4711f4c99d677f">TC_QIER</a>;       </div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="a00165.html#ad2f9f6f062884a9165a6b0ad26bed279">   63</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>      <a class="code" href="a00165.html#ad2f9f6f062884a9165a6b0ad26bed279">TC_QIDR</a>;       </div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="a00165.html#ab75d0ac64f9ba82a691dd325bf0fde17">   64</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>      <a class="code" href="a00165.html#ab75d0ac64f9ba82a691dd325bf0fde17">TC_QIMR</a>;       </div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="a00165.html#a51b5a2e3e7c136111a3c073b2c855b1b">   65</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>      <a class="code" href="a00165.html#a51b5a2e3e7c136111a3c073b2c855b1b">TC_QISR</a>;       </div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>      Reserved1[3];</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="a00165.html#a651e55c3b48c73ef2437ec04526016f0">   67</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="a00165.html#a651e55c3b48c73ef2437ec04526016f0">TC_WPMR</a>;       </div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;} <a class="code" href="a00165.html">Tc</a>;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/* -------- TC_CCR : (TC Offset: N/A) Channel Control Register -------- */</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="a01295.html#gab20727db0578cb99fdb3b2af243109ab">   71</a></span>&#160;<span class="preprocessor">#define TC_CCR_CLKEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="a01295.html#gaebf4140b1d7e2e4775a7963b772349e4">   72</a></span>&#160;<span class="preprocessor">#define TC_CCR_CLKDIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="a01295.html#ga6d55ead13b821b6678a495bf6b3f5bdf">   73</a></span>&#160;<span class="preprocessor">#define TC_CCR_SWTRG (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TC_CMR : (TC Offset: N/A) Channel Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define TC_CMR_TCCLKS_Pos 0</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="a01295.html#ga5c93a07bfad31349d453b82f798f5fd6">   76</a></span>&#160;<span class="preprocessor">#define TC_CMR_TCCLKS_Msk (0x7u &lt;&lt; TC_CMR_TCCLKS_Pos) </span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="a01295.html#gaa20ae12804af3120d803d3269867d561">   77</a></span>&#160;<span class="preprocessor">#define   TC_CMR_TCCLKS_TIMER_CLOCK1 (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="a01295.html#ga058c1de0849964c1d7c13f6c00b25e8c">   78</a></span>&#160;<span class="preprocessor">#define   TC_CMR_TCCLKS_TIMER_CLOCK2 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="a01295.html#ga477fa50d9440f3a5c828fbd28aee3060">   79</a></span>&#160;<span class="preprocessor">#define   TC_CMR_TCCLKS_TIMER_CLOCK3 (0x2u &lt;&lt; 0) </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="a01295.html#ga5487b4d5de0bbbad6a0e74ae8ba883fa">   80</a></span>&#160;<span class="preprocessor">#define   TC_CMR_TCCLKS_TIMER_CLOCK4 (0x3u &lt;&lt; 0) </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="a01295.html#ga0cf686109f878cd3a8ae5a9146b6663c">   81</a></span>&#160;<span class="preprocessor">#define   TC_CMR_TCCLKS_TIMER_CLOCK5 (0x4u &lt;&lt; 0) </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="a01295.html#ga5ed946830e057bcaf72891bc198b3748">   82</a></span>&#160;<span class="preprocessor">#define   TC_CMR_TCCLKS_XC0 (0x5u &lt;&lt; 0) </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="a01295.html#ga6e145d82344a05367f86ccb866e1222f">   83</a></span>&#160;<span class="preprocessor">#define   TC_CMR_TCCLKS_XC1 (0x6u &lt;&lt; 0) </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="a01295.html#ga6886aa85bcce9192d21781b498badace">   84</a></span>&#160;<span class="preprocessor">#define   TC_CMR_TCCLKS_XC2 (0x7u &lt;&lt; 0) </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="a01295.html#ga566fe9c1e1e304d37a49e139af0238d2">   85</a></span>&#160;<span class="preprocessor">#define TC_CMR_CLKI (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define TC_CMR_BURST_Pos 4</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="a01295.html#gae9f25567c70a297edf3c3085c0566c2a">   87</a></span>&#160;<span class="preprocessor">#define TC_CMR_BURST_Msk (0x3u &lt;&lt; TC_CMR_BURST_Pos) </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="a01295.html#ga45ce5ab86640efc53f822357ae1a1acc">   88</a></span>&#160;<span class="preprocessor">#define   TC_CMR_BURST_NONE (0x0u &lt;&lt; 4) </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="a01295.html#ga608eefd36fd57274714e03ad34c16b20">   89</a></span>&#160;<span class="preprocessor">#define   TC_CMR_BURST_XC0 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="a01295.html#ga1d5177f3d18b1393922599cae384d2f4">   90</a></span>&#160;<span class="preprocessor">#define   TC_CMR_BURST_XC1 (0x2u &lt;&lt; 4) </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="a01295.html#ga79728610424236f5d6ab40606fdedefd">   91</a></span>&#160;<span class="preprocessor">#define   TC_CMR_BURST_XC2 (0x3u &lt;&lt; 4) </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="a01295.html#ga834ac21dd981879ea174a9da8896d1f7">   92</a></span>&#160;<span class="preprocessor">#define TC_CMR_LDBSTOP (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="a01295.html#ga9999cb53fab48adde6f28a5bea1911fe">   93</a></span>&#160;<span class="preprocessor">#define TC_CMR_LDBDIS (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define TC_CMR_ETRGEDG_Pos 8</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="a01295.html#gad0e38906848c6e791acdfc15362a2135">   95</a></span>&#160;<span class="preprocessor">#define TC_CMR_ETRGEDG_Msk (0x3u &lt;&lt; TC_CMR_ETRGEDG_Pos) </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="a01295.html#gaa5168e94f5f277ca14c9a5fa10e9ca8b">   96</a></span>&#160;<span class="preprocessor">#define   TC_CMR_ETRGEDG_NONE (0x0u &lt;&lt; 8) </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="a01295.html#gacfe4af403a5b168d7d9c60979e1633d1">   97</a></span>&#160;<span class="preprocessor">#define   TC_CMR_ETRGEDG_RISING (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="a01295.html#ga04a2da7b4b06328aa85cb18d98e4f1f8">   98</a></span>&#160;<span class="preprocessor">#define   TC_CMR_ETRGEDG_FALLING (0x2u &lt;&lt; 8) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="a01295.html#ga66fc03947cb4daf662c365e32227e846">   99</a></span>&#160;<span class="preprocessor">#define   TC_CMR_ETRGEDG_EDGE (0x3u &lt;&lt; 8) </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="a01295.html#ga27b61c6dc88e6850cb04d38213c2be36">  100</a></span>&#160;<span class="preprocessor">#define TC_CMR_ABETRG (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="a01295.html#ga6eb59260da5394bac8aff6edbcb67341">  101</a></span>&#160;<span class="preprocessor">#define TC_CMR_CPCTRG (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="a01295.html#gaeb92866fb982814f6e7afbb19052842a">  102</a></span>&#160;<span class="preprocessor">#define TC_CMR_WAVE (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define TC_CMR_LDRA_Pos 16</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="a01295.html#gaa711ed05964f48c157e72aa64f8e2f33">  104</a></span>&#160;<span class="preprocessor">#define TC_CMR_LDRA_Msk (0x3u &lt;&lt; TC_CMR_LDRA_Pos) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="a01295.html#gafa85a3cabbfc01d82ed90958e4c5e6ea">  105</a></span>&#160;<span class="preprocessor">#define   TC_CMR_LDRA_NONE (0x0u &lt;&lt; 16) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="a01295.html#gaa8b20c4fd96e0c68bbbdcea8365d3fd6">  106</a></span>&#160;<span class="preprocessor">#define   TC_CMR_LDRA_RISING (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="a01295.html#gaf914b342afdc9c88e7c6b91290ffabdd">  107</a></span>&#160;<span class="preprocessor">#define   TC_CMR_LDRA_FALLING (0x2u &lt;&lt; 16) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="a01295.html#ga4f9aabcd8c29ae931d47b7a4245e8fd0">  108</a></span>&#160;<span class="preprocessor">#define   TC_CMR_LDRA_EDGE (0x3u &lt;&lt; 16) </span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define TC_CMR_LDRB_Pos 18</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="a01295.html#ga88ad079f140d34117dfd15caf59f7bf8">  110</a></span>&#160;<span class="preprocessor">#define TC_CMR_LDRB_Msk (0x3u &lt;&lt; TC_CMR_LDRB_Pos) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="a01295.html#ga66d0ba44c90ff39a9bb5e15955289a17">  111</a></span>&#160;<span class="preprocessor">#define   TC_CMR_LDRB_NONE (0x0u &lt;&lt; 18) </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="a01295.html#gac94821ea3c2fe6b0d11a6cc53ce004aa">  112</a></span>&#160;<span class="preprocessor">#define   TC_CMR_LDRB_RISING (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="a01295.html#gac7b5415fed6b8c1eca81ac603621867f">  113</a></span>&#160;<span class="preprocessor">#define   TC_CMR_LDRB_FALLING (0x2u &lt;&lt; 18) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="a01295.html#gab1498231f3f687a566738cfaad033498">  114</a></span>&#160;<span class="preprocessor">#define   TC_CMR_LDRB_EDGE (0x3u &lt;&lt; 18) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="a01295.html#ga6afe8de98bbf78cefd198d4118073201">  115</a></span>&#160;<span class="preprocessor">#define TC_CMR_CPCSTOP (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="a01295.html#ga9081309b6d3f6fdb863564f10cd7fd11">  116</a></span>&#160;<span class="preprocessor">#define TC_CMR_CPCDIS (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define TC_CMR_EEVTEDG_Pos 8</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="a01295.html#ga96c76272ca0e4282e71b00fa216fa424">  118</a></span>&#160;<span class="preprocessor">#define TC_CMR_EEVTEDG_Msk (0x3u &lt;&lt; TC_CMR_EEVTEDG_Pos) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="a01295.html#ga5e25882704e565a062a05cfa2fd0651b">  119</a></span>&#160;<span class="preprocessor">#define   TC_CMR_EEVTEDG_NONE (0x0u &lt;&lt; 8) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="a01295.html#gaa31b8ac257304cc20c5897e4deae63e6">  120</a></span>&#160;<span class="preprocessor">#define   TC_CMR_EEVTEDG_RISING (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="a01295.html#ga732bfa025c1fe58b7a8e908e0f3d556f">  121</a></span>&#160;<span class="preprocessor">#define   TC_CMR_EEVTEDG_FALLING (0x2u &lt;&lt; 8) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="a01295.html#ga5ec06efb1d2022e79f495d5fb89d8e2a">  122</a></span>&#160;<span class="preprocessor">#define   TC_CMR_EEVTEDG_EDGE (0x3u &lt;&lt; 8) </span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define TC_CMR_EEVT_Pos 10</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="a01295.html#gac71a3a280b86be01ab10dd368710fcac">  124</a></span>&#160;<span class="preprocessor">#define TC_CMR_EEVT_Msk (0x3u &lt;&lt; TC_CMR_EEVT_Pos) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="a01295.html#gac8946e6dbb448bb71e1a164b077d46c1">  125</a></span>&#160;<span class="preprocessor">#define   TC_CMR_EEVT_TIOB (0x0u &lt;&lt; 10) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="a01295.html#gace3ee404e3346d14cc959a39ff6ebc86">  126</a></span>&#160;<span class="preprocessor">#define   TC_CMR_EEVT_XC0 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="a01295.html#ga6feabe21a0a8ca42f39e49fee3f812a0">  127</a></span>&#160;<span class="preprocessor">#define   TC_CMR_EEVT_XC1 (0x2u &lt;&lt; 10) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="a01295.html#ga01d03717c807e7d3b0fa284ed5492440">  128</a></span>&#160;<span class="preprocessor">#define   TC_CMR_EEVT_XC2 (0x3u &lt;&lt; 10) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="a01295.html#gaafd0852edf24d6ca6fb83347155ba3bb">  129</a></span>&#160;<span class="preprocessor">#define TC_CMR_ENETRG (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define TC_CMR_WAVSEL_Pos 13</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="a01295.html#ga476ec4a77e55ed189b1374f5f4372aa6">  131</a></span>&#160;<span class="preprocessor">#define TC_CMR_WAVSEL_Msk (0x3u &lt;&lt; TC_CMR_WAVSEL_Pos) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="a01295.html#ga8178a31417df2948633be06b0769d876">  132</a></span>&#160;<span class="preprocessor">#define   TC_CMR_WAVSEL_UP (0x0u &lt;&lt; 13) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="a01295.html#gac02b02420f7421491c1576b51c33f31b">  133</a></span>&#160;<span class="preprocessor">#define   TC_CMR_WAVSEL_UPDOWN (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="a01295.html#ga9a1a224dcd2cefaccb15c9e9881085e0">  134</a></span>&#160;<span class="preprocessor">#define   TC_CMR_WAVSEL_UP_RC (0x2u &lt;&lt; 13) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="a01295.html#gaaa3f08ce3933bf3ebb193e50603ad965">  135</a></span>&#160;<span class="preprocessor">#define   TC_CMR_WAVSEL_UPDOWN_RC (0x3u &lt;&lt; 13) </span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define TC_CMR_ACPA_Pos 16</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="a01295.html#ga807c9daff8d2ad683e2ce7c377980462">  137</a></span>&#160;<span class="preprocessor">#define TC_CMR_ACPA_Msk (0x3u &lt;&lt; TC_CMR_ACPA_Pos) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="a01295.html#gaaaf76c0a728d7c7769d2616479a1d603">  138</a></span>&#160;<span class="preprocessor">#define   TC_CMR_ACPA_NONE (0x0u &lt;&lt; 16) </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="a01295.html#gaaf831f5e7fec82eed59ff2d98f15fe42">  139</a></span>&#160;<span class="preprocessor">#define   TC_CMR_ACPA_SET (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="a01295.html#gae47a31d50d6009c29e0ddb24c68d09e6">  140</a></span>&#160;<span class="preprocessor">#define   TC_CMR_ACPA_CLEAR (0x2u &lt;&lt; 16) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="a01295.html#gace43ac7e1cec91485ca6af3f2f8dd624">  141</a></span>&#160;<span class="preprocessor">#define   TC_CMR_ACPA_TOGGLE (0x3u &lt;&lt; 16) </span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define TC_CMR_ACPC_Pos 18</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="a01295.html#gaf037c4c59477c41a4b6cbb48107e245f">  143</a></span>&#160;<span class="preprocessor">#define TC_CMR_ACPC_Msk (0x3u &lt;&lt; TC_CMR_ACPC_Pos) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="a01295.html#gaa65d96e653812383a08cc934d1a11527">  144</a></span>&#160;<span class="preprocessor">#define   TC_CMR_ACPC_NONE (0x0u &lt;&lt; 18) </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="a01295.html#gaef371013758c5e3400fb9eb4aca3ad97">  145</a></span>&#160;<span class="preprocessor">#define   TC_CMR_ACPC_SET (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="a01295.html#gaf00a75a731e29f46379af2acd9bdb592">  146</a></span>&#160;<span class="preprocessor">#define   TC_CMR_ACPC_CLEAR (0x2u &lt;&lt; 18) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="a01295.html#ga5e3cd053d80c1b5ca6ffd222fb6092fa">  147</a></span>&#160;<span class="preprocessor">#define   TC_CMR_ACPC_TOGGLE (0x3u &lt;&lt; 18) </span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define TC_CMR_AEEVT_Pos 20</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="a01295.html#ga559f5db6eb493e1919b14734f5478d45">  149</a></span>&#160;<span class="preprocessor">#define TC_CMR_AEEVT_Msk (0x3u &lt;&lt; TC_CMR_AEEVT_Pos) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="a01295.html#gab5a798975f4258ceb5453e867cd6650d">  150</a></span>&#160;<span class="preprocessor">#define   TC_CMR_AEEVT_NONE (0x0u &lt;&lt; 20) </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="a01295.html#gacc31ed1092507fd220056f70b3f1494d">  151</a></span>&#160;<span class="preprocessor">#define   TC_CMR_AEEVT_SET (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="a01295.html#ga468f5862a8b0493776dc268690b2b99f">  152</a></span>&#160;<span class="preprocessor">#define   TC_CMR_AEEVT_CLEAR (0x2u &lt;&lt; 20) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="a01295.html#ga9405fa091e05084990fbcfed24c20578">  153</a></span>&#160;<span class="preprocessor">#define   TC_CMR_AEEVT_TOGGLE (0x3u &lt;&lt; 20) </span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define TC_CMR_ASWTRG_Pos 22</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="a01295.html#gabf5059d23a8c75c2c1be1cac4d5729ed">  155</a></span>&#160;<span class="preprocessor">#define TC_CMR_ASWTRG_Msk (0x3u &lt;&lt; TC_CMR_ASWTRG_Pos) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="a01295.html#ga4ca7e002aea13a1e115f763d46d42d02">  156</a></span>&#160;<span class="preprocessor">#define   TC_CMR_ASWTRG_NONE (0x0u &lt;&lt; 22) </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="a01295.html#ga36f7d5cdd760d72c16ab1b0a815d5c1f">  157</a></span>&#160;<span class="preprocessor">#define   TC_CMR_ASWTRG_SET (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="a01295.html#gab0d7085eb8309c3bf73a7ffec0f3c1e3">  158</a></span>&#160;<span class="preprocessor">#define   TC_CMR_ASWTRG_CLEAR (0x2u &lt;&lt; 22) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="a01295.html#ga6229d28a08794c88f171d9148e10bf1b">  159</a></span>&#160;<span class="preprocessor">#define   TC_CMR_ASWTRG_TOGGLE (0x3u &lt;&lt; 22) </span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define TC_CMR_BCPB_Pos 24</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="a01295.html#ga85630009935cadebe9e293732146e536">  161</a></span>&#160;<span class="preprocessor">#define TC_CMR_BCPB_Msk (0x3u &lt;&lt; TC_CMR_BCPB_Pos) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="a01295.html#ga9c2b62d08ae033f7719522139e410828">  162</a></span>&#160;<span class="preprocessor">#define   TC_CMR_BCPB_NONE (0x0u &lt;&lt; 24) </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="a01295.html#ga429569bee903b4e16a7c82c0aea8f670">  163</a></span>&#160;<span class="preprocessor">#define   TC_CMR_BCPB_SET (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="a01295.html#gacbc61824219cedf8f7c3918ff057fc98">  164</a></span>&#160;<span class="preprocessor">#define   TC_CMR_BCPB_CLEAR (0x2u &lt;&lt; 24) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="a01295.html#gaca4bdee52b48e6b85cdba78d73b9e91c">  165</a></span>&#160;<span class="preprocessor">#define   TC_CMR_BCPB_TOGGLE (0x3u &lt;&lt; 24) </span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define TC_CMR_BCPC_Pos 26</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="a01295.html#ga628d44d10b35c77f56d78d7185420b9f">  167</a></span>&#160;<span class="preprocessor">#define TC_CMR_BCPC_Msk (0x3u &lt;&lt; TC_CMR_BCPC_Pos) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="a01295.html#ga82f41a965cd613a41f8a128547181be6">  168</a></span>&#160;<span class="preprocessor">#define   TC_CMR_BCPC_NONE (0x0u &lt;&lt; 26) </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="a01295.html#ga399185b7641d68748be40a4398b7f248">  169</a></span>&#160;<span class="preprocessor">#define   TC_CMR_BCPC_SET (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="a01295.html#gaf6f687f330fe4ce8eb8ad1b1cdf3f570">  170</a></span>&#160;<span class="preprocessor">#define   TC_CMR_BCPC_CLEAR (0x2u &lt;&lt; 26) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="a01295.html#ga38bc089486a8f1688b9cfb7503f19acb">  171</a></span>&#160;<span class="preprocessor">#define   TC_CMR_BCPC_TOGGLE (0x3u &lt;&lt; 26) </span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define TC_CMR_BEEVT_Pos 28</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="a01295.html#ga9e6c61f7a9e5698bafc4f808a8c4b0c2">  173</a></span>&#160;<span class="preprocessor">#define TC_CMR_BEEVT_Msk (0x3u &lt;&lt; TC_CMR_BEEVT_Pos) </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="a01295.html#gabc892e661a7d6eba31c2037e26a21dc4">  174</a></span>&#160;<span class="preprocessor">#define   TC_CMR_BEEVT_NONE (0x0u &lt;&lt; 28) </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="a01295.html#gaab92ac9dfdbf878cc02020917cc6c456">  175</a></span>&#160;<span class="preprocessor">#define   TC_CMR_BEEVT_SET (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="a01295.html#ga8be31b117bebadab9c443c8192334195">  176</a></span>&#160;<span class="preprocessor">#define   TC_CMR_BEEVT_CLEAR (0x2u &lt;&lt; 28) </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="a01295.html#gaa031ce71f4f448f11e5453b501f1ef3f">  177</a></span>&#160;<span class="preprocessor">#define   TC_CMR_BEEVT_TOGGLE (0x3u &lt;&lt; 28) </span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define TC_CMR_BSWTRG_Pos 30</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="a01295.html#ga07c73f0785e7a2f99dce331673437d13">  179</a></span>&#160;<span class="preprocessor">#define TC_CMR_BSWTRG_Msk (0x3u &lt;&lt; TC_CMR_BSWTRG_Pos) </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="a01295.html#ga930d796e90c97c8ffa754fbe41e96f92">  180</a></span>&#160;<span class="preprocessor">#define   TC_CMR_BSWTRG_NONE (0x0u &lt;&lt; 30) </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="a01295.html#ga079787982f83a5dfa9c6597a48ceccee">  181</a></span>&#160;<span class="preprocessor">#define   TC_CMR_BSWTRG_SET (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="a01295.html#gaeaf07cca9a20045d081dadf8375ebea3">  182</a></span>&#160;<span class="preprocessor">#define   TC_CMR_BSWTRG_CLEAR (0x2u &lt;&lt; 30) </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="a01295.html#ga023831ff86ad82a1f5870865421a45a2">  183</a></span>&#160;<span class="preprocessor">#define   TC_CMR_BSWTRG_TOGGLE (0x3u &lt;&lt; 30) </span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TC_SMMR : (TC Offset: N/A) Stepper Motor Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="a01295.html#gad1730fdf901dc08ef9d4b8aa30db55f8">  185</a></span>&#160;<span class="preprocessor">#define TC_SMMR_GCEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="a01295.html#ga8ca6056e5505fdfbd952b543acd274a7">  186</a></span>&#160;<span class="preprocessor">#define TC_SMMR_DOWN (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TC_CV : (TC Offset: N/A) Counter Value -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define TC_CV_CV_Pos 0</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="a01295.html#gaab5ff8c35bbd12e98605d42976ff13de">  189</a></span>&#160;<span class="preprocessor">#define TC_CV_CV_Msk (0xffffffffu &lt;&lt; TC_CV_CV_Pos) </span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TC_RA : (TC Offset: N/A) Register A -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define TC_RA_RA_Pos 0</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="a01295.html#ga0dfbc7c0139d4f0032f7998ae5108fe7">  192</a></span>&#160;<span class="preprocessor">#define TC_RA_RA_Msk (0xffffffffu &lt;&lt; TC_RA_RA_Pos) </span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define TC_RA_RA(value) ((TC_RA_RA_Msk &amp; ((value) &lt;&lt; TC_RA_RA_Pos)))</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">/* -------- TC_RB : (TC Offset: N/A) Register B -------- */</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define TC_RB_RB_Pos 0</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="a01295.html#ga7a84de251a30eb169a039fa7f2c681f5">  196</a></span>&#160;<span class="preprocessor">#define TC_RB_RB_Msk (0xffffffffu &lt;&lt; TC_RB_RB_Pos) </span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define TC_RB_RB(value) ((TC_RB_RB_Msk &amp; ((value) &lt;&lt; TC_RB_RB_Pos)))</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">/* -------- TC_RC : (TC Offset: N/A) Register C -------- */</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define TC_RC_RC_Pos 0</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="a01295.html#gaacd93777f7f14af1f74e35c086882396">  200</a></span>&#160;<span class="preprocessor">#define TC_RC_RC_Msk (0xffffffffu &lt;&lt; TC_RC_RC_Pos) </span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define TC_RC_RC(value) ((TC_RC_RC_Msk &amp; ((value) &lt;&lt; TC_RC_RC_Pos)))</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">/* -------- TC_SR : (TC Offset: N/A) Status Register -------- */</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="a01295.html#ga595373c366b63e6ae96ac90a25e64189">  203</a></span>&#160;<span class="preprocessor">#define TC_SR_COVFS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="a01295.html#ga95e4999de3691ac1db52958c3b5bf546">  204</a></span>&#160;<span class="preprocessor">#define TC_SR_LOVRS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="a01295.html#ga77b91c0ea7209805827c525b4e55c0e8">  205</a></span>&#160;<span class="preprocessor">#define TC_SR_CPAS (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="a01295.html#ga3604aa8fdb7794a0ee6216e935ca9ac1">  206</a></span>&#160;<span class="preprocessor">#define TC_SR_CPBS (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="a01295.html#ga941e48bbe586a4b1a126790c212e6792">  207</a></span>&#160;<span class="preprocessor">#define TC_SR_CPCS (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="a01295.html#gaa63acfa051ed6a0082f6f4ff1ca2031c">  208</a></span>&#160;<span class="preprocessor">#define TC_SR_LDRAS (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="a01295.html#ga61a912956de4da77ae6d6c154bc1d27b">  209</a></span>&#160;<span class="preprocessor">#define TC_SR_LDRBS (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="a01295.html#ga5da7294166967f6c9ac3a00d50830e00">  210</a></span>&#160;<span class="preprocessor">#define TC_SR_ETRGS (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="a01295.html#gadf3559e378a4a0fe9745038f811aea5b">  211</a></span>&#160;<span class="preprocessor">#define TC_SR_CLKSTA (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="a01295.html#ga9e21e00d626ca663a12445b1b506adb9">  212</a></span>&#160;<span class="preprocessor">#define TC_SR_MTIOA (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="a01295.html#ga20761ebe7f4325c8b8d10a4930402bfc">  213</a></span>&#160;<span class="preprocessor">#define TC_SR_MTIOB (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TC_IER : (TC Offset: N/A) Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="a01295.html#ga7e1a5b31a964cff48c0c3aef86320ab9">  215</a></span>&#160;<span class="preprocessor">#define TC_IER_COVFS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="a01295.html#ga9f3791ca8d5fab5d6108905ccac09234">  216</a></span>&#160;<span class="preprocessor">#define TC_IER_LOVRS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="a01295.html#gaadf49248f793d7ebc0566d1097410ca6">  217</a></span>&#160;<span class="preprocessor">#define TC_IER_CPAS (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="a01295.html#gaeb33745d635e727b18d71671139b24cb">  218</a></span>&#160;<span class="preprocessor">#define TC_IER_CPBS (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="a01295.html#ga6b0e5b25ddd28d50f17e0091555ae706">  219</a></span>&#160;<span class="preprocessor">#define TC_IER_CPCS (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="a01295.html#ga9766afc1f46f9197286a900ce50391b0">  220</a></span>&#160;<span class="preprocessor">#define TC_IER_LDRAS (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="a01295.html#ga9ee67358235d5c933f801b1509c3d9e2">  221</a></span>&#160;<span class="preprocessor">#define TC_IER_LDRBS (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="a01295.html#gaa2b4756e419adce8a3e402aafea949d6">  222</a></span>&#160;<span class="preprocessor">#define TC_IER_ETRGS (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TC_IDR : (TC Offset: N/A) Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="a01295.html#ga28a0274445eca660b450247ceb098bfe">  224</a></span>&#160;<span class="preprocessor">#define TC_IDR_COVFS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="a01295.html#ga614177266d4b582ea94d2246acdf8604">  225</a></span>&#160;<span class="preprocessor">#define TC_IDR_LOVRS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="a01295.html#gac39fafb442ff460faf85154b41e80a62">  226</a></span>&#160;<span class="preprocessor">#define TC_IDR_CPAS (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="a01295.html#ga4143d5ca6d497795208668c5061fdf04">  227</a></span>&#160;<span class="preprocessor">#define TC_IDR_CPBS (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="a01295.html#ga0b1c7a4c94e1d57653779f1beedbc007">  228</a></span>&#160;<span class="preprocessor">#define TC_IDR_CPCS (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="a01295.html#ga6a7b6d5abf091f07b068c12beac5b476">  229</a></span>&#160;<span class="preprocessor">#define TC_IDR_LDRAS (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="a01295.html#ga06fbc472268a129c3657961ecbd5010d">  230</a></span>&#160;<span class="preprocessor">#define TC_IDR_LDRBS (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="a01295.html#gabde4f7bc7f912c64cb04e6a42e2d3b70">  231</a></span>&#160;<span class="preprocessor">#define TC_IDR_ETRGS (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TC_IMR : (TC Offset: N/A) Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="a01295.html#gabab742c68eea1b3f7ea52bf95449b64e">  233</a></span>&#160;<span class="preprocessor">#define TC_IMR_COVFS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="a01295.html#ga17540460961a2680cd60f9eca711102d">  234</a></span>&#160;<span class="preprocessor">#define TC_IMR_LOVRS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="a01295.html#ga7b0228550d8039b92d1a1c35d949fa34">  235</a></span>&#160;<span class="preprocessor">#define TC_IMR_CPAS (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="a01295.html#gae43afe1a70c098ea34f8674ac8e2783e">  236</a></span>&#160;<span class="preprocessor">#define TC_IMR_CPBS (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="a01295.html#gaf28ab62a2e18525c76c03616a7e10f6c">  237</a></span>&#160;<span class="preprocessor">#define TC_IMR_CPCS (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="a01295.html#ga8a8e4498622e5d83b592c0cc3f973333">  238</a></span>&#160;<span class="preprocessor">#define TC_IMR_LDRAS (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="a01295.html#gad8c20ca187e7fee05e44df4c5c47c64d">  239</a></span>&#160;<span class="preprocessor">#define TC_IMR_LDRBS (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="a01295.html#ga74568f224b88cb57e35917c2162cd751">  240</a></span>&#160;<span class="preprocessor">#define TC_IMR_ETRGS (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TC_BCR : (TC Offset: 0xC0) Block Control Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="a01295.html#ga0c28d6cd2d4a6fd70394ff217fbae47c">  242</a></span>&#160;<span class="preprocessor">#define TC_BCR_SYNC (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TC_BMR : (TC Offset: 0xC4) Block Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define TC_BMR_TC0XC0S_Pos 0</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="a01295.html#ga0281e7b1ca7116631768dab0b6fe934c">  245</a></span>&#160;<span class="preprocessor">#define TC_BMR_TC0XC0S_Msk (0x3u &lt;&lt; TC_BMR_TC0XC0S_Pos) </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="a01295.html#ga408b658b31224f9ef58c0d395158444d">  246</a></span>&#160;<span class="preprocessor">#define   TC_BMR_TC0XC0S_TCLK0 (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="a01295.html#ga89257bbe18736a3963153214f9d2030e">  247</a></span>&#160;<span class="preprocessor">#define   TC_BMR_TC0XC0S_TIOA1 (0x2u &lt;&lt; 0) </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="a01295.html#gaf07b197028dcc26de2dd8ef72b6504df">  248</a></span>&#160;<span class="preprocessor">#define   TC_BMR_TC0XC0S_TIOA2 (0x3u &lt;&lt; 0) </span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define TC_BMR_TC1XC1S_Pos 2</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="a01295.html#ga2e1b91e8b76dce9f3a8d515f363f53d7">  250</a></span>&#160;<span class="preprocessor">#define TC_BMR_TC1XC1S_Msk (0x3u &lt;&lt; TC_BMR_TC1XC1S_Pos) </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="a01295.html#gaaf0cc25bb918a14a4d8cbfcac63f8eee">  251</a></span>&#160;<span class="preprocessor">#define   TC_BMR_TC1XC1S_TCLK1 (0x0u &lt;&lt; 2) </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="a01295.html#gaf2ac309750f5db4c3e48cef5d8b067a9">  252</a></span>&#160;<span class="preprocessor">#define   TC_BMR_TC1XC1S_TIOA0 (0x2u &lt;&lt; 2) </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="a01295.html#ga61759178d717d33562bd7d4ebe582a23">  253</a></span>&#160;<span class="preprocessor">#define   TC_BMR_TC1XC1S_TIOA2 (0x3u &lt;&lt; 2) </span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define TC_BMR_TC2XC2S_Pos 4</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="a01295.html#ga0386aecbaee10f0c4319f822757839fa">  255</a></span>&#160;<span class="preprocessor">#define TC_BMR_TC2XC2S_Msk (0x3u &lt;&lt; TC_BMR_TC2XC2S_Pos) </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="a01295.html#gad074f4d31095d48a9c881a63d7a7853b">  256</a></span>&#160;<span class="preprocessor">#define   TC_BMR_TC2XC2S_TCLK2 (0x0u &lt;&lt; 4) </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="a01295.html#ga8accbedb62b88681355f687685fb1666">  257</a></span>&#160;<span class="preprocessor">#define   TC_BMR_TC2XC2S_TIOA1 (0x2u &lt;&lt; 4) </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="a01295.html#gab7243e0446eab8ebefbb6b7c181761f7">  258</a></span>&#160;<span class="preprocessor">#define   TC_BMR_TC2XC2S_TIOA2 (0x3u &lt;&lt; 4) </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="a01295.html#gab12e5ff9cc301c393687c43afd5065a2">  259</a></span>&#160;<span class="preprocessor">#define TC_BMR_QDEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="a01295.html#ga6f0e885c63d122abbdda84990fc7dd61">  260</a></span>&#160;<span class="preprocessor">#define TC_BMR_POSEN (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="a01295.html#ga4c58b3066e7f5db2e4eada3649da8385">  261</a></span>&#160;<span class="preprocessor">#define TC_BMR_SPEEDEN (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="a01295.html#gabc09ba3331b9b34baa06f3271fece224">  262</a></span>&#160;<span class="preprocessor">#define TC_BMR_QDTRANS (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="a01295.html#ga658a543e79720d99fecfe973384a5006">  263</a></span>&#160;<span class="preprocessor">#define TC_BMR_EDGPHA (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="a01295.html#ga4e62be9fa36ff7e89d4c0bc8befcaad1">  264</a></span>&#160;<span class="preprocessor">#define TC_BMR_INVA (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="a01295.html#ga91a1c47754ad322cef62488c1e23f3eb">  265</a></span>&#160;<span class="preprocessor">#define TC_BMR_INVB (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="a01295.html#gae7eb2ef40a9c0c2a1be5f78f1edd7f64">  266</a></span>&#160;<span class="preprocessor">#define TC_BMR_INVIDX (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="a01295.html#ga24240e05d0c9ac3bcb454b3cd91e3313">  267</a></span>&#160;<span class="preprocessor">#define TC_BMR_SWAP (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="a01295.html#ga4ae52c92ac226da7c1f519b65f216c9e">  268</a></span>&#160;<span class="preprocessor">#define TC_BMR_IDXPHB (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="a01295.html#ga673b5f7bdd14aa95417b8040c78d933a">  269</a></span>&#160;<span class="preprocessor">#define TC_BMR_FILTER (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define TC_BMR_MAXFILT_Pos 20</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="a01295.html#ga60bbd106c35b2131727f9f31ea9d95b6">  271</a></span>&#160;<span class="preprocessor">#define TC_BMR_MAXFILT_Msk (0x3fu &lt;&lt; TC_BMR_MAXFILT_Pos) </span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define TC_BMR_MAXFILT(value) ((TC_BMR_MAXFILT_Msk &amp; ((value) &lt;&lt; TC_BMR_MAXFILT_Pos)))</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">/* -------- TC_QIER : (TC Offset: 0xC8) QDEC Interrupt Enable Register -------- */</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="a01295.html#gacb50cb32f1497410fd1f68de48306ccf">  274</a></span>&#160;<span class="preprocessor">#define TC_QIER_IDX (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="a01295.html#ga289e57bc21370d5d1886b9080dcca481">  275</a></span>&#160;<span class="preprocessor">#define TC_QIER_DIRCHG (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="a01295.html#ga687aa8a4d1ac7dcd563f1a851148b2d9">  276</a></span>&#160;<span class="preprocessor">#define TC_QIER_QERR (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TC_QIDR : (TC Offset: 0xCC) QDEC Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="a01295.html#ga0c68aa4fa116813be21b591ea6bdd180">  278</a></span>&#160;<span class="preprocessor">#define TC_QIDR_IDX (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="a01295.html#ga502d8426f9d8075efeb0c0d15bbb4a0f">  279</a></span>&#160;<span class="preprocessor">#define TC_QIDR_DIRCHG (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="a01295.html#ga2c33085a2f98dc4eea428a497a6ce01b">  280</a></span>&#160;<span class="preprocessor">#define TC_QIDR_QERR (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TC_QIMR : (TC Offset: 0xD0) QDEC Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="a01295.html#gafbfaf9640c04c205d24fc1d8e666ad86">  282</a></span>&#160;<span class="preprocessor">#define TC_QIMR_IDX (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="a01295.html#ga5339068586c1d6837d6dbf721c5ebd64">  283</a></span>&#160;<span class="preprocessor">#define TC_QIMR_DIRCHG (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="a01295.html#gabba15bc61cf0e61249c0c6571fc5eaff">  284</a></span>&#160;<span class="preprocessor">#define TC_QIMR_QERR (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TC_QISR : (TC Offset: 0xD4) QDEC Interrupt Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="a01295.html#ga0b3d4d84eaf62a8482999e53fdfed53e">  286</a></span>&#160;<span class="preprocessor">#define TC_QISR_IDX (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="a01295.html#gab01260e464a6530dc75d49194a65932c">  287</a></span>&#160;<span class="preprocessor">#define TC_QISR_DIRCHG (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="a01295.html#ga2e1e7168b6451087a89eb2ba406a987c">  288</a></span>&#160;<span class="preprocessor">#define TC_QISR_QERR (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="a01295.html#ga4dab4754092546661ba371e22f7eff72">  289</a></span>&#160;<span class="preprocessor">#define TC_QISR_DIR (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TC_WPMR : (TC Offset: 0xE4) Write Protect Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="a01295.html#ga8d7a567f57170fe4ba4277910eba2696">  291</a></span>&#160;<span class="preprocessor">#define TC_WPMR_WPEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define TC_WPMR_WPKEY_Pos 8</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="a01295.html#gaa4d7b0a1655bf8ad889ea5eee9918c15">  293</a></span>&#160;<span class="preprocessor">#define TC_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; TC_WPMR_WPKEY_Pos) </span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define TC_WPMR_WPKEY(value) ((TC_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; TC_WPMR_WPKEY_Pos)))</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAM3N_TC_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="a00166_html_a2732aaaa71f487538729959ab677f951"><div class="ttname"><a href="a00166.html#a2732aaaa71f487538729959ab677f951">TcChannel::TC_IMR</a></div><div class="ttdeci">RwReg TC_IMR</div><div class="ttdoc">(TcChannel Offset: 0x2C) Interrupt Mask Register </div><div class="ttdef"><b>Definition:</b> component_tc.h:53</div></div>
<div class="ttc" id="a01300_html_gacf1496e3bbe303e55f627fc7558a68c7"><div class="ttname"><a href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a></div><div class="ttdeci">volatile uint32_t RwReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:54</div></div>
<div class="ttc" id="a00166_html_ab204fbf4a5553c5ebc48330aaa1d1044"><div class="ttname"><a href="a00166.html#ab204fbf4a5553c5ebc48330aaa1d1044">TcChannel::TC_CCR</a></div><div class="ttdeci">RwReg TC_CCR</div><div class="ttdoc">(TcChannel Offset: 0x0) Channel Control Register </div><div class="ttdef"><b>Definition:</b> component_tc.h:42</div></div>
<div class="ttc" id="a01300_html_gac0f96d4e8018367b38f527007cf0eafd"><div class="ttname"><a href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a></div><div class="ttdeci">volatile uint32_t WoReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:53</div></div>
<div class="ttc" id="a00166_html_a0a9b3da4c4541a50d9b80553d74eaa41"><div class="ttname"><a href="a00166.html#a0a9b3da4c4541a50d9b80553d74eaa41">TcChannel::TC_RC</a></div><div class="ttdeci">RwReg TC_RC</div><div class="ttdoc">(TcChannel Offset: 0x1C) Register C </div><div class="ttdef"><b>Definition:</b> component_tc.h:49</div></div>
<div class="ttc" id="a00165_html_a651e55c3b48c73ef2437ec04526016f0"><div class="ttname"><a href="a00165.html#a651e55c3b48c73ef2437ec04526016f0">Tc::TC_WPMR</a></div><div class="ttdeci">RwReg TC_WPMR</div><div class="ttdoc">(Tc Offset: 0xE4) Write Protect Mode Register </div><div class="ttdef"><b>Definition:</b> component_tc.h:67</div></div>
<div class="ttc" id="a00166_html_afdbbfe8409cb5144d4ea6dbd37505c22"><div class="ttname"><a href="a00166.html#afdbbfe8409cb5144d4ea6dbd37505c22">TcChannel::TC_RB</a></div><div class="ttdeci">RwReg TC_RB</div><div class="ttdoc">(TcChannel Offset: 0x18) Register B </div><div class="ttdef"><b>Definition:</b> component_tc.h:48</div></div>
<div class="ttc" id="a00166_html_a6eb5a6aa02a39c37759c4d43ccb7367c"><div class="ttname"><a href="a00166.html#a6eb5a6aa02a39c37759c4d43ccb7367c">TcChannel::TC_IDR</a></div><div class="ttdeci">RwReg TC_IDR</div><div class="ttdoc">(TcChannel Offset: 0x28) Interrupt Disable Register </div><div class="ttdef"><b>Definition:</b> component_tc.h:52</div></div>
<div class="ttc" id="a00166_html_a2fda8bc65cdda33345fe6ecc4aad68b6"><div class="ttname"><a href="a00166.html#a2fda8bc65cdda33345fe6ecc4aad68b6">TcChannel::TC_SMMR</a></div><div class="ttdeci">RwReg TC_SMMR</div><div class="ttdoc">(TcChannel Offset: 0x8) Stepper Motor Mode Register </div><div class="ttdef"><b>Definition:</b> component_tc.h:44</div></div>
<div class="ttc" id="a00165_html_ab75d0ac64f9ba82a691dd325bf0fde17"><div class="ttname"><a href="a00165.html#ab75d0ac64f9ba82a691dd325bf0fde17">Tc::TC_QIMR</a></div><div class="ttdeci">RoReg TC_QIMR</div><div class="ttdoc">(Tc Offset: 0xD0) QDEC Interrupt Mask Register </div><div class="ttdef"><b>Definition:</b> component_tc.h:64</div></div>
<div class="ttc" id="a00166_html_a75a4abb44f4981ad0ced45d190850220"><div class="ttname"><a href="a00166.html#a75a4abb44f4981ad0ced45d190850220">TcChannel::TC_SR</a></div><div class="ttdeci">RwReg TC_SR</div><div class="ttdoc">(TcChannel Offset: 0x20) Status Register </div><div class="ttdef"><b>Definition:</b> component_tc.h:50</div></div>
<div class="ttc" id="a00165_html_a0acff6637dbf5310870a6caf6f5aa704"><div class="ttname"><a href="a00165.html#a0acff6637dbf5310870a6caf6f5aa704">Tc::TC_BCR</a></div><div class="ttdeci">WoReg TC_BCR</div><div class="ttdoc">(Tc Offset: 0xC0) Block Control Register </div><div class="ttdef"><b>Definition:</b> component_tc.h:60</div></div>
<div class="ttc" id="a00165_html_a874c9f84f9a3364e5d4711f4c99d677f"><div class="ttname"><a href="a00165.html#a874c9f84f9a3364e5d4711f4c99d677f">Tc::TC_QIER</a></div><div class="ttdeci">WoReg TC_QIER</div><div class="ttdoc">(Tc Offset: 0xC8) QDEC Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> component_tc.h:62</div></div>
<div class="ttc" id="a01295_html_gade643c68c03a7a68a7a0795255b7873b"><div class="ttname"><a href="a01295.html#gade643c68c03a7a68a7a0795255b7873b">TCCHANNEL_NUMBER</a></div><div class="ttdeci">#define TCCHANNEL_NUMBER</div><div class="ttdoc">Tc hardware registers. </div><div class="ttdef"><b>Definition:</b> component_tc.h:57</div></div>
<div class="ttc" id="a00165_html_a51b5a2e3e7c136111a3c073b2c855b1b"><div class="ttname"><a href="a00165.html#a51b5a2e3e7c136111a3c073b2c855b1b">Tc::TC_QISR</a></div><div class="ttdeci">RoReg TC_QISR</div><div class="ttdoc">(Tc Offset: 0xD4) QDEC Interrupt Status Register </div><div class="ttdef"><b>Definition:</b> component_tc.h:65</div></div>
<div class="ttc" id="a00166_html"><div class="ttname"><a href="a00166.html">TcChannel</a></div><div class="ttdoc">TcChannel hardware registers. </div><div class="ttdef"><b>Definition:</b> component_tc.h:41</div></div>
<div class="ttc" id="a00165_html_ad2f9f6f062884a9165a6b0ad26bed279"><div class="ttname"><a href="a00165.html#ad2f9f6f062884a9165a6b0ad26bed279">Tc::TC_QIDR</a></div><div class="ttdeci">WoReg TC_QIDR</div><div class="ttdoc">(Tc Offset: 0xCC) QDEC Interrupt Disable Register </div><div class="ttdef"><b>Definition:</b> component_tc.h:63</div></div>
<div class="ttc" id="a01300_html_ga5d556f8391af4141be23f7334ac9dd68"><div class="ttname"><a href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a></div><div class="ttdeci">volatile const uint32_t RoReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:49</div></div>
<div class="ttc" id="a00166_html_a80bd48dde6e68770be7aff357bdb5e43"><div class="ttname"><a href="a00166.html#a80bd48dde6e68770be7aff357bdb5e43">TcChannel::TC_IER</a></div><div class="ttdeci">RwReg TC_IER</div><div class="ttdoc">(TcChannel Offset: 0x24) Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> component_tc.h:51</div></div>
<div class="ttc" id="a00165_html_acf8798bac7cfdf7e5c902eaa5c863ba7"><div class="ttname"><a href="a00165.html#acf8798bac7cfdf7e5c902eaa5c863ba7">Tc::TC_BMR</a></div><div class="ttdeci">RwReg TC_BMR</div><div class="ttdoc">(Tc Offset: 0xC4) Block Mode Register </div><div class="ttdef"><b>Definition:</b> component_tc.h:61</div></div>
<div class="ttc" id="a00165_html"><div class="ttname"><a href="a00165.html">Tc</a></div><div class="ttdef"><b>Definition:</b> component_tc.h:58</div></div>
<div class="ttc" id="a00166_html_a8f4d29c1ac1aee6096b0d158797a0c85"><div class="ttname"><a href="a00166.html#a8f4d29c1ac1aee6096b0d158797a0c85">TcChannel::TC_CV</a></div><div class="ttdeci">RwReg TC_CV</div><div class="ttdoc">(TcChannel Offset: 0x10) Counter Value </div><div class="ttdef"><b>Definition:</b> component_tc.h:46</div></div>
<div class="ttc" id="a00166_html_a624ea9d7eebeb63612c18bb498a089eb"><div class="ttname"><a href="a00166.html#a624ea9d7eebeb63612c18bb498a089eb">TcChannel::TC_RA</a></div><div class="ttdeci">RwReg TC_RA</div><div class="ttdoc">(TcChannel Offset: 0x14) Register A </div><div class="ttdef"><b>Definition:</b> component_tc.h:47</div></div>
<div class="ttc" id="a00166_html_a8bdba8f49692c64c1e384792db4b77f2"><div class="ttname"><a href="a00166.html#a8bdba8f49692c64c1e384792db4b77f2">TcChannel::TC_CMR</a></div><div class="ttdeci">RwReg TC_CMR</div><div class="ttdoc">(TcChannel Offset: 0x4) Channel Mode Register </div><div class="ttdef"><b>Definition:</b> component_tc.h:43</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_aa91b471be3929d389112c1a38461b52.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_229331c2a0f67b9540d04d63b18e09c4.html">Device</a></li><li class="navelem"><a class="el" href="dir_6611863d838e2554ab277020077e2f0c.html">ATMEL</a></li><li class="navelem"><a class="el" href="dir_1a0de793c2c7ab5f299c8c8577e9f6cd.html">sam3n</a></li><li class="navelem"><a class="el" href="dir_68eb87dbc528707c1e2212a94f8f3a01.html">include</a></li><li class="navelem"><a class="el" href="dir_0a3f726dc4ed910cee0850e9b2c524b0.html">component</a></li><li class="navelem"><b>component_tc.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
