// Seed: 778276011
module module_0 (
    output tri0 id_0,
    input wand id_1,
    input wor id_2,
    output tri0 id_3,
    output supply0 id_4
);
  logic [7:0] id_6;
  assign id_6[1] = -1'b0;
  logic id_7;
  assign module_1.id_1 = 0;
  assign id_0 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd43
) (
    input  supply0 id_0,
    input  supply1 _id_1,
    output supply0 id_2
);
  assign id_2 = 1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_2,
      id_2
  );
  logic [7:0][-1 : -1] id_4;
  assign id_4[id_1] = 1;
endmodule
