Timing Report Max Delay Analysis

SmartTime Version v12.6
Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Fri Jul 23 08:13:29 2021


Design: top
Family: PolarFire
Die: MPF300T
Package: FCVG484
Temperature Range: 0 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v12.5 release notes for more details.

-----------------------------------------------------
SUMMARY

Clock Domain:               DQS[0]
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               DQS[1]
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV
Required Period (ns):       12.500
Required Frequency (MHz):   80.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK
Required Period (ns):       6.250
Required Frequency (MHz):   160.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
Required Period (ns):       100.000
Required Frequency (MHz):   10.000
Worst Slack (ns):           95.118
Operating Conditions:       slow_lv_lt

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
Required Period (ns):       5.000
Required Frequency (MHz):   200.000
Worst Slack (ns):           1.005
Operating Conditions:       slow_lv_ht

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2
Required Period (ns):       1.250
Required Frequency (MHz):   800.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3
Required Period (ns):       1.250
Required Frequency (MHz):   800.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               REF_CLK_0
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
Worst Slack (ns):           12.196
Operating Conditions:       slow_lv_ht

Clock Domain:               REF_CLK_PAD_P
Required Period (ns):       10.000
Required Frequency (MHz):   100.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0
Required Period (ns):       1.250
Required Frequency (MHz):   800.000
Worst Slack (ns):           
Operating Conditions:       

                            Input to Output
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain DQS[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[0]

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[0]

----------------------------------------------------

Clock Domain DQS[1]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[1]

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[1]

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160_INT/U0_RGB1:A

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK

----------------------------------------------------

Clock Domain PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0

SET Register to Register

Path 1
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_rdata_ff[21]:EN
  Delay (ns):              4.641
  Slack (ns):             95.118
  Arrival (ns):           10.295
  Required (ns):         105.413
  Setup (ns):              0.035
  Minimum Period (ns):     4.882
  Operating Conditions: slow_lv_lt

Path 2
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_rdata_ff[8]:EN
  Delay (ns):              4.641
  Slack (ns):             95.119
  Arrival (ns):           10.295
  Required (ns):         105.414
  Setup (ns):              0.035
  Minimum Period (ns):     4.881
  Operating Conditions: slow_lv_lt

Path 3
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_rdata_ff[6]:EN
  Delay (ns):              4.641
  Slack (ns):             95.119
  Arrival (ns):           10.295
  Required (ns):         105.414
  Setup (ns):              0.035
  Minimum Period (ns):     4.881
  Operating Conditions: slow_lv_lt

Path 4
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_rdata_ff[5]:EN
  Delay (ns):              4.640
  Slack (ns):             95.119
  Arrival (ns):           10.294
  Required (ns):         105.413
  Setup (ns):              0.035
  Minimum Period (ns):     4.881
  Operating Conditions: slow_lv_lt

Path 5
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_rdata_ff[14]:EN
  Delay (ns):              4.632
  Slack (ns):             95.119
  Arrival (ns):           10.415
  Required (ns):         105.534
  Setup (ns):              0.034
  Minimum Period (ns):     4.881
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To: si5344a_config_0/cfg_mem_rdata_ff[21]:EN
  data required time                                105.413
  data arrival time                          -       10.295
  slack                                              95.118
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     3.507          Clock generation
  3.507                        
               +     0.273          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  3.780                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.146          cell: ADLIB:ICB_CLKINT
  3.926                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.356          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  4.282                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.180          cell: ADLIB:GB
  4.462                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.396          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  4.858                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.061          cell: ADLIB:RGB
  4.919                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.735          net: PF_CCC_C0_0_OUT0_FABCLK_0
  5.654                        si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK (r)
               +     2.341          cell: ADLIB:RAM1K20_IP
  7.995                        si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:B_DOUT[1] (f)
               +     0.429          net: si5344a_config_0/cfg_mem_rdata[1]
  8.424                        si5344a_config_0/cfg_state_ns_11_0_.m143_0_a2_8:D (f)
               +     0.232          cell: ADLIB:CFG4
  8.656                        si5344a_config_0/cfg_state_ns_11_0_.m143_0_a2_8:Y (r)
               +     0.299          net: si5344a_config_0/m143_0_a2_8
  8.955                        si5344a_config_0/cfg_state_ns_11_0_.m143_0_a2_15:B (r)
               +     0.168          cell: ADLIB:CFG4
  9.123                        si5344a_config_0/cfg_state_ns_11_0_.m143_0_a2_15:Y (r)
               +     0.119          net: si5344a_config_0/m143_0_a2_15
  9.242                        si5344a_config_0/cfg_state_ns_11_0_.m143_0_a2:B (r)
               +     0.051          cell: ADLIB:CFG4
  9.293                        si5344a_config_0/cfg_state_ns_11_0_.m143_0_a2:Y (r)
               +     0.251          net: si5344a_config_0/N_264_mux
  9.544                        si5344a_config_0/cfg_state_ns_11_0_.m147_i_m2:C (r)
               +     0.046          cell: ADLIB:CFG3
  9.590                        si5344a_config_0/cfg_state_ns_11_0_.m147_i_m2:Y (f)
               +     0.147          net: si5344a_config_0/N_66
  9.737                        si5344a_config_0/cfg_state_ns_11_0_.N_1617_i:A (f)
               +     0.145          cell: ADLIB:CFG3
  9.882                        si5344a_config_0/cfg_state_ns_11_0_.N_1617_i:Y (f)
               +     0.413          net: si5344a_config_0/N_1617_i
  10.295                       si5344a_config_0/cfg_mem_rdata_ff[21]:EN (f)
                                    
  10.295                       data arrival time
  ________________________________________________________
  Data required time calculation
  100.000                      PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  100.000                      PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     3.184          Clock generation
  103.184                      
               +     0.248          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  103.432                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.126          cell: ADLIB:ICB_CLKINT
  103.558                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.323          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  103.881                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.164          cell: ADLIB:GB
  104.045                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.358          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  104.403                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.053          cell: ADLIB:RGB
  104.456                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.504          net: PF_CCC_C0_0_OUT0_FABCLK_0
  104.960                      si5344a_config_0/cfg_mem_rdata_ff[21]:CLK (r)
               +     0.488          
  105.448                      clock reconvergence pessimism
               -     0.035          Library setup time: ADLIB:SLE
  105.413                      si5344a_config_0/cfg_mem_rdata_ff[21]:EN
                                    
  105.413                      data required time


Operating Conditions : slow_lv_lt

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: I2C_SDA
  To:   si5344a_config_0/i2c_state[9]:EN
  Delay (ns):              2.343
  Arrival (ns):            2.343
  Setup (ns):              0.068
  External Setup (ns):    -0.907
  Operating Conditions: fast_hv_lt

Path 2
  From: I2C_SDA
  To:   si5344a_config_0/i2c_state[18]:EN
  Delay (ns):              2.349
  Arrival (ns):            2.349
  Setup (ns):              0.067
  External Setup (ns):    -0.910
  Operating Conditions: fast_hv_lt

Path 3
  From: I2C_SDA
  To:   si5344a_config_0/i2c_state[20]:EN
  Delay (ns):              2.316
  Arrival (ns):            2.316
  Setup (ns):              0.068
  External Setup (ns):    -0.934
  Operating Conditions: fast_hv_lt

Path 4
  From: I2C_SDA
  To:   si5344a_config_0/i2c_state[4]:EN
  Delay (ns):              2.287
  Arrival (ns):            2.287
  Setup (ns):              0.068
  External Setup (ns):    -0.963
  Operating Conditions: fast_hv_lt

Path 5
  From: I2C_SDA
  To:   si5344a_config_0/i2c_state[11]:EN
  Delay (ns):              2.282
  Arrival (ns):            2.282
  Setup (ns):              0.068
  External Setup (ns):    -0.968
  Operating Conditions: fast_hv_lt


Expanded Path 1
  From: I2C_SDA
  To: si5344a_config_0/i2c_state[9]:EN
  data required time                                    N/C
  data arrival time                          -        2.343
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        I2C_SDA (r)
               +     0.966          cell: ADLIB:IOPAD_BI
  0.966                        BIBUF_0/U_IOPAD:Y (r)
               +     0.000          net: BIBUF_0/YIN
  0.966                        BIBUF_0/U_IOBI:YIN (r)
               +     0.140          cell: ADLIB:IOBI_IB_OB_EB
  1.106                        BIBUF_0/U_IOBI:Y (r)
               +     0.725          net: BIBUF_0_Y
  1.831                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/i2c_state_srsts_0_o2[4]:A (r)
               +     0.093          cell: ADLIB:CFG4
  1.924                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/i2c_state_srsts_0_o2[4]:Y (f)
               +     0.077          net: si5344a_config_0/N_572
  2.001                        si5344a_config_0/i2c_statece[9]:A (f)
               +     0.034          cell: ADLIB:CFG2
  2.035                        si5344a_config_0/i2c_statece[9]:Y (r)
               +     0.308          net: si5344a_config_0/i2c_statece_Z[9]
  2.343                        si5344a_config_0/i2c_state[9]:EN (r)
                                    
  2.343                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     2.079          Clock generation
  N/C                          
               +     0.156          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.089          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.236          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.114          cell: ADLIB:GB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.267          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.038          cell: ADLIB:RGB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.339          net: PF_CCC_C0_0_OUT0_FABCLK_0
  N/C                          si5344a_config_0/i2c_state[9]:CLK (r)
               -     0.068          Library setup time: ADLIB:SLE
  N/C                          si5344a_config_0/i2c_state[9]:EN


Operating Conditions : fast_hv_lt

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: si5344a_config_0/i2c_state[13]:CLK
  To:   I2C_SDA
  Delay (ns):              6.982
  Arrival (ns):           12.598
  Clock to Out (ns):      12.598
  Operating Conditions: slow_lv_ht

Path 2
  From: si5344a_config_0/i2c_state[22]:CLK
  To:   I2C_SDA
  Delay (ns):              6.911
  Arrival (ns):           12.527
  Clock to Out (ns):      12.527
  Operating Conditions: slow_lv_ht

Path 3
  From: si5344a_config_0/i2c_state[6]:CLK
  To:   I2C_SDA
  Delay (ns):              6.835
  Arrival (ns):           12.429
  Clock to Out (ns):      12.429
  Operating Conditions: slow_lv_ht

Path 4
  From: si5344a_config_0/i2c_state[11]:CLK
  To:   I2C_SCL
  Delay (ns):              6.604
  Arrival (ns):           12.198
  Clock to Out (ns):      12.198
  Operating Conditions: slow_lv_ht

Path 5
  From: si5344a_config_0/i2c_state[21]:CLK
  To:   I2C_SCL
  Delay (ns):              6.593
  Arrival (ns):           12.187
  Clock to Out (ns):      12.187
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: si5344a_config_0/i2c_state[13]:CLK
  To: I2C_SDA
  data required time                                    N/C
  data arrival time                          -       12.598
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     3.536          Clock generation
  3.536                        
               +     0.272          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  3.808                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.150          cell: ADLIB:ICB_CLKINT
  3.958                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.383          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  4.341                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.173          cell: ADLIB:GB
  4.514                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.427          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  4.941                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.059          cell: ADLIB:RGB
  5.000                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.616          net: PF_CCC_C0_0_OUT0_FABCLK_0
  5.616                        si5344a_config_0/i2c_state[13]:CLK (r)
               +     0.209          cell: ADLIB:SLE
  5.825                        si5344a_config_0/i2c_state[13]:Q (r)
               +     0.472          net: si5344a_config_0/i2c_state_Z[13]
  6.297                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un1_rstn_3_i_0_a2_0:B (r)
               +     0.128          cell: ADLIB:CFG3
  6.425                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un1_rstn_3_i_0_a2_0:Y (f)
               +     0.268          net: si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/N_95
  6.693                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un9_si5344a_sdao_i_a2_0_a2:D (f)
               +     0.236          cell: ADLIB:CFG4
  6.929                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un9_si5344a_sdao_i_a2_0_a2:Y (f)
               +     0.372          net: si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/N_690_i
  7.301                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/SI5344A_SDAO_u_i_m2:C (f)
               +     0.178          cell: ADLIB:CFG3
  7.479                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/SI5344A_SDAO_u_i_m2:Y (f)
               +     0.127          net: si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/N_1720
  7.606                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/SI5344A_SDAO_u_i_m3:A (f)
               +     0.116          cell: ADLIB:CFG4
  7.722                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/SI5344A_SDAO_u_i_m3:Y (f)
               +     0.129          net: si5344a_config_0_SI5344A_SDAO
  7.851                        INV_1:A (f)
               +     0.071          cell: ADLIB:CFG1
  7.922                        INV_1:Y (r)
               +     1.229          net: INV_1_Y
  9.151                        BIBUF_0/U_IOBI:E (r)
               +     0.210          cell: ADLIB:IOBI_IB_OB_EB
  9.361                        BIBUF_0/U_IOBI:EOUT (r)
               +     0.000          net: BIBUF_0/EOUT
  9.361                        BIBUF_0/U_IOPAD:E (r)
               +     3.237          cell: ADLIB:IOPAD_BI
  12.598                       BIBUF_0/U_IOPAD:PAD (r)
                                    
  12.598                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     3.212          Clock generation
  N/C                          
                                    
  N/C                          I2C_SDA (r)


Operating Conditions : slow_lv_ht

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk24.UI_ram_wrapper_1/U5_syncnonpipe/fifo8x8x16_fifo8x8x16_0_USRAM_top_R0C0/R_ADDR_2_inst:ALn
  Delay (ns):              1.987
  Slack (ns):             97.738
  Arrival (ns):            7.560
  Required (ns):         105.298
  Recovery (ns):           0.209
  Minimum Period (ns):     2.262
  Skew (ns):               0.066
  Operating Conditions: slow_lv_ht

Path 2
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk24.UI_ram_wrapper_1/U5_syncnonpipe/fifo8x8x16_fifo8x8x16_0_USRAM_top_R0C0/BLK_EN_inst:ALn
  Delay (ns):              1.988
  Slack (ns):             97.738
  Arrival (ns):            7.561
  Required (ns):         105.299
  Recovery (ns):           0.209
  Minimum Period (ns):     2.262
  Skew (ns):               0.065
  Operating Conditions: slow_lv_ht

Path 3
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk24.UI_ram_wrapper_1/U5_syncnonpipe/fifo8x8x16_fifo8x8x16_0_USRAM_top_R0C0/R_ADDR_3_inst:ALn
  Delay (ns):              1.987
  Slack (ns):             97.739
  Arrival (ns):            7.560
  Required (ns):         105.299
  Recovery (ns):           0.209
  Minimum Period (ns):     2.261
  Skew (ns):               0.065
  Operating Conditions: slow_lv_ht

Path 4
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk24.UI_ram_wrapper_1/U5_syncnonpipe/fifo8x8x16_fifo8x8x16_0_USRAM_top_R0C0/R_ADDR_1_inst:ALn
  Delay (ns):              1.987
  Slack (ns):             97.739
  Arrival (ns):            7.560
  Required (ns):         105.299
  Recovery (ns):           0.209
  Minimum Period (ns):     2.261
  Skew (ns):               0.065
  Operating Conditions: slow_lv_ht

Path 5
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk24.UI_ram_wrapper_1/U5_syncnonpipe/fifo8x8x16_fifo8x8x16_0_USRAM_top_R0C0/R_ADDR_0_inst:ALn
  Delay (ns):              1.987
  Slack (ns):             97.739
  Arrival (ns):            7.560
  Required (ns):         105.299
  Recovery (ns):           0.209
  Minimum Period (ns):     2.261
  Skew (ns):               0.065
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk24.UI_ram_wrapper_1/U5_syncnonpipe/fifo8x8x16_fifo8x8x16_0_USRAM_top_R0C0/R_ADDR_2_inst:ALn
  data required time                                105.298
  data arrival time                          -        7.560
  slack                                              97.738
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     3.536          Clock generation
  3.536                        
               +     0.272          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  3.808                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.150          cell: ADLIB:ICB_CLKINT
  3.958                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.383          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  4.341                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.173          cell: ADLIB:GB
  4.514                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.421          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  4.935                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0:A (r)
               +     0.059          cell: ADLIB:RGB
  4.994                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0:Y (f)
               +     0.579          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0_rgb_net_1
  5.573                        CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK (r)
               +     0.201          cell: ADLIB:SLE
  5.774                        CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:Q (r)
               +     1.786          net: CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff
  7.560                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk24.UI_ram_wrapper_1/U5_syncnonpipe/fifo8x8x16_fifo8x8x16_0_USRAM_top_R0C0/R_ADDR_2_inst:ALn (r)
                                    
  7.560                        data arrival time
  ________________________________________________________
  Data required time calculation
  100.000                      PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  100.000                      PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     3.212          Clock generation
  103.212                      
               +     0.248          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  103.460                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.130          cell: ADLIB:ICB_CLKINT
  103.590                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.348          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  103.938                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.157          cell: ADLIB:GB
  104.095                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.386          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  104.481                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.052          cell: ADLIB:RGB
  104.533                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.549          net: PF_CCC_C0_0_OUT0_FABCLK_0
  105.082                      si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk24.UI_ram_wrapper_1/U5_syncnonpipe/fifo8x8x16_fifo8x8x16_0_USRAM_top_R0C0/R_ADDR_2_inst:CLK (r)
               +     0.425          
  105.507                      clock reconvergence pessimism
               -     0.209          Library recovery time: ADLIB:SLE
  105.298                      si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk24.UI_ram_wrapper_1/U5_syncnonpipe/fifo8x8x16_fifo8x8x16_0_USRAM_top_R0C0/R_ADDR_2_inst:ALn
                                    
  105.298                      data required time


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/PCIESS_LANE3_Pipe_AXI0:AXI_CLK

SET Register to Register

Path 1
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[4]:D
  Delay (ns):              3.870
  Slack (ns):              1.005
  Arrival (ns):           13.861
  Required (ns):          14.866
  Setup (ns):              0.000
  Minimum Period (ns):     3.995
  Operating Conditions: slow_lv_ht

Path 2
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[4]:D
  Delay (ns):              3.852
  Slack (ns):              1.022
  Arrival (ns):           13.844
  Required (ns):          14.866
  Setup (ns):              0.000
  Minimum Period (ns):     3.978
  Operating Conditions: slow_lv_ht

Path 3
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[9]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:D
  Delay (ns):              3.876
  Slack (ns):              1.035
  Arrival (ns):           13.845
  Required (ns):          14.880
  Setup (ns):              0.000
  Minimum Period (ns):     3.965
  Operating Conditions: slow_lv_ht

Path 4
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[1]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[4]:D
  Delay (ns):              3.891
  Slack (ns):              1.048
  Arrival (ns):           13.860
  Required (ns):          14.908
  Setup (ns):              0.000
  Minimum Period (ns):     3.952
  Operating Conditions: slow_lv_ht

Path 5
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[9]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:D
  Delay (ns):              3.941
  Slack (ns):              1.050
  Arrival (ns):           13.910
  Required (ns):          14.960
  Setup (ns):              0.000
  Minimum Period (ns):     3.950
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[4]:D
  data required time                                 14.866
  data arrival time                          -       13.861
  slack                                               1.005
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     7.763          Clock generation
  7.763                        
               +     0.186          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  7.949                        PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  8.090                        PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.640          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  8.730                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:A (r)
               +     0.177          cell: ADLIB:GB
  8.907                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:Y (r)
               +     0.428          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
  9.335                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB4:A (r)
               +     0.059          cell: ADLIB:RGB
  9.394                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB4:Y (f)
               +     0.597          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB4_rgb_net_1
  9.991                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:CLK (r)
               +     0.201          cell: ADLIB:SLE
  10.192                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:Q (r)
               +     0.634          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_Z[6]
  10.826                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlOOl_6_0_cry_6:B (r)
               +     0.094          cell: ADLIB:ARI1_CC
  10.920                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlOOl_6_0_cry_6:P (f)
               +     0.016          net: NET_CC_CONFIG983
  10.936                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlOOl_6_0_cry_0_CC_0:P[6] (f)
               +     0.310          cell: ADLIB:CC_CONFIG
  11.246                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlOOl_6_0_cry_0_CC_0:CC[9] (r)
               +     0.000          net: NET_CC_CONFIG998
  11.246                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlOOl_6_0_cry_9:CC (r)
               +     0.062          cell: ADLIB:ARI1_CC
  11.308                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlOOl_6_0_cry_9:S (r)
               +     0.340          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlOOl_6_0_cry_9_S
  11.648                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlOOl_6[9]:D (r)
               +     0.053          cell: ADLIB:CFG4
  11.701                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlOOl_6[9]:Y (r)
               +     0.328          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlOOl_6_Z[9]
  12.029                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIl1_30_cry_9:A (r)
               +     0.051          cell: ADLIB:ARI1_CC
  12.080                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIl1_30_cry_9:P (f)
               +     0.016          net: NET_CC_CONFIG11819
  12.096                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIl1_30_cry_0_CC_0:P[10] (f)
               +     0.225          cell: ADLIB:CC_CONFIG
  12.321                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIl1_30_cry_0_CC_0:CO (f)
               +     0.000          net: CI_TO_CO11782
  12.321                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIl1_30_cry_0_CC_1:CI (f)
               +     0.114          cell: ADLIB:CC_CONFIG
  12.435                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIl1_30_cry_0_CC_1:CC[1] (f)
               +     0.000          net: NET_CC_CONFIG11834
  12.435                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIl1_30_cry_11_FCINST1:CC (f)
               +     0.050          cell: ADLIB:FCEND_BUFF_CC
  12.485                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIl1_30_cry_11_FCINST1:CO (f)
               +     0.231          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIl1_30_cry_11_Z
  12.716                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOl0I36:B (f)
               +     0.091          cell: ADLIB:CFG2
  12.807                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOl0I36:Y (r)
               +     0.462          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOl0I36_Z
  13.269                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOl0I_9[4]:C (r)
               +     0.078          cell: ADLIB:CFG3
  13.347                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOl0I_9[4]:Y (r)
               +     0.250          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOl0I_9_Z[4]
  13.597                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIllI_iv_0[4]:B (r)
               +     0.078          cell: ADLIB:CFG4
  13.675                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIllI_iv_0[4]:Y (r)
               +     0.076          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIllI_iv_0_Z[4]
  13.751                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIllI_iv[4]:A (r)
               +     0.078          cell: ADLIB:CFG3
  13.829                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIllI_iv[4]:Y (r)
               +     0.032          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIllI[4]
  13.861                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[4]:D (r)
                                    
  13.861                       data arrival time
  ________________________________________________________
  Data required time calculation
  5.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  5.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     6.470          Clock generation
  11.470                       
               +     0.169          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  11.639                       PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  11.761                       PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.582          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  12.343                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:A (r)
               +     0.161          cell: ADLIB:GB
  12.504                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:Y (r)
               +     0.388          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
  12.892                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB6:A (r)
               +     0.052          cell: ADLIB:RGB
  12.944                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB6:Y (f)
               +     0.513          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB6_rgb_net_1
  13.457                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[4]:CLK (r)
               +     1.409          
  14.866                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  14.866                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[4]:D
                                    
  14.866                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: dip_switch_o[0]
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[0]:D
  Delay (ns):              3.045
  Arrival (ns):            3.045
  Setup (ns):              0.000
  External Setup (ns):    -2.590
  Operating Conditions: fast_hv_lt

Path 2
  From: dip_switch_o[3]
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[3]:D
  Delay (ns):              2.947
  Arrival (ns):            2.947
  Setup (ns):              0.000
  External Setup (ns):    -2.688
  Operating Conditions: fast_hv_lt

Path 3
  From: dip_switch_o[1]
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[1]:D
  Delay (ns):              2.721
  Arrival (ns):            2.721
  Setup (ns):              0.000
  External Setup (ns):    -2.919
  Operating Conditions: fast_hv_lt

Path 4
  From: dip_switch_o[2]
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[2]:D
  Delay (ns):              2.647
  Arrival (ns):            2.647
  Setup (ns):              0.000
  External Setup (ns):    -2.993
  Operating Conditions: fast_hv_lt

Path 5
  From: switch_i[2]
  To:   PCIe_EP_0/sw_debounce_0/switch_debounce[2].deb/DFF1:D
  Delay (ns):              1.936
  Arrival (ns):            1.936
  Setup (ns):              0.000
  External Setup (ns):    -3.722
  Operating Conditions: fast_hv_lt


Expanded Path 1
  From: dip_switch_o[0]
  To: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[0]:D
  data required time                                    N/C
  data arrival time                          -        3.045
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        dip_switch_o[0] (f)
               +     0.000          net: dip_switch_o[0]
  0.000                        dip_switch_o_ibuf[0]/U_IOPAD:PAD (f)
               +     0.504          cell: ADLIB:IOPAD_IN
  0.504                        dip_switch_o_ibuf[0]/U_IOPAD:Y (f)
               +     0.000          net: dip_switch_o_ibuf[0]/YIN
  0.504                        dip_switch_o_ibuf[0]/U_IOIN:YIN (f)
               +     0.131          cell: ADLIB:IOIN_IB_E
  0.635                        dip_switch_o_ibuf[0]/U_IOIN:Y (f)
               +     2.167          net: dip_switch_o_c[0]
  2.802                        CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o_7_iv_0_0_2[0]:B (f)
               +     0.122          cell: ADLIB:CFG4
  2.924                        CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o_7_iv_0_0_2[0]:Y (f)
               +     0.070          net: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o_7_iv_0_0_2_Z[0]
  2.994                        CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o_7_iv_0_0[0]:C (f)
               +     0.036          cell: ADLIB:CFG4
  3.030                        CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o_7_iv_0_0[0]:Y (f)
               +     0.015          net: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o_7[0]
  3.045                        CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[0]:D (f)
                                    
  3.045                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     4.290          Clock generation
  N/C                          
               +     0.106          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.083          cell: ADLIB:ICB_CLKINT
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.402          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:A (r)
               +     0.118          cell: ADLIB:GB
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:Y (r)
               +     0.266          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB9:A (r)
               +     0.038          cell: ADLIB:RGB
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB9:Y (f)
               +     0.332          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB9_rgb_net_1
  N/C                          CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[0]:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[0]:D


Operating Conditions : fast_hv_lt

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlI0I[6]:ALn
  Delay (ns):              2.720
  Slack (ns):              1.911
  Arrival (ns):           12.723
  Required (ns):          14.634
  Recovery (ns):           0.209
  Minimum Period (ns):     3.089
  Skew (ns):               0.160
  Operating Conditions: slow_lv_ht

Path 2
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlI0I[4]:ALn
  Delay (ns):              2.719
  Slack (ns):              1.912
  Arrival (ns):           12.722
  Required (ns):          14.634
  Recovery (ns):           0.209
  Minimum Period (ns):     3.088
  Skew (ns):               0.160
  Operating Conditions: slow_lv_ht

Path 3
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[4]:ALn
  Delay (ns):              2.720
  Slack (ns):              1.912
  Arrival (ns):           12.723
  Required (ns):          14.635
  Recovery (ns):           0.209
  Minimum Period (ns):     3.088
  Skew (ns):               0.159
  Operating Conditions: slow_lv_ht

Path 4
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/coredma_size_o[1]:ALn
  Delay (ns):              2.725
  Slack (ns):              1.913
  Arrival (ns):           12.728
  Required (ns):          14.641
  Recovery (ns):           0.209
  Minimum Period (ns):     3.087
  Skew (ns):               0.153
  Operating Conditions: slow_lv_ht

Path 5
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[6]:ALn
  Delay (ns):              2.718
  Slack (ns):              1.913
  Arrival (ns):           12.721
  Required (ns):          14.634
  Recovery (ns):           0.209
  Minimum Period (ns):     3.087
  Skew (ns):               0.160
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlI0I[6]:ALn
  data required time                                 14.634
  data arrival time                          -       12.723
  slack                                               1.911
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     7.763          Clock generation
  7.763                        
               +     0.186          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  7.949                        PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  8.090                        PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.640          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  8.730                        PF_DDR4_SS_0/CCC_0/clkint_4:A (r)
               +     0.178          cell: ADLIB:GB
  8.908                        PF_DDR4_SS_0/CCC_0/clkint_4:Y (r)
               +     0.429          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
  9.337                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB7:A (r)
               +     0.059          cell: ADLIB:RGB
  9.396                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB7:Y (f)
               +     0.607          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB7_rgb_net_1
  10.003                       PF_RESET_0/PF_RESET_0/dff_15_rep:CLK (r)
               +     0.201          cell: ADLIB:SLE
  10.204                       PF_RESET_0/PF_RESET_0/dff_15_rep:Q (r)
               +     1.306          net: PF_RESET_0/PF_RESET_0/dff_15_rep_Z
  11.510                       PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3:A (r)
               +     0.126          cell: ADLIB:GB
  11.636                       PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3:Y (r)
               +     0.429          net: PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_Y
  12.065                       PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_RGB1_RGB2:A (r)
               +     0.059          cell: ADLIB:RGB
  12.124                       PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_RGB1_RGB2:Y (f)
               +     0.599          net: PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_RGB1_RGB2_rgb_net_1
  12.723                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlI0I[6]:ALn (r)
                                    
  12.723                       data arrival time
  ________________________________________________________
  Data required time calculation
  5.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  5.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     6.470          Clock generation
  11.470                       
               +     0.169          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  11.639                       PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  11.761                       PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.582          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  12.343                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:A (r)
               +     0.161          cell: ADLIB:GB
  12.504                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:Y (r)
               +     0.388          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
  12.892                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB6:A (r)
               +     0.052          cell: ADLIB:RGB
  12.944                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB6:Y (f)
               +     0.512          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB6_rgb_net_1
  13.456                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlI0I[6]:CLK (r)
               +     1.387          
  14.843                       clock reconvergence pessimism
               -     0.209          Library recovery time: ADLIB:SLE
  14.634                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlI0I[6]:ALn
                                    
  14.634                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:ALn
  Delay (ns):             13.331
  Arrival (ns):           13.331
  Recovery (ns):           0.209
  External Recovery (ns):   5.068
  Operating Conditions: slow_lv_ht

Path 2
  From: USER_RESETN
  To:   PF_RESET_0/PF_RESET_0/dff_14:ALn
  Delay (ns):             13.199
  Arrival (ns):           13.199
  Recovery (ns):           0.196
  External Recovery (ns):   4.941
  Operating Conditions: slow_lv_ht

Path 3
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[20]:ALn
  Delay (ns):             12.742
  Arrival (ns):           12.742
  Recovery (ns):           0.209
  External Recovery (ns):   4.455
  Operating Conditions: slow_lv_ht

Path 4
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[16]:ALn
  Delay (ns):             12.742
  Arrival (ns):           12.742
  Recovery (ns):           0.209
  External Recovery (ns):   4.455
  Operating Conditions: slow_lv_ht

Path 5
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[41]:ALn
  Delay (ns):             12.741
  Arrival (ns):           12.741
  Recovery (ns):           0.209
  External Recovery (ns):   4.454
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: USER_RESETN
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:ALn
  data required time                                    N/C
  data arrival time                          -       13.331
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        USER_RESETN (r)
               +     0.000          net: USER_RESETN
  0.000                        USER_RESETN_ibuf/U_IOPAD:PAD (r)
               +     1.322          cell: ADLIB:IOPAD_IN
  1.322                        USER_RESETN_ibuf/U_IOPAD:Y (r)
               +     0.000          net: USER_RESETN_ibuf/YIN
  1.322                        USER_RESETN_ibuf/U_IOIN:YIN (r)
               +     0.346          cell: ADLIB:IOIN_IB_E
  1.668                        USER_RESETN_ibuf/U_IOIN:Y (r)
               +     7.176          net: USER_RESETN_c
  8.844                        AND3_0:C (r)
               +     0.120          cell: ADLIB:CFG3
  8.964                        AND3_0:Y (r)
               +     4.367          net: AND3_0_Y
  13.331                       PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:ALn (r)
                                    
  13.331                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     6.470          Clock generation
  N/C                          
               +     0.169          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.582          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4:A (r)
               +     0.162          cell: ADLIB:GB
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4:Y (r)
               +     0.384          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10:A (r)
               +     0.052          cell: ADLIB:RGB
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10:Y (f)
               +     0.531          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10_rgb_net_1
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:CLK (r)
               -     0.209          Library recovery time: ADLIB:SLE
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:ALn


Operating Conditions : slow_lv_ht

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET REF_CLK_0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET REF_CLK_0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_0:HS_IO_CLK[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET REF_CLK_0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET REF_CLK_0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_0:RX_DQS_90[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET DQS[0] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

No Path 

END SET DQS[0] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

----------------------------------------------------

SET DQS[1] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

No Path 

END SET DQS[1] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DELAY_LINE_MOVE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DELAY_LINE_MOVE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin PF_DDR4_SS_0/CCC_0/pll_inst_0:PHASE_ROTATE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

----------------------------------------------------

Clock Domain REF_CLK_0

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/pcie_apblink_inst:S_CLK

SET Register to Register

Path 1
  From: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[0]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[17]:D
  Delay (ns):              7.696
  Slack (ns):             12.196
  Arrival (ns):           10.773
  Required (ns):          22.969
  Setup (ns):              0.000
  Minimum Period (ns):     7.804
  Operating Conditions: slow_lv_ht

Path 2
  From: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[10]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[17]:D
  Delay (ns):              7.637
  Slack (ns):             12.224
  Arrival (ns):           10.745
  Required (ns):          22.969
  Setup (ns):              0.000
  Minimum Period (ns):     7.776
  Operating Conditions: slow_lv_ht

Path 3
  From: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[2]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[17]:D
  Delay (ns):              7.644
  Slack (ns):             12.236
  Arrival (ns):           10.733
  Required (ns):          22.969
  Setup (ns):              0.000
  Minimum Period (ns):     7.764
  Operating Conditions: slow_lv_ht

Path 4
  From: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[4]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[17]:D
  Delay (ns):              7.618
  Slack (ns):             12.242
  Arrival (ns):           10.727
  Required (ns):          22.969
  Setup (ns):              0.000
  Minimum Period (ns):     7.758
  Operating Conditions: slow_lv_ht

Path 5
  From: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[6]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[17]:D
  Delay (ns):              7.584
  Slack (ns):             12.276
  Arrival (ns):           10.693
  Required (ns):          22.969
  Setup (ns):              0.000
  Minimum Period (ns):     7.724
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[0]:CLK
  To: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[17]:D
  data required time                                 22.969
  data arrival time                          -       10.773
  slack                                              12.196
  ________________________________________________________
  Data arrival time calculation
  0.000                        REF_CLK_0
               +     0.000          Clock source
  0.000                        REF_CLK_0 (r)
               +     0.000          net: REF_CLK_0
  0.000                        REF_CLK_0_ibuf/U_IOPAD:PAD (r)
               +     0.609          cell: ADLIB:IOPAD_IN
  0.609                        REF_CLK_0_ibuf/U_IOPAD:Y (r)
               +     0.388          net: REF_CLK_0_ibuf/YIN
  0.997                        CLKINT_0/U0_IOBA:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  1.138                        CLKINT_0/U0_IOBA:Y (r)
               +     0.661          net: CLKINT_0/U0_IOBA_net
  1.799                        CLKINT_0/U0_GB0:A (r)
               +     0.182          cell: ADLIB:GB
  1.981                        CLKINT_0/U0_GB0:Y (r)
               +     0.428          net: CLKINT_0/U0_gbs_1
  2.409                        CLKINT_0/U0_RGB1_RGB0:A (r)
               +     0.059          cell: ADLIB:RGB
  2.468                        CLKINT_0/U0_RGB1_RGB0:Y (f)
               +     0.609          net: CLKINT_0/U0_RGB1_RGB0_rgb_net_1
  3.077                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[0]:CLK (r)
               +     0.190          cell: ADLIB:SLE
  3.267                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[0]:Q (f)
               +     0.529          net: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/MDATASEL[0]
  3.796                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/un1_SDATASELInt_17_11:B (f)
               +     0.234          cell: ADLIB:CFG4
  4.030                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/un1_SDATASELInt_17_11:Y (r)
               +     0.127          net: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/un1_SDATASELInt_17_11_Z
  4.157                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/un1_SDATASELInt_17:B (r)
               +     0.053          cell: ADLIB:CFG4
  4.210                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/un1_SDATASELInt_17:Y (r)
               +     0.132          net: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/un1_SDATASELInt_17_i
  4.342                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/un1_SDATASELInt_18:A (r)
               +     0.156          cell: ADLIB:CFG2
  4.498                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/un1_SDATASELInt_18:Y (r)
               +     0.060          net: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/un1_SDATASELInt_18_i
  4.558                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMCurrentState_RNIPT7R:B (r)
               +     0.051          cell: ADLIB:CFG3
  4.609                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMCurrentState_RNIPT7R:Y (f)
               +     0.503          net: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/defSlaveSMNextState_m
  5.112                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt_RNIIOBF1[0]:C (f)
               +     0.234          cell: ADLIB:CFG4
  5.346                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt_RNIIOBF1[0]:Y (r)
               +     1.327          net: AXItoAPB_0/N_606_i
  6.673                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_4_sqmuxa_1:D (r)
               +     0.238          cell: ADLIB:CFG4
  6.911                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_4_sqmuxa_1:Y (r)
               +     0.371          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_4_sqmuxa_1_Z
  7.282                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_rdFIFOWrData_5_sqmuxa:D (r)
               +     0.200          cell: ADLIB:CFG4
  7.482                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_rdFIFOWrData_5_sqmuxa:Y (r)
               +     0.642          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_rdFIFOWrData_5_sqmuxa_Z
  8.124                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_rdFIFOWrData_5_sqmuxa_RNISDTC:A (r)
               +     0.171          cell: ADLIB:CFG2
  8.295                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_rdFIFOWrData_5_sqmuxa_RNISDTC:Y (r)
               +     1.086          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HRDATA_m[25]
  9.381                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[17]:D (r)
               +     0.238          cell: ADLIB:CFG4
  9.619                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[17]:Y (r)
               +     0.154          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1_Z[17]
  9.773                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[17]:B (r)
               +     0.238          cell: ADLIB:CFG4
  10.011                       AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5[17]:Y (r)
               +     0.162          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_5_Z[17]
  10.173                       AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[17]:A (r)
               +     0.238          cell: ADLIB:CFG4
  10.411                       AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[17]:Y (r)
               +     0.362          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/rdFIFOWrData[17]
  10.773                       AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[17]:D (r)
                                    
  10.773                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       REF_CLK_0
               +     0.000          Clock source
  20.000                       REF_CLK_0 (r)
               +     0.000          net: REF_CLK_0
  20.000                       REF_CLK_0_ibuf/U_IOPAD:PAD (r)
               +     0.528          cell: ADLIB:IOPAD_IN
  20.528                       REF_CLK_0_ibuf/U_IOPAD:Y (r)
               +     0.353          net: REF_CLK_0_ibuf/YIN
  20.881                       CLKINT_0/U0_IOBA:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  21.003                       CLKINT_0/U0_IOBA:Y (r)
               +     0.602          net: CLKINT_0/U0_IOBA_net
  21.605                       CLKINT_0/U0_GB0:A (r)
               +     0.166          cell: ADLIB:GB
  21.771                       CLKINT_0/U0_GB0:Y (r)
               +     0.380          net: CLKINT_0/U0_gbs_1
  22.151                       CLKINT_0/U0_RGB1_RGB2:A (r)
               +     0.052          cell: ADLIB:RGB
  22.203                       CLKINT_0/U0_RGB1_RGB2:Y (f)
               +     0.550          net: CLKINT_0/U0_RGB1_RGB2_rgb_net_1
  22.753                       AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[17]:CLK (r)
               +     0.216          
  22.969                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  22.969                       AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[17]:D
                                    
  22.969                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: fmc_in[22]
  To:   system_top_0/led[0]:D
  Delay (ns):              5.463
  Arrival (ns):            5.463
  Setup (ns):              0.000
  External Setup (ns):     2.717
  Operating Conditions: slow_lv_ht

Path 2
  From: fmc_in[23]
  To:   system_top_0/led[0]:D
  Delay (ns):              5.445
  Arrival (ns):            5.445
  Setup (ns):              0.000
  External Setup (ns):     2.699
  Operating Conditions: slow_lv_ht

Path 3
  From: fmc_in[22]
  To:   system_top_0/led[1]:D
  Delay (ns):              5.403
  Arrival (ns):            5.403
  Setup (ns):              0.000
  External Setup (ns):     2.657
  Operating Conditions: slow_lv_ht

Path 4
  From: fmc_in[23]
  To:   system_top_0/led[1]:D
  Delay (ns):              5.385
  Arrival (ns):            5.385
  Setup (ns):              0.000
  External Setup (ns):     2.639
  Operating Conditions: slow_lv_ht

Path 5
  From: fmc_in[0]
  To:   system_top_0/led[0]:D
  Delay (ns):              5.373
  Arrival (ns):            5.373
  Setup (ns):              0.000
  External Setup (ns):     2.627
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: fmc_in[22]
  To: system_top_0/led[0]:D
  data required time                                    N/C
  data arrival time                          -        5.463
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        fmc_in[22] (f)
               +     0.000          net: fmc_in[22]
  0.000                        fmc_in_ibuf[22]/U_IOPAD:PAD (f)
               +     1.213          cell: ADLIB:IOPAD_IN
  1.213                        fmc_in_ibuf[22]/U_IOPAD:Y (f)
               +     0.000          net: fmc_in_ibuf[22]/YIN
  1.213                        fmc_in_ibuf[22]/U_IOIN:YIN (f)
               +     0.338          cell: ADLIB:IOIN_IB_E
  1.551                        fmc_in_ibuf[22]/U_IOIN:Y (f)
               +     2.831          net: fmc_in_c[22]
  4.382                        system_top_0/fmc_in_1_0_I_69:B (f)
               +     0.151          cell: ADLIB:ARI1_CC
  4.533                        system_top_0/fmc_in_1_0_I_69:P (f)
               +     0.017          net: NET_CC_CONFIG450
  4.550                        system_top_0/fmc_in_1_0_I_1_CC_1:P[2] (f)
               +     0.386          cell: ADLIB:CC_CONFIG
  4.936                        system_top_0/fmc_in_1_0_I_1_CC_1:CC[8] (r)
               +     0.000          net: NET_CC_CONFIG477
  4.936                        system_top_0/fmc_in_1_0_I_99_FCINST1:CC (r)
               +     0.062          cell: ADLIB:FCEND_BUFF_CC
  4.998                        system_top_0/fmc_in_1_0_I_99_FCINST1:CO (r)
               +     0.346          net: system_top_0/fmc_in_1_0_data_tmp[16]
  5.344                        system_top_0/led_4[0]:A (r)
               +     0.094          cell: ADLIB:CFG2
  5.438                        system_top_0/led_4[0]:Y (f)
               +     0.025          net: system_top_0/led_4_Z[0]
  5.463                        system_top_0/led[0]:D (f)
                                    
  5.463                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          REF_CLK_0
               +     0.000          Clock source
  N/C                          REF_CLK_0 (r)
               +     0.000          net: REF_CLK_0
  N/C                          REF_CLK_0_ibuf/U_IOPAD:PAD (r)
               +     0.528          cell: ADLIB:IOPAD_IN
  N/C                          REF_CLK_0_ibuf/U_IOPAD:Y (r)
               +     0.353          net: REF_CLK_0_ibuf/YIN
  N/C                          CLKINT_0/U0_IOBA:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  N/C                          CLKINT_0/U0_IOBA:Y (r)
               +     0.602          net: CLKINT_0/U0_IOBA_net
  N/C                          CLKINT_0:A (r)
               +     0.165          cell: ADLIB:GB
  N/C                          CLKINT_0:Y (r)
               +     0.378          net: CLKINT_0/U0_Y
  N/C                          CLKINT_0/U0_RGB1_RGB3:A (r)
               +     0.052          cell: ADLIB:RGB
  N/C                          CLKINT_0/U0_RGB1_RGB3:Y (f)
               +     0.546          net: CLKINT_0/U0_RGB1_RGB3_rgb_net_1
  N/C                          system_top_0/led[0]:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          system_top_0/led[0]:D


Operating Conditions : slow_lv_ht

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: system_top_0/test[2]:CLK
  To:   counter_out[38]
  Delay (ns):             13.415
  Arrival (ns):           16.491
  Clock to Out (ns):      16.491
  Operating Conditions: slow_lv_ht

Path 2
  From: system_top_0/test[2]:CLK
  To:   counter_out[6]
  Delay (ns):             13.190
  Arrival (ns):           16.266
  Clock to Out (ns):      16.266
  Operating Conditions: slow_lv_ht

Path 3
  From: system_top_0/test[2]:CLK
  To:   counter_out[30]
  Delay (ns):             13.022
  Arrival (ns):           16.098
  Clock to Out (ns):      16.098
  Operating Conditions: slow_lv_ht

Path 4
  From: system_top_0/test[1]:CLK
  To:   counter_out[5]
  Delay (ns):             12.539
  Arrival (ns):           15.615
  Clock to Out (ns):      15.615
  Operating Conditions: slow_lv_ht

Path 5
  From: system_top_0/test[3]:CLK
  To:   counter_out[63]
  Delay (ns):             12.384
  Arrival (ns):           15.460
  Clock to Out (ns):      15.460
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: system_top_0/test[2]:CLK
  To: counter_out[38]
  data required time                                    N/C
  data arrival time                          -       16.491
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        REF_CLK_0
               +     0.000          Clock source
  0.000                        REF_CLK_0 (r)
               +     0.000          net: REF_CLK_0
  0.000                        REF_CLK_0_ibuf/U_IOPAD:PAD (r)
               +     0.609          cell: ADLIB:IOPAD_IN
  0.609                        REF_CLK_0_ibuf/U_IOPAD:Y (r)
               +     0.388          net: REF_CLK_0_ibuf/YIN
  0.997                        CLKINT_0/U0_IOBA:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  1.138                        CLKINT_0/U0_IOBA:Y (r)
               +     0.661          net: CLKINT_0/U0_IOBA_net
  1.799                        CLKINT_0:A (r)
               +     0.182          cell: ADLIB:GB
  1.981                        CLKINT_0:Y (r)
               +     0.419          net: CLKINT_0/U0_Y
  2.400                        CLKINT_0/U0_RGB1_RGB3:A (r)
               +     0.059          cell: ADLIB:RGB
  2.459                        CLKINT_0/U0_RGB1_RGB3:Y (f)
               +     0.617          net: CLKINT_0/U0_RGB1_RGB3_rgb_net_1
  3.076                        system_top_0/test[2]:CLK (r)
               +     0.201          cell: ADLIB:SLE
  3.277                        system_top_0/test[2]:Q (r)
               +     9.257          net: counter_out_c[2]
  12.534                       counter_out_obuf[38]/U_IOTRI:D (r)
               +     0.781          cell: ADLIB:IOTRI_OB_EB
  13.315                       counter_out_obuf[38]/U_IOTRI:DOUT (r)
               +     0.000          net: counter_out_obuf[38]/DOUT
  13.315                       counter_out_obuf[38]/U_IOPAD:D (r)
               +     3.176          cell: ADLIB:IOPAD_TRI
  16.491                       counter_out_obuf[38]/U_IOPAD:PAD (r)
               +     0.000          net: counter_out[38]
  16.491                       counter_out[38] (r)
                                    
  16.491                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          REF_CLK_0
               +     0.000          Clock source
  N/C                          REF_CLK_0 (r)
                                    
  N/C                          counter_out[38] (r)


Operating Conditions : slow_lv_ht

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s2[0]:ALn
  Delay (ns):              1.849
  Slack (ns):             17.872
  Arrival (ns):            4.924
  Required (ns):          22.796
  Recovery (ns):           0.196
  Minimum Period (ns):     2.128
  Skew (ns):               0.083
  Operating Conditions: slow_lv_ht

Path 2
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounterP1/cntGray[2]:ALn
  Delay (ns):              1.849
  Slack (ns):             17.872
  Arrival (ns):            4.924
  Required (ns):          22.796
  Recovery (ns):           0.196
  Minimum Period (ns):     2.128
  Skew (ns):               0.083
  Operating Conditions: slow_lv_ht

Path 3
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounterP1/cntBinary[2]:ALn
  Delay (ns):              1.849
  Slack (ns):             17.872
  Arrival (ns):            4.924
  Required (ns):          22.796
  Recovery (ns):           0.196
  Minimum Period (ns):     2.128
  Skew (ns):               0.083
  Operating Conditions: slow_lv_ht

Path 4
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounterP1/cntBinary[0]:ALn
  Delay (ns):              1.849
  Slack (ns):             17.872
  Arrival (ns):            4.924
  Required (ns):          22.796
  Recovery (ns):           0.196
  Minimum Period (ns):     2.128
  Skew (ns):               0.083
  Operating Conditions: slow_lv_ht

Path 5
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/CDC_rdCtrl_inst/empty:ALn
  Delay (ns):              1.848
  Slack (ns):             17.873
  Arrival (ns):            4.923
  Required (ns):          22.796
  Recovery (ns):           0.196
  Minimum Period (ns):     2.127
  Skew (ns):               0.083
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s2[0]:ALn
  data required time                                 22.796
  data arrival time                          -        4.924
  slack                                              17.872
  ________________________________________________________
  Data arrival time calculation
  0.000                        REF_CLK_0
               +     0.000          Clock source
  0.000                        REF_CLK_0 (r)
               +     0.000          net: REF_CLK_0
  0.000                        REF_CLK_0_ibuf/U_IOPAD:PAD (r)
               +     0.609          cell: ADLIB:IOPAD_IN
  0.609                        REF_CLK_0_ibuf/U_IOPAD:Y (r)
               +     0.388          net: REF_CLK_0_ibuf/YIN
  0.997                        CLKINT_0/U0_IOBA:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  1.138                        CLKINT_0/U0_IOBA:Y (r)
               +     0.661          net: CLKINT_0/U0_IOBA_net
  1.799                        CLKINT_0/U0_GB0:A (r)
               +     0.182          cell: ADLIB:GB
  1.981                        CLKINT_0/U0_GB0:Y (r)
               +     0.424          net: CLKINT_0/U0_gbs_1
  2.405                        CLKINT_0/U0_RGB1_RGB1:A (r)
               +     0.059          cell: ADLIB:RGB
  2.464                        CLKINT_0/U0_RGB1_RGB1:Y (f)
               +     0.611          net: CLKINT_0/U0_RGB1_RGB1_rgb_net_1
  3.075                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK (r)
               +     0.201          cell: ADLIB:SLE
  3.276                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:Q (r)
               +     1.648          net: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/sysReset
  4.924                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s2[0]:ALn (r)
                                    
  4.924                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       REF_CLK_0
               +     0.000          Clock source
  20.000                       REF_CLK_0 (r)
               +     0.000          net: REF_CLK_0
  20.000                       REF_CLK_0_ibuf/U_IOPAD:PAD (r)
               +     0.528          cell: ADLIB:IOPAD_IN
  20.528                       REF_CLK_0_ibuf/U_IOPAD:Y (r)
               +     0.353          net: REF_CLK_0_ibuf/YIN
  20.881                       CLKINT_0/U0_IOBA:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  21.003                       CLKINT_0/U0_IOBA:Y (r)
               +     0.602          net: CLKINT_0/U0_IOBA_net
  21.605                       CLKINT_0/U0_GB0:A (r)
               +     0.166          cell: ADLIB:GB
  21.771                       CLKINT_0/U0_GB0:Y (r)
               +     0.386          net: CLKINT_0/U0_gbs_1
  22.157                       CLKINT_0/U0_RGB1:A (r)
               +     0.052          cell: ADLIB:RGB
  22.209                       CLKINT_0/U0_RGB1:Y (f)
               +     0.567          net: CLKINT_0_Y
  22.776                       AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s2[0]:CLK (r)
               +     0.216          
  22.992                       clock reconvergence pessimism
               -     0.196          Library recovery time: ADLIB:SLE
  22.796                       AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s2[0]:ALn
                                    
  22.796                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to REF_CLK_0

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to REF_CLK_0

----------------------------------------------------

Clock Domain REF_CLK_PAD_P

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

