{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1521235002619 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521235002619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 16 17:16:42 2018 " "Processing started: Fri Mar 16 17:16:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521235002619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1521235002619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off phase2 -c phase2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off phase2 -c phase2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1521235002619 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1521235003049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orgate_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orgate_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 orGate_tb-behaviour " "Found design unit 1: orGate_tb-behaviour" {  } { { "orGate_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/orGate_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521235003572 ""} { "Info" "ISGN_ENTITY_NAME" "1 orGate_tb " "Found entity 1: orGate_tb" {  } { { "orGate_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/orGate_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521235003572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521235003572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 orGate-behaviour " "Found design unit 1: orGate-behaviour" {  } { { "orGate.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/orGate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521235003575 ""} { "Info" "ISGN_ENTITY_NAME" "1 orGate " "Found entity 1: orGate" {  } { { "orGate.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/orGate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521235003575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521235003575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder32bits-behavioural " "Found design unit 1: encoder32bits-behavioural" {  } { { "encoder32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/encoder32bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521235003578 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder32bits " "Found entity 1: encoder32bits" {  } { { "encoder32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/encoder32bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521235003578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521235003578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andgate_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andGate_tb-behaviour " "Found design unit 1: andGate_tb-behaviour" {  } { { "andGate_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521235003581 ""} { "Info" "ISGN_ENTITY_NAME" "1 andGate_tb " "Found entity 1: andGate_tb" {  } { { "andGate_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521235003581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521235003581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andGate-behaviour " "Found design unit 1: andGate-behaviour" {  } { { "andGate.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521235003584 ""} { "Info" "ISGN_ENTITY_NAME" "1 andGate " "Found entity 1: andGate" {  } { { "andGate.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521235003584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521235003584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_32-arc " "Found design unit 1: reg_32-arc" {  } { { "reg_32.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521235003587 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_32 " "Found entity 1: reg_32" {  } { { "reg_32.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521235003587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521235003587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexermdr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexermdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexerMDR-behaviour " "Found design unit 1: multiplexerMDR-behaviour" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521235003590 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexerMDR " "Found entity 1: multiplexerMDR" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521235003590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521235003590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "ram.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/ram.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521235003594 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521235003594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521235003594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectandencodelogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selectandencodelogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selectAndEncodeLogic-behaviour " "Found design unit 1: selectAndEncodeLogic-behaviour" {  } { { "selectAndEncodeLogic.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeLogic.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521235003597 ""} { "Info" "ISGN_ENTITY_NAME" "1 selectAndEncodeLogic " "Found entity 1: selectAndEncodeLogic" {  } { { "selectAndEncodeLogic.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521235003597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521235003597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder16bits-behavioural " "Found design unit 1: decoder16bits-behavioural" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521235003601 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder16bits " "Found entity 1: decoder16bits" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521235003601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521235003601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectandencodesubcomponent1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selectandencodesubcomponent1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selectAndEncodeSubComponent1-behaviour " "Found design unit 1: selectAndEncodeSubComponent1-behaviour" {  } { { "selectAndEncodeSubComponent1.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521235003604 ""} { "Info" "ISGN_ENTITY_NAME" "1 selectAndEncodeSubComponent1 " "Found entity 1: selectAndEncodeSubComponent1" {  } { { "selectAndEncodeSubComponent1.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521235003604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521235003604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectandencodesubcomponent2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selectandencodesubcomponent2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selectAndEncodeSubComponent2-behaviour " "Found design unit 1: selectAndEncodeSubComponent2-behaviour" {  } { { "selectAndEncodeSubComponent2.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521235003608 ""} { "Info" "ISGN_ENTITY_NAME" "1 selectAndEncodeSubComponent2 " "Found entity 1: selectAndEncodeSubComponent2" {  } { { "selectAndEncodeSubComponent2.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521235003608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521235003608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectencode_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selectencode_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selectEncode_tb-behaviour " "Found design unit 1: selectEncode_tb-behaviour" {  } { { "selectEncode_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectEncode_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521235003611 ""} { "Info" "ISGN_ENTITY_NAME" "1 selectEncode_tb " "Found entity 1: selectEncode_tb" {  } { { "selectEncode_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectEncode_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521235003611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521235003611 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "selectAndEncodeLogic " "Elaborating entity \"selectAndEncodeLogic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1521235003656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selectAndEncodeSubComponent1 selectAndEncodeSubComponent1:U0 " "Elaborating entity \"selectAndEncodeSubComponent1\" for hierarchy \"selectAndEncodeSubComponent1:U0\"" {  } { { "selectAndEncodeLogic.vhd" "U0" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeLogic.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521235003660 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] selectAndEncodeSubComponent1.vhd(14) " "Inferred latch for \"output\[0\]\" at selectAndEncodeSubComponent1.vhd(14)" {  } { { "selectAndEncodeSubComponent1.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521235003661 "|selectAndEncodeLogic|selectAndEncodeSubComponent1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] selectAndEncodeSubComponent1.vhd(14) " "Inferred latch for \"output\[1\]\" at selectAndEncodeSubComponent1.vhd(14)" {  } { { "selectAndEncodeSubComponent1.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521235003661 "|selectAndEncodeLogic|selectAndEncodeSubComponent1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] selectAndEncodeSubComponent1.vhd(14) " "Inferred latch for \"output\[2\]\" at selectAndEncodeSubComponent1.vhd(14)" {  } { { "selectAndEncodeSubComponent1.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521235003661 "|selectAndEncodeLogic|selectAndEncodeSubComponent1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] selectAndEncodeSubComponent1.vhd(14) " "Inferred latch for \"output\[3\]\" at selectAndEncodeSubComponent1.vhd(14)" {  } { { "selectAndEncodeSubComponent1.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521235003661 "|selectAndEncodeLogic|selectAndEncodeSubComponent1:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder16bits decoder16bits:U1 " "Elaborating entity \"decoder16bits\" for hierarchy \"decoder16bits:U1\"" {  } { { "selectAndEncodeLogic.vhd" "U1" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeLogic.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521235003663 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] decoder16bits.vhd(16) " "Inferred latch for \"output\[0\]\" at decoder16bits.vhd(16)" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521235003664 "|selectAndEncodeLogic|decoder16bits:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] decoder16bits.vhd(16) " "Inferred latch for \"output\[1\]\" at decoder16bits.vhd(16)" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521235003664 "|selectAndEncodeLogic|decoder16bits:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] decoder16bits.vhd(16) " "Inferred latch for \"output\[2\]\" at decoder16bits.vhd(16)" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521235003664 "|selectAndEncodeLogic|decoder16bits:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] decoder16bits.vhd(16) " "Inferred latch for \"output\[3\]\" at decoder16bits.vhd(16)" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521235003665 "|selectAndEncodeLogic|decoder16bits:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] decoder16bits.vhd(16) " "Inferred latch for \"output\[4\]\" at decoder16bits.vhd(16)" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521235003665 "|selectAndEncodeLogic|decoder16bits:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] decoder16bits.vhd(16) " "Inferred latch for \"output\[5\]\" at decoder16bits.vhd(16)" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521235003665 "|selectAndEncodeLogic|decoder16bits:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] decoder16bits.vhd(16) " "Inferred latch for \"output\[6\]\" at decoder16bits.vhd(16)" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521235003665 "|selectAndEncodeLogic|decoder16bits:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] decoder16bits.vhd(16) " "Inferred latch for \"output\[7\]\" at decoder16bits.vhd(16)" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521235003665 "|selectAndEncodeLogic|decoder16bits:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] decoder16bits.vhd(16) " "Inferred latch for \"output\[8\]\" at decoder16bits.vhd(16)" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521235003665 "|selectAndEncodeLogic|decoder16bits:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] decoder16bits.vhd(16) " "Inferred latch for \"output\[9\]\" at decoder16bits.vhd(16)" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521235003665 "|selectAndEncodeLogic|decoder16bits:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[10\] decoder16bits.vhd(16) " "Inferred latch for \"output\[10\]\" at decoder16bits.vhd(16)" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521235003665 "|selectAndEncodeLogic|decoder16bits:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[11\] decoder16bits.vhd(16) " "Inferred latch for \"output\[11\]\" at decoder16bits.vhd(16)" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521235003665 "|selectAndEncodeLogic|decoder16bits:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[12\] decoder16bits.vhd(16) " "Inferred latch for \"output\[12\]\" at decoder16bits.vhd(16)" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521235003665 "|selectAndEncodeLogic|decoder16bits:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[13\] decoder16bits.vhd(16) " "Inferred latch for \"output\[13\]\" at decoder16bits.vhd(16)" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521235003665 "|selectAndEncodeLogic|decoder16bits:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[14\] decoder16bits.vhd(16) " "Inferred latch for \"output\[14\]\" at decoder16bits.vhd(16)" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521235003665 "|selectAndEncodeLogic|decoder16bits:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[15\] decoder16bits.vhd(16) " "Inferred latch for \"output\[15\]\" at decoder16bits.vhd(16)" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521235003665 "|selectAndEncodeLogic|decoder16bits:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selectAndEncodeSubComponent2 selectAndEncodeSubComponent2:U2 " "Elaborating entity \"selectAndEncodeSubComponent2\" for hierarchy \"selectAndEncodeSubComponent2:U2\"" {  } { { "selectAndEncodeLogic.vhd" "U2" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeLogic.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521235003668 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "C_sign_extended selectAndEncodeSubComponent2.vhd(8) " "VHDL Signal Declaration warning at selectAndEncodeSubComponent2.vhd(8): used implicit default value for signal \"C_sign_extended\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "selectAndEncodeSubComponent2.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent2.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1521235003669 "|selectAndEncodeLogic|selectAndEncodeSubComponent2:U2"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "540 " "Peak virtual memory: 540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521235003813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 16 17:16:43 2018 " "Processing ended: Fri Mar 16 17:16:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521235003813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521235003813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521235003813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1521235003813 ""}
