+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128

----------------------------------------------------------------------------- 
heFFTe performance test
----------------------------------------------------------------------------- 
Backend:   fftw
Size:      128x128x128
MPI ranks:  256
Grids: (4, 8, 8)  (1, 16, 16)  (16, 1, 16)  (16, 16, 1)  (4, 8, 8)  
Time per run: 0.00309842 (s)
Performance:  71.0689 GFlops/s
Memory usage: 0MB/rank
Tolerance:    0.0005
Max error:    8.37725e-07

Application 28483616 resources: utime ~157s, stime ~80s, Rss ~45324, inblocks ~420890, outblocks ~80
