<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SystemZInstrInfo.h source code [llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::SystemZII::Branch,llvm::SystemZII::BranchType,llvm::SystemZII::FusedCompareType,llvm::SystemZInstrInfo "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>SystemZ</a>/<a href='SystemZInstrInfo.h.html'>SystemZInstrInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- SystemZInstrInfo.h - SystemZ instruction information ----*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the SystemZ implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_SYSTEMZ_SYSTEMZINSTRINFO_H">LLVM_LIB_TARGET_SYSTEMZ_SYSTEMZINSTRINFO_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_SYSTEMZ_SYSTEMZINSTRINFO_H" data-ref="_M/LLVM_LIB_TARGET_SYSTEMZ_SYSTEMZINSTRINFO_H">LLVM_LIB_TARGET_SYSTEMZ_SYSTEMZINSTRINFO_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="SystemZ.h.html">"SystemZ.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="SystemZRegisterInfo.h.html">"SystemZRegisterInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_HEADER" data-ref="_M/GET_INSTRINFO_HEADER">GET_INSTRINFO_HEADER</dfn></u></td></tr>
<tr><th id="26">26</th><td><u>#include <span class='error' title="&apos;SystemZGenInstrInfo.inc&apos; file not found">"SystemZGenInstrInfo.inc"</span></u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><b>class</b> <a class="type" href="SystemZSubtarget.h.html#llvm::SystemZSubtarget" title='llvm::SystemZSubtarget' data-ref="llvm::SystemZSubtarget" id="llvm::SystemZSubtarget">SystemZSubtarget</a>;</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><b>namespace</b> <span class="namespace">SystemZII</span> {</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><b>enum</b> {</td></tr>
<tr><th id="35">35</th><td>  <i>// See comments in SystemZInstrFormats.td.</i></td></tr>
<tr><th id="36">36</th><td>  <dfn class="enum" id="llvm::SystemZII::SimpleBDXLoad" title='llvm::SystemZII::SimpleBDXLoad' data-ref="llvm::SystemZII::SimpleBDXLoad">SimpleBDXLoad</dfn>          = (<var>1</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="37">37</th><td>  <dfn class="enum" id="llvm::SystemZII::SimpleBDXStore" title='llvm::SystemZII::SimpleBDXStore' data-ref="llvm::SystemZII::SimpleBDXStore">SimpleBDXStore</dfn>         = (<var>1</var> &lt;&lt; <var>1</var>),</td></tr>
<tr><th id="38">38</th><td>  <dfn class="enum" id="llvm::SystemZII::Has20BitOffset" title='llvm::SystemZII::Has20BitOffset' data-ref="llvm::SystemZII::Has20BitOffset">Has20BitOffset</dfn>         = (<var>1</var> &lt;&lt; <var>2</var>),</td></tr>
<tr><th id="39">39</th><td>  <dfn class="enum" id="llvm::SystemZII::HasIndex" title='llvm::SystemZII::HasIndex' data-ref="llvm::SystemZII::HasIndex">HasIndex</dfn>               = (<var>1</var> &lt;&lt; <var>3</var>),</td></tr>
<tr><th id="40">40</th><td>  <dfn class="enum" id="llvm::SystemZII::Is128Bit" title='llvm::SystemZII::Is128Bit' data-ref="llvm::SystemZII::Is128Bit">Is128Bit</dfn>               = (<var>1</var> &lt;&lt; <var>4</var>),</td></tr>
<tr><th id="41">41</th><td>  <dfn class="enum" id="llvm::SystemZII::AccessSizeMask" title='llvm::SystemZII::AccessSizeMask' data-ref="llvm::SystemZII::AccessSizeMask">AccessSizeMask</dfn>         = (<var>31</var> &lt;&lt; <var>5</var>),</td></tr>
<tr><th id="42">42</th><td>  <dfn class="enum" id="llvm::SystemZII::AccessSizeShift" title='llvm::SystemZII::AccessSizeShift' data-ref="llvm::SystemZII::AccessSizeShift">AccessSizeShift</dfn>        = <var>5</var>,</td></tr>
<tr><th id="43">43</th><td>  <dfn class="enum" id="llvm::SystemZII::CCValuesMask" title='llvm::SystemZII::CCValuesMask' data-ref="llvm::SystemZII::CCValuesMask">CCValuesMask</dfn>           = (<var>15</var> &lt;&lt; <var>10</var>),</td></tr>
<tr><th id="44">44</th><td>  <dfn class="enum" id="llvm::SystemZII::CCValuesShift" title='llvm::SystemZII::CCValuesShift' data-ref="llvm::SystemZII::CCValuesShift">CCValuesShift</dfn>          = <var>10</var>,</td></tr>
<tr><th id="45">45</th><td>  <dfn class="enum" id="llvm::SystemZII::CompareZeroCCMaskMask" title='llvm::SystemZII::CompareZeroCCMaskMask' data-ref="llvm::SystemZII::CompareZeroCCMaskMask">CompareZeroCCMaskMask</dfn>  = (<var>15</var> &lt;&lt; <var>14</var>),</td></tr>
<tr><th id="46">46</th><td>  <dfn class="enum" id="llvm::SystemZII::CompareZeroCCMaskShift" title='llvm::SystemZII::CompareZeroCCMaskShift' data-ref="llvm::SystemZII::CompareZeroCCMaskShift">CompareZeroCCMaskShift</dfn> = <var>14</var>,</td></tr>
<tr><th id="47">47</th><td>  <dfn class="enum" id="llvm::SystemZII::CCMaskFirst" title='llvm::SystemZII::CCMaskFirst' data-ref="llvm::SystemZII::CCMaskFirst">CCMaskFirst</dfn>            = (<var>1</var> &lt;&lt; <var>18</var>),</td></tr>
<tr><th id="48">48</th><td>  <dfn class="enum" id="llvm::SystemZII::CCMaskLast" title='llvm::SystemZII::CCMaskLast' data-ref="llvm::SystemZII::CCMaskLast">CCMaskLast</dfn>             = (<var>1</var> &lt;&lt; <var>19</var>),</td></tr>
<tr><th id="49">49</th><td>  <dfn class="enum" id="llvm::SystemZII::IsLogical" title='llvm::SystemZII::IsLogical' data-ref="llvm::SystemZII::IsLogical">IsLogical</dfn>              = (<var>1</var> &lt;&lt; <var>20</var>)</td></tr>
<tr><th id="50">50</th><td>};</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><em>static</em> <b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm9SystemZIIL13getAccessSizeEj" title='llvm::SystemZII::getAccessSize' data-ref="_ZN4llvm9SystemZIIL13getAccessSizeEj">getAccessSize</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col5 decl" id="55Flags" title='Flags' data-type='unsigned int' data-ref="55Flags">Flags</dfn>) {</td></tr>
<tr><th id="53">53</th><td>  <b>return</b> (<a class="local col5 ref" href="#55Flags" title='Flags' data-ref="55Flags">Flags</a> &amp; <a class="enum" href="#llvm::SystemZII::AccessSizeMask" title='llvm::SystemZII::AccessSizeMask' data-ref="llvm::SystemZII::AccessSizeMask">AccessSizeMask</a>) &gt;&gt; <a class="enum" href="#llvm::SystemZII::AccessSizeShift" title='llvm::SystemZII::AccessSizeShift' data-ref="llvm::SystemZII::AccessSizeShift">AccessSizeShift</a>;</td></tr>
<tr><th id="54">54</th><td>}</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><em>static</em> <b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm9SystemZIIL11getCCValuesEj" title='llvm::SystemZII::getCCValues' data-ref="_ZN4llvm9SystemZIIL11getCCValuesEj">getCCValues</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col6 decl" id="56Flags" title='Flags' data-type='unsigned int' data-ref="56Flags">Flags</dfn>) {</td></tr>
<tr><th id="57">57</th><td>  <b>return</b> (<a class="local col6 ref" href="#56Flags" title='Flags' data-ref="56Flags">Flags</a> &amp; <a class="enum" href="#llvm::SystemZII::CCValuesMask" title='llvm::SystemZII::CCValuesMask' data-ref="llvm::SystemZII::CCValuesMask">CCValuesMask</a>) &gt;&gt; <a class="enum" href="#llvm::SystemZII::CCValuesShift" title='llvm::SystemZII::CCValuesShift' data-ref="llvm::SystemZII::CCValuesShift">CCValuesShift</a>;</td></tr>
<tr><th id="58">58</th><td>}</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><em>static</em> <b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm9SystemZIIL20getCompareZeroCCMaskEj" title='llvm::SystemZII::getCompareZeroCCMask' data-ref="_ZN4llvm9SystemZIIL20getCompareZeroCCMaskEj">getCompareZeroCCMask</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col7 decl" id="57Flags" title='Flags' data-type='unsigned int' data-ref="57Flags">Flags</dfn>) {</td></tr>
<tr><th id="61">61</th><td>  <b>return</b> (<a class="local col7 ref" href="#57Flags" title='Flags' data-ref="57Flags">Flags</a> &amp; <a class="enum" href="#llvm::SystemZII::CompareZeroCCMaskMask" title='llvm::SystemZII::CompareZeroCCMaskMask' data-ref="llvm::SystemZII::CompareZeroCCMaskMask">CompareZeroCCMaskMask</a>) &gt;&gt; <a class="enum" href="#llvm::SystemZII::CompareZeroCCMaskShift" title='llvm::SystemZII::CompareZeroCCMaskShift' data-ref="llvm::SystemZII::CompareZeroCCMaskShift">CompareZeroCCMaskShift</a>;</td></tr>
<tr><th id="62">62</th><td>}</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><i>// SystemZ MachineOperand target flags.</i></td></tr>
<tr><th id="65">65</th><td><b>enum</b> {</td></tr>
<tr><th id="66">66</th><td>  <i>// Masks out the bits for the access model.</i></td></tr>
<tr><th id="67">67</th><td>  <dfn class="enum" id="llvm::SystemZII::MO_SYMBOL_MODIFIER" title='llvm::SystemZII::MO_SYMBOL_MODIFIER' data-ref="llvm::SystemZII::MO_SYMBOL_MODIFIER">MO_SYMBOL_MODIFIER</dfn> = (<var>3</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>  <i>// @GOT (aka @GOTENT)</i></td></tr>
<tr><th id="70">70</th><td>  <dfn class="enum" id="llvm::SystemZII::MO_GOT" title='llvm::SystemZII::MO_GOT' data-ref="llvm::SystemZII::MO_GOT">MO_GOT</dfn> = (<var>1</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>  <i>// @INDNTPOFF</i></td></tr>
<tr><th id="73">73</th><td>  <dfn class="enum" id="llvm::SystemZII::MO_INDNTPOFF" title='llvm::SystemZII::MO_INDNTPOFF' data-ref="llvm::SystemZII::MO_INDNTPOFF">MO_INDNTPOFF</dfn> = (<var>2</var> &lt;&lt; <var>0</var>)</td></tr>
<tr><th id="74">74</th><td>};</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><i>// Classifies a branch.</i></td></tr>
<tr><th id="77">77</th><td><b>enum</b> <dfn class="type def" id="llvm::SystemZII::BranchType" title='llvm::SystemZII::BranchType' data-ref="llvm::SystemZII::BranchType">BranchType</dfn> {</td></tr>
<tr><th id="78">78</th><td>  <i>// An instruction that branches on the current value of CC.</i></td></tr>
<tr><th id="79">79</th><td>  <dfn class="enum" id="llvm::SystemZII::BranchType::BranchNormal" title='llvm::SystemZII::BranchType::BranchNormal' data-ref="llvm::SystemZII::BranchType::BranchNormal">BranchNormal</dfn>,</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>  <i>// An instruction that peforms a 32-bit signed comparison and branches</i></td></tr>
<tr><th id="82">82</th><td><i>  // on the result.</i></td></tr>
<tr><th id="83">83</th><td>  <dfn class="enum" id="llvm::SystemZII::BranchType::BranchC" title='llvm::SystemZII::BranchType::BranchC' data-ref="llvm::SystemZII::BranchType::BranchC">BranchC</dfn>,</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>  <i>// An instruction that peforms a 32-bit unsigned comparison and branches</i></td></tr>
<tr><th id="86">86</th><td><i>  // on the result.</i></td></tr>
<tr><th id="87">87</th><td>  <dfn class="enum" id="llvm::SystemZII::BranchType::BranchCL" title='llvm::SystemZII::BranchType::BranchCL' data-ref="llvm::SystemZII::BranchType::BranchCL">BranchCL</dfn>,</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>  <i>// An instruction that peforms a 64-bit signed comparison and branches</i></td></tr>
<tr><th id="90">90</th><td><i>  // on the result.</i></td></tr>
<tr><th id="91">91</th><td>  <dfn class="enum" id="llvm::SystemZII::BranchType::BranchCG" title='llvm::SystemZII::BranchType::BranchCG' data-ref="llvm::SystemZII::BranchType::BranchCG">BranchCG</dfn>,</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>  <i>// An instruction that peforms a 64-bit unsigned comparison and branches</i></td></tr>
<tr><th id="94">94</th><td><i>  // on the result.</i></td></tr>
<tr><th id="95">95</th><td>  <dfn class="enum" id="llvm::SystemZII::BranchType::BranchCLG" title='llvm::SystemZII::BranchType::BranchCLG' data-ref="llvm::SystemZII::BranchType::BranchCLG">BranchCLG</dfn>,</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>  <i>// An instruction that decrements a 32-bit register and branches if</i></td></tr>
<tr><th id="98">98</th><td><i>  // the result is nonzero.</i></td></tr>
<tr><th id="99">99</th><td>  <dfn class="enum" id="llvm::SystemZII::BranchType::BranchCT" title='llvm::SystemZII::BranchType::BranchCT' data-ref="llvm::SystemZII::BranchType::BranchCT">BranchCT</dfn>,</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>  <i>// An instruction that decrements a 64-bit register and branches if</i></td></tr>
<tr><th id="102">102</th><td><i>  // the result is nonzero.</i></td></tr>
<tr><th id="103">103</th><td>  <dfn class="enum" id="llvm::SystemZII::BranchType::BranchCTG" title='llvm::SystemZII::BranchType::BranchCTG' data-ref="llvm::SystemZII::BranchType::BranchCTG">BranchCTG</dfn></td></tr>
<tr><th id="104">104</th><td>};</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><i>// Information about a branch instruction.</i></td></tr>
<tr><th id="107">107</th><td><b>struct</b> <dfn class="type def" id="llvm::SystemZII::Branch" title='llvm::SystemZII::Branch' data-ref="llvm::SystemZII::Branch">Branch</dfn> {</td></tr>
<tr><th id="108">108</th><td>  <i>// The type of the branch.</i></td></tr>
<tr><th id="109">109</th><td>  <a class="type" href="#llvm::SystemZII::BranchType" title='llvm::SystemZII::BranchType' data-ref="llvm::SystemZII::BranchType">BranchType</a> <dfn class="decl" id="llvm::SystemZII::Branch::Type" title='llvm::SystemZII::Branch::Type' data-ref="llvm::SystemZII::Branch::Type">Type</dfn>;</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>  <i>// CCMASK_&lt;N&gt; is set if CC might be equal to N.</i></td></tr>
<tr><th id="112">112</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SystemZII::Branch::CCValid" title='llvm::SystemZII::Branch::CCValid' data-ref="llvm::SystemZII::Branch::CCValid">CCValid</dfn>;</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>  <i>// CCMASK_&lt;N&gt; is set if the branch should be taken when CC == N.</i></td></tr>
<tr><th id="115">115</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SystemZII::Branch::CCMask" title='llvm::SystemZII::Branch::CCMask' data-ref="llvm::SystemZII::Branch::CCMask">CCMask</dfn>;</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>  <i>// The target of the branch.</i></td></tr>
<tr><th id="118">118</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="decl" id="llvm::SystemZII::Branch::Target" title='llvm::SystemZII::Branch::Target' data-ref="llvm::SystemZII::Branch::Target">Target</dfn>;</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>  <dfn class="decl def" id="_ZN4llvm9SystemZII6BranchC1ENS0_10BranchTypeEjjPKNS_14MachineOperandE" title='llvm::SystemZII::Branch::Branch' data-ref="_ZN4llvm9SystemZII6BranchC1ENS0_10BranchTypeEjjPKNS_14MachineOperandE">Branch</dfn>(<a class="type" href="#llvm::SystemZII::BranchType" title='llvm::SystemZII::BranchType' data-ref="llvm::SystemZII::BranchType">BranchType</a> <dfn class="local col8 decl" id="58type" title='type' data-type='llvm::SystemZII::BranchType' data-ref="58type">type</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="59ccValid" title='ccValid' data-type='unsigned int' data-ref="59ccValid">ccValid</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="60ccMask" title='ccMask' data-type='unsigned int' data-ref="60ccMask">ccMask</dfn>,</td></tr>
<tr><th id="121">121</th><td>         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col1 decl" id="61target" title='target' data-type='const llvm::MachineOperand *' data-ref="61target">target</dfn>)</td></tr>
<tr><th id="122">122</th><td>    : <a class="member" href="#llvm::SystemZII::Branch::Type" title='llvm::SystemZII::Branch::Type' data-ref="llvm::SystemZII::Branch::Type">Type</a>(<a class="local col8 ref" href="#58type" title='type' data-ref="58type">type</a>), <a class="member" href="#llvm::SystemZII::Branch::CCValid" title='llvm::SystemZII::Branch::CCValid' data-ref="llvm::SystemZII::Branch::CCValid">CCValid</a>(<a class="local col9 ref" href="#59ccValid" title='ccValid' data-ref="59ccValid">ccValid</a>), <a class="member" href="#llvm::SystemZII::Branch::CCMask" title='llvm::SystemZII::Branch::CCMask' data-ref="llvm::SystemZII::Branch::CCMask">CCMask</a>(<a class="local col0 ref" href="#60ccMask" title='ccMask' data-ref="60ccMask">ccMask</a>), <a class="member" href="#llvm::SystemZII::Branch::Target" title='llvm::SystemZII::Branch::Target' data-ref="llvm::SystemZII::Branch::Target">Target</a>(<a class="local col1 ref" href="#61target" title='target' data-ref="61target">target</a>) {}</td></tr>
<tr><th id="123">123</th><td>};</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><i>// Kinds of fused compares in compare-and-* instructions.  Together with type</i></td></tr>
<tr><th id="126">126</th><td><i>// of the converted compare, this identifies the compare-and-*</i></td></tr>
<tr><th id="127">127</th><td><i>// instruction.</i></td></tr>
<tr><th id="128">128</th><td><b>enum</b> <dfn class="type def" id="llvm::SystemZII::FusedCompareType" title='llvm::SystemZII::FusedCompareType' data-ref="llvm::SystemZII::FusedCompareType">FusedCompareType</dfn> {</td></tr>
<tr><th id="129">129</th><td>  <i>// Relative branch - CRJ etc.</i></td></tr>
<tr><th id="130">130</th><td>  <dfn class="enum" id="llvm::SystemZII::FusedCompareType::CompareAndBranch" title='llvm::SystemZII::FusedCompareType::CompareAndBranch' data-ref="llvm::SystemZII::FusedCompareType::CompareAndBranch">CompareAndBranch</dfn>,</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>  <i>// Indirect branch, used for return - CRBReturn etc.</i></td></tr>
<tr><th id="133">133</th><td>  <dfn class="enum" id="llvm::SystemZII::FusedCompareType::CompareAndReturn" title='llvm::SystemZII::FusedCompareType::CompareAndReturn' data-ref="llvm::SystemZII::FusedCompareType::CompareAndReturn">CompareAndReturn</dfn>,</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <i>// Indirect branch, used for sibcall - CRBCall etc.</i></td></tr>
<tr><th id="136">136</th><td>  <dfn class="enum" id="llvm::SystemZII::FusedCompareType::CompareAndSibcall" title='llvm::SystemZII::FusedCompareType::CompareAndSibcall' data-ref="llvm::SystemZII::FusedCompareType::CompareAndSibcall">CompareAndSibcall</dfn>,</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>  <i>// Trap</i></td></tr>
<tr><th id="139">139</th><td>  <dfn class="enum" id="llvm::SystemZII::FusedCompareType::CompareAndTrap" title='llvm::SystemZII::FusedCompareType::CompareAndTrap' data-ref="llvm::SystemZII::FusedCompareType::CompareAndTrap">CompareAndTrap</dfn></td></tr>
<tr><th id="140">140</th><td>};</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>} <i>// end namespace SystemZII</i></td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><b>namespace</b> <span class="namespace">SystemZ</span> {</td></tr>
<tr><th id="145">145</th><td><em>int</em> <dfn class="decl" id="_ZN4llvm7SystemZ19getTwoOperandOpcodeEt" title='llvm::SystemZ::getTwoOperandOpcode' data-ref="_ZN4llvm7SystemZ19getTwoOperandOpcodeEt">getTwoOperandOpcode</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="62Opcode" title='Opcode' data-type='uint16_t' data-ref="62Opcode">Opcode</dfn>);</td></tr>
<tr><th id="146">146</th><td><em>int</em> <dfn class="decl" id="_ZN4llvm7SystemZ18getTargetMemOpcodeEt" title='llvm::SystemZ::getTargetMemOpcode' data-ref="_ZN4llvm7SystemZ18getTargetMemOpcodeEt">getTargetMemOpcode</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="63Opcode" title='Opcode' data-type='uint16_t' data-ref="63Opcode">Opcode</dfn>);</td></tr>
<tr><th id="147">147</th><td>}</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><b>class</b> <dfn class="type def" id="llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</dfn> : <b>public</b> SystemZGenInstrInfo {</td></tr>
<tr><th id="150">150</th><td>  <em>const</em> <a class="type" href="SystemZRegisterInfo.h.html#llvm::SystemZRegisterInfo" title='llvm::SystemZRegisterInfo' data-ref="llvm::SystemZRegisterInfo">SystemZRegisterInfo</a> <dfn class="decl" id="llvm::SystemZInstrInfo::RI" title='llvm::SystemZInstrInfo::RI' data-ref="llvm::SystemZInstrInfo::RI">RI</dfn>;</td></tr>
<tr><th id="151">151</th><td>  <a class="type" href="SystemZSubtarget.h.html#llvm::SystemZSubtarget" title='llvm::SystemZSubtarget' data-ref="llvm::SystemZSubtarget">SystemZSubtarget</a> &amp;<dfn class="decl" id="llvm::SystemZInstrInfo::STI" title='llvm::SystemZInstrInfo::STI' data-ref="llvm::SystemZInstrInfo::STI">STI</dfn>;</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo9splitMoveENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::SystemZInstrInfo::splitMove' data-ref="_ZNK4llvm16SystemZInstrInfo9splitMoveENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">splitMove</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="64MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="64MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="65NewOpcode" title='NewOpcode' data-type='unsigned int' data-ref="65NewOpcode">NewOpcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="154">154</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo16splitAdjDynAllocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::SystemZInstrInfo::splitAdjDynAlloc' data-ref="_ZNK4llvm16SystemZInstrInfo16splitAdjDynAllocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">splitAdjDynAlloc</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="66MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="66MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="155">155</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo14expandRIPseudoERNS_12MachineInstrEjjb" title='llvm::SystemZInstrInfo::expandRIPseudo' data-ref="_ZNK4llvm16SystemZInstrInfo14expandRIPseudoERNS_12MachineInstrEjjb">expandRIPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="67MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="67MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="68LowOpcode" title='LowOpcode' data-type='unsigned int' data-ref="68LowOpcode">LowOpcode</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="69HighOpcode" title='HighOpcode' data-type='unsigned int' data-ref="69HighOpcode">HighOpcode</dfn>,</td></tr>
<tr><th id="156">156</th><td>                      <em>bool</em> <dfn class="local col0 decl" id="70ConvertHigh" title='ConvertHigh' data-type='bool' data-ref="70ConvertHigh">ConvertHigh</dfn>) <em>const</em>;</td></tr>
<tr><th id="157">157</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo15expandRIEPseudoERNS_12MachineInstrEjjj" title='llvm::SystemZInstrInfo::expandRIEPseudo' data-ref="_ZNK4llvm16SystemZInstrInfo15expandRIEPseudoERNS_12MachineInstrEjjj">expandRIEPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="71MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="71MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="72LowOpcode" title='LowOpcode' data-type='unsigned int' data-ref="72LowOpcode">LowOpcode</dfn>,</td></tr>
<tr><th id="158">158</th><td>                       <em>unsigned</em> <dfn class="local col3 decl" id="73LowOpcodeK" title='LowOpcodeK' data-type='unsigned int' data-ref="73LowOpcodeK">LowOpcodeK</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="74HighOpcode" title='HighOpcode' data-type='unsigned int' data-ref="74HighOpcode">HighOpcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="159">159</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo15expandRXYPseudoERNS_12MachineInstrEjj" title='llvm::SystemZInstrInfo::expandRXYPseudo' data-ref="_ZNK4llvm16SystemZInstrInfo15expandRXYPseudoERNS_12MachineInstrEjj">expandRXYPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="75MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="75MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="76LowOpcode" title='LowOpcode' data-type='unsigned int' data-ref="76LowOpcode">LowOpcode</dfn>,</td></tr>
<tr><th id="160">160</th><td>                       <em>unsigned</em> <dfn class="local col7 decl" id="77HighOpcode" title='HighOpcode' data-type='unsigned int' data-ref="77HighOpcode">HighOpcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="161">161</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo15expandLOCPseudoERNS_12MachineInstrEjj" title='llvm::SystemZInstrInfo::expandLOCPseudo' data-ref="_ZNK4llvm16SystemZInstrInfo15expandLOCPseudoERNS_12MachineInstrEjj">expandLOCPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="78MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="78MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="79LowOpcode" title='LowOpcode' data-type='unsigned int' data-ref="79LowOpcode">LowOpcode</dfn>,</td></tr>
<tr><th id="162">162</th><td>                       <em>unsigned</em> <dfn class="local col0 decl" id="80HighOpcode" title='HighOpcode' data-type='unsigned int' data-ref="80HighOpcode">HighOpcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="163">163</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo16expandLOCRPseudoERNS_12MachineInstrEjj" title='llvm::SystemZInstrInfo::expandLOCRPseudo' data-ref="_ZNK4llvm16SystemZInstrInfo16expandLOCRPseudoERNS_12MachineInstrEjj">expandLOCRPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="81MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="81MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="82LowOpcode" title='LowOpcode' data-type='unsigned int' data-ref="82LowOpcode">LowOpcode</dfn>,</td></tr>
<tr><th id="164">164</th><td>                        <em>unsigned</em> <dfn class="local col3 decl" id="83HighOpcode" title='HighOpcode' data-type='unsigned int' data-ref="83HighOpcode">HighOpcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="165">165</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo16expandZExtPseudoERNS_12MachineInstrEjj" title='llvm::SystemZInstrInfo::expandZExtPseudo' data-ref="_ZNK4llvm16SystemZInstrInfo16expandZExtPseudoERNS_12MachineInstrEjj">expandZExtPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="84MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="84MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="85LowOpcode" title='LowOpcode' data-type='unsigned int' data-ref="85LowOpcode">LowOpcode</dfn>,</td></tr>
<tr><th id="166">166</th><td>                        <em>unsigned</em> <dfn class="local col6 decl" id="86Size" title='Size' data-type='unsigned int' data-ref="86Size">Size</dfn>) <em>const</em>;</td></tr>
<tr><th id="167">167</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo20expandLoadStackGuardEPNS_12MachineInstrE" title='llvm::SystemZInstrInfo::expandLoadStackGuard' data-ref="_ZNK4llvm16SystemZInstrInfo20expandLoadStackGuardEPNS_12MachineInstrE">expandLoadStackGuard</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="87MI" title='MI' data-type='llvm::MachineInstr *' data-ref="87MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a></td></tr>
<tr><th id="170">170</th><td>  <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo13emitGRX32MoveERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjjjbb" title='llvm::SystemZInstrInfo::emitGRX32Move' data-ref="_ZNK4llvm16SystemZInstrInfo13emitGRX32MoveERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjjjbb">emitGRX32Move</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="88MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="88MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="89MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="89MBBI">MBBI</dfn>,</td></tr>
<tr><th id="171">171</th><td>                <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="90DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="90DL">DL</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="91DestReg" title='DestReg' data-type='unsigned int' data-ref="91DestReg">DestReg</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="92SrcReg" title='SrcReg' data-type='unsigned int' data-ref="92SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="172">172</th><td>                <em>unsigned</em> <dfn class="local col3 decl" id="93LowLowOpcode" title='LowLowOpcode' data-type='unsigned int' data-ref="93LowLowOpcode">LowLowOpcode</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="94Size" title='Size' data-type='unsigned int' data-ref="94Size">Size</dfn>, <em>bool</em> <dfn class="local col5 decl" id="95KillSrc" title='KillSrc' data-type='bool' data-ref="95KillSrc">KillSrc</dfn>,</td></tr>
<tr><th id="173">173</th><td>                <em>bool</em> <dfn class="local col6 decl" id="96UndefSrc" title='UndefSrc' data-type='bool' data-ref="96UndefSrc">UndefSrc</dfn>) <em>const</em>;</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZN4llvm16SystemZInstrInfo6anchorEv" title='llvm::SystemZInstrInfo::anchor' data-ref="_ZN4llvm16SystemZInstrInfo6anchorEv">anchor</dfn>();</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><b>protected</b>:</td></tr>
<tr><th id="178">178</th><td>  <i class="doc">/// Commutes the operands in the given instruction by changing the operands</i></td></tr>
<tr><th id="179">179</th><td><i class="doc">  /// order and/or changing the instruction's opcode and/or the immediate value</i></td></tr>
<tr><th id="180">180</th><td><i class="doc">  /// operand.</i></td></tr>
<tr><th id="181">181</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="182">182</th><td><i class="doc">  /// The arguments 'CommuteOpIdx1' and 'CommuteOpIdx2' specify the operands</i></td></tr>
<tr><th id="183">183</th><td><i class="doc">  /// to be commuted.</i></td></tr>
<tr><th id="184">184</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="185">185</th><td><i class="doc">  /// Do not call this method for a non-commutable instruction or</i></td></tr>
<tr><th id="186">186</th><td><i class="doc">  /// non-commutable operands.</i></td></tr>
<tr><th id="187">187</th><td><i class="doc">  /// Even though the instruction is commutable, the method may still</i></td></tr>
<tr><th id="188">188</th><td><i class="doc">  /// fail to commute the operands, null pointer is returned in such cases.</i></td></tr>
<tr><th id="189">189</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::SystemZInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm16SystemZInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="97MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="97MI">MI</dfn>, <em>bool</em> <dfn class="local col8 decl" id="98NewMI" title='NewMI' data-type='bool' data-ref="98NewMI">NewMI</dfn>,</td></tr>
<tr><th id="190">190</th><td>                                       <em>unsigned</em> <dfn class="local col9 decl" id="99CommuteOpIdx1" title='CommuteOpIdx1' data-type='unsigned int' data-ref="99CommuteOpIdx1">CommuteOpIdx1</dfn>,</td></tr>
<tr><th id="191">191</th><td>                                       <em>unsigned</em> <dfn class="local col0 decl" id="100CommuteOpIdx2" title='CommuteOpIdx2' data-type='unsigned int' data-ref="100CommuteOpIdx2">CommuteOpIdx2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td><b>public</b>:</td></tr>
<tr><th id="194">194</th><td>  <b>explicit</b> <dfn class="decl" id="_ZN4llvm16SystemZInstrInfoC1ERNS_16SystemZSubtargetE" title='llvm::SystemZInstrInfo::SystemZInstrInfo' data-ref="_ZN4llvm16SystemZInstrInfoC1ERNS_16SystemZSubtargetE">SystemZInstrInfo</dfn>(<a class="type" href="SystemZSubtarget.h.html#llvm::SystemZSubtarget" title='llvm::SystemZSubtarget' data-ref="llvm::SystemZSubtarget">SystemZSubtarget</a> &amp;<dfn class="local col1 decl" id="101STI" title='STI' data-type='llvm::SystemZSubtarget &amp;' data-ref="101STI">STI</dfn>);</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>  <i>// Override TargetInstrInfo.</i></td></tr>
<tr><th id="197">197</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::SystemZInstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm16SystemZInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="102MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="102MI">MI</dfn>,</td></tr>
<tr><th id="198">198</th><td>                               <em>int</em> &amp;<dfn class="local col3 decl" id="103FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="103FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="199">199</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::SystemZInstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm16SystemZInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="104MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="104MI">MI</dfn>,</td></tr>
<tr><th id="200">200</th><td>                              <em>int</em> &amp;<dfn class="local col5 decl" id="105FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="105FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="201">201</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo15isStackSlotCopyERKNS_12MachineInstrERiS4_" title='llvm::SystemZInstrInfo::isStackSlotCopy' data-ref="_ZNK4llvm16SystemZInstrInfo15isStackSlotCopyERKNS_12MachineInstrERiS4_">isStackSlotCopy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="106MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="106MI">MI</dfn>, <em>int</em> &amp;<dfn class="local col7 decl" id="107DestFrameIndex" title='DestFrameIndex' data-type='int &amp;' data-ref="107DestFrameIndex">DestFrameIndex</dfn>,</td></tr>
<tr><th id="202">202</th><td>                       <em>int</em> &amp;<dfn class="local col8 decl" id="108SrcFrameIndex" title='SrcFrameIndex' data-type='int &amp;' data-ref="108SrcFrameIndex">SrcFrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="203">203</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::SystemZInstrInfo::analyzeBranch' data-ref="_ZNK4llvm16SystemZInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="109MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="109MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col0 decl" id="110TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="110TBB">TBB</dfn>,</td></tr>
<tr><th id="204">204</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col1 decl" id="111FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="111FBB">FBB</dfn>,</td></tr>
<tr><th id="205">205</th><td>                     <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col2 decl" id="112Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="112Cond">Cond</dfn>,</td></tr>
<tr><th id="206">206</th><td>                     <em>bool</em> <dfn class="local col3 decl" id="113AllowModify" title='AllowModify' data-type='bool' data-ref="113AllowModify">AllowModify</dfn>) <em>const</em> override;</td></tr>
<tr><th id="207">207</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::SystemZInstrInfo::removeBranch' data-ref="_ZNK4llvm16SystemZInstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="114MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="114MBB">MBB</dfn>,</td></tr>
<tr><th id="208">208</th><td>                        <em>int</em> *<dfn class="local col5 decl" id="115BytesRemoved" title='BytesRemoved' data-type='int *' data-ref="115BytesRemoved">BytesRemoved</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="209">209</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::SystemZInstrInfo::insertBranch' data-ref="_ZNK4llvm16SystemZInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="116MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="116MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="117TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="117TBB">TBB</dfn>,</td></tr>
<tr><th id="210">210</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="118FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="118FBB">FBB</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col9 decl" id="119Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="119Cond">Cond</dfn>,</td></tr>
<tr><th id="211">211</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="120DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="120DL">DL</dfn>,</td></tr>
<tr><th id="212">212</th><td>                        <em>int</em> *<dfn class="local col1 decl" id="121BytesAdded" title='BytesAdded' data-type='int *' data-ref="121BytesAdded">BytesAdded</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="213">213</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_" title='llvm::SystemZInstrInfo::analyzeCompare' data-ref="_ZNK4llvm16SystemZInstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_">analyzeCompare</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="122MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="122MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col3 decl" id="123SrcReg" title='SrcReg' data-type='unsigned int &amp;' data-ref="123SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="214">214</th><td>                      <em>unsigned</em> &amp;<dfn class="local col4 decl" id="124SrcReg2" title='SrcReg2' data-type='unsigned int &amp;' data-ref="124SrcReg2">SrcReg2</dfn>, <em>int</em> &amp;<dfn class="local col5 decl" id="125Mask" title='Mask' data-type='int &amp;' data-ref="125Mask">Mask</dfn>, <em>int</em> &amp;<dfn class="local col6 decl" id="126Value" title='Value' data-type='int &amp;' data-ref="126Value">Value</dfn>) <em>const</em> override;</td></tr>
<tr><th id="215">215</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEEjjRiS7_S7_" title='llvm::SystemZInstrInfo::canInsertSelect' data-ref="_ZNK4llvm16SystemZInstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEEjjRiS7_S7_">canInsertSelect</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>&amp;, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col7 decl" id="127Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="127Cond">Cond</dfn>,</td></tr>
<tr><th id="216">216</th><td>                       <em>unsigned</em>, <em>unsigned</em>, <em>int</em>&amp;, <em>int</em>&amp;, <em>int</em>&amp;) <em>const</em> override;</td></tr>
<tr><th id="217">217</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjNS_8ArrayRef13934244" title='llvm::SystemZInstrInfo::insertSelect' data-ref="_ZNK4llvm16SystemZInstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjNS_8ArrayRef13934244">insertSelect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="128MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="128MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="129MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="129MI">MI</dfn>,</td></tr>
<tr><th id="218">218</th><td>                    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="130DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="130DL">DL</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="131DstReg" title='DstReg' data-type='unsigned int' data-ref="131DstReg">DstReg</dfn>,</td></tr>
<tr><th id="219">219</th><td>                    <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col2 decl" id="132Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="132Cond">Cond</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="133TrueReg" title='TrueReg' data-type='unsigned int' data-ref="133TrueReg">TrueReg</dfn>,</td></tr>
<tr><th id="220">220</th><td>                    <em>unsigned</em> <dfn class="local col4 decl" id="134FalseReg" title='FalseReg' data-type='unsigned int' data-ref="134FalseReg">FalseReg</dfn>) <em>const</em> override;</td></tr>
<tr><th id="221">221</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo13FoldImmediateERNS_12MachineInstrES2_jPNS_19MachineRegisterInfoE" title='llvm::SystemZInstrInfo::FoldImmediate' data-ref="_ZNK4llvm16SystemZInstrInfo13FoldImmediateERNS_12MachineInstrES2_jPNS_19MachineRegisterInfoE">FoldImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="135UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="135UseMI">UseMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="136DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="136DefMI">DefMI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="137Reg" title='Reg' data-type='unsigned int' data-ref="137Reg">Reg</dfn>,</td></tr>
<tr><th id="222">222</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col8 decl" id="138MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="138MRI">MRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="223">223</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo12isPredicableERKNS_12MachineInstrE" title='llvm::SystemZInstrInfo::isPredicable' data-ref="_ZNK4llvm16SystemZInstrInfo12isPredicableERKNS_12MachineInstrE">isPredicable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="139MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="139MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="224">224</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjNS_17BranchProbabilityE" title='llvm::SystemZInstrInfo::isProfitableToIfCvt' data-ref="_ZNK4llvm16SystemZInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjNS_17BranchProbabilityE">isProfitableToIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="140MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="140MBB">MBB</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="141NumCycles" title='NumCycles' data-type='unsigned int' data-ref="141NumCycles">NumCycles</dfn>,</td></tr>
<tr><th id="225">225</th><td>                           <em>unsigned</em> <dfn class="local col2 decl" id="142ExtraPredCycles" title='ExtraPredCycles' data-type='unsigned int' data-ref="142ExtraPredCycles">ExtraPredCycles</dfn>,</td></tr>
<tr><th id="226">226</th><td>                           <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a> <dfn class="local col3 decl" id="143Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="143Probability">Probability</dfn>) <em>const</em> override;</td></tr>
<tr><th id="227">227</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE" title='llvm::SystemZInstrInfo::isProfitableToIfCvt' data-ref="_ZNK4llvm16SystemZInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE">isProfitableToIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="144TMBB" title='TMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="144TMBB">TMBB</dfn>,</td></tr>
<tr><th id="228">228</th><td>                           <em>unsigned</em> <dfn class="local col5 decl" id="145NumCyclesT" title='NumCyclesT' data-type='unsigned int' data-ref="145NumCyclesT">NumCyclesT</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="146ExtraPredCyclesT" title='ExtraPredCyclesT' data-type='unsigned int' data-ref="146ExtraPredCyclesT">ExtraPredCyclesT</dfn>,</td></tr>
<tr><th id="229">229</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="147FMBB" title='FMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="147FMBB">FMBB</dfn>,</td></tr>
<tr><th id="230">230</th><td>                           <em>unsigned</em> <dfn class="local col8 decl" id="148NumCyclesF" title='NumCyclesF' data-type='unsigned int' data-ref="148NumCyclesF">NumCyclesF</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="149ExtraPredCyclesF" title='ExtraPredCyclesF' data-type='unsigned int' data-ref="149ExtraPredCyclesF">ExtraPredCyclesF</dfn>,</td></tr>
<tr><th id="231">231</th><td>                           <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a> <dfn class="local col0 decl" id="150Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="150Probability">Probability</dfn>) <em>const</em> override;</td></tr>
<tr><th id="232">232</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo25isProfitableToDupForIfCvtERNS_17MachineBasicBlockEjNS_17BranchProbabilityE" title='llvm::SystemZInstrInfo::isProfitableToDupForIfCvt' data-ref="_ZNK4llvm16SystemZInstrInfo25isProfitableToDupForIfCvtERNS_17MachineBasicBlockEjNS_17BranchProbabilityE">isProfitableToDupForIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="151MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="151MBB">MBB</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="152NumCycles" title='NumCycles' data-type='unsigned int' data-ref="152NumCycles">NumCycles</dfn>,</td></tr>
<tr><th id="233">233</th><td>                            <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a> <dfn class="local col3 decl" id="153Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="153Probability">Probability</dfn>) <em>const</em> override;</td></tr>
<tr><th id="234">234</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::SystemZInstrInfo::PredicateInstruction' data-ref="_ZNK4llvm16SystemZInstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE">PredicateInstruction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="154MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="154MI">MI</dfn>,</td></tr>
<tr><th id="235">235</th><td>                            <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col5 decl" id="155Pred" title='Pred' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="155Pred">Pred</dfn>) <em>const</em> override;</td></tr>
<tr><th id="236">236</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb" title='llvm::SystemZInstrInfo::copyPhysReg' data-ref="_ZNK4llvm16SystemZInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="156MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="156MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="157MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="157MBBI">MBBI</dfn>,</td></tr>
<tr><th id="237">237</th><td>                   <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="158DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="158DL">DL</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="159DestReg" title='DestReg' data-type='unsigned int' data-ref="159DestReg">DestReg</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="160SrcReg" title='SrcReg' data-type='unsigned int' data-ref="160SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="238">238</th><td>                   <em>bool</em> <dfn class="local col1 decl" id="161KillSrc" title='KillSrc' data-type='bool' data-ref="161KillSrc">KillSrc</dfn>) <em>const</em> override;</td></tr>
<tr><th id="239">239</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegis14978313" title='llvm::SystemZInstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm16SystemZInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegis14978313">storeRegToStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="162MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="162MBB">MBB</dfn>,</td></tr>
<tr><th id="240">240</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="163MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="163MBBI">MBBI</dfn>,</td></tr>
<tr><th id="241">241</th><td>                           <em>unsigned</em> <dfn class="local col4 decl" id="164SrcReg" title='SrcReg' data-type='unsigned int' data-ref="164SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col5 decl" id="165isKill" title='isKill' data-type='bool' data-ref="165isKill">isKill</dfn>, <em>int</em> <dfn class="local col6 decl" id="166FrameIndex" title='FrameIndex' data-type='int' data-ref="166FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="242">242</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="167RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="167RC">RC</dfn>,</td></tr>
<tr><th id="243">243</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="168TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="168TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="244">244</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegis12866048" title='llvm::SystemZInstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm16SystemZInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegis12866048">loadRegFromStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="169MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="169MBB">MBB</dfn>,</td></tr>
<tr><th id="245">245</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="170MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="170MBBI">MBBI</dfn>,</td></tr>
<tr><th id="246">246</th><td>                            <em>unsigned</em> <dfn class="local col1 decl" id="171DestReg" title='DestReg' data-type='unsigned int' data-ref="171DestReg">DestReg</dfn>, <em>int</em> <dfn class="local col2 decl" id="172FrameIdx" title='FrameIdx' data-type='int' data-ref="172FrameIdx">FrameIdx</dfn>,</td></tr>
<tr><th id="247">247</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="173RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="173RC">RC</dfn>,</td></tr>
<tr><th id="248">248</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="174TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="174TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="249">249</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEERN14927464" title='llvm::SystemZInstrInfo::convertToThreeAddress' data-ref="_ZNK4llvm16SystemZInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEERN14927464">convertToThreeAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> &amp;<dfn class="local col5 decl" id="175MFI" title='MFI' data-type='MachineFunction::iterator &amp;' data-ref="175MFI">MFI</dfn>,</td></tr>
<tr><th id="250">250</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="176MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="176MI">MI</dfn>,</td></tr>
<tr><th id="251">251</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a> *<dfn class="local col7 decl" id="177LV" title='LV' data-type='llvm::LiveVariables *' data-ref="177LV">LV</dfn>) <em>const</em> override;</td></tr>
<tr><th id="252">252</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="253">253</th><td>  <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEi15416259" title='llvm::SystemZInstrInfo::foldMemoryOperandImpl' data-ref="_ZNK4llvm16SystemZInstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEi15416259">foldMemoryOperandImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="178MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="178MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="179MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="179MI">MI</dfn>,</td></tr>
<tr><th id="254">254</th><td>                        <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col0 decl" id="180Ops" title='Ops' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="180Ops">Ops</dfn>,</td></tr>
<tr><th id="255">255</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="181InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="181InsertPt">InsertPt</dfn>, <em>int</em> <dfn class="local col2 decl" id="182FrameIndex" title='FrameIndex' data-type='int' data-ref="182FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="256">256</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="local col3 decl" id="183LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="183LIS">LIS</dfn> = <b>nullptr</b>,</td></tr>
<tr><th id="257">257</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a> *<dfn class="local col4 decl" id="184VRM" title='VRM' data-type='llvm::VirtRegMap *' data-ref="184VRM">VRM</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="258">258</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEES12865589" title='llvm::SystemZInstrInfo::foldMemoryOperandImpl' data-ref="_ZNK4llvm16SystemZInstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEES12865589">foldMemoryOperandImpl</dfn>(</td></tr>
<tr><th id="259">259</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="185MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="185MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="186MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="186MI">MI</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col7 decl" id="187Ops" title='Ops' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="187Ops">Ops</dfn>,</td></tr>
<tr><th id="260">260</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="188InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="188InsertPt">InsertPt</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="189LoadMI" title='LoadMI' data-type='llvm::MachineInstr &amp;' data-ref="189LoadMI">LoadMI</dfn>,</td></tr>
<tr><th id="261">261</th><td>      <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="local col0 decl" id="190LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="190LIS">LIS</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="262">262</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::SystemZInstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm16SystemZInstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="191MBBI" title='MBBI' data-type='llvm::MachineInstr &amp;' data-ref="191MBBI">MBBI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="263">263</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::SystemZInstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm16SystemZInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</dfn>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col2 decl" id="192Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="192Cond">Cond</dfn>) <em>const</em></td></tr>
<tr><th id="264">264</th><td>    override;</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td>  <i>// Return the SystemZRegisterInfo, which this class owns.</i></td></tr>
<tr><th id="267">267</th><td>  <em>const</em> <a class="type" href="SystemZRegisterInfo.h.html#llvm::SystemZRegisterInfo" title='llvm::SystemZRegisterInfo' data-ref="llvm::SystemZRegisterInfo">SystemZRegisterInfo</a> &amp;<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo15getRegisterInfoEv" title='llvm::SystemZInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16SystemZInstrInfo15getRegisterInfoEv">getRegisterInfo</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::SystemZInstrInfo::RI" title='llvm::SystemZInstrInfo::RI' data-ref="llvm::SystemZInstrInfo::RI">RI</a>; }</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>  <i>// Return the size in bytes of MI.</i></td></tr>
<tr><th id="270">270</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::SystemZInstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm16SystemZInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="193MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="193MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>  <i>// Return true if MI is a conditional or unconditional branch.</i></td></tr>
<tr><th id="273">273</th><td><i>  // When returning true, set Cond to the mask of condition-code</i></td></tr>
<tr><th id="274">274</th><td><i>  // values on which the instruction will branch, and set Target</i></td></tr>
<tr><th id="275">275</th><td><i>  // to the operand that contains the branch target.  This target</i></td></tr>
<tr><th id="276">276</th><td><i>  // can be a register or a basic block.</i></td></tr>
<tr><th id="277">277</th><td>  <span class="namespace">SystemZII::</span><a class="type" href="#llvm::SystemZII::Branch" title='llvm::SystemZII::Branch' data-ref="llvm::SystemZII::Branch">Branch</a> <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo13getBranchInfoERKNS_12MachineInstrE" title='llvm::SystemZInstrInfo::getBranchInfo' data-ref="_ZNK4llvm16SystemZInstrInfo13getBranchInfoERKNS_12MachineInstrE">getBranchInfo</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="194MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="194MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>  <i>// Get the load and store opcodes for a given register class.</i></td></tr>
<tr><th id="280">280</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo19getLoadStoreOpcodesEPKNS_19TargetRegisterClassERjS4_" title='llvm::SystemZInstrInfo::getLoadStoreOpcodes' data-ref="_ZNK4llvm16SystemZInstrInfo19getLoadStoreOpcodesEPKNS_19TargetRegisterClassERjS4_">getLoadStoreOpcodes</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="195RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="195RC">RC</dfn>,</td></tr>
<tr><th id="281">281</th><td>                           <em>unsigned</em> &amp;<dfn class="local col6 decl" id="196LoadOpcode" title='LoadOpcode' data-type='unsigned int &amp;' data-ref="196LoadOpcode">LoadOpcode</dfn>, <em>unsigned</em> &amp;<dfn class="local col7 decl" id="197StoreOpcode" title='StoreOpcode' data-type='unsigned int &amp;' data-ref="197StoreOpcode">StoreOpcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>  <i>// Opcode is the opcode of an instruction that has an address operand,</i></td></tr>
<tr><th id="284">284</th><td><i>  // and the caller wants to perform that instruction's operation on an</i></td></tr>
<tr><th id="285">285</th><td><i>  // address that has displacement Offset.  Return the opcode of a suitable</i></td></tr>
<tr><th id="286">286</th><td><i>  // instruction (which might be Opcode itself) or 0 if no such instruction</i></td></tr>
<tr><th id="287">287</th><td><i>  // exists.</i></td></tr>
<tr><th id="288">288</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo18getOpcodeForOffsetEjl" title='llvm::SystemZInstrInfo::getOpcodeForOffset' data-ref="_ZNK4llvm16SystemZInstrInfo18getOpcodeForOffsetEjl">getOpcodeForOffset</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="198Opcode" title='Opcode' data-type='unsigned int' data-ref="198Opcode">Opcode</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col9 decl" id="199Offset" title='Offset' data-type='int64_t' data-ref="199Offset">Offset</dfn>) <em>const</em>;</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>  <i>// If Opcode is a load instruction that has a LOAD AND TEST form,</i></td></tr>
<tr><th id="291">291</th><td><i>  // return the opcode for the testing form, otherwise return 0.</i></td></tr>
<tr><th id="292">292</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo14getLoadAndTestEj" title='llvm::SystemZInstrInfo::getLoadAndTest' data-ref="_ZNK4llvm16SystemZInstrInfo14getLoadAndTestEj">getLoadAndTest</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="200Opcode" title='Opcode' data-type='unsigned int' data-ref="200Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td>  <i>// Return true if ROTATE AND ... SELECTED BITS can be used to select bits</i></td></tr>
<tr><th id="295">295</th><td><i>  // Mask of the R2 operand, given that only the low BitSize bits of Mask are</i></td></tr>
<tr><th id="296">296</th><td><i>  // significant.  Set Start and End to the I3 and I4 operands if so.</i></td></tr>
<tr><th id="297">297</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo11isRxSBGMaskEmjRjS1_" title='llvm::SystemZInstrInfo::isRxSBGMask' data-ref="_ZNK4llvm16SystemZInstrInfo11isRxSBGMaskEmjRjS1_">isRxSBGMask</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="201Mask" title='Mask' data-type='uint64_t' data-ref="201Mask">Mask</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="202BitSize" title='BitSize' data-type='unsigned int' data-ref="202BitSize">BitSize</dfn>,</td></tr>
<tr><th id="298">298</th><td>                   <em>unsigned</em> &amp;<dfn class="local col3 decl" id="203Start" title='Start' data-type='unsigned int &amp;' data-ref="203Start">Start</dfn>, <em>unsigned</em> &amp;<dfn class="local col4 decl" id="204End" title='End' data-type='unsigned int &amp;' data-ref="204End">End</dfn>) <em>const</em>;</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>  <i>// If Opcode is a COMPARE opcode for which an associated fused COMPARE AND *</i></td></tr>
<tr><th id="301">301</th><td><i>  // operation exists, return the opcode for the latter, otherwise return 0.</i></td></tr>
<tr><th id="302">302</th><td><i>  // MI, if nonnull, is the compare instruction.</i></td></tr>
<tr><th id="303">303</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo15getFusedCompareEjNS_9SystemZII16FusedCompareTypeEPKNS_12MachineInstrE" title='llvm::SystemZInstrInfo::getFusedCompare' data-ref="_ZNK4llvm16SystemZInstrInfo15getFusedCompareEjNS_9SystemZII16FusedCompareTypeEPKNS_12MachineInstrE">getFusedCompare</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="205Opcode" title='Opcode' data-type='unsigned int' data-ref="205Opcode">Opcode</dfn>,</td></tr>
<tr><th id="304">304</th><td>                           <span class="namespace">SystemZII::</span><a class="type" href="#llvm::SystemZII::FusedCompareType" title='llvm::SystemZII::FusedCompareType' data-ref="llvm::SystemZII::FusedCompareType">FusedCompareType</a> <dfn class="local col6 decl" id="206Type" title='Type' data-type='SystemZII::FusedCompareType' data-ref="206Type">Type</dfn>,</td></tr>
<tr><th id="305">305</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="207MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="207MI">MI</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td>  <i>// If Opcode is a LOAD opcode for with an associated LOAD AND TRAP</i></td></tr>
<tr><th id="308">308</th><td><i>  // operation exists, returh the opcode for the latter, otherwise return 0.</i></td></tr>
<tr><th id="309">309</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo14getLoadAndTrapEj" title='llvm::SystemZInstrInfo::getLoadAndTrap' data-ref="_ZNK4llvm16SystemZInstrInfo14getLoadAndTrapEj">getLoadAndTrap</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="208Opcode" title='Opcode' data-type='unsigned int' data-ref="208Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td>  <i>// Emit code before MBBI in MI to move immediate value Value into</i></td></tr>
<tr><th id="312">312</th><td><i>  // physical register Reg.</i></td></tr>
<tr><th id="313">313</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo13loadImmediateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjm" title='llvm::SystemZInstrInfo::loadImmediate' data-ref="_ZNK4llvm16SystemZInstrInfo13loadImmediateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjm">loadImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="209MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="209MBB">MBB</dfn>,</td></tr>
<tr><th id="314">314</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="210MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="210MBBI">MBBI</dfn>,</td></tr>
<tr><th id="315">315</th><td>                     <em>unsigned</em> <dfn class="local col1 decl" id="211Reg" title='Reg' data-type='unsigned int' data-ref="211Reg">Reg</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="212Value" title='Value' data-type='uint64_t' data-ref="212Value">Value</dfn>) <em>const</em>;</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>  <i>// Sometimes, it is possible for the target to tell, even without</i></td></tr>
<tr><th id="318">318</th><td><i>  // aliasing information, that two MIs access different memory</i></td></tr>
<tr><th id="319">319</th><td><i>  // addresses. This function returns true if two MIs access different</i></td></tr>
<tr><th id="320">320</th><td><i>  // memory addresses and false otherwise.</i></td></tr>
<tr><th id="321">321</th><td>  <em>bool</em></td></tr>
<tr><th id="322">322</th><td>  <dfn class="decl" id="_ZNK4llvm16SystemZInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_PNS_9AAResultsE" title='llvm::SystemZInstrInfo::areMemAccessesTriviallyDisjoint' data-ref="_ZNK4llvm16SystemZInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_PNS_9AAResultsE">areMemAccessesTriviallyDisjoint</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="213MIa" title='MIa' data-type='const llvm::MachineInstr &amp;' data-ref="213MIa">MIa</dfn>,</td></tr>
<tr><th id="323">323</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="214MIb" title='MIb' data-type='const llvm::MachineInstr &amp;' data-ref="214MIb">MIb</dfn>,</td></tr>
<tr><th id="324">324</th><td>                                  <a class="typedef" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col5 decl" id="215AA" title='AA' data-type='AliasAnalysis *' data-ref="215AA">AA</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="325">325</th><td>};</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td><u>#<span data-ppcond="13">endif</span> // LLVM_LIB_TARGET_SYSTEMZ_SYSTEMZINSTRINFO_H</u></td></tr>
<tr><th id="330">330</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='SystemZAsmPrinter.cpp.html'>llvm/llvm/lib/Target/SystemZ/SystemZAsmPrinter.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
