#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Dec  4 12:58:29 2023
# Process ID: 13132
# Current directory: G:/RISC_V_CPU_design/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4824 G:\RISC_V_CPU_design\vivado\Risc5CPU.xpr
# Log file: G:/RISC_V_CPU_design/vivado/vivado.log
# Journal file: G:/RISC_V_CPU_design/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/RISC_V_CPU_design/vivado/Risc5CPU.xpr
update_compile_order -fileset sources_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name DataRAM -dir g:/RISC_V_CPU_design/vivado/Risc5CPU.srcs/sources_1/ip
set_property -dict [list CONFIG.data_width {32} CONFIG.Component_Name {DataRAM} CONFIG.coefficient_file {G:/RISC_V_CPU_design/vivado/Risc5CPU.srcs/digital.coe}] [get_ips DataRAM]
generate_target {instantiation_template} [get_files g:/RISC_V_CPU_design/vivado/Risc5CPU.srcs/sources_1/ip/DataRAM/DataRAM.xci]
generate_target all [get_files  g:/RISC_V_CPU_design/vivado/Risc5CPU.srcs/sources_1/ip/DataRAM/DataRAM.xci]
catch { config_ip_cache -export [get_ips -all DataRAM] }
export_ip_user_files -of_objects [get_files g:/RISC_V_CPU_design/vivado/Risc5CPU.srcs/sources_1/ip/DataRAM/DataRAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] g:/RISC_V_CPU_design/vivado/Risc5CPU.srcs/sources_1/ip/DataRAM/DataRAM.xci]
launch_runs  DataRAM_synth_1
export_simulation -of_objects [get_files g:/RISC_V_CPU_design/vivado/Risc5CPU.srcs/sources_1/ip/DataRAM/DataRAM.xci] -directory G:/RISC_V_CPU_design/vivado/Risc5CPU.ip_user_files/sim_scripts -ip_user_files_dir G:/RISC_V_CPU_design/vivado/Risc5CPU.ip_user_files -ipstatic_source_dir G:/RISC_V_CPU_design/vivado/Risc5CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/RISC_V_CPU_design/vivado/Risc5CPU.cache/compile_simlib/modelsim} {questa=G:/RISC_V_CPU_design/vivado/Risc5CPU.cache/compile_simlib/questa} {riviera=G:/RISC_V_CPU_design/vivado/Risc5CPU.cache/compile_simlib/riviera} {activehdl=G:/RISC_V_CPU_design/vivado/Risc5CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
