;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT -1, <-20
	MOV 0, 132
	DJN 0, <132
	CMP @0, @2
	SUB @121, 106
	DAT #2, <615
	SPL <121, 103
	ADD 30, 9
	SPL @712, 7
	DAT <-30, #9
	MOV -1, <-20
	SUB @0, @2
	SPL 0, <2
	ADD 270, 60
	DAT #2, <615
	SUB @121, 106
	SPL 0, <132
	CMP <0, @2
	SUB 30, 9
	ADD 270, 60
	SPL 0, <402
	CMP 11, @30
	SUB <121, 106
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	SPL -207, @-120
	SUB 270, 60
	SLT <-30, 9
	ADD <-30, <99
	SUB <0, @2
	SUB 812, <-98
	SUB 812, <-98
	MOV 0, 132
	SPL 11, #1
	JMN @12, #202
	JMN 782, #200
	ADD 210, 30
	JMN @12, #202
	ADD 270, 60
	SLT -1, <-20
	SPL 0, <702
	DJN 111, 10
	SPL @300, 90
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
