/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire [17:0] _09_;
  wire [17:0] _10_;
  wire [5:0] _11_;
  wire [7:0] _12_;
  reg [14:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [17:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [9:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [3:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [17:0] celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = ~(celloutsig_1_7z & celloutsig_1_2z);
  assign celloutsig_0_9z = ~(_01_ & celloutsig_0_2z);
  assign celloutsig_0_2z = ~(celloutsig_0_1z[1] & celloutsig_0_0z[4]);
  assign celloutsig_0_35z = ~(celloutsig_0_28z | _03_);
  assign celloutsig_1_1z = ~(celloutsig_1_0z | in_data[125]);
  assign celloutsig_1_7z = ~(celloutsig_1_4z | celloutsig_1_1z);
  assign celloutsig_1_16z = ~(celloutsig_1_2z | 1'h0);
  assign celloutsig_0_5z = ~(celloutsig_0_1z[0] | celloutsig_0_3z);
  assign celloutsig_1_18z = ~(celloutsig_1_16z | celloutsig_1_7z);
  assign celloutsig_0_14z = ~(_04_ | _05_);
  assign celloutsig_0_15z = ~(in_data[47] | in_data[42]);
  assign celloutsig_0_16z = ~(celloutsig_0_6z | celloutsig_0_6z);
  assign celloutsig_0_28z = ~(celloutsig_0_16z | celloutsig_0_5z);
  assign celloutsig_0_6z = ~((celloutsig_0_3z | in_data[52]) & celloutsig_0_1z[0]);
  assign celloutsig_0_10z = ~((_06_ | celloutsig_0_0z[2]) & celloutsig_0_2z);
  assign celloutsig_0_11z = ~((_00_ | celloutsig_0_6z) & _07_);
  assign celloutsig_1_3z = celloutsig_1_0z | in_data[171];
  assign celloutsig_0_27z = celloutsig_0_12z | _08_;
  assign celloutsig_0_3z = in_data[36] ^ celloutsig_0_0z[12];
  assign celloutsig_0_12z = celloutsig_0_9z ^ _06_;
  assign celloutsig_0_17z = celloutsig_0_16z ^ celloutsig_0_7z;
  assign celloutsig_0_19z = celloutsig_0_16z ^ celloutsig_0_3z;
  assign celloutsig_0_26z = celloutsig_0_2z ^ celloutsig_0_15z;
  assign celloutsig_1_12z = { in_data[132:117], celloutsig_1_7z, celloutsig_1_8z } + { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_7z, 2'h0, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_18z = { _02_, _00_, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_14z, _09_[6], _02_, _00_, _01_, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_12z } + { celloutsig_0_0z[14:3], _10_[5], _08_, _10_[3:2], _03_, _10_[0] };
  reg [7:0] _38_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _38_ <= 8'h00;
    else _38_ <= in_data[21:14];
  assign { _12_[7], _06_, _07_, _05_, _04_, _11_[3:1] } = _38_;
  reg [3:0] _39_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _39_ <= 4'h0;
    else _39_ <= in_data[44:41];
  assign { _09_[6], _02_, _00_, _01_ } = _39_;
  reg [5:0] _40_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _40_ <= 6'h00;
    else _40_ <= { in_data[56:55], celloutsig_0_1z };
  assign { _10_[5], _08_, _10_[3:2], _03_, _10_[0] } = _40_;
  assign celloutsig_1_0z = in_data[128:118] >= in_data[135:125];
  assign celloutsig_1_9z = { in_data[171:162], celloutsig_1_8z, 1'h0 } >= in_data[118:107];
  assign celloutsig_1_19z = { celloutsig_1_12z[16:12], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_7z } >= { celloutsig_1_12z[9:4], celloutsig_1_10z, celloutsig_1_0z };
  assign celloutsig_0_20z = { _10_[2], _03_, _10_[0], celloutsig_0_7z } >= { celloutsig_0_18z[4], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_19z };
  assign celloutsig_0_41z = | { celloutsig_0_17z, celloutsig_0_25z, celloutsig_0_16z };
  assign celloutsig_1_4z = | { in_data[149:136], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_6z = | { in_data[106:104], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_31z = ~^ { celloutsig_0_21z[8], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_28z, celloutsig_0_5z, celloutsig_0_25z, celloutsig_0_21z };
  assign celloutsig_1_2z = ~^ in_data[178:172];
  assign celloutsig_1_10z = ~^ { in_data[175], celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_0_32z = ^ { celloutsig_0_2z, celloutsig_0_21z };
  assign celloutsig_0_38z = { celloutsig_0_26z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_34z } >> { celloutsig_0_21z[0], celloutsig_0_32z, celloutsig_0_35z, celloutsig_0_17z };
  assign celloutsig_0_25z = { _10_[2], _03_, celloutsig_0_20z } >> in_data[68:66];
  assign celloutsig_0_1z = in_data[10:7] ~^ celloutsig_0_0z[7:4];
  assign celloutsig_0_21z = { celloutsig_0_18z[17:9], celloutsig_0_3z } ~^ { celloutsig_0_18z[6:0], celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_11z };
  always_latch
    if (clkin_data[64]) celloutsig_0_0z = 15'h0000;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[15:1];
  assign celloutsig_0_34z = ~((celloutsig_0_12z & celloutsig_0_32z) | (celloutsig_0_25z[2] & celloutsig_0_31z));
  assign celloutsig_0_40z = ~((celloutsig_0_38z[2] & celloutsig_0_12z) | (celloutsig_0_0z[1] & celloutsig_0_27z));
  assign celloutsig_0_7z = ~((_04_ & celloutsig_0_0z[4]) | (celloutsig_0_5z & celloutsig_0_5z));
  assign { _09_[17:7], _09_[5:0] } = { _02_, _00_, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_14z, _02_, _00_, _01_, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_12z };
  assign { _10_[17:6], _10_[4], _10_[1] } = { celloutsig_0_0z[14:3], _08_, _03_ };
  assign { _11_[5:4], _11_[0] } = { _05_, _04_, celloutsig_0_9z };
  assign _12_[6:0] = { _06_, _07_, _05_, _04_, _11_[3:1] };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
