#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Mar 29 14:03:34 2025
# Process ID: 4512
# Current directory: C:/Users/osher/Vivado_Projects/AXIL_LED_SW_BD
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14508 C:\Users\osher\Vivado_Projects\AXIL_LED_SW_BD\AXIL_LED_SW_BD.xpr
# Log file: C:/Users/osher/Vivado_Projects/AXIL_LED_SW_BD/vivado.log
# Journal file: C:/Users/osher/Vivado_Projects/AXIL_LED_SW_BD\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/osher/Vivado_Projects/AXIL_LED_SW_BD/AXIL_LED_SW_BD.xpr
update_compile_order -fileset sources_1
save_project_as AXIL_LEDS_BD C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD -exclude_run_results -force
export_ip_user_files -of_objects  [get_files C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.srcs/sources_1/bd/base/hdl/base_wrapper.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.srcs/sources_1/bd/base/hdl/base_wrapper.vhd
file delete -force C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.srcs/sources_1/bd/base/hdl/base_wrapper.vhd
open_bd_design {C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.srcs/sources_1/bd/base/base.bd}
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph1_M00_AXI] [get_bd_nets sw_0_1] [get_bd_nets axi_led_switch_0_led] [get_bd_cells axi_led_switch_0]
delete_bd_objs [get_bd_ports sw] [get_bd_ports led]
set_property  ip_repo_paths  c:/Users/osher/Vivado_Projects/Base_Overlay/PYNQ-image_v2.6.2/PYNQ-image_v2.6.2/boards/ip [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/osher/Vivado_Projects/Base_Overlay/PYNQ-image_v2.6.2/PYNQ-image_v2.6.2/boards/ip C:/Users/osher/Vivado_Projects/AXIL_LEDS_IP} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:axil_led_switch:1.0 axil_led_switch_0
endgroup
set_property location {3.5 1018 358} [get_bd_cells axil_led_switch_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph1/M00_AXI] [get_bd_intf_pins axil_led_switch_0/S_AXI]
connect_bd_net [get_bd_pins axil_led_switch_0/S_AXI_ACLK] [get_bd_pins ps7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axil_led_switch_0/S_AXI_ARESETN] [get_bd_pins rst_ps7_0_fclk0/peripheral_aresetn]
startgroup
make_bd_pins_external  [get_bd_pins axil_led_switch_0/sw] [get_bd_pins axil_led_switch_0/leds]
endgroup
regenerate_bd_layout
set_property name sw [get_bd_ports sw_0]
set_property name leds [get_bd_ports leds_0]
regenerate_bd_layout
assign_bd_address [get_bd_addr_segs {axil_led_switch_0/S_AXI/reg0 }]
regenerate_bd_layout
validate_bd_design
regenerate_bd_layout
make_wrapper -files [get_files C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.srcs/sources_1/bd/base/base.bd] -top
add_files -norecurse C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.srcs/sources_1/bd/base/hdl/base_wrapper.vhd
generate_target all [get_files  C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.srcs/sources_1/bd/base/base.bd]
catch { config_ip_cache -export [get_ips -all base_s00_regslice_0] }
catch { config_ip_cache -export [get_ips -all base_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all base_axil_led_switch_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.srcs/sources_1/bd/base/base.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.srcs/sources_1/bd/base/base.bd]
launch_runs base_ps7_0_0_synth_1 base_rst_ps7_0_fclk0_0_synth_1 base_s00_regslice_0_synth_1 base_auto_pc_0_synth_1 base_axil_led_switch_0_0_synth_1 -jobs 4
wait_on_run base_ps7_0_0_synth_1
wait_on_run base_rst_ps7_0_fclk0_0_synth_1
wait_on_run base_s00_regslice_0_synth_1
wait_on_run base_auto_pc_0_synth_1
wait_on_run base_axil_led_switch_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.srcs/sources_1/bd/base/base.bd] -directory C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.ip_user_files -ipstatic_source_dir C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.cache/compile_simlib/modelsim} {questa=C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.cache/compile_simlib/questa} {riviera=C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.cache/compile_simlib/riviera} {activehdl=C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/AXIL_LEDS_BD.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
write_bd_tcl -force C:/Users/osher/Vivado_Projects/AXIL_LEDS_BD/base.tcl
