strict digraph "compose( ,  )" {
	node [label="\N"];
	"Leaf_1616:AL"	 [def_var="['SetTxCIrq_txclk']",
		label="Leaf_1616:AL"];
	"1629:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbdee6a3210>",
		clk_sens=True,
		fillcolor=gold,
		label="1629:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'SetTxCIrq_txclk']"];
	"Leaf_1616:AL" -> "1629:AL";
	"1535:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee672990>",
		fillcolor=cadetblue,
		label="1535:BS
DataOut = MAC_ADDR1Out;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee672990>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_1508:AL"	 [def_var="['DataOut']",
		label="Leaf_1508:AL"];
	"1535:BS" -> "Leaf_1508:AL"	 [cond="[]",
		lineno=None];
	"1634:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6a35d0>",
		fillcolor=firebrick,
		label="1634:NS
SetTxCIrq_sync1 <= SetTxCIrq_txclk;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6a35d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1629:AL"	 [def_var="['SetTxCIrq_sync1']",
		label="Leaf_1629:AL"];
	"1634:NS" -> "Leaf_1629:AL"	 [cond="[]",
		lineno=None];
	"1524:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fbdee6e7fd0>",
		fillcolor=lightcyan,
		label="1524:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1524:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6ee110>",
		fillcolor=cadetblue,
		label="1524:BS
DataOut = IPGR2Out;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6ee110>]",
		style=filled,
		typ=BlockingSubstitution];
	"1524:CA" -> "1524:BS"	 [cond="[]",
		lineno=None];
	"925:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd3e97d0>",
		def_var="['MAC_ADDR1_Wr']",
		fillcolor=deepskyblue,
		label="925:AS
MAC_ADDR1_Wr[0] = Write[0] & MAC_ADDR1_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'MAC_ADDR1_Sel']"];
	"938:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd3ddf90>",
		def_var="['HASH1_Wr']",
		fillcolor=deepskyblue,
		label="938:AS
HASH1_Wr[1] = Write[1] & HASH1_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'HASH1_Sel']"];
	"1574:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee6882d0>",
		def_var="['r_MinFL']",
		fillcolor=deepskyblue,
		label="1574:AS
r_MinFL[15:0] = PACKETLENOut[31:16];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['PACKETLENOut']"];
	"870:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd0c1910>",
		def_var="['IPv4_L1_Sel']",
		fillcolor=deepskyblue,
		label="870:AS
IPv4_L1_Sel = Address == 8'h17;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Address']"];
	"948:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd136d10>",
		def_var="['IPv4_L1_Wr']",
		fillcolor=deepskyblue,
		label="948:AS
IPv4_L1_Wr[3] = Write[3] & IPv4_L1_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'IPv4_L1_Sel']"];
	"870:AS" -> "948:AS";
	"945:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd1364d0>",
		def_var="['IPv4_L1_Wr']",
		fillcolor=deepskyblue,
		label="945:AS
IPv4_L1_Wr[0] = Write[0] & IPv4_L1_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'IPv4_L1_Sel']"];
	"870:AS" -> "945:AS";
	"947:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd136a50>",
		def_var="['IPv4_L1_Wr']",
		fillcolor=deepskyblue,
		label="947:AS
IPv4_L1_Wr[2] = Write[2] & IPv4_L1_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'IPv4_L1_Sel']"];
	"870:AS" -> "947:AS";
	"946:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd136790>",
		def_var="['IPv4_L1_Wr']",
		fillcolor=deepskyblue,
		label="946:AS
IPv4_L1_Wr[1] = Write[1] & IPv4_L1_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'IPv4_L1_Sel']"];
	"870:AS" -> "946:AS";
	"1765:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee640410>",
		fillcolor=springgreen,
		label="1765:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1768:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee640690>",
		fillcolor=springgreen,
		label="1768:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1765:IF" -> "1768:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1765];
	"1766:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6403d0>",
		fillcolor=firebrick,
		label="1766:NS
irq_txe <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6403d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1765:IF" -> "1766:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1765];
	"1663:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee6a7c50>",
		fillcolor=springgreen,
		label="1663:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1666:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6a7d90>",
		fillcolor=firebrick,
		label="1666:NS
ResetTxCIrq_sync1 <= SetTxCIrq_sync2;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6a7d90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1663:IF" -> "1666:NS"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1663];
	"1664:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6a7b90>",
		fillcolor=firebrick,
		label="1664:NS
ResetTxCIrq_sync1 <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6a7b90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1663:IF" -> "1664:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1663];
	"1508:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbdee6e7350>",
		clk_sens=False,
		fillcolor=gold,
		label="1508:AL",
		sens="['Address', 'Read', 'MODEROut', 'INT_SOURCEOut', 'INT_MASKOut', 'IPGTOut', 'IPGR1Out', 'IPGR2Out', 'PACKETLENOut', 'COLLCONFOut', '\
CTRLMODEROut', 'MIIMODEROut', 'MIICOMMANDOut', 'MIIADDRESSOut', 'MIITX_DATAOut', 'MIIRX_DATAOut', 'MIISTATUSOut', 'MAC_ADDR0Out', '\
MAC_ADDR1Out', 'TX_BD_NUMOut', 'HASH0Out', 'HASH1Out', 'TXCTRLOut', 'IPv4_L1_out']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['MIISTATUSOut', 'TXCTRLOut', 'MIICOMMANDOut', 'MIIRX_DATAOut', 'HASH1Out', 'MIITX_DATAOut', 'Read', 'MAC_ADDR0Out', 'MIIADDRESSOut', '\
IPGTOut', 'Address', 'dbg_dat', 'INT_SOURCEOut', 'COLLCONFOut', 'HASH0Out', 'PACKETLENOut', 'INT_MASKOut', 'MODEROut', 'MIIMODEROut', '\
CTRLMODEROut', 'TX_BD_NUMOut', 'IPGR2Out', 'IPv4_L1_out', 'MAC_ADDR1Out', 'IPGR1Out']"];
	"1515:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdee6e72d0>",
		fillcolor=turquoise,
		label="1515:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1508:AL" -> "1515:BL"	 [cond="[]",
		lineno=None];
	"1735:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee637f10>",
		fillcolor=firebrick,
		label="1735:NS
ResetRxCIrq_sync2 <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee637f10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1732:AL"	 [def_var="['ResetRxCIrq_sync2']",
		label="Leaf_1732:AL"];
	"1735:NS" -> "Leaf_1732:AL"	 [cond="[]",
		lineno=None];
	"899:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd0ebb10>",
		def_var="['INT_SOURCE_Wr']",
		fillcolor=deepskyblue,
		label="899:AS
INT_SOURCE_Wr[0] = Write[0] & INT_SOURCE_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'INT_SOURCE_Sel']"];
	"1799:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbdee646d90>",
		clk_sens=True,
		fillcolor=gold,
		label="1799:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'INT_SOURCE_Wr', 'DataIn', 'Busy_IRQ']"];
	"899:AS" -> "1799:AL";
	"1823:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbdee64cfd0>",
		clk_sens=True,
		fillcolor=gold,
		label="1823:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'INT_SOURCE_Wr', 'DataIn', 'SetRxCIrq']"];
	"899:AS" -> "1823:AL";
	"1763:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbdee640250>",
		clk_sens=True,
		fillcolor=gold,
		label="1763:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'TxE_IRQ', 'INT_SOURCE_Wr', 'DataIn']"];
	"899:AS" -> "1763:AL";
	"1775:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbdee640b50>",
		clk_sens=True,
		fillcolor=gold,
		label="1775:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'INT_SOURCE_Wr', 'DataIn', 'RxB_IRQ']"];
	"899:AS" -> "1775:AL";
	"1787:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbdee646490>",
		clk_sens=True,
		fillcolor=gold,
		label="1787:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'INT_SOURCE_Wr', 'DataIn', 'RxE_IRQ']"];
	"899:AS" -> "1787:AL";
	"1811:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbdee64c6d0>",
		clk_sens=True,
		fillcolor=gold,
		label="1811:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'INT_SOURCE_Wr', 'DataIn', 'SetTxCIrq']"];
	"899:AS" -> "1811:AL";
	"1751:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbdee63b910>",
		clk_sens=True,
		fillcolor=gold,
		label="1751:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'INT_SOURCE_Wr', 'DataIn', 'TxB_IRQ']"];
	"899:AS" -> "1751:AL";
	"1617:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdee69d890>",
		fillcolor=turquoise,
		label="1617:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1618:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee69da50>",
		fillcolor=springgreen,
		label="1618:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1617:BL" -> "1618:IF"	 [cond="[]",
		lineno=None];
	"1783:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee646290>",
		fillcolor=springgreen,
		label="1783:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1784:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6463d0>",
		fillcolor=firebrick,
		label="1784:NS
irq_rxb <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6463d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1783:IF" -> "1784:NS"	 [cond="['INT_SOURCE_Wr', 'DataIn']",
		label="(INT_SOURCE_Wr[0] & DataIn[2])",
		lineno=1783];
	"1732:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbdee637d50>",
		clk_sens=False,
		fillcolor=gold,
		label="1732:AL",
		sens="['RxClk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'ResetRxCIrq_sync1']"];
	"1733:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdee637d90>",
		fillcolor=turquoise,
		label="1733:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1732:AL" -> "1733:BL"	 [cond="[]",
		lineno=None];
	"928:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd3ec1d0>",
		def_var="['DMAC_ADDR0_Wr']",
		fillcolor=deepskyblue,
		label="928:AS
DMAC_ADDR0_Wr[1] = Write[1] & DMAC_ADDR0_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'DMAC_ADDR0_Sel']"];
	"863:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd0c48d0>",
		def_var="['DMAC_ADDR1_Sel']",
		fillcolor=deepskyblue,
		label="863:AS
DMAC_ADDR1_Sel = Address == 8'h19;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Address']"];
	"931:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd3ecb90>",
		def_var="['DMAC_ADDR1_Wr']",
		fillcolor=deepskyblue,
		label="931:AS
DMAC_ADDR1_Wr[0] = Write[0] & DMAC_ADDR1_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'DMAC_ADDR1_Sel']"];
	"863:AS" -> "931:AS";
	"932:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd3eced0>",
		def_var="['DMAC_ADDR1_Wr']",
		fillcolor=deepskyblue,
		label="932:AS
DMAC_ADDR1_Wr[1] = Write[1] & DMAC_ADDR1_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'DMAC_ADDR1_Sel']"];
	"863:AS" -> "932:AS";
	"857:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd0cd990>",
		def_var="['MIICOMMAND_Sel']",
		fillcolor=deepskyblue,
		label="857:AS
MIICOMMAND_Sel = Address == 8'hB;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Address']"];
	"915:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd3e1850>",
		def_var="['MIICOMMAND_Wr']",
		fillcolor=deepskyblue,
		label="915:AS
MIICOMMAND_Wr[0] = Write[0] & MIICOMMAND_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'MIICOMMAND_Sel']"];
	"857:AS" -> "915:AS";
	"1655:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee6a74d0>",
		fillcolor=springgreen,
		label="1655:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1658:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6a77d0>",
		fillcolor=firebrick,
		label="1658:NS
SetTxCIrq <= SetTxCIrq_sync2 & ~SetTxCIrq_sync3;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6a77d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1655:IF" -> "1658:NS"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1655];
	"1656:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6a7510>",
		fillcolor=firebrick,
		label="1656:NS
SetTxCIrq <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6a7510>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1655:IF" -> "1656:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1655];
	"1616:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbdee69d850>",
		clk_sens=False,
		fillcolor=gold,
		label="1616:AL",
		sens="['TxClk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'r_TxFlow', 'TxCtrlEndFrm', 'StartTxDone', 'ResetTxCIrq_sync2']"];
	"1616:AL" -> "1617:BL"	 [cond="[]",
		lineno=None];
	"1817:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee64cad0>",
		fillcolor=firebrick,
		label="1817:NS
irq_txc <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee64cad0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1811:AL"	 [def_var="['irq_txc']",
		label="Leaf_1811:AL"];
	"1817:NS" -> "Leaf_1811:AL"	 [cond="[]",
		lineno=None];
	"1760:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee640190>",
		fillcolor=firebrick,
		label="1760:NS
irq_txb <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee640190>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1751:AL"	 [def_var="['irq_txb']",
		label="Leaf_1751:AL"];
	"1760:NS" -> "Leaf_1751:AL"	 [cond="[]",
		lineno=None];
	"1532:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6722d0>",
		fillcolor=cadetblue,
		label="1532:BS
DataOut = MIIRX_DATAOut;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6722d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"1532:BS" -> "Leaf_1508:AL"	 [cond="[]",
		lineno=None];
	"1536:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fbdee672a90>",
		fillcolor=lightcyan,
		label="1536:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1536:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee672bd0>",
		fillcolor=cadetblue,
		label="1536:BS
DataOut = TX_BD_NUMOut;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee672bd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"1536:CA" -> "1536:BS"	 [cond="[]",
		lineno=None];
	"1718:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee637290>",
		fillcolor=springgreen,
		label="1718:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1721:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee637590>",
		fillcolor=firebrick,
		label="1721:NS
SetRxCIrq <= SetRxCIrq_sync2 & ~SetRxCIrq_sync3;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee637590>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1718:IF" -> "1721:NS"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1718];
	"1719:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6372d0>",
		fillcolor=firebrick,
		label="1719:NS
SetRxCIrq <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6372d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1718:IF" -> "1719:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1718];
	"1776:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdee640b90>",
		fillcolor=turquoise,
		label="1776:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1777:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee640d10>",
		fillcolor=springgreen,
		label="1777:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1776:BL" -> "1777:IF"	 [cond="[]",
		lineno=None];
	"1756:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee63bd50>",
		fillcolor=springgreen,
		label="1756:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1759:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee640050>",
		fillcolor=springgreen,
		label="1759:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1756:IF" -> "1759:IF"	 [cond="['TxB_IRQ']",
		label="!(TxB_IRQ)",
		lineno=1756];
	"1757:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee63bd10>",
		fillcolor=firebrick,
		label="1757:NS
irq_txb <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee63bd10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1756:IF" -> "1757:NS"	 [cond="['TxB_IRQ']",
		label=TxB_IRQ,
		lineno=1756];
	"1682:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6ac750>",
		fillcolor=firebrick,
		label="1682:NS
SetRxCIrq_rxclk <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6ac750>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1679:AL"	 [def_var="['SetRxCIrq_rxclk']",
		label="Leaf_1679:AL"];
	"1682:NS" -> "Leaf_1679:AL"	 [cond="[]",
		lineno=None];
	"908:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd3d16d0>",
		def_var="['COLLCONF_Wr']",
		fillcolor=deepskyblue,
		label="908:AS
COLLCONF_Wr[0] = Write[0] & COLLCONF_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'COLLCONF_Sel']"];
	"1825:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee6511d0>",
		fillcolor=springgreen,
		label="1825:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1826:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee651190>",
		fillcolor=firebrick,
		label="1826:NS
irq_rxc <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee651190>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1825:IF" -> "1826:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1825];
	"1828:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee651450>",
		fillcolor=springgreen,
		label="1828:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1825:IF" -> "1828:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1825];
	"929:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd3ec510>",
		def_var="['DMAC_ADDR0_Wr']",
		fillcolor=deepskyblue,
		label="929:AS
DMAC_ADDR0_Wr[2] = Write[2] & DMAC_ADDR0_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'DMAC_ADDR0_Sel']"];
	"1559:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee67d890>",
		def_var="['r_LoopBck']",
		fillcolor=deepskyblue,
		label="1559:AS
r_LoopBck = MODEROut[7];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MODEROut']"];
	"Leaf_1716:AL"	 [def_var="['SetRxCIrq']",
		label="Leaf_1716:AL"];
	"1721:NS" -> "Leaf_1716:AL"	 [cond="[]",
		lineno=None];
	"1622:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee69de10>",
		fillcolor=firebrick,
		label="1622:NS
SetTxCIrq_txclk <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee69de10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1622:NS" -> "Leaf_1616:AL"	 [cond="[]",
		lineno=None];
	"1814:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee64c850>",
		fillcolor=firebrick,
		label="1814:NS
irq_txc <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee64c850>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1814:NS" -> "Leaf_1811:AL"	 [cond="[]",
		lineno=None];
	"942:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd155ad0>",
		def_var="['TXCTRL_Wr']",
		fillcolor=deepskyblue,
		label="942:AS
TXCTRL_Wr[1] = Write[1] & TXCTRL_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'TXCTRL_Sel']"];
	"1646:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdee6a3dd0>",
		fillcolor=turquoise,
		label="1646:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1647:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee6a7050>",
		fillcolor=springgreen,
		label="1647:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1646:BL" -> "1647:IF"	 [cond="[]",
		lineno=None];
	"1529:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6eebd0>",
		fillcolor=cadetblue,
		label="1529:BS
DataOut = MIICOMMANDOut;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6eebd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"1529:BS" -> "Leaf_1508:AL"	 [cond="[]",
		lineno=None];
	"1591:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee68df10>",
		def_var="['r_RGAD']",
		fillcolor=deepskyblue,
		label="1591:AS
r_RGAD[4:0] = MIIADDRESSOut[12:8];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MIIADDRESSOut']"];
	"1845:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee656790>",
		def_var="['INT_SOURCEOut']",
		fillcolor=deepskyblue,
		label="1845:AS
INT_SOURCEOut = { { 32 - 7{ 1'b0 } }, irq_rxc, irq_txc, irq_busy, irq_rxe, irq_rxb, irq_txe, irq_txb };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['irq_rxc', 'irq_txc', 'irq_busy', 'irq_rxe', 'irq_rxb', 'irq_txe', 'irq_txb']"];
	"Leaf_1751:AL" -> "1845:AS";
	"1836:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee656210>",
		def_var="['int_o']",
		fillcolor=deepskyblue,
		label="1836:AS
int_o = irq_txb & INT_MASKOut[0] | irq_txe & INT_MASKOut[1] | irq_rxb & INT_MASKOut[2] | irq_rxe & INT_MASKOut[3] | irq_\
busy & INT_MASKOut[4] | irq_txc & INT_MASKOut[5] | irq_rxc & INT_MASKOut[6];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['irq_txb', 'INT_MASKOut', 'irq_txe', 'INT_MASKOut', 'irq_rxb', 'INT_MASKOut', 'irq_rxe', 'INT_MASKOut', 'irq_busy', 'INT_MASKOut', '\
irq_txc', 'INT_MASKOut', 'irq_rxc', 'INT_MASKOut']"];
	"Leaf_1751:AL" -> "1836:AS";
	"1737:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee63b150>",
		fillcolor=firebrick,
		label="1737:NS
ResetRxCIrq_sync2 <= ResetRxCIrq_sync1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee63b150>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1737:NS" -> "Leaf_1732:AL"	 [cond="[]",
		lineno=None];
	"1530:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6eee10>",
		fillcolor=cadetblue,
		label="1530:BS
DataOut = MIIADDRESSOut;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6eee10>]",
		style=filled,
		typ=BlockingSubstitution];
	"1530:BS" -> "Leaf_1508:AL"	 [cond="[]",
		lineno=None];
	"1588:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee68da50>",
		def_var="['r_RStat']",
		fillcolor=deepskyblue,
		label="1588:AS
r_RStat = MIICOMMANDOut[1];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MIICOMMANDOut']"];
	"1800:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdee646dd0>",
		fillcolor=turquoise,
		label="1800:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1799:AL" -> "1800:BL"	 [cond="[]",
		lineno=None];
	"1582:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee68d1d0>",
		def_var="['r_PassAll']",
		fillcolor=deepskyblue,
		label="1582:AS
r_PassAll = CTRLMODEROut[0];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['CTRLMODEROut']"];
	"1561:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee67dc10>",
		def_var="['r_Pro']",
		fillcolor=deepskyblue,
		label="1561:AS
r_Pro = MODEROut[5];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MODEROut']"];
	"1208:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdccc32890>",
		def_var="['MIIADDRESSOut']",
		fillcolor=deepskyblue,
		label="1208:AS
MIIADDRESSOut[31:5+8] = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"1208:AS" -> "1508:AL";
	"1208:AS" -> "1591:AS";
	"1592:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee693250>",
		def_var="['r_FIAD']",
		fillcolor=deepskyblue,
		label="1592:AS
r_FIAD[4:0] = MIIADDRESSOut[4:0];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MIIADDRESSOut']"];
	"1208:AS" -> "1592:AS";
	"1824:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdee64cf50>",
		fillcolor=turquoise,
		label="1824:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1823:AL" -> "1824:BL"	 [cond="[]",
		lineno=None];
	"1804:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee64c210>",
		fillcolor=springgreen,
		label="1804:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1807:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee64c4d0>",
		fillcolor=springgreen,
		label="1807:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1804:IF" -> "1807:IF"	 [cond="['Busy_IRQ']",
		label="!(Busy_IRQ)",
		lineno=1804];
	"1805:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee64c1d0>",
		fillcolor=firebrick,
		label="1805:NS
irq_busy <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee64c1d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1804:IF" -> "1805:NS"	 [cond="['Busy_IRQ']",
		label=Busy_IRQ,
		lineno=1804];
	"1688:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6aced0>",
		fillcolor=firebrick,
		label="1688:NS
SetRxCIrq_rxclk <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6aced0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1688:NS" -> "Leaf_1679:AL"	 [cond="[]",
		lineno=None];
	"916:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd3e1b90>",
		def_var="['MIIADDRESS_Wr']",
		fillcolor=deepskyblue,
		label="916:AS
MIIADDRESS_Wr[0] = Write[0] & MIIADDRESS_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'MIIADDRESS_Sel']"];
	"933:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd3dd1d0>",
		def_var="['HASH0_Wr']",
		fillcolor=deepskyblue,
		label="933:AS
HASH0_Wr[0] = Write[0] & HASH0_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'HASH0_Sel']"];
	"849:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd0ce850>",
		def_var="['IPGT_Sel']",
		fillcolor=deepskyblue,
		label="849:AS
IPGT_Sel = Address == 8'h3;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Address']"];
	"901:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd3d0110>",
		def_var="['IPGT_Wr']",
		fillcolor=deepskyblue,
		label="901:AS
IPGT_Wr[0] = Write[0] & IPGT_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'IPGT_Sel']"];
	"849:AS" -> "901:AS";
	"897:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd0eb510>",
		def_var="['MODER_Wr']",
		fillcolor=deepskyblue,
		label="897:AS
MODER_Wr[1] = Write[1] & MODER_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'MODER_Sel']"];
	"1725:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdee6377d0>",
		fillcolor=turquoise,
		label="1725:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1726:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee637a10>",
		fillcolor=springgreen,
		label="1726:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1725:BL" -> "1726:IF"	 [cond="[]",
		lineno=None];
	"1537:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fbdee672cd0>",
		fillcolor=lightcyan,
		label="1537:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1537:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee672dd0>",
		fillcolor=cadetblue,
		label="1537:BS
DataOut = HASH0Out;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee672dd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"1537:CA" -> "1537:BS"	 [cond="[]",
		lineno=None];
	"1522:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6e7cd0>",
		fillcolor=cadetblue,
		label="1522:BS
DataOut = IPGTOut;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6e7cd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"1522:BS" -> "Leaf_1508:AL"	 [cond="[]",
		lineno=None];
	"1672:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6ac190>",
		fillcolor=firebrick,
		label="1672:NS
ResetTxCIrq_sync2 <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6ac190>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1669:AL"	 [def_var="['ResetTxCIrq_sync2']",
		label="Leaf_1669:AL"];
	"1672:NS" -> "Leaf_1669:AL"	 [cond="[]",
		lineno=None];
	"1619:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee69da10>",
		fillcolor=firebrick,
		label="1619:NS
SetTxCIrq_txclk <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee69da10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1618:IF" -> "1619:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1618];
	"1621:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee69de50>",
		fillcolor=springgreen,
		label="1621:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1618:IF" -> "1621:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1618];
	"1684:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee6acb10>",
		fillcolor=springgreen,
		label="1684:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1685:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6acad0>",
		fillcolor=firebrick,
		label="1685:NS
SetRxCIrq_rxclk <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6acad0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1684:IF" -> "1685:NS"	 [cond="['SetPauseTimer', 'r_RxFlow']",
		label="(SetPauseTimer & r_RxFlow)",
		lineno=1684];
	"1687:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee6acd90>",
		fillcolor=springgreen,
		label="1687:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1684:IF" -> "1687:IF"	 [cond="['SetPauseTimer', 'r_RxFlow']",
		label="!((SetPauseTimer & r_RxFlow))",
		lineno=1684];
	"1705:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee632950>",
		fillcolor=firebrick,
		label="1705:NS
SetRxCIrq_sync2 <= SetRxCIrq_sync1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee632950>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1700:AL"	 [def_var="['SetRxCIrq_sync2']",
		label="Leaf_1700:AL"];
	"1705:NS" -> "Leaf_1700:AL"	 [cond="[]",
		lineno=None];
	"1533:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee672510>",
		fillcolor=cadetblue,
		label="1533:BS
DataOut = MIISTATUSOut;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee672510>]",
		style=filled,
		typ=BlockingSubstitution];
	"1533:BS" -> "Leaf_1508:AL"	 [cond="[]",
		lineno=None];
	"1637:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbdee6a37d0>",
		clk_sens=True,
		fillcolor=gold,
		label="1637:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'SetTxCIrq_sync1']"];
	"Leaf_1629:AL" -> "1637:AL";
	"1669:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbdee6a7f90>",
		clk_sens=False,
		fillcolor=gold,
		label="1669:AL",
		sens="['TxClk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'SetTxCIrq_sync1']"];
	"Leaf_1629:AL" -> "1669:AL";
	"1710:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee632dd0>",
		fillcolor=springgreen,
		label="1710:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1711:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee632d10>",
		fillcolor=firebrick,
		label="1711:NS
SetRxCIrq_sync3 <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee632d10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1710:IF" -> "1711:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1710];
	"1713:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee632f10>",
		fillcolor=firebrick,
		label="1713:NS
SetRxCIrq_sync3 <= SetRxCIrq_sync2;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee632f10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1710:IF" -> "1713:NS"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1710];
	"1795:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee646b90>",
		fillcolor=springgreen,
		label="1795:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1796:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee646cd0>",
		fillcolor=firebrick,
		label="1796:NS
irq_rxe <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee646cd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1795:IF" -> "1796:NS"	 [cond="['INT_SOURCE_Wr', 'DataIn']",
		label="(INT_SOURCE_Wr[0] & DataIn[3])",
		lineno=1795];
	"1619:NS" -> "Leaf_1616:AL"	 [cond="[]",
		lineno=None];
	"1780:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee640f90>",
		fillcolor=springgreen,
		label="1780:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1777:IF" -> "1780:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1777];
	"1778:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee640cd0>",
		fillcolor=firebrick,
		label="1778:NS
irq_rxb <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee640cd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1777:IF" -> "1778:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1777];
	"1516:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee6e7490>",
		fillcolor=springgreen,
		label="1516:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1515:BL" -> "1516:IF"	 [cond="[]",
		lineno=None];
	"865:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd0c4d50>",
		def_var="['HASH1_Sel']",
		fillcolor=deepskyblue,
		label="865:AS
HASH1_Sel = Address == 8'h13;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Address']"];
	"865:AS" -> "938:AS";
	"940:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd155550>",
		def_var="['HASH1_Wr']",
		fillcolor=deepskyblue,
		label="940:AS
HASH1_Wr[3] = Write[3] & HASH1_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'HASH1_Sel']"];
	"865:AS" -> "940:AS";
	"939:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd155290>",
		def_var="['HASH1_Wr']",
		fillcolor=deepskyblue,
		label="939:AS
HASH1_Wr[2] = Write[2] & HASH1_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'HASH1_Sel']"];
	"865:AS" -> "939:AS";
	"937:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd3ddcd0>",
		def_var="['HASH1_Wr']",
		fillcolor=deepskyblue,
		label="937:AS
HASH1_Wr[0] = Write[0] & HASH1_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'HASH1_Sel']"];
	"865:AS" -> "937:AS";
	"1727:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee637950>",
		fillcolor=firebrick,
		label="1727:NS
ResetRxCIrq_sync1 <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee637950>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1724:AL"	 [def_var="['ResetRxCIrq_sync1']",
		label="Leaf_1724:AL"];
	"1727:NS" -> "Leaf_1724:AL"	 [cond="[]",
		lineno=None];
	"1789:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee646650>",
		fillcolor=springgreen,
		label="1789:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1790:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee646610>",
		fillcolor=firebrick,
		label="1790:NS
irq_rxe <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee646610>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1789:IF" -> "1790:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1789];
	"1792:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee6468d0>",
		fillcolor=springgreen,
		label="1792:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1789:IF" -> "1792:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1789];
	"1534:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fbdee672610>",
		fillcolor=lightcyan,
		label="1534:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1534:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee672750>",
		fillcolor=cadetblue,
		label="1534:BS
DataOut = MAC_ADDR0Out;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee672750>]",
		style=filled,
		typ=BlockingSubstitution];
	"1534:CA" -> "1534:BS"	 [cond="[]",
		lineno=None];
	"1769:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee640650>",
		fillcolor=firebrick,
		label="1769:NS
irq_txe <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee640650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1763:AL"	 [def_var="['irq_txe']",
		label="Leaf_1763:AL"];
	"1769:NS" -> "Leaf_1763:AL"	 [cond="[]",
		lineno=None];
	"1051:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd1399d0>",
		def_var="['IPGR2Out']",
		fillcolor=deepskyblue,
		label="1051:AS
IPGR2Out[31:7] = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"1051:AS" -> "1508:AL";
	"1572:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee682f90>",
		def_var="['r_IPGR2']",
		fillcolor=deepskyblue,
		label="1572:AS
r_IPGR2[6:0] = IPGR2Out[6:0];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['IPGR2Out']"];
	"1051:AS" -> "1572:AS";
	"1648:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6a3f50>",
		fillcolor=firebrick,
		label="1648:NS
SetTxCIrq_sync3 <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6a3f50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1647:IF" -> "1648:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1647];
	"1650:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6a7190>",
		fillcolor=firebrick,
		label="1650:NS
SetTxCIrq_sync3 <= SetTxCIrq_sync2;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6a7190>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1647:IF" -> "1650:NS"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1647];
	"1607:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee698e10>",
		def_var="['r_HASH0']",
		fillcolor=deepskyblue,
		label="1607:AS
r_HASH0[31:0] = HASH0Out;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['HASH0Out']"];
	"1528:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6ee990>",
		fillcolor=cadetblue,
		label="1528:BS
DataOut = MIIMODEROut;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6ee990>]",
		style=filled,
		typ=BlockingSubstitution];
	"1528:BS" -> "Leaf_1508:AL"	 [cond="[]",
		lineno=None];
	"1609:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee69d110>",
		def_var="['r_TxBDNum']",
		fillcolor=deepskyblue,
		label="1609:AS
r_TxBDNum[7:0] = TX_BD_NUMOut[7:0];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['TX_BD_NUMOut']"];
	"1808:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee64c610>",
		fillcolor=firebrick,
		label="1808:NS
irq_busy <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee64c610>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1807:IF" -> "1808:NS"	 [cond="['INT_SOURCE_Wr', 'DataIn']",
		label="(INT_SOURCE_Wr[0] & DataIn[4])",
		lineno=1807];
	"Leaf_1799:AL"	 [def_var="['irq_busy']",
		label="Leaf_1799:AL"];
	"1808:NS" -> "Leaf_1799:AL"	 [cond="[]",
		lineno=None];
	"1717:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdee637190>",
		fillcolor=turquoise,
		label="1717:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1717:BL" -> "1718:IF"	 [cond="[]",
		lineno=None];
	"1003:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd15c150>",
		def_var="['MODEROut']",
		fillcolor=deepskyblue,
		label="1003:AS
MODEROut[31:1+16] = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"1003:AS" -> "1508:AL";
	"1003:AS" -> "1559:AS";
	"1003:AS" -> "1561:AS";
	"1562:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee67ddd0>",
		def_var="['r_Iam']",
		fillcolor=deepskyblue,
		label="1562:AS
r_Iam = MODEROut[4];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MODEROut']"];
	"1003:AS" -> "1562:AS";
	"1552:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee677dd0>",
		def_var="['r_HugEn']",
		fillcolor=deepskyblue,
		label="1552:AS
r_HugEn = MODEROut[14];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MODEROut']"];
	"1003:AS" -> "1552:AS";
	"1550:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee677a50>",
		def_var="['r_RecSmall']",
		fillcolor=deepskyblue,
		label="1550:AS
r_RecSmall = MODEROut[16];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MODEROut']"];
	"1003:AS" -> "1550:AS";
	"1556:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee67d350>",
		def_var="['r_FullD']",
		fillcolor=deepskyblue,
		label="1556:AS
r_FullD = MODEROut[10];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MODEROut']"];
	"1003:AS" -> "1556:AS";
	"1558:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee67d6d0>",
		def_var="['r_NoBckof']",
		fillcolor=deepskyblue,
		label="1558:AS
r_NoBckof = MODEROut[8];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MODEROut']"];
	"1003:AS" -> "1558:AS";
	"1553:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee677f90>",
		def_var="['r_CrcEn']",
		fillcolor=deepskyblue,
		label="1553:AS
r_CrcEn = MODEROut[13];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MODEROut']"];
	"1003:AS" -> "1553:AS";
	"1564:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee682190>",
		def_var="['r_NoPre']",
		fillcolor=deepskyblue,
		label="1564:AS
r_NoPre = MODEROut[2];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MODEROut']"];
	"1003:AS" -> "1564:AS";
	"1565:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee682490>",
		def_var="['r_TxEn']",
		fillcolor=deepskyblue,
		label="1565:AS
r_TxEn = MODEROut[1] & (TX_BD_NUMOut > 0);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MODEROut', 'TX_BD_NUMOut']"];
	"1003:AS" -> "1565:AS";
	"1554:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee67d190>",
		def_var="['r_DlyCrcEn']",
		fillcolor=deepskyblue,
		label="1554:AS
r_DlyCrcEn = MODEROut[12];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MODEROut']"];
	"1003:AS" -> "1554:AS";
	"1560:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee67da50>",
		def_var="['r_IFG']",
		fillcolor=deepskyblue,
		label="1560:AS
r_IFG = MODEROut[6];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MODEROut']"];
	"1003:AS" -> "1560:AS";
	"1551:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee677c10>",
		def_var="['r_Pad']",
		fillcolor=deepskyblue,
		label="1551:AS
r_Pad = MODEROut[15];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MODEROut']"];
	"1003:AS" -> "1551:AS";
	"1566:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee682790>",
		def_var="['r_RxEn']",
		fillcolor=deepskyblue,
		label="1566:AS
r_RxEn = MODEROut[0] & (TX_BD_NUMOut < 'h80);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MODEROut', 'TX_BD_NUMOut']"];
	"1003:AS" -> "1566:AS";
	"1563:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee67df90>",
		def_var="['r_Bro']",
		fillcolor=deepskyblue,
		label="1563:AS
r_Bro = MODEROut[3];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MODEROut']"];
	"1003:AS" -> "1563:AS";
	"1557:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee67d510>",
		def_var="['r_ExDfrEn']",
		fillcolor=deepskyblue,
		label="1557:AS
r_ExDfrEn = MODEROut[9];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MODEROut']"];
	"1003:AS" -> "1557:AS";
	"844:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd503ed0>",
		def_var="['Read']",
		fillcolor=deepskyblue,
		label="844:AS
Read = |Cs & ~Rw;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Cs', 'Rw']"];
	"844:AS" -> "1508:AL";
	"1764:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdee640290>",
		fillcolor=turquoise,
		label="1764:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1763:AL" -> "1764:BL"	 [cond="[]",
		lineno=None];
	"1661:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbdee6a79d0>",
		clk_sens=False,
		fillcolor=gold,
		label="1661:AL",
		sens="['TxClk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'SetTxCIrq_sync2']"];
	"1662:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdee6a7a10>",
		fillcolor=turquoise,
		label="1662:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1661:AL" -> "1662:BL"	 [cond="[]",
		lineno=None];
	"1521:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6e7ad0>",
		fillcolor=cadetblue,
		label="1521:BS
DataOut = INT_MASKOut;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6e7ad0>]",
		style=filled,
		typ=BlockingSubstitution];
	"1521:BS" -> "Leaf_1508:AL"	 [cond="[]",
		lineno=None];
	"1538:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fbdee672ed0>",
		fillcolor=lightcyan,
		label="1538:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1538:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee672fd0>",
		fillcolor=cadetblue,
		label="1538:BS
DataOut = HASH1Out;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee672fd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"1538:CA" -> "1538:BS"	 [cond="[]",
		lineno=None];
	"Leaf_1811:AL" -> "1845:AS";
	"Leaf_1811:AL" -> "1836:AS";
	"1207:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdccc325d0>",
		def_var="['MIIADDRESSOut']",
		fillcolor=deepskyblue,
		label="1207:AS
MIIADDRESSOut[7:5] = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"1207:AS" -> "1508:AL";
	"1207:AS" -> "1591:AS";
	"1207:AS" -> "1592:AS";
	"Leaf_1708:AL"	 [def_var="['SetRxCIrq_sync3']",
		label="Leaf_1708:AL"];
	"1716:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbdee637150>",
		clk_sens=True,
		fillcolor=gold,
		label="1716:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'SetRxCIrq_sync2', 'SetRxCIrq_sync3']"];
	"Leaf_1708:AL" -> "1716:AL";
	"921:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd3e4a90>",
		def_var="['MAC_ADDR0_Wr']",
		fillcolor=deepskyblue,
		label="921:AS
MAC_ADDR0_Wr[0] = Write[0] & MAC_ADDR0_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'MAC_ADDR0_Sel']"];
	"1752:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdee63b950>",
		fillcolor=turquoise,
		label="1752:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1753:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee63bad0>",
		fillcolor=springgreen,
		label="1753:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1752:BL" -> "1753:IF"	 [cond="[]",
		lineno=None];
	"1819:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee64cdd0>",
		fillcolor=springgreen,
		label="1819:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1820:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee64cf10>",
		fillcolor=firebrick,
		label="1820:NS
irq_txc <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee64cf10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1819:IF" -> "1820:NS"	 [cond="['INT_SOURCE_Wr', 'DataIn']",
		label="(INT_SOURCE_Wr[0] & DataIn[5])",
		lineno=1819];
	"1539:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee677210>",
		fillcolor=cadetblue,
		label="1539:BS
DataOut = TXCTRLOut;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee677210>]",
		style=filled,
		typ=BlockingSubstitution];
	"1539:BS" -> "Leaf_1508:AL"	 [cond="[]",
		lineno=None];
	"1653:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbdee6a7390>",
		clk_sens=True,
		fillcolor=gold,
		label="1653:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'SetTxCIrq_sync2', 'SetTxCIrq_sync3']"];
	"1654:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdee6a73d0>",
		fillcolor=turquoise,
		label="1654:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1653:AL" -> "1654:BL"	 [cond="[]",
		lineno=None];
	"856:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd0cd710>",
		def_var="['MIIMODER_Sel']",
		fillcolor=deepskyblue,
		label="856:AS
MIIMODER_Sel = Address == 8'hA;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Address']"];
	"914:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd3e1510>",
		def_var="['MIIMODER_Wr']",
		fillcolor=deepskyblue,
		label="914:AS
MIIMODER_Wr[1] = Write[1] & MIIMODER_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'MIIMODER_Sel']"];
	"856:AS" -> "914:AS";
	"913:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd3e1210>",
		def_var="['MIIMODER_Wr']",
		fillcolor=deepskyblue,
		label="913:AS
MIIMODER_Wr[0] = Write[0] & MIIMODER_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'MIIMODER_Sel']"];
	"856:AS" -> "913:AS";
	"1523:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6e7ed0>",
		fillcolor=cadetblue,
		label="1523:BS
DataOut = IPGR1Out;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6e7ed0>]",
		style=filled,
		typ=BlockingSubstitution];
	"1523:BS" -> "Leaf_1508:AL"	 [cond="[]",
		lineno=None];
	"1685:NS" -> "Leaf_1679:AL"	 [cond="[]",
		lineno=None];
	"1575:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee6885d0>",
		def_var="['r_MaxFL']",
		fillcolor=deepskyblue,
		label="1575:AS
r_MaxFL[15:0] = PACKETLENOut[15:0];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['PACKETLENOut']"];
	"943:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd155d90>",
		def_var="['TXCTRL_Wr']",
		fillcolor=deepskyblue,
		label="943:AS
TXCTRL_Wr[2] = Write[2] & TXCTRL_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'TXCTRL_Sel']"];
	"1832:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee651850>",
		fillcolor=firebrick,
		label="1832:NS
irq_rxc <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee651850>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1823:AL"	 [def_var="['irq_rxc']",
		label="Leaf_1823:AL"];
	"1832:NS" -> "Leaf_1823:AL"	 [cond="[]",
		lineno=None];
	"1654:BL" -> "1655:IF"	 [cond="[]",
		lineno=None];
	"1780:IF" -> "1783:IF"	 [cond="['RxB_IRQ']",
		label="!(RxB_IRQ)",
		lineno=1780];
	"1781:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee640f50>",
		fillcolor=firebrick,
		label="1781:NS
irq_rxb <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee640f50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1780:IF" -> "1781:NS"	 [cond="['RxB_IRQ']",
		label=RxB_IRQ,
		lineno=1780];
	"862:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd0c4650>",
		def_var="['DMAC_ADDR0_Sel']",
		fillcolor=deepskyblue,
		label="862:AS
DMAC_ADDR0_Sel = Address == 8'h18;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Address']"];
	"862:AS" -> "928:AS";
	"862:AS" -> "929:AS";
	"927:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd3e9e50>",
		def_var="['DMAC_ADDR0_Wr']",
		fillcolor=deepskyblue,
		label="927:AS
DMAC_ADDR0_Wr[0] = Write[0] & DMAC_ADDR0_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'DMAC_ADDR0_Sel']"];
	"862:AS" -> "927:AS";
	"930:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd3ec850>",
		def_var="['DMAC_ADDR0_Wr']",
		fillcolor=deepskyblue,
		label="930:AS
DMAC_ADDR0_Wr[3] = Write[3] & DMAC_ADDR0_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'DMAC_ADDR0_Sel']"];
	"862:AS" -> "930:AS";
	"1775:AL" -> "1776:BL"	 [cond="[]",
		lineno=None];
	"1606:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee698c10>",
		def_var="['r_HASH1']",
		fillcolor=deepskyblue,
		label="1606:AS
r_HASH1[31:0] = HASH1Out;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['HASH1Out']"];
	"1726:IF" -> "1727:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1726];
	"1729:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee637b50>",
		fillcolor=firebrick,
		label="1729:NS
ResetRxCIrq_sync1 <= SetRxCIrq_sync2;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee637b50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1726:IF" -> "1729:NS"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1726];
	"1526:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6ee550>",
		fillcolor=cadetblue,
		label="1526:BS
DataOut = COLLCONFOut;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6ee550>]",
		style=filled,
		typ=BlockingSubstitution];
	"1526:BS" -> "Leaf_1508:AL"	 [cond="[]",
		lineno=None];
	"900:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd0ebe10>",
		def_var="['INT_MASK_Wr']",
		fillcolor=deepskyblue,
		label="900:AS
INT_MASK_Wr[0] = Write[0] & INT_MASK_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'INT_MASK_Sel']"];
	"1587:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee68d850>",
		def_var="['r_WCtrlData']",
		fillcolor=deepskyblue,
		label="1587:AS
r_WCtrlData = MIICOMMANDOut[2];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MIICOMMANDOut']"];
	"934:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd3dd490>",
		def_var="['HASH0_Wr']",
		fillcolor=deepskyblue,
		label="934:AS
HASH0_Wr[1] = Write[1] & HASH0_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'HASH0_Sel']"];
	"1300:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdccc60e10>",
		def_var="['MAC_ADDR1Out']",
		fillcolor=deepskyblue,
		label="1300:AS
MAC_ADDR1Out[31:8+8] = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"1300:AS" -> "1508:AL";
	"1602:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee6983d0>",
		def_var="['r_MAC']",
		fillcolor=deepskyblue,
		label="1602:AS
r_MAC[47:32] = MAC_ADDR1Out[15:0];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MAC_ADDR1Out']"];
	"1300:AS" -> "1602:AS";
	"1110:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd149e90>",
		def_var="['COLLCONFOut']",
		fillcolor=deepskyblue,
		label="1110:AS
COLLCONFOut[15:6] = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"1110:AS" -> "1508:AL";
	"1577:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee688890>",
		def_var="['r_MaxRet']",
		fillcolor=deepskyblue,
		label="1577:AS
r_MaxRet[3:0] = COLLCONFOut[19:16];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['COLLCONFOut']"];
	"1110:AS" -> "1577:AS";
	"1578:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee688b50>",
		def_var="['r_CollValid']",
		fillcolor=deepskyblue,
		label="1578:AS
r_CollValid[5:0] = COLLCONFOut[5:0];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['COLLCONFOut']"];
	"1110:AS" -> "1578:AS";
	"1734:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee637fd0>",
		fillcolor=springgreen,
		label="1734:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1734:IF" -> "1735:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1734];
	"1734:IF" -> "1737:NS"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1734];
	"1638:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdee6a3810>",
		fillcolor=turquoise,
		label="1638:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1637:AL" -> "1638:BL"	 [cond="[]",
		lineno=None];
	"1759:IF" -> "1760:NS"	 [cond="['INT_SOURCE_Wr', 'DataIn']",
		label="(INT_SOURCE_Wr[0] & DataIn[0])",
		lineno=1759];
	"1788:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdee6464d0>",
		fillcolor=turquoise,
		label="1788:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1788:BL" -> "1789:IF"	 [cond="[]",
		lineno=None];
	"Leaf_1661:AL"	 [def_var="['ResetTxCIrq_sync1']",
		label="Leaf_1661:AL"];
	"1666:NS" -> "Leaf_1661:AL"	 [cond="[]",
		lineno=None];
	"1845:AS" -> "1508:AL";
	"867:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd0c1210>",
		def_var="['RXCTRL_Sel']",
		fillcolor=deepskyblue,
		label="867:AS
RXCTRL_Sel = Address == 8'h15;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Address']"];
	"1581:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee688f90>",
		def_var="['r_RxFlow']",
		fillcolor=deepskyblue,
		label="1581:AS
r_RxFlow = CTRLMODEROut[1];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['CTRLMODEROut']"];
	"1679:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbdee6ac590>",
		clk_sens=False,
		fillcolor=gold,
		label="1679:AL",
		sens="['RxClk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['ResetRxCIrq_sync3', 'ResetRxCIrq_sync2', 'Reset', 'r_RxFlow', 'SetPauseTimer']"];
	"1581:AS" -> "1679:AL";
	"917:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd3e1ed0>",
		def_var="['MIIADDRESS_Wr']",
		fillcolor=deepskyblue,
		label="917:AS
MIIADDRESS_Wr[1] = Write[1] & MIIADDRESS_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'MIIADDRESS_Sel']"];
	"Leaf_1637:AL"	 [def_var="['SetTxCIrq_sync2']",
		label="Leaf_1637:AL"];
	"Leaf_1637:AL" -> "1661:AL";
	"Leaf_1637:AL" -> "1653:AL";
	"1645:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbdee6a3d90>",
		clk_sens=True,
		fillcolor=gold,
		label="1645:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'SetTxCIrq_sync2']"];
	"Leaf_1637:AL" -> "1645:AL";
	"896:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd0eb250>",
		def_var="['MODER_Wr']",
		fillcolor=deepskyblue,
		label="896:AS
MODER_Wr[0] = Write[0] & MODER_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'MODER_Sel']"];
	"1824:BL" -> "1825:IF"	 [cond="[]",
		lineno=None];
	"1716:AL" -> "1717:BL"	 [cond="[]",
		lineno=None];
	"1640:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6a3990>",
		fillcolor=firebrick,
		label="1640:NS
SetTxCIrq_sync2 <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6a3990>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1640:NS" -> "Leaf_1637:AL"	 [cond="[]",
		lineno=None];
	"1527:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fbdee6ee650>",
		fillcolor=lightcyan,
		label="1527:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1527:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6ee790>",
		fillcolor=cadetblue,
		label="1527:BS
DataOut = CTRLMODEROut;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6ee790>]",
		style=filled,
		typ=BlockingSubstitution];
	"1527:CA" -> "1527:BS"	 [cond="[]",
		lineno=None];
	"1596:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee6937d0>",
		def_var="['MIISTATUSOut']",
		fillcolor=deepskyblue,
		label="1596:AS
MIISTATUSOut[31:3] = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"1596:AS" -> "1508:AL";
	"864:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd0c4b10>",
		def_var="['HASH0_Sel']",
		fillcolor=deepskyblue,
		label="864:AS
HASH0_Sel = Address == 8'h12;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Address']"];
	"864:AS" -> "933:AS";
	"864:AS" -> "934:AS";
	"935:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd3dd750>",
		def_var="['HASH0_Wr']",
		fillcolor=deepskyblue,
		label="935:AS
HASH0_Wr[2] = Write[2] & HASH0_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'HASH0_Sel']"];
	"864:AS" -> "935:AS";
	"936:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd3dda10>",
		def_var="['HASH0_Wr']",
		fillcolor=deepskyblue,
		label="936:AS
HASH0_Wr[3] = Write[3] & HASH0_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'HASH0_Sel']"];
	"864:AS" -> "936:AS";
	"1793:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee646890>",
		fillcolor=firebrick,
		label="1793:NS
irq_rxe <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee646890>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1787:AL"	 [def_var="['irq_rxe']",
		label="Leaf_1787:AL"];
	"1793:NS" -> "Leaf_1787:AL"	 [cond="[]",
		lineno=None];
	"1695:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee632190>",
		fillcolor=firebrick,
		label="1695:NS
SetRxCIrq_sync1 <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee632190>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1692:AL"	 [def_var="['SetRxCIrq_sync1']",
		label="Leaf_1692:AL"];
	"1695:NS" -> "Leaf_1692:AL"	 [cond="[]",
		lineno=None];
	"1820:NS" -> "Leaf_1811:AL"	 [cond="[]",
		lineno=None];
	"1692:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbdee6acf90>",
		clk_sens=True,
		fillcolor=gold,
		label="1692:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'SetRxCIrq_rxclk']"];
	"1693:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdee6acfd0>",
		fillcolor=turquoise,
		label="1693:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1692:AL" -> "1693:BL"	 [cond="[]",
		lineno=None];
	"1639:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee6a3a50>",
		fillcolor=springgreen,
		label="1639:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1639:IF" -> "1640:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1639];
	"1642:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6a3b90>",
		fillcolor=firebrick,
		label="1642:NS
SetTxCIrq_sync2 <= SetTxCIrq_sync1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6a3b90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1639:IF" -> "1642:NS"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1639];
	"902:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd3d03d0>",
		def_var="['IPGR1_Wr']",
		fillcolor=deepskyblue,
		label="902:AS
IPGR1_Wr[0] = Write[0] & IPGR1_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'IPGR1_Sel']"];
	"1525:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fbdee6ee210>",
		fillcolor=lightcyan,
		label="1525:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1525:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6ee350>",
		fillcolor=cadetblue,
		label="1525:BS
DataOut = PACKETLENOut;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6ee350>]",
		style=filled,
		typ=BlockingSubstitution];
	"1525:CA" -> "1525:BS"	 [cond="[]",
		lineno=None];
	"1664:NS" -> "Leaf_1661:AL"	 [cond="[]",
		lineno=None];
	"1801:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee646f50>",
		fillcolor=springgreen,
		label="1801:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1801:IF" -> "1804:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1801];
	"1802:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee646f10>",
		fillcolor=firebrick,
		label="1802:NS
irq_busy <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee646f10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1801:IF" -> "1802:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1801];
	"1535:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fbdee672850>",
		fillcolor=lightcyan,
		label="1535:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1535:CA" -> "1535:BS"	 [cond="[]",
		lineno=None];
	"1764:BL" -> "1765:IF"	 [cond="[]",
		lineno=None];
	"1621:IF" -> "1622:NS"	 [cond="['TxCtrlEndFrm', 'StartTxDone', 'r_TxFlow']",
		label="(TxCtrlEndFrm & StartTxDone & r_TxFlow)",
		lineno=1621];
	"1624:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee6a3050>",
		fillcolor=springgreen,
		label="1624:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1621:IF" -> "1624:IF"	 [cond="['TxCtrlEndFrm', 'StartTxDone', 'r_TxFlow']",
		label="!((TxCtrlEndFrm & StartTxDone & r_TxFlow))",
		lineno=1621];
	"1697:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee632390>",
		fillcolor=firebrick,
		label="1697:NS
SetRxCIrq_sync1 <= SetRxCIrq_rxclk;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee632390>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1697:NS" -> "Leaf_1692:AL"	 [cond="[]",
		lineno=None];
	"1534:BS" -> "Leaf_1508:AL"	 [cond="[]",
		lineno=None];
	"1123:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdccc48c10>",
		def_var="['TX_BD_NUMOut']",
		fillcolor=deepskyblue,
		label="1123:AS
TX_BD_NUMOut[31:8] = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"1123:AS" -> "1508:AL";
	"1123:AS" -> "1609:AS";
	"1123:AS" -> "1565:AS";
	"1123:AS" -> "1566:AS";
	"Leaf_1679:AL" -> "1692:AL";
	"1741:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdee63b390>",
		fillcolor=turquoise,
		label="1741:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1742:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee63b5d0>",
		fillcolor=springgreen,
		label="1742:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1741:BL" -> "1742:IF"	 [cond="[]",
		lineno=None];
	"1601:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee6980d0>",
		def_var="['r_MAC']",
		fillcolor=deepskyblue,
		label="1601:AS
r_MAC[31:0] = MAC_ADDR0Out[31:0];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MAC_ADDR0Out']"];
	"903:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd3d0690>",
		def_var="['IPGR2_Wr']",
		fillcolor=deepskyblue,
		label="903:AS
IPGR2_Wr[0] = Write[0] & IPGR2_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'IPGR2_Sel']"];
	"1740:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbdee63b350>",
		clk_sens=False,
		fillcolor=gold,
		label="1740:AL",
		sens="['RxClk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'ResetRxCIrq_sync2']"];
	"1740:AL" -> "1741:BL"	 [cond="[]",
		lineno=None];
	"1584:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee68d390>",
		def_var="['r_MiiNoPre']",
		fillcolor=deepskyblue,
		label="1584:AS
r_MiiNoPre = MIIMODEROut[8];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MIIMODEROut']"];
	"Leaf_1799:AL" -> "1845:AS";
	"Leaf_1799:AL" -> "1836:AS";
	"1724:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbdee637790>",
		clk_sens=False,
		fillcolor=gold,
		label="1724:AL",
		sens="['RxClk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'SetRxCIrq_sync2']"];
	"1724:AL" -> "1725:BL"	 [cond="[]",
		lineno=None];
	"1241:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdccc3c790>",
		def_var="['MIIRX_DATAOut']",
		fillcolor=deepskyblue,
		label="1241:AS
MIIRX_DATAOut[31:16] = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"1241:AS" -> "1508:AL";
	"850:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd0cea90>",
		def_var="['IPGR1_Sel']",
		fillcolor=deepskyblue,
		label="850:AS
IPGR1_Sel = Address == 8'h4;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Address']"];
	"850:AS" -> "902:AS";
	"1796:NS" -> "Leaf_1787:AL"	 [cond="[]",
		lineno=None];
	"1467:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee6d7290>",
		def_var="['TXCTRLOut']",
		fillcolor=deepskyblue,
		label="1467:AS
TXCTRLOut[31:1+16] = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"1467:AS" -> "1508:AL";
	"1611:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee69d3d0>",
		def_var="['r_TxPauseTV']",
		fillcolor=deepskyblue,
		label="1611:AS
r_TxPauseTV[15:0] = TXCTRLOut[15:0];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['TXCTRLOut']"];
	"1467:AS" -> "1611:AS";
	"1612:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee69d5d0>",
		def_var="['r_TxPauseRq']",
		fillcolor=deepskyblue,
		label="1612:AS
r_TxPauseRq = TXCTRLOut[16];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['TXCTRLOut']"];
	"1467:AS" -> "1612:AS";
	"853:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd0cd210>",
		def_var="['COLLCONF_Sel']",
		fillcolor=deepskyblue,
		label="853:AS
COLLCONF_Sel = Address == 8'h7;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Address']"];
	"853:AS" -> "908:AS";
	"910:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd3d1b90>",
		def_var="['COLLCONF_Wr']",
		fillcolor=deepskyblue,
		label="910:AS
COLLCONF_Wr[2] = Write[2] & COLLCONF_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'COLLCONF_Sel']"];
	"853:AS" -> "910:AS";
	"1520:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6e7910>",
		fillcolor=cadetblue,
		label="1520:BS
DataOut = INT_SOURCEOut;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6e7910>]",
		style=filled,
		typ=BlockingSubstitution];
	"1520:BS" -> "Leaf_1508:AL"	 [cond="[]",
		lineno=None];
	"1570:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee682cd0>",
		def_var="['r_IPGR1']",
		fillcolor=deepskyblue,
		label="1570:AS
r_IPGR1[6:0] = IPGR1Out[6:0];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['IPGR1Out']"];
	"Leaf_1716:AL" -> "1823:AL";
	"1787:AL" -> "1788:BL"	 [cond="[]",
		lineno=None];
	"1599:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee693dd0>",
		def_var="['MIISTATUSOut']",
		fillcolor=deepskyblue,
		label="1599:AS
MIISTATUSOut[0] = LinkFail;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['LinkFail']"];
	"1599:AS" -> "1508:AL";
	"944:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd136210>",
		def_var="['TX_BD_NUM_Wr']",
		fillcolor=deepskyblue,
		label="944:AS
TX_BD_NUM_Wr[0] = Write[0] & TX_BD_NUM_Sel & (DataIn <= 'h80);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'TX_BD_NUM_Sel', 'DataIn']"];
	"1812:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdee64c710>",
		fillcolor=turquoise,
		label="1812:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1811:AL" -> "1812:BL"	 [cond="[]",
		lineno=None];
	"1802:NS" -> "Leaf_1799:AL"	 [cond="[]",
		lineno=None];
	"1186:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdccc631d0>",
		def_var="['MIICOMMANDOut']",
		fillcolor=deepskyblue,
		label="1186:AS
MIICOMMANDOut[31:3] = 29'h0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"1186:AS" -> "1508:AL";
	"1186:AS" -> "1588:AS";
	"1186:AS" -> "1587:AS";
	"1589:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee68dc50>",
		def_var="['r_ScanStat']",
		fillcolor=deepskyblue,
		label="1589:AS
r_ScanStat = MIICOMMANDOut[0];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MIICOMMANDOut']"];
	"1186:AS" -> "1589:AS";
	"Leaf_1775:AL"	 [def_var="['irq_rxb']",
		label="Leaf_1775:AL"];
	"1784:NS" -> "Leaf_1775:AL"	 [cond="[]",
		lineno=None];
	"1831:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee651710>",
		fillcolor=springgreen,
		label="1831:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1831:IF" -> "1832:NS"	 [cond="['INT_SOURCE_Wr', 'DataIn']",
		label="(INT_SOURCE_Wr[0] & DataIn[6])",
		lineno=1831];
	"1816:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee64cb10>",
		fillcolor=springgreen,
		label="1816:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1816:IF" -> "1817:NS"	 [cond="['SetTxCIrq']",
		label=SetTxCIrq,
		lineno=1816];
	"1816:IF" -> "1819:IF"	 [cond="['SetTxCIrq']",
		label="!(SetTxCIrq)",
		lineno=1816];
	"920:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd3e4750>",
		def_var="['MIIRX_DATA_Wr']",
		fillcolor=deepskyblue,
		label="920:AS
MIIRX_DATA_Wr = UpdateMIIRX_DATAReg;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['UpdateMIIRX_DATAReg']"];
	"1539:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fbdee677110>",
		fillcolor=lightcyan,
		label="1539:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1539:CA" -> "1539:BS"	 [cond="[]",
		lineno=None];
	"1703:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee632750>",
		fillcolor=firebrick,
		label="1703:NS
SetRxCIrq_sync2 <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee632750>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1703:NS" -> "Leaf_1700:AL"	 [cond="[]",
		lineno=None];
	"1522:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fbdee6e7bd0>",
		fillcolor=lightcyan,
		label="1522:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1522:CA" -> "1522:BS"	 [cond="[]",
		lineno=None];
	"912:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd3d1ed0>",
		def_var="['CTRLMODER_Wr']",
		fillcolor=deepskyblue,
		label="912:AS
CTRLMODER_Wr[0] = Write[0] & CTRLMODER_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'CTRLMODER_Sel']"];
	"1694:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee632250>",
		fillcolor=springgreen,
		label="1694:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1693:BL" -> "1694:IF"	 [cond="[]",
		lineno=None];
	"1631:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee6a3490>",
		fillcolor=springgreen,
		label="1631:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1631:IF" -> "1634:NS"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1631];
	"1632:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6a33d0>",
		fillcolor=firebrick,
		label="1632:NS
SetTxCIrq_sync1 <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6a33d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1631:IF" -> "1632:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1631];
	"1015:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd15cb50>",
		def_var="['INT_MASKOut']",
		fillcolor=deepskyblue,
		label="1015:AS
INT_MASKOut[31:7] = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"1015:AS" -> "1508:AL";
	"1015:AS" -> "1836:AS";
	"1580:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee688d90>",
		def_var="['r_TxFlow']",
		fillcolor=deepskyblue,
		label="1580:AS
r_TxFlow = CTRLMODEROut[2];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['CTRLMODEROut']"];
	"1580:AS" -> "1616:AL";
	"855:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd0cd490>",
		def_var="['CTRLMODER_Sel']",
		fillcolor=deepskyblue,
		label="855:AS
CTRLMODER_Sel = Address == 8'h9;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Address']"];
	"855:AS" -> "912:AS";
	"852:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd0cef50>",
		def_var="['PACKETLEN_Sel']",
		fillcolor=deepskyblue,
		label="852:AS
PACKETLEN_Sel = Address == 8'h6;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Address']"];
	"906:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd3d1090>",
		def_var="['PACKETLEN_Wr']",
		fillcolor=deepskyblue,
		label="906:AS
PACKETLEN_Wr[2] = Write[2] & PACKETLEN_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'PACKETLEN_Sel']"];
	"852:AS" -> "906:AS";
	"904:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd3d09d0>",
		def_var="['PACKETLEN_Wr']",
		fillcolor=deepskyblue,
		label="904:AS
PACKETLEN_Wr[0] = Write[0] & PACKETLEN_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'PACKETLEN_Sel']"];
	"852:AS" -> "904:AS";
	"907:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd3d13d0>",
		def_var="['PACKETLEN_Wr']",
		fillcolor=deepskyblue,
		label="907:AS
PACKETLEN_Wr[3] = Write[3] & PACKETLEN_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'PACKETLEN_Sel']"];
	"852:AS" -> "907:AS";
	"905:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd3d0d10>",
		def_var="['PACKETLEN_Wr']",
		fillcolor=deepskyblue,
		label="905:AS
PACKETLEN_Wr[1] = Write[1] & PACKETLEN_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'PACKETLEN_Sel']"];
	"852:AS" -> "905:AS";
	"1536:BS" -> "Leaf_1508:AL"	 [cond="[]",
		lineno=None];
	"Leaf_1669:AL" -> "1616:AL";
	"1753:IF" -> "1756:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1753];
	"1754:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee63ba90>",
		fillcolor=firebrick,
		label="1754:NS
irq_txb <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee63ba90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1753:IF" -> "1754:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1753];
	"1537:BS" -> "Leaf_1508:AL"	 [cond="[]",
		lineno=None];
	"1229:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdccc54d10>",
		def_var="['MIITX_DATAOut']",
		fillcolor=deepskyblue,
		label="1229:AS
MIITX_DATAOut[31:8+8] = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"1229:AS" -> "1508:AL";
	"1594:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee693550>",
		def_var="['r_CtrlData']",
		fillcolor=deepskyblue,
		label="1594:AS
r_CtrlData[15:0] = MIITX_DATAOut[15:0];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MIITX_DATAOut']"];
	"1229:AS" -> "1594:AS";
	"1826:NS" -> "Leaf_1823:AL"	 [cond="[]",
		lineno=None];
	"1670:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdee6a7fd0>",
		fillcolor=turquoise,
		label="1670:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1671:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee6ac250>",
		fillcolor=springgreen,
		label="1671:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1670:BL" -> "1671:IF"	 [cond="[]",
		lineno=None];
	"Leaf_1645:AL"	 [def_var="['SetTxCIrq_sync3']",
		label="Leaf_1645:AL"];
	"Leaf_1645:AL" -> "1653:AL";
	"1625:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6a3150>",
		fillcolor=firebrick,
		label="1625:NS
SetTxCIrq_txclk <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6a3150>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1625:NS" -> "Leaf_1616:AL"	 [cond="[]",
		lineno=None];
	"1526:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fbdee6ee450>",
		fillcolor=lightcyan,
		label="1526:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1526:CA" -> "1526:BS"	 [cond="[]",
		lineno=None];
	"1597:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee6939d0>",
		def_var="['MIISTATUSOut']",
		fillcolor=deepskyblue,
		label="1597:AS
MIISTATUSOut[2] = NValid_stat;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['NValid_stat']"];
	"1597:AS" -> "1508:AL";
	"1680:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdee6ac5d0>",
		fillcolor=turquoise,
		label="1680:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1681:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee6ac790>",
		fillcolor=springgreen,
		label="1681:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1680:BL" -> "1681:IF"	 [cond="[]",
		lineno=None];
	"1630:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdee6a3250>",
		fillcolor=turquoise,
		label="1630:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1629:AL" -> "1630:BL"	 [cond="[]",
		lineno=None];
	"1528:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fbdee6ee890>",
		fillcolor=lightcyan,
		label="1528:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1528:CA" -> "1528:BS"	 [cond="[]",
		lineno=None];
	"1790:NS" -> "Leaf_1787:AL"	 [cond="[]",
		lineno=None];
	"1538:BS" -> "Leaf_1508:AL"	 [cond="[]",
		lineno=None];
	"Leaf_1763:AL" -> "1845:AS";
	"Leaf_1763:AL" -> "1836:AS";
	"1669:AL" -> "1670:BL"	 [cond="[]",
		lineno=None];
	"1711:NS" -> "Leaf_1708:AL"	 [cond="[]",
		lineno=None];
	"Leaf_1732:AL" -> "1740:AL";
	"Leaf_1732:AL" -> "1679:AL";
	"1525:BS" -> "Leaf_1508:AL"	 [cond="[]",
		lineno=None];
	"Leaf_1653:AL"	 [def_var="['SetTxCIrq']",
		label="Leaf_1653:AL"];
	"Leaf_1653:AL" -> "1811:AL";
	"1743:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee63b510>",
		fillcolor=firebrick,
		label="1743:NS
ResetRxCIrq_sync3 <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee63b510>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1742:IF" -> "1743:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1742];
	"1745:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee63b710>",
		fillcolor=firebrick,
		label="1745:NS
ResetRxCIrq_sync3 <= ResetRxCIrq_sync2;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee63b710>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1742:IF" -> "1745:NS"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1742];
	"1772:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee640a90>",
		fillcolor=firebrick,
		label="1772:NS
irq_txe <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee640a90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1772:NS" -> "Leaf_1763:AL"	 [cond="[]",
		lineno=None];
	"847:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd0ce390>",
		def_var="['INT_SOURCE_Sel']",
		fillcolor=deepskyblue,
		label="847:AS
INT_SOURCE_Sel = Address == 8'h1;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Address']"];
	"847:AS" -> "899:AS";
	"922:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd3e4dd0>",
		def_var="['MAC_ADDR0_Wr']",
		fillcolor=deepskyblue,
		label="922:AS
MAC_ADDR0_Wr[1] = Write[1] & MAC_ADDR0_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'MAC_ADDR0_Sel']"];
	"1531:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee672090>",
		fillcolor=cadetblue,
		label="1531:BS
DataOut = MIITX_DATAOut;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee672090>]",
		style=filled,
		typ=BlockingSubstitution];
	"1531:BS" -> "Leaf_1508:AL"	 [cond="[]",
		lineno=None];
	"1829:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee651410>",
		fillcolor=firebrick,
		label="1829:NS
irq_rxc <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee651410>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1829:NS" -> "Leaf_1823:AL"	 [cond="[]",
		lineno=None];
	"851:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd0cecd0>",
		def_var="['IPGR2_Sel']",
		fillcolor=deepskyblue,
		label="851:AS
IPGR2_Sel = Address == 8'h5;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Address']"];
	"851:AS" -> "903:AS";
	"1542:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fbdee6776d0>",
		fillcolor=lightcyan,
		label="1542:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1542:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6777d0>",
		fillcolor=cadetblue,
		label="1542:BS
DataOut = 32'h0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6777d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"1542:CA" -> "1542:BS"	 [cond="[]",
		lineno=None];
	"1642:NS" -> "Leaf_1637:AL"	 [cond="[]",
		lineno=None];
	"1757:NS" -> "Leaf_1751:AL"	 [cond="[]",
		lineno=None];
	"1700:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbdee632590>",
		clk_sens=True,
		fillcolor=gold,
		label="1700:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'SetRxCIrq_sync1']"];
	"1701:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdee6325d0>",
		fillcolor=turquoise,
		label="1701:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1700:AL" -> "1701:BL"	 [cond="[]",
		lineno=None];
	"Leaf_1724:AL" -> "1732:AL";
	"1546:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6778d0>",
		fillcolor=cadetblue,
		label="1546:BS
DataOut = 32'h0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6778d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"1546:BS" -> "Leaf_1508:AL"	 [cond="[]",
		lineno=None];
	"1542:BS" -> "Leaf_1508:AL"	 [cond="[]",
		lineno=None];
	"1687:IF" -> "1688:NS"	 [cond="['ResetRxCIrq_sync2', 'ResetRxCIrq_sync3']",
		label="(ResetRxCIrq_sync2 & ~ResetRxCIrq_sync3)",
		lineno=1687];
	"846:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd0ce110>",
		def_var="['MODER_Sel']",
		fillcolor=deepskyblue,
		label="846:AS
MODER_Sel = Address == 8'h0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Address']"];
	"846:AS" -> "897:AS";
	"846:AS" -> "896:AS";
	"898:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd0eb7d0>",
		def_var="['MODER_Wr']",
		fillcolor=deepskyblue,
		label="898:AS
MODER_Wr[2] = Write[2] & MODER_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'MODER_Sel']"];
	"846:AS" -> "898:AS";
	"1520:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fbdee6e77d0>",
		fillcolor=lightcyan,
		label="1520:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1520:CA" -> "1520:BS"	 [cond="[]",
		lineno=None];
	"1768:IF" -> "1769:NS"	 [cond="['TxE_IRQ']",
		label=TxE_IRQ,
		lineno=1768];
	"1771:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee640950>",
		fillcolor=springgreen,
		label="1771:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1768:IF" -> "1771:IF"	 [cond="['TxE_IRQ']",
		label="!(TxE_IRQ)",
		lineno=1768];
	"1658:NS" -> "Leaf_1653:AL"	 [cond="[]",
		lineno=None];
	"1527:BS" -> "Leaf_1508:AL"	 [cond="[]",
		lineno=None];
	"1568:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee682a10>",
		def_var="['r_IPGT']",
		fillcolor=deepskyblue,
		label="1568:AS
r_IPGT[6:0] = IPGTOut[6:0];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['IPGTOut']"];
	"1771:IF" -> "1772:NS"	 [cond="['INT_SOURCE_Wr', 'DataIn']",
		label="(INT_SOURCE_Wr[0] & DataIn[1])",
		lineno=1771];
	"Leaf_1823:AL" -> "1845:AS";
	"Leaf_1823:AL" -> "1836:AS";
	"Leaf_1700:AL" -> "1716:AL";
	"Leaf_1700:AL" -> "1724:AL";
	"1708:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbdee632b50>",
		clk_sens=True,
		fillcolor=gold,
		label="1708:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'SetRxCIrq_sync2']"];
	"Leaf_1700:AL" -> "1708:AL";
	"1519:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fbdee6e7590>",
		fillcolor=lightcyan,
		label="1519:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1519:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6e7690>",
		fillcolor=cadetblue,
		label="1519:BS
DataOut = MODEROut;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6e7690>]",
		style=filled,
		typ=BlockingSubstitution];
	"1519:CA" -> "1519:BS"	 [cond="[]",
		lineno=None];
	"1751:AL" -> "1752:BL"	 [cond="[]",
		lineno=None];
	"1516:IF" -> "1546:BS"	 [cond="['Read']",
		label="!(Read)",
		lineno=1516];
	"1517:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdee6e73d0>",
		fillcolor=turquoise,
		label="1517:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1516:IF" -> "1517:BL"	 [cond="['Read']",
		label=Read,
		lineno=1516];
	"1039:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd13cf90>",
		def_var="['IPGR1Out']",
		fillcolor=deepskyblue,
		label="1039:AS
IPGR1Out[31:7] = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"1039:AS" -> "1508:AL";
	"1039:AS" -> "1570:AS";
	"1754:NS" -> "Leaf_1751:AL"	 [cond="[]",
		lineno=None];
	"1598:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee693bd0>",
		def_var="['MIISTATUSOut']",
		fillcolor=deepskyblue,
		label="1598:AS
MIISTATUSOut[1] = Busy_stat;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Busy_stat']"];
	"1598:AS" -> "1508:AL";
	"1729:NS" -> "Leaf_1724:AL"	 [cond="[]",
		lineno=None];
	"1532:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fbdee672190>",
		fillcolor=lightcyan,
		label="1532:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1532:CA" -> "1532:BS"	 [cond="[]",
		lineno=None];
	"1778:NS" -> "Leaf_1775:AL"	 [cond="[]",
		lineno=None];
	"1156:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdccc449d0>",
		def_var="['MIIMODEROut']",
		fillcolor=deepskyblue,
		label="1156:AS
MIIMODEROut[31:1+8] = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"1156:AS" -> "1508:AL";
	"1156:AS" -> "1584:AS";
	"1585:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee68d610>",
		def_var="['r_ClkDiv']",
		fillcolor=deepskyblue,
		label="1585:AS
r_ClkDiv[7:0] = MIIMODEROut[7:0];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MIIMODEROut']"];
	"1156:AS" -> "1585:AS";
	"1518:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fbdee677690>",
		fillcolor=linen,
		label="1518:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"1517:BL" -> "1518:CS"	 [cond="[]",
		lineno=None];
	"1719:NS" -> "Leaf_1716:AL"	 [cond="[]",
		lineno=None];
	"1805:NS" -> "Leaf_1799:AL"	 [cond="[]",
		lineno=None];
	"1781:NS" -> "Leaf_1775:AL"	 [cond="[]",
		lineno=None];
	"1541:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fbdee677510>",
		fillcolor=lightcyan,
		label="1541:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1541:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee677610>",
		fillcolor=cadetblue,
		label="1541:BS
DataOut = IPv4_L1_out;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee677610>]",
		style=filled,
		typ=BlockingSubstitution];
	"1541:CA" -> "1541:BS"	 [cond="[]",
		lineno=None];
	"860:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd0c4150>",
		def_var="['MAC_ADDR0_Sel']",
		fillcolor=deepskyblue,
		label="860:AS
MAC_ADDR0_Sel = Address == 8'h10;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Address']"];
	"860:AS" -> "921:AS";
	"860:AS" -> "922:AS";
	"924:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd3e9490>",
		def_var="['MAC_ADDR0_Wr']",
		fillcolor=deepskyblue,
		label="924:AS
MAC_ADDR0_Wr[3] = Write[3] & MAC_ADDR0_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'MAC_ADDR0_Sel']"];
	"860:AS" -> "924:AS";
	"923:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd3e9150>",
		def_var="['MAC_ADDR0_Wr']",
		fillcolor=deepskyblue,
		label="923:AS
MAC_ADDR0_Wr[2] = Write[2] & MAC_ADDR0_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'MAC_ADDR0_Sel']"];
	"860:AS" -> "923:AS";
	"1648:NS" -> "Leaf_1645:AL"	 [cond="[]",
		lineno=None];
	"919:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd3e4590>",
		def_var="['MIITX_DATA_Wr']",
		fillcolor=deepskyblue,
		label="919:AS
MIITX_DATA_Wr[1] = Write[1] & MIITX_DATA_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'MIITX_DATA_Sel']"];
	"1630:BL" -> "1631:IF"	 [cond="[]",
		lineno=None];
	"1624:IF" -> "1625:NS"	 [cond="['ResetTxCIrq_sync2']",
		label=ResetTxCIrq_sync2,
		lineno=1624];
	"1540:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fbdee677310>",
		fillcolor=lightcyan,
		label="1540:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1540:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee677410>",
		fillcolor=cadetblue,
		label="1540:BS
DataOut = dbg_dat;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee677410>]",
		style=filled,
		typ=BlockingSubstitution];
	"1540:CA" -> "1540:BS"	 [cond="[]",
		lineno=None];
	"1529:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fbdee6eea90>",
		fillcolor=lightcyan,
		label="1529:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1529:CA" -> "1529:BS"	 [cond="[]",
		lineno=None];
	"1662:BL" -> "1663:IF"	 [cond="[]",
		lineno=None];
	"848:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd0ce610>",
		def_var="['INT_MASK_Sel']",
		fillcolor=deepskyblue,
		label="848:AS
INT_MASK_Sel = Address == 8'h2;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Address']"];
	"848:AS" -> "900:AS";
	"1603:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee6986d0>",
		def_var="['r_DMAC']",
		fillcolor=deepskyblue,
		label="1603:AS
r_DMAC[31:0] = DMAC_ADDR0Out[31:0];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['DMAC_ADDR0Out']"];
	"Leaf_1692:AL" -> "1700:AL";
	"869:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd0c16d0>",
		def_var="['TX_BD_NUM_Sel']",
		fillcolor=deepskyblue,
		label="869:AS
TX_BD_NUM_Sel = Address == 8'h8;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Address']"];
	"869:AS" -> "944:AS";
	"1524:BS" -> "Leaf_1508:AL"	 [cond="[]",
		lineno=None];
	"Leaf_1740:AL"	 [def_var="['ResetRxCIrq_sync3']",
		label="Leaf_1740:AL"];
	"Leaf_1740:AL" -> "1679:AL";
	"1733:BL" -> "1734:IF"	 [cond="[]",
		lineno=None];
	"1681:IF" -> "1682:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1681];
	"1681:IF" -> "1684:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1681];
	"1530:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fbdee6eecd0>",
		fillcolor=lightcyan,
		label="1530:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1530:CA" -> "1530:BS"	 [cond="[]",
		lineno=None];
	"858:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd0cdc10>",
		def_var="['MIIADDRESS_Sel']",
		fillcolor=deepskyblue,
		label="858:AS
MIIADDRESS_Sel = Address == 8'hC;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Address']"];
	"858:AS" -> "916:AS";
	"858:AS" -> "917:AS";
	"1694:IF" -> "1695:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1694];
	"1694:IF" -> "1697:NS"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1694];
	"1531:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fbdee6eef10>",
		fillcolor=lightcyan,
		label="1531:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1531:CA" -> "1531:BS"	 [cond="[]",
		lineno=None];
	"1709:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdee632b90>",
		fillcolor=turquoise,
		label="1709:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1709:BL" -> "1710:IF"	 [cond="[]",
		lineno=None];
	"1743:NS" -> "Leaf_1740:AL"	 [cond="[]",
		lineno=None];
	"1027:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd13c590>",
		def_var="['IPGTOut']",
		fillcolor=deepskyblue,
		label="1027:AS
IPGTOut[31:7] = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"1027:AS" -> "1508:AL";
	"1027:AS" -> "1568:AS";
	"868:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd0c1450>",
		def_var="['DBG_REG_Sel']",
		fillcolor=deepskyblue,
		label="868:AS
DBG_REG_Sel = Address == 8'h16;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Address']"];
	"1708:AL" -> "1709:BL"	 [cond="[]",
		lineno=None];
	"1656:NS" -> "Leaf_1653:AL"	 [cond="[]",
		lineno=None];
	"909:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd3d1890>",
		def_var="['COLLCONF_Wr']",
		fillcolor=deepskyblue,
		label="909:AS
COLLCONF_Wr[1] = 1'b0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"861:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd0c43d0>",
		def_var="['MAC_ADDR1_Sel']",
		fillcolor=deepskyblue,
		label="861:AS
MAC_ADDR1_Sel = Address == 8'h11;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Address']"];
	"861:AS" -> "925:AS";
	"926:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd3e9b10>",
		def_var="['MAC_ADDR1_Wr']",
		fillcolor=deepskyblue,
		label="926:AS
MAC_ADDR1_Wr[1] = Write[1] & MAC_ADDR1_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'MAC_ADDR1_Sel']"];
	"861:AS" -> "926:AS";
	"1828:IF" -> "1831:IF"	 [cond="['SetRxCIrq']",
		label="!(SetRxCIrq)",
		lineno=1828];
	"1828:IF" -> "1829:NS"	 [cond="['SetRxCIrq']",
		label=SetRxCIrq,
		lineno=1828];
	"1674:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6ac390>",
		fillcolor=firebrick,
		label="1674:NS
ResetTxCIrq_sync2 <= SetTxCIrq_sync1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6ac390>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1674:NS" -> "Leaf_1669:AL"	 [cond="[]",
		lineno=None];
	"1679:AL" -> "1680:BL"	 [cond="[]",
		lineno=None];
	"1800:BL" -> "1801:IF"	 [cond="[]",
		lineno=None];
	"1702:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee632810>",
		fillcolor=springgreen,
		label="1702:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1701:BL" -> "1702:IF"	 [cond="[]",
		lineno=None];
	"1645:AL" -> "1646:BL"	 [cond="[]",
		lineno=None];
	"941:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd155810>",
		def_var="['TXCTRL_Wr']",
		fillcolor=deepskyblue,
		label="941:AS
TXCTRL_Wr[0] = Write[0] & TXCTRL_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'TXCTRL_Sel']"];
	"1671:IF" -> "1672:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1671];
	"1671:IF" -> "1674:NS"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1671];
	"1518:CS" -> "1524:CA"	 [cond="['Address']",
		label=Address,
		lineno=1518];
	"1518:CS" -> "1536:CA"	 [cond="['Address']",
		label=Address,
		lineno=1518];
	"1518:CS" -> "1537:CA"	 [cond="['Address']",
		label=Address,
		lineno=1518];
	"1518:CS" -> "1534:CA"	 [cond="['Address']",
		label=Address,
		lineno=1518];
	"1518:CS" -> "1538:CA"	 [cond="['Address']",
		label=Address,
		lineno=1518];
	"1518:CS" -> "1527:CA"	 [cond="['Address']",
		label=Address,
		lineno=1518];
	"1518:CS" -> "1525:CA"	 [cond="['Address']",
		label=Address,
		lineno=1518];
	"1518:CS" -> "1535:CA"	 [cond="['Address']",
		label=Address,
		lineno=1518];
	"1518:CS" -> "1539:CA"	 [cond="['Address']",
		label=Address,
		lineno=1518];
	"1518:CS" -> "1522:CA"	 [cond="['Address']",
		label=Address,
		lineno=1518];
	"1518:CS" -> "1526:CA"	 [cond="['Address']",
		label=Address,
		lineno=1518];
	"1518:CS" -> "1528:CA"	 [cond="['Address']",
		label=Address,
		lineno=1518];
	"1518:CS" -> "1542:CA"	 [cond="['Address']",
		label=Address,
		lineno=1518];
	"1518:CS" -> "1520:CA"	 [cond="['Address']",
		label=Address,
		lineno=1518];
	"1518:CS" -> "1519:CA"	 [cond="['Address']",
		label=Address,
		lineno=1518];
	"1518:CS" -> "1532:CA"	 [cond="['Address']",
		label=Address,
		lineno=1518];
	"1518:CS" -> "1541:CA"	 [cond="['Address']",
		label=Address,
		lineno=1518];
	"1518:CS" -> "1540:CA"	 [cond="['Address']",
		label=Address,
		lineno=1518];
	"1518:CS" -> "1529:CA"	 [cond="['Address']",
		label=Address,
		lineno=1518];
	"1518:CS" -> "1530:CA"	 [cond="['Address']",
		label=Address,
		lineno=1518];
	"1518:CS" -> "1531:CA"	 [cond="['Address']",
		label=Address,
		lineno=1518];
	"1533:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fbdee6723d0>",
		fillcolor=lightcyan,
		label="1533:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1518:CS" -> "1533:CA"	 [cond="['Address']",
		label=Address,
		lineno=1518];
	"1523:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fbdee6e7dd0>",
		fillcolor=lightcyan,
		label="1523:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1518:CS" -> "1523:CA"	 [cond="['Address']",
		label=Address,
		lineno=1518];
	"1521:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fbdee6e79d0>",
		fillcolor=lightcyan,
		label="1521:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1518:CS" -> "1521:CA"	 [cond="['Address']",
		label=Address,
		lineno=1518];
	"1135:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdccc34710>",
		def_var="['CTRLMODEROut']",
		fillcolor=deepskyblue,
		label="1135:AS
CTRLMODEROut[31:3] = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"1135:AS" -> "1508:AL";
	"1135:AS" -> "1582:AS";
	"1135:AS" -> "1581:AS";
	"1135:AS" -> "1580:AS";
	"1540:BS" -> "Leaf_1508:AL"	 [cond="[]",
		lineno=None];
	"1792:IF" -> "1795:IF"	 [cond="['RxE_IRQ']",
		label="!(RxE_IRQ)",
		lineno=1792];
	"1792:IF" -> "1793:NS"	 [cond="['RxE_IRQ']",
		label=RxE_IRQ,
		lineno=1792];
	"1745:NS" -> "Leaf_1740:AL"	 [cond="[]",
		lineno=None];
	"Leaf_1787:AL" -> "1845:AS";
	"Leaf_1787:AL" -> "1836:AS";
	"1766:NS" -> "Leaf_1763:AL"	 [cond="[]",
		lineno=None];
	"1111:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdccc48150>",
		def_var="['COLLCONFOut']",
		fillcolor=deepskyblue,
		label="1111:AS
COLLCONFOut[31:4+16] = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"1111:AS" -> "1508:AL";
	"1111:AS" -> "1577:AS";
	"1111:AS" -> "1578:AS";
	"918:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd3e4250>",
		def_var="['MIITX_DATA_Wr']",
		fillcolor=deepskyblue,
		label="918:AS
MIITX_DATA_Wr[0] = Write[0] & MIITX_DATA_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'MIITX_DATA_Sel']"];
	"843:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd503bd0>",
		def_var="['Write']",
		fillcolor=deepskyblue,
		label="843:AS
Write = Cs & { 4{ Rw } };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Cs', 'Rw']"];
	"843:AS" -> "925:AS";
	"843:AS" -> "938:AS";
	"843:AS" -> "899:AS";
	"843:AS" -> "928:AS";
	"843:AS" -> "908:AS";
	"843:AS" -> "929:AS";
	"843:AS" -> "942:AS";
	"843:AS" -> "916:AS";
	"843:AS" -> "933:AS";
	"843:AS" -> "897:AS";
	"843:AS" -> "931:AS";
	"843:AS" -> "948:AS";
	"843:AS" -> "945:AS";
	"843:AS" -> "921:AS";
	"843:AS" -> "940:AS";
	"843:AS" -> "943:AS";
	"843:AS" -> "900:AS";
	"843:AS" -> "934:AS";
	"843:AS" -> "915:AS";
	"843:AS" -> "917:AS";
	"843:AS" -> "896:AS";
	"843:AS" -> "902:AS";
	"843:AS" -> "932:AS";
	"843:AS" -> "939:AS";
	"843:AS" -> "937:AS";
	"843:AS" -> "903:AS";
	"843:AS" -> "944:AS";
	"843:AS" -> "912:AS";
	"843:AS" -> "927:AS";
	"843:AS" -> "914:AS";
	"843:AS" -> "935:AS";
	"843:AS" -> "922:AS";
	"843:AS" -> "936:AS";
	"843:AS" -> "947:AS";
	"843:AS" -> "906:AS";
	"843:AS" -> "898:AS";
	"843:AS" -> "913:AS";
	"843:AS" -> "919:AS";
	"843:AS" -> "904:AS";
	"843:AS" -> "946:AS";
	"843:AS" -> "901:AS";
	"843:AS" -> "910:AS";
	"843:AS" -> "924:AS";
	"843:AS" -> "907:AS";
	"843:AS" -> "941:AS";
	"843:AS" -> "926:AS";
	"843:AS" -> "923:AS";
	"843:AS" -> "930:AS";
	"843:AS" -> "918:AS";
	"843:AS" -> "905:AS";
	"1604:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee6989d0>",
		def_var="['r_DMAC']",
		fillcolor=deepskyblue,
		label="1604:AS
r_DMAC[47:32] = DMAC_ADDR1Out[15:0];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['DMAC_ADDR1Out']"];
	"1632:NS" -> "Leaf_1629:AL"	 [cond="[]",
		lineno=None];
	"1638:BL" -> "1639:IF"	 [cond="[]",
		lineno=None];
	"866:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd0c4f90>",
		def_var="['TXCTRL_Sel']",
		fillcolor=deepskyblue,
		label="866:AS
TXCTRL_Sel = Address == 8'h14;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Address']"];
	"866:AS" -> "942:AS";
	"866:AS" -> "943:AS";
	"866:AS" -> "941:AS";
	"1541:BS" -> "Leaf_1508:AL"	 [cond="[]",
		lineno=None];
	"1533:CA" -> "1533:BS"	 [cond="[]",
		lineno=None];
	"1713:NS" -> "Leaf_1708:AL"	 [cond="[]",
		lineno=None];
	"1523:CA" -> "1523:BS"	 [cond="[]",
		lineno=None];
	"Leaf_1775:AL" -> "1845:AS";
	"Leaf_1775:AL" -> "1836:AS";
	"1650:NS" -> "Leaf_1645:AL"	 [cond="[]",
		lineno=None];
	"1519:BS" -> "Leaf_1508:AL"	 [cond="[]",
		lineno=None];
	"1813:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee64c890>",
		fillcolor=springgreen,
		label="1813:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1812:BL" -> "1813:IF"	 [cond="[]",
		lineno=None];
	"1813:IF" -> "1814:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1813];
	"1813:IF" -> "1816:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1813];
	"859:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdcd0cde90>",
		def_var="['MIITX_DATA_Sel']",
		fillcolor=deepskyblue,
		label="859:AS
MIITX_DATA_Sel = Address == 8'hD;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Address']"];
	"859:AS" -> "919:AS";
	"859:AS" -> "918:AS";
	"1521:CA" -> "1521:BS"	 [cond="[]",
		lineno=None];
	"1702:IF" -> "1705:NS"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1702];
	"1702:IF" -> "1703:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1702];
	"1359:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee6b8650>",
		def_var="['DMAC_ADDR1Out']",
		fillcolor=deepskyblue,
		label="1359:AS
DMAC_ADDR1Out[31:8+8] = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"1359:AS" -> "1604:AS";
}
