---
# Documentation: https://sourcethemes.com/academic/docs/managing-content/

title: Modular Synthesis of Timed Circuits Using Partial Orders on LPNs
subtitle: ''
summary: ''
authors:
- Eric Mercer
- Chris Myers
- Tomohiro Yoneda
- Hao Zheng
tags: []
categories: []
date: '2001-10-01'
lastmod: 2020-09-27T16:55:29-03:00
featured: false
draft: false

# Featured image
# To use, add an image named `featured.jpg/png` to your page's folder.
# Focal points: Smart, Center, TopLeft, Top, TopRight, Left, Right, BottomLeft, Bottom, BottomRight.
image:
  caption: ''
  focal_point: ''
  preview_only: false

# Projects (optional).
#   Associate this post with one or more of your projects.
#   Simply enter your project's folder or file name without extension.
#   E.g. `projects = ["internal-project"]` references `content/project/deep-learning/index.md`.
#   Otherwise, set `projects = []`.
projects: []
publishDate: '2021-01-15T17:11:50.722053Z'
publication_types:
- '1'
abstract: This paper develops a modular synthesis algorithm for timed circuits that
  is dramatically accelerated by partial order reduction. Each timed circuit m≈Çdots
publication: '*The Tenth Workshop on Synthesis and System Integration of MIxed Technologies
  (SASIMI 2001)*'
doi: 10.1016/S1571-0661(04)80476-6
---
