<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › stmicro › stmmac › dwmac100_dma.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>dwmac100_dma.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*******************************************************************************</span>
<span class="cm">  This is the driver for the MAC 10/100 on-chip Ethernet controller</span>
<span class="cm">  currently tested on all the ST boards based on STb7109 and stx7200 SoCs.</span>

<span class="cm">  DWC Ether MAC 10/100 Universal version 4.0 has been used for developing</span>
<span class="cm">  this code.</span>

<span class="cm">  This contains the functions to handle the dma.</span>

<span class="cm">  Copyright (C) 2007-2009  STMicroelectronics Ltd</span>

<span class="cm">  This program is free software; you can redistribute it and/or modify it</span>
<span class="cm">  under the terms and conditions of the GNU General Public License,</span>
<span class="cm">  version 2, as published by the Free Software Foundation.</span>

<span class="cm">  This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm">  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm">  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm">  more details.</span>

<span class="cm">  You should have received a copy of the GNU General Public License along with</span>
<span class="cm">  this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm">  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>

<span class="cm">  The full GNU General Public License is included in this distribution in</span>
<span class="cm">  the file called &quot;COPYING&quot;.</span>

<span class="cm">  Author: Giuseppe Cavallaro &lt;peppe.cavallaro@st.com&gt;</span>
<span class="cm">*******************************************************************************/</span>

<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &quot;dwmac100.h&quot;</span>
<span class="cp">#include &quot;dwmac_dma.h&quot;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">dwmac100_dma_init</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pbl</span><span class="p">,</span> <span class="kt">int</span> <span class="n">fb</span><span class="p">,</span>
			     <span class="kt">int</span> <span class="n">mb</span><span class="p">,</span> <span class="kt">int</span> <span class="n">burst_len</span><span class="p">,</span> <span class="n">u32</span> <span class="n">dma_tx</span><span class="p">,</span> <span class="n">u32</span> <span class="n">dma_rx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">value</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DMA_BUS_MODE</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">limit</span><span class="p">;</span>

	<span class="cm">/* DMA SW reset */</span>
	<span class="n">value</span> <span class="o">|=</span> <span class="n">DMA_BUS_MODE_SFT_RESET</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DMA_BUS_MODE</span><span class="p">);</span>
	<span class="n">limit</span> <span class="o">=</span> <span class="mi">10</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">limit</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DMA_BUS_MODE</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DMA_BUS_MODE_SFT_RESET</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">mdelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">limit</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>

	<span class="cm">/* Enable Application Access by writing to DMA CSR0 */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">DMA_BUS_MODE_DEFAULT</span> <span class="o">|</span> <span class="p">(</span><span class="n">pbl</span> <span class="o">&lt;&lt;</span> <span class="n">DMA_BUS_MODE_PBL_SHIFT</span><span class="p">),</span>
			<span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DMA_BUS_MODE</span><span class="p">);</span>

	<span class="cm">/* Mask interrupts by writing to CSR7 */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">DMA_INTR_DEFAULT_MASK</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DMA_INTR_ENA</span><span class="p">);</span>

	<span class="cm">/* The base address of the RX/TX descriptor lists must be written into</span>
<span class="cm">	 * DMA CSR3 and CSR4, respectively. */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">dma_tx</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DMA_TX_BASE_ADDR</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">dma_rx</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DMA_RCV_BASE_ADDR</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Store and Forward capability is not used at all..</span>
<span class="cm"> * The transmit threshold can be programmed by</span>
<span class="cm"> * setting the TTC bits in the DMA control register.*/</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">dwmac100_dma_operation_mode</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">,</span> <span class="kt">int</span> <span class="n">txmode</span><span class="p">,</span>
					<span class="kt">int</span> <span class="n">rxmode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">csr6</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DMA_CONTROL</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">txmode</span> <span class="o">&lt;=</span> <span class="mi">32</span><span class="p">)</span>
		<span class="n">csr6</span> <span class="o">|=</span> <span class="n">DMA_CONTROL_TTC_32</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">txmode</span> <span class="o">&lt;=</span> <span class="mi">64</span><span class="p">)</span>
		<span class="n">csr6</span> <span class="o">|=</span> <span class="n">DMA_CONTROL_TTC_64</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">csr6</span> <span class="o">|=</span> <span class="n">DMA_CONTROL_TTC_128</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">csr6</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DMA_CONTROL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dwmac100_dump_dma_regs</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">CHIP_DBG</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;DWMAC 100 DMA CSR</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">9</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\t</span><span class="s"> CSR%d (offset 0x%x): 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span>
		       <span class="p">(</span><span class="n">DMA_BUS_MODE</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span>
		       <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DMA_BUS_MODE</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">));</span>
	<span class="n">CHIP_DBG</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s"> CSR20 (offset 0x%x): 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	    <span class="n">DMA_CUR_TX_BUF_ADDR</span><span class="p">,</span> <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DMA_CUR_TX_BUF_ADDR</span><span class="p">));</span>
	<span class="n">CHIP_DBG</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s"> CSR21 (offset 0x%x): 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	    <span class="n">DMA_CUR_RX_BUF_ADDR</span><span class="p">,</span> <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DMA_CUR_RX_BUF_ADDR</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/* DMA controller has two counters to track the number of</span>
<span class="cm"> * the receive missed frames. */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">dwmac100_dma_diagnostic_fr</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="k">struct</span> <span class="n">stmmac_extra_stats</span> <span class="o">*</span><span class="n">x</span><span class="p">,</span>
				       <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">net_device_stats</span> <span class="o">*</span><span class="n">stats</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">net_device_stats</span> <span class="o">*</span><span class="p">)</span><span class="n">data</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">csr8</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DMA_MISSED_FRAME_CTR</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">csr8</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">csr8</span> <span class="o">&amp;</span> <span class="n">DMA_MISSED_FRAME_OVE</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">stats</span><span class="o">-&gt;</span><span class="n">rx_over_errors</span> <span class="o">+=</span> <span class="mh">0x800</span><span class="p">;</span>
			<span class="n">x</span><span class="o">-&gt;</span><span class="n">rx_overflow_cntr</span> <span class="o">+=</span> <span class="mh">0x800</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ove_cntr</span><span class="p">;</span>
			<span class="n">ove_cntr</span> <span class="o">=</span> <span class="p">((</span><span class="n">csr8</span> <span class="o">&amp;</span> <span class="n">DMA_MISSED_FRAME_OVE_CNTR</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">17</span><span class="p">);</span>
			<span class="n">stats</span><span class="o">-&gt;</span><span class="n">rx_over_errors</span> <span class="o">+=</span> <span class="n">ove_cntr</span><span class="p">;</span>
			<span class="n">x</span><span class="o">-&gt;</span><span class="n">rx_overflow_cntr</span> <span class="o">+=</span> <span class="n">ove_cntr</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">csr8</span> <span class="o">&amp;</span> <span class="n">DMA_MISSED_FRAME_OVE_M</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">stats</span><span class="o">-&gt;</span><span class="n">rx_missed_errors</span> <span class="o">+=</span> <span class="mh">0xffff</span><span class="p">;</span>
			<span class="n">x</span><span class="o">-&gt;</span><span class="n">rx_missed_cntr</span> <span class="o">+=</span> <span class="mh">0xffff</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">miss_f</span> <span class="o">=</span> <span class="p">(</span><span class="n">csr8</span> <span class="o">&amp;</span> <span class="n">DMA_MISSED_FRAME_M_CNTR</span><span class="p">);</span>
			<span class="n">stats</span><span class="o">-&gt;</span><span class="n">rx_missed_errors</span> <span class="o">+=</span> <span class="n">miss_f</span><span class="p">;</span>
			<span class="n">x</span><span class="o">-&gt;</span><span class="n">rx_missed_cntr</span> <span class="o">+=</span> <span class="n">miss_f</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">const</span> <span class="k">struct</span> <span class="n">stmmac_dma_ops</span> <span class="n">dwmac100_dma_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">init</span> <span class="o">=</span> <span class="n">dwmac100_dma_init</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dump_regs</span> <span class="o">=</span> <span class="n">dwmac100_dump_dma_regs</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_mode</span> <span class="o">=</span> <span class="n">dwmac100_dma_operation_mode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_diagnostic_fr</span> <span class="o">=</span> <span class="n">dwmac100_dma_diagnostic_fr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_dma_transmission</span> <span class="o">=</span> <span class="n">dwmac_enable_dma_transmission</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_dma_irq</span> <span class="o">=</span> <span class="n">dwmac_enable_dma_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable_dma_irq</span> <span class="o">=</span> <span class="n">dwmac_disable_dma_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">start_tx</span> <span class="o">=</span> <span class="n">dwmac_dma_start_tx</span><span class="p">,</span>
	<span class="p">.</span><span class="n">stop_tx</span> <span class="o">=</span> <span class="n">dwmac_dma_stop_tx</span><span class="p">,</span>
	<span class="p">.</span><span class="n">start_rx</span> <span class="o">=</span> <span class="n">dwmac_dma_start_rx</span><span class="p">,</span>
	<span class="p">.</span><span class="n">stop_rx</span> <span class="o">=</span> <span class="n">dwmac_dma_stop_rx</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_interrupt</span> <span class="o">=</span> <span class="n">dwmac_dma_interrupt</span><span class="p">,</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
