# eggcpu
I don't know why egg is in the name, but eggcpu will be a small riscV core in verilog that I'll be writing while advancing my knowledge in computer architecture. Will definetly suck but will probably serve as a very good workbench to try out some stuff and get my hands dirty.

