{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559790042091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559790042093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 20:00:41 2019 " "Processing started: Wed Jun 05 20:00:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559790042093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559790042093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559790042093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559790042360 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559790042360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.sv" "" { Text "D:/141L/ERICK/TopLevel.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559790052564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559790052564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "D:/141L/ERICK/reg_file.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559790052565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559790052565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "D:/141L/ERICK/PC.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559790052567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559790052567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file instrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstROM " "Found entity 1: InstROM" {  } { { "InstROM.sv" "" { Text "D:/141L/ERICK/InstROM.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559790052568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559790052568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 definitions (SystemVerilog) " "Found design unit 1: definitions (SystemVerilog)" {  } { { "definitions.sv" "" { Text "D:/141L/ERICK/definitions.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559790052569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559790052569 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_mem.sv(25) " "Verilog HDL warning at data_mem.sv(25): extended using \"x\" or \"z\"" {  } { { "data_mem.sv" "" { Text "D:/141L/ERICK/data_mem.sv" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1559790052570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.sv" "" { Text "D:/141L/ERICK/data_mem.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559790052570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559790052570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.sv" "" { Text "D:/141L/ERICK/Control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559790052572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559790052572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "D:/141L/ERICK/ALU.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559790052573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559790052573 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWriteValue TopLevel.sv(60) " "Verilog HDL Implicit Net warning at TopLevel.sv(60): created implicit net for \"RegWriteValue\"" {  } { { "TopLevel.sv" "" { Text "D:/141L/ERICK/TopLevel.sv" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559790052573 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Acc_Out TopLevel.sv(69) " "Verilog HDL Implicit Net warning at TopLevel.sv(69): created implicit net for \"Acc_Out\"" {  } { { "TopLevel.sv" "" { Text "D:/141L/ERICK/TopLevel.sv" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559790052573 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_address TopLevel.sv(86) " "Verilog HDL Implicit Net warning at TopLevel.sv(86): created implicit net for \"data_address\"" {  } { { "TopLevel.sv" "" { Text "D:/141L/ERICK/TopLevel.sv" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559790052573 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559790058997 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegWriteValue TopLevel.sv(60) " "Verilog HDL or VHDL warning at TopLevel.sv(60): object \"RegWriteValue\" assigned a value but never read" {  } { { "TopLevel.sv" "" { Text "D:/141L/ERICK/TopLevel.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559790061369 "|TopLevel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 TopLevel.sv(60) " "Verilog HDL assignment warning at TopLevel.sv(60): truncated value with size 8 to match size of target (1)" {  } { { "TopLevel.sv" "" { Text "D:/141L/ERICK/TopLevel.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559790061843 "|TopLevel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 TopLevel.sv(86) " "Verilog HDL assignment warning at TopLevel.sv(86): truncated value with size 8 to match size of target (1)" {  } { { "TopLevel.sv" "" { Text "D:/141L/ERICK/TopLevel.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559790061843 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC1 " "Elaborating entity \"PC\" for hierarchy \"PC:PC1\"" {  } { { "TopLevel.sv" "PC1" { Text "D:/141L/ERICK/TopLevel.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559790069510 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PC.sv(26) " "Verilog HDL assignment warning at PC.sv(26): truncated value with size 32 to match size of target (16)" {  } { { "PC.sv" "" { Text "D:/141L/ERICK/PC.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559790069543 "|TopLevel|PC:PC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:Ctrl1 " "Elaborating entity \"Control\" for hierarchy \"Control:Ctrl1\"" {  } { { "TopLevel.sv" "Ctrl1" { Text "D:/141L/ERICK/TopLevel.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559790071409 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Control.sv(19) " "Verilog HDL Case Statement warning at Control.sv(19): incomplete case statement has no default case item" {  } { { "Control.sv" "" { Text "D:/141L/ERICK/Control.sv" 19 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1559790071410 "|TopLevel|Control:Ctrl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstROM InstROM:instr_ROM1 " "Elaborating entity \"InstROM\" for hierarchy \"InstROM:instr_ROM1\"" {  } { { "TopLevel.sv" "instr_ROM1" { Text "D:/141L/ERICK/TopLevel.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559790071752 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "139 0 65535 InstROM.sv(42) " "Verilog HDL warning at InstROM.sv(42): number of words (139) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "InstROM.sv" "" { Text "D:/141L/ERICK/InstROM.sv" 42 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1559790071880 "|TopLevel|InstROM:instr_ROM1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_rom.data_a 0 InstROM.sv(38) " "Net \"inst_rom.data_a\" at InstROM.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "InstROM.sv" "" { Text "D:/141L/ERICK/InstROM.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1559790127964 "|TopLevel|InstROM:instr_ROM1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_rom.waddr_a 0 InstROM.sv(38) " "Net \"inst_rom.waddr_a\" at InstROM.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "InstROM.sv" "" { Text "D:/141L/ERICK/InstROM.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1559790127964 "|TopLevel|InstROM:instr_ROM1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_rom.we_a 0 InstROM.sv(38) " "Net \"inst_rom.we_a\" at InstROM.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "InstROM.sv" "" { Text "D:/141L/ERICK/InstROM.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1559790127965 "|TopLevel|InstROM:instr_ROM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:reg_file1 " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:reg_file1\"" {  } { { "TopLevel.sv" "reg_file1" { Text "D:/141L/ERICK/TopLevel.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559790128021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1\"" {  } { { "TopLevel.sv" "ALU1" { Text "D:/141L/ERICK/TopLevel.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559790128071 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_mnemonic ALU.sv(19) " "Verilog HDL or VHDL warning at ALU.sv(19): object \"op_mnemonic\" assigned a value but never read" {  } { { "ALU.sv" "" { Text "D:/141L/ERICK/ALU.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559790128072 "|TopLevel|ALU:ALU1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.sv(22) " "Verilog HDL Case Statement warning at ALU.sv(22): incomplete case statement has no default case item" {  } { { "ALU.sv" "" { Text "D:/141L/ERICK/ALU.sv" 22 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1559790128072 "|TopLevel|ALU:ALU1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OUT ALU.sv(22) " "Verilog HDL Always Construct warning at ALU.sv(22): inferring latch(es) for variable \"OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "D:/141L/ERICK/ALU.sv" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559790128072 "|TopLevel|ALU:ALU1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B_TAKEN ALU.sv(22) " "Verilog HDL Always Construct warning at ALU.sv(22): inferring latch(es) for variable \"B_TAKEN\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "D:/141L/ERICK/ALU.sv" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559790128072 "|TopLevel|ALU:ALU1"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "ALU.sv(22) " "SystemVerilog RTL Coding error at ALU.sv(22): always_comb construct does not infer purely combinational logic." {  } { { "ALU.sv" "" { Text "D:/141L/ERICK/ALU.sv" 22 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1559790128092 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_TAKEN ALU.sv(22) " "Inferred latch for \"B_TAKEN\" at ALU.sv(22)" {  } { { "ALU.sv" "" { Text "D:/141L/ERICK/ALU.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559790128092 "|TopLevel|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[0\] ALU.sv(22) " "Inferred latch for \"OUT\[0\]\" at ALU.sv(22)" {  } { { "ALU.sv" "" { Text "D:/141L/ERICK/ALU.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559790128092 "|TopLevel|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[1\] ALU.sv(22) " "Inferred latch for \"OUT\[1\]\" at ALU.sv(22)" {  } { { "ALU.sv" "" { Text "D:/141L/ERICK/ALU.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559790128092 "|TopLevel|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[2\] ALU.sv(22) " "Inferred latch for \"OUT\[2\]\" at ALU.sv(22)" {  } { { "ALU.sv" "" { Text "D:/141L/ERICK/ALU.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559790128093 "|TopLevel|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[3\] ALU.sv(22) " "Inferred latch for \"OUT\[3\]\" at ALU.sv(22)" {  } { { "ALU.sv" "" { Text "D:/141L/ERICK/ALU.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559790128093 "|TopLevel|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[4\] ALU.sv(22) " "Inferred latch for \"OUT\[4\]\" at ALU.sv(22)" {  } { { "ALU.sv" "" { Text "D:/141L/ERICK/ALU.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559790128093 "|TopLevel|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[5\] ALU.sv(22) " "Inferred latch for \"OUT\[5\]\" at ALU.sv(22)" {  } { { "ALU.sv" "" { Text "D:/141L/ERICK/ALU.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559790128093 "|TopLevel|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[6\] ALU.sv(22) " "Inferred latch for \"OUT\[6\]\" at ALU.sv(22)" {  } { { "ALU.sv" "" { Text "D:/141L/ERICK/ALU.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559790128093 "|TopLevel|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[7\] ALU.sv(22) " "Inferred latch for \"OUT\[7\]\" at ALU.sv(22)" {  } { { "ALU.sv" "" { Text "D:/141L/ERICK/ALU.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559790128093 "|TopLevel|ALU:ALU1"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ALU:ALU1 " "Can't elaborate user hierarchy \"ALU:ALU1\"" {  } { { "TopLevel.sv" "ALU1" { Text "D:/141L/ERICK/TopLevel.sv" 84 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559790128117 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/141L/ERICK/output_files/TopLevel.map.smsg " "Generated suppressed messages file D:/141L/ERICK/output_files/TopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559790128198 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "673 " "Peak virtual memory: 673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559790128286 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 05 20:02:08 2019 " "Processing ended: Wed Jun 05 20:02:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559790128286 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:27 " "Elapsed time: 00:01:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559790128286 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559790128286 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559790128286 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 17 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 17 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559790129003 ""}
