// Seed: 608184041
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9, id_10;
  assign id_1 = -1 * 1'd0;
  id_11[-1 : 1] (
      -1'd0, -1, 1
  );
  assign module_1.id_8 = 0;
  wire id_12;
endmodule
module module_1 (
    input wire id_0
);
  tri0 id_2, id_3, id_4, id_5;
  assign id_2 = id_5;
  wand id_6 = id_3 | -1;
  id_7(
      .id_0(1)
  );
  assign id_4 = id_3;
  assign id_3 = ~id_2;
  wor id_8 = id_6;
  wire id_9, id_10;
  wire id_11;
  assign id_3 = (-1);
  module_0 modCall_1 (
      id_2,
      id_3,
      id_10,
      id_9,
      id_9,
      id_10,
      id_11,
      id_8
  );
  wire id_12;
  wire id_13, id_14;
endmodule
