
寄存器描述
====================

+---------------------+------+
| 名称                | 描述 |
+---------------------+------+
| `HBN_CTL`_          |      |
+---------------------+------+
| `HBN_TIME_L`_       |      |
+---------------------+------+
| `HBN_TIME_H`_       |      |
+---------------------+------+
| `RTC_TIME_L`_       |      |
+---------------------+------+
| `RTC_TIME_H`_       |      |
+---------------------+------+
| `HBN_IRQ_MODE`_     |      |
+---------------------+------+
| `HBN_IRQ_STAT`_     |      |
+---------------------+------+
| `HBN_IRQ_CLR`_      |      |
+---------------------+------+
| `HBN_PIR_CFG`_      |      |
+---------------------+------+
| `HBN_PIR_VTH`_      |      |
+---------------------+------+
| `HBN_PIR_INTERVAL`_ |      |
+---------------------+------+
| `HBN_BOR_CFG`_      |      |
+---------------------+------+
| `HBN_GLB`_          |      |
+---------------------+------+
| `HBN_SRAM`_         |      |
+---------------------+------+
| `HBN_PAD_CTRL_0`_   |      |
+---------------------+------+
| `HBN_PAD_CTRL_1`_   |      |
+---------------------+------+
| `vbat_ldo`_         |      |
+---------------------+------+
| `rc32k_ctrl0`_      |      |
+---------------------+------+
| `xtal32k`_          |      |
+---------------------+------+

HBN_CTL
---------
 
**地址：**  0x2000f000
 
.. figure:: ../../picture/HBN_HBN_CTL.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                              |
    +==========+==============================+========+=============+===================================================================+
    | 31:28    | hbn_state                    | r      | 4'h0        | SW polling until 0 (default 4'h3 @pwron)                          |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 27       | sram_slp                     | r      | 1'b0        | SW polling until 0 (default 1'b1 @pwron)                          |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 26       | sram_slp_option              | r/w    | 0           |                                                                   |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 25       | pwr_on_option                | r/w    | 0           |                                                                   |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 24       | pu_dcdc18_aon                | r/w    | 1           | Power On DCDC18 during Power On Sequence (require 400~800us)      |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 23       | RSVD                         |        |             |                                                                   |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 22:19    | hbn_ldo11_aon_vout_sel       | r/w    | 4'hA        | VDD11_AON Voltage Out Select @ Enter hibernate                    |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 18:15    | hbn_ldo11_rt_vout_sel        | r/w    | 4'hA        | VDD11_RT   Voltage Out Select @ Enter hibernate                   |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 14       | hbn_dis_pwr_off_ldo11_rt     | r/w    | 0           | Set 1 to disable power off VDDCORE_RT at HBN mode (for low power) |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 13       | hbn_dis_pwr_off_ldo11        | r/w    | 0           | Set 1 to disable power off VDDCORE at HBN mode (for debug)        |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 12       | sw_rst                       | r/w    | 0           | soft reset                                                        |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 11       | pwrdn_hbn_rtc                | r/w    | 0           | Power Off HBN RTC @ Enter hibernate                               |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 10       | RSVD                         |        |             |                                                                   |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 9        | pwrdn_hbn_core               | r/w    | 0           | Power Off HBN Core @ Enter hibernate                              |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 8        | trap_mode                    | r      | 0           | Boot Strap  0: Flash,  1: UART or SDIO                            |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 7        | hbn_mode                     | w      | 0           | Enter hibernate                                                   |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 6:5      | RSVD                         |        |             |                                                                   |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 4        | rtc_dly_option               | r/w    | 0           |                                                                   |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+
    | 3:0      | rtc_ctl                      | r/w    | 4'h0        | [6:4] Slow LED, x/0.25/0.5/1/2/4/8/16 seconds (move to 0x38)      |
    +          +                              +        +             +                                                                   +
    |          |                              |        |             | [3] rtc long time 0~353days (bit 39~13 compare)                   |
    +          +                              +        +             +                                                                   +
    |          |                              |        |             | [2] rtc short time 0~488s (bit 23~0 compare)                      |
    +          +                              +        +             +                                                                   +
    |          |                              |        |             | [1] rtc time 0~353days (bit 39~0 compare)                         |
    +          +                              +        +             +                                                                   +
    |          |                              |        |             | [0] rtc enable                                                    |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------+

HBN_TIME_L
------------
 
**地址：**  0x2000f004
 
.. figure:: ../../picture/HBN_HBN_TIME_L.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+----------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                       |
    +==========+==============================+========+=============+============================+
    | 31:0     | hbn_time_l                   | r/w    | 32'h0       | RTC timer compare bit 31:0 |
    +----------+------------------------------+--------+-------------+----------------------------+

HBN_TIME_H
------------
 
**地址：**  0x2000f008
 
.. figure:: ../../picture/HBN_HBN_TIME_H.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                        |
    +==========+==============================+========+=============+=============================+
    | 31:8     | RSVD                         |        |             |                             |
    +----------+------------------------------+--------+-------------+-----------------------------+
    | 7:0      | hbn_time_h                   | r/w    | 8'h0        | RTC timer compare bit 39:32 |
    +----------+------------------------------+--------+-------------+-----------------------------+

RTC_TIME_L
------------
 
**地址：**  0x2000f00c
 
.. figure:: ../../picture/HBN_RTC_TIME_L.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+---------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                            |
    +==========+==============================+========+=============+=================================+
    | 31:0     | rtc_time_latch_l             | r      | 32'h0       | RTC time latched value bit 31:0 |
    +----------+------------------------------+--------+-------------+---------------------------------+

RTC_TIME_H
------------
 
**地址：**  0x2000f010
 
.. figure:: ../../picture/HBN_RTC_TIME_H.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+----------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                             |
    +==========+==============================+========+=============+==================================+
    | 31       | rtc_time_latch               | w      | 0           | RTC time latch for SW read       |
    +----------+------------------------------+--------+-------------+----------------------------------+
    | 30:8     | RSVD                         |        |             |                                  |
    +----------+------------------------------+--------+-------------+----------------------------------+
    | 7:0      | rtc_time_latch_h             | r      | 8'h0        | RTC time latched value bit 39:32 |
    +----------+------------------------------+--------+-------------+----------------------------------+

HBN_IRQ_MODE
--------------
 
**地址：**  0x2000f014
 
.. figure:: ../../picture/HBN_HBN_IRQ_MODE.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+---------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                              |
    +==========+==============================+========+=============+===================================================+
    | 31:28    | RSVD                         |        |             |                                                   |
    +----------+------------------------------+--------+-------------+---------------------------------------------------+
    | 27       | pin_wakeup_en                | r/w    | 0           | Pin wakeup delay enable                           |
    +----------+------------------------------+--------+-------------+---------------------------------------------------+
    | 26:24    | pin_wakeup_sel               | r/w    | 3'd3        | Pin wakeup delay 1~7 sec                          |
    +----------+------------------------------+--------+-------------+---------------------------------------------------+
    | 23:22    | irq_acomp1_en                | r/w    | 0           | enable acomp1 interrupt [20] posedge [21] negedge |
    +----------+------------------------------+--------+-------------+---------------------------------------------------+
    | 21:20    | irq_acomp0_en                | r/w    | 0           | enable acomp0 interrupt [20] posedge [21] negedge |
    +----------+------------------------------+--------+-------------+---------------------------------------------------+
    | 19       | RSVD                         |        |             |                                                   |
    +----------+------------------------------+--------+-------------+---------------------------------------------------+
    | 18       | irq_bor_en                   | r/w    | 0           | enable brown-out interrupt                        |
    +----------+------------------------------+--------+-------------+---------------------------------------------------+
    | 17       | RSVD                         |        |             |                                                   |
    +----------+------------------------------+--------+-------------+---------------------------------------------------+
    | 16       | reg_en_hw_pu_pd              | r/w    | 1           | 1:  Pull GPIO17 @ pwr_on and pwr_rst 0 : no pull  |
    +----------+------------------------------+--------+-------------+---------------------------------------------------+
    | 15:8     | RSVD                         |        |             |                                                   |
    +----------+------------------------------+--------+-------------+---------------------------------------------------+
    | 7:4      | hbn_pin_wakeup_mask          | r/w    | 4'b0        | mask hbn_pin_wakeup_event                         |
    +----------+------------------------------+--------+-------------+---------------------------------------------------+
    | 3:0      | hbn_pin_wakeup_mode          | r/w    | 4'b0101     | hbn_pin_wakeup mode                               |
    +          +                              +        +             +                                                   +
    |          |                              |        |             | 0000 : sync falling edge trigger                  |
    +          +                              +        +             +                                                   +
    |          |                              |        |             | 0001 : sync rising edge trigger                   |
    +          +                              +        +             +                                                   +
    |          |                              |        |             | 0010 : sync low level trigger                     |
    +          +                              +        +             +                                                   +
    |          |                              |        |             | 0011 : sync high level trigger                    |
    +          +                              +        +             +                                                   +
    |          |                              |        |             | 01xx : sync rising & falling edge trigger         |
    +          +                              +        +             +                                                   +
    |          |                              |        |             | 1000 : async falling edge trigger                 |
    +          +                              +        +             +                                                   +
    |          |                              |        |             | 1001 : async rising edge trigger                  |
    +          +                              +        +             +                                                   +
    |          |                              |        |             | 1010 : async low level trigger                    |
    +          +                              +        +             +                                                   +
    |          |                              |        |             | 1011 : async high level trigger                   |
    +----------+------------------------------+--------+-------------+---------------------------------------------------+

HBN_IRQ_STAT
--------------
 
**地址：**  0x2000f018
 
.. figure:: ../../picture/HBN_HBN_IRQ_STAT.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+----------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                         |
    +==========+==============================+========+=============+==============================================+
    | 31:0     | irq_stat                     | r      | 0           | [22] acomp1                                  |
    +          +                              +        +             +                                              +
    |          |                              |        |             | [20] acomp0                                  |
    +          +                              +        +             +                                              +
    |          |                              |        |             | [18] brown-out                               |
    +          +                              +        +             +                                              +
    |          |                              |        |             | [17] irq_pir state                           |
    +          +                              +        +             +                                              +
    |          |                              |        |             | [16] irq_rtc state                           |
    +          +                              +        +             +                                              +
    |          |                              |        |             | [3:0] hbn_pin_wakeup state (GPIO19/18/17/16) |
    +----------+------------------------------+--------+-------------+----------------------------------------------+

HBN_IRQ_CLR
-------------
 
**地址：**  0x2000f01c
 
.. figure:: ../../picture/HBN_HBN_IRQ_CLR.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+----------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                         |
    +==========+==============================+========+=============+==============================================+
    | 31:0     | irq_clr                      | w      | 0           | [22] irq_acomp1 clear                        |
    +          +                              +        +             +                                              +
    |          |                              |        |             | [20] irq_acomp0 clear                        |
    +          +                              +        +             +                                              +
    |          |                              |        |             | [18] irq_bor clear                           |
    +          +                              +        +             +                                              +
    |          |                              |        |             | [17] irq_pir clear                           |
    +          +                              +        +             +                                              +
    |          |                              |        |             | [16] irq_rtc clear                           |
    +          +                              +        +             +                                              +
    |          |                              |        |             | [3:0] hbn_pin_wakeup state (GPIO19/18/17/16) |
    +----------+------------------------------+--------+-------------+----------------------------------------------+

HBN_PIR_CFG
-------------
 
**地址：**  0x2000f020
 
.. figure:: ../../picture/HBN_HBN_PIR_CFG.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                    |
    +==========+==============================+========+=============+=========================================+
    | 31:9     | RSVD                         |        |             |                                         |
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 8        | gpadc_cs                     | r/w    | 0           | GPADC clock source select signal        |
    +          +                              +        +             +                                         +
    |          |                              |        |             | 0: 32MHz clock                          |
    +          +                              +        +             +                                         +
    |          |                              |        |             | 1: PIR clock (f32k_clk)                 |
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 7        | pir_en                       | r/w    | 0           | pir enable                              |
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 6        | RSVD                         |        |             |                                         |
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 5:4      | pir_dis                      | r/w    | 0           | pir disable                             |
    +          +                              +        +             +                                         +
    |          |                              |        |             | [4] low -> high won't trigger interrupt |
    +          +                              +        +             +                                         +
    |          |                              |        |             | [5] high -> low won't trigger interrupt |
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 3        | RSVD                         |        |             |                                         |
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 2        | pir_lpf_sel                  | r/w    | 0           | 0: /1.  1:/2                            |
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 1:0      | pir_hpf_sel                  | r/w    | 0           | 0: 1-z^-1,  1: 1-z^-2,  0: 2-z^-3       |
    +----------+------------------------------+--------+-------------+-----------------------------------------+

HBN_PIR_VTH
-------------
 
**地址：**  0x2000f024
 
.. figure:: ../../picture/HBN_HBN_PIR_VTH.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                  |
    +==========+==============================+========+=============+=======================+
    | 31:14    | RSVD                         |        |             |                       |
    +----------+------------------------------+--------+-------------+-----------------------+
    | 13:0     | pir_vth                      | r/w    | 14'h3ff     | PIR compare threshold |
    +----------+------------------------------+--------+-------------+-----------------------+

HBN_PIR_INTERVAL
------------------
 
**地址：**  0x2000f028
 
.. figure:: ../../picture/HBN_HBN_PIR_INTERVAL.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                                     |
    +==========+==============================+========+=============+==========================================================================+
    | 31:12    | RSVD                         |        |             |                                                                          |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------+
    | 11:0     | pir_interval                 | r/w    | 12'd2621    | pir_lpf_sel = 0: 32768 / (pir_interval+1) Hz,  default 12.5Hz (~80ms)    |
    +          +                              +        +             +                                                                          +
    |          |                              |        |             | pir_lpf_sel = 1: 32768 / (pir_interval*2+1) Hz,  default 6.25Hz (~160ms) |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------+

HBN_BOR_CFG
-------------
 
**地址：**  0x2000f02c
 
.. figure:: ../../picture/HBN_HBN_BOR_CFG.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                     |
    +==========+==============================+========+=============+==========================================================+
    | 31:6     | RSVD                         |        |             |                                                          |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 5        | r_bod_out                    | r      | 1'h0        |                                                          |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 4        | pu_bod                       | r/w    | 1'h0        | Power up Brown Out Reset                                 |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 3:1      | bod_vth                      | r/w    | 3'h5        | bod threshold                                            |
    +          +                              +        +             +                                                          +
    |          |                              |        |             | 000: 2.05V,                                              |
    +          +                              +        +             +                                                          +
    |          |                              |        |             | 001: 2.10V,                                              |
    +          +                              +        +             +                                                          +
    |          |                              |        |             | 010: 2.15V,                                              |
    +          +                              +        +             +                                                          +
    |          |                              |        |             | 011: 2.20V,                                              |
    +          +                              +        +             +                                                          +
    |          |                              |        |             | 100: 2.25V,                                              |
    +          +                              +        +             +                                                          +
    |          |                              |        |             | 101: 2.30V,                                              |
    +          +                              +        +             +                                                          +
    |          |                              |        |             | 110: 2.35V,                                              |
    +          +                              +        +             +                                                          +
    |          |                              |        |             | 111: 2.40V                                               |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 0        | bod_sel                      | r/w    | 1'h0        | 0: POR is independent of BOD,  1: POR is relevant to BOD |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+

HBN_GLB
---------
 
**地址：**  0x2000f030
 
.. figure:: ../../picture/HBN_HBN_GLB.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                                                        |
    +==========+==============================+========+=============+=============================================================================================+
    | 31:28    | sw_ldo11_aon_vout_sel        | r/w    | 4'ha        | aon ldo output voltage external control:                                                    |
    +          +                              +        +             +                                                                                             +
    |          |                              |        |             | 0:0.70V, 1:0.70V, 2:0.70V, 3:0.75V, 4:0.80V, 5:0.85V, 6:0.9V, 7:0.95V                       |
    +          +                              +        +             +                                                                                             +
    |          |                              |        |             | 8:1.0V, 9:1.05V, 10:1.1V, 11:1.15V, 12:1.2V, 13:1.25V, 14:1.3V, 15:1.35V                    |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------+
    | 27:24    | sw_ldo11_rt_vout_sel         | r/w    | 4'ha        | ldo output voltage external control:                                                        |
    +          +                              +        +             +                                                                                             +
    |          |                              |        |             | 0:0.70V, 1:0.70V, 2:0.70V, 3:0.75V, 4:0.80V, 5:0.85V, 6:0.9V, 7:0.95V                       |
    +          +                              +        +             +                                                                                             +
    |          |                              |        |             | 8:1.0V, 9:1.05V, 10:1.1V, 11:1.15V, 12:1.2V, 13:1.25V, 14:1.3V, 15:1.35V                    |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------+
    | 23:20    | RSVD                         |        |             |                                                                                             |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------+
    | 19:16    | sw_ldo11soc_vout_sel_aon     | r/w    | 4'hA        | vdd11soc output voltage selection                                                           |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------+
    | 15       | hbn_uart_clk_sel2            | r/w    | 0           | UART clock selection2 from HBN                                                              |
    +          +                              +        +             +                                                                                             +
    |          |                              |        |             | (0 : result of hbn_uart_clk_sel (bclk or MUX 160MHz),                                       |
    +          +                              +        +             +                                                                                             +
    |          |                              |        |             |  1: XCLK (XTAL or RC32M))                                                                   |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------+
    | 14:12    | RSVD                         |        |             |                                                                                             |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------+
    | 11:7     | hbn_reset_event              | r      | 5'b0        | [4] : bor_out_ event                                                                        |
    +          +                              +        +             +                                                                                             +
    |          |                              |        |             | [3] : pwr_rst_n event                                                                       |
    +          +                              +        +             +                                                                                             +
    |          |                              |        |             | [2] : sw_rst event                                                                          |
    +          +                              +        +             +                                                                                             +
    |          |                              |        |             | [1] : por_out event                                                                         |
    +          +                              +        +             +                                                                                             +
    |          |                              |        |             | [0] : watch dog reset                                                                       |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------+
    | 6        | RSVD                         |        |             |                                                                                             |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------+
    | 5        | hbn_pu_rc32k                 | r/w    | 1           | 0: Turn off rc32k during rtc power domain off, 1: Don't turn off rc32k (move to RTC Domain) |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------+
    | 4:3      | hbn_f32k_sel                 | r/w    | 0           | 32KHz clock source selection (0: RC32K  1: XTAL 32K  3: DIG 32K)                            |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------+
    | 2        | hbn_uart_clk_sel             | r/w    | 0           | UART clock selection from HBN (0:bclk  1:muxpll_160m_clk)                                   |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------+
    | 1:0      | hbn_root_clk_sel             | r/w    | 0           | root clock source selection (0: RC32M  1: XTAL  2/3: PLL)                                   |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------+

HBN_SRAM
----------
 
**地址：**  0x2000f034
 
.. figure:: ../../picture/HBN_HBN_SRAM.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+---+
    | 位       | 名称                         |权限    | 复位值      | 描述|
    +==========+==============================+========+=============+===+
    | 31:8     | RSVD                         |        |             |   |
    +----------+------------------------------+--------+-------------+---+
    | 7        | retram_slp                   | r/w    | 0           |   |
    +----------+------------------------------+--------+-------------+---+
    | 6        | retram_ret                   | r/w    | 0           |   |
    +----------+------------------------------+--------+-------------+---+
    | 5:0      | RSVD                         |        |             |   |
    +----------+------------------------------+--------+-------------+---+

HBN_PAD_CTRL_0
----------------
 
**地址：**  0x2000f038
 
.. figure:: ../../picture/HBN_HBN_PAD_CTRL_0.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                                                              |
    +==========+==============================+========+=============+===================================================================================================+
    | 31       | reg_aon_gpio_iso_mode        | r/w    | 0           | 1: HW Keep GPIO  @ PDS or HBN Mode                                                                |
    +          +                              +        +             +                                                                                                   +
    |          |                              |        |             | 0 : No Keep GPIO @ PDS or HBN Mode                                                                |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------+
    | 30:28    | cr_gpio_keep_en              | r/w    | 0           | if cr_aon_ctrl_gpio_latch=1, can use bit to enable or disable IO latch function at enter HBN Mode |
    +          +                              +        +             +                                                                                                   +
    |          |                              |        |             | [0] : GPIO0~15                                                                                    |
    +          +                              +        +             +                                                                                                   +
    |          |                              |        |             | [1] : GPIO20~36                                                                                   |
    +          +                              +        +             +                                                                                                   +
    |          |                              |        |             | [2] : GPIO16~19                                                                                   |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------+
    | 27:24    | RSVD                         |        |             |                                                                                                   |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------+
    | 23:20    | reg_en_aon_ctrl_gpio         |        | 4'h0        | AON GPIO16~19 Control by AON HW :                                                                 |
    +          +                              +        +             +                                                                                                   +
    |          |                              |        |             | [23] :GPIO19                                                                                      |
    +          +                              +        +             +                                                                                                   +
    |          |                              |        |             | [22]: GPIO18                                                                                      |
    +          +                              +        +             +                                                                                                   +
    |          |                              |        |             | [21]: GPIO17(can be muxed to be XTAL32K)                                                          |
    +          +                              +        +             +                                                                                                   +
    |          |                              |        |             | [20]: GPIO16(can be muxed to be  XTAL32K)                                                         |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------+
    | 19       | RSVD                         |        |             |                                                                                                   |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------+
    | 18:10    | reg_aon_led_sel              |        | 9'h000      | (if corresponding  AON GPIO controlled by AON HW)                                                 |
    +          +                              +        +             +                                                                                                   +
    |          |                              |        |             | Always on PAD Output Slow LED, x/0.25/0.5/1/2/4/8/16 seconds                                      |
    +          +                              +        +             +                                                                                                   +
    |          |                              |        |             | [12:10] (for GPIO16)       : reg_aon_led1_sel                                                     |
    +          +                              +        +             +                                                                                                   +
    |          |                              |        |             | [15:13] (for GPIO17)       : reg_aon_led2_sel                                                     |
    +          +                              +        +             +                                                                                                   +
    |          |                              |        |             | [18:16] (for GPIO18/19) : reg_aon_led3_sel                                                        |
    +          +                              +        +             +                                                                                                   +
    |          |                              |        |             | 1 : 0.25sec                                                                                       |
    +          +                              +        +             +                                                                                                   +
    |          |                              |        |             | 2 : 0.5sec                                                                                        |
    +          +                              +        +             +                                                                                                   +
    |          |                              |        |             | 3: 1 sec                                                                                          |
    +          +                              +        +             +                                                                                                   +
    |          |                              |        |             | 4:  2sec                                                                                          |
    +          +                              +        +             +                                                                                                   +
    |          |                              |        |             | 5: 4 sec                                                                                          |
    +          +                              +        +             +                                                                                                   +
    |          |                              |        |             | 6 : 8sec                                                                                          |
    +          +                              +        +             +                                                                                                   +
    |          |                              |        |             | 7 :16sec                                                                                          |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------+
    | 9:4      | RSVD                         |        |             |                                                                                                   |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------+
    | 3:0      | reg_aon_pad_ie_smt           |        | 4'h0        | Always on PAD IE/SMT (if corresponding  AON GPIO controlled by AON HW)                            |
    +          +                              +        +             +                                                                                                   +
    |          |                              |        |             | [3] : GPIO19                                                                                      |
    +          +                              +        +             +                                                                                                   +
    |          |                              |        |             | [2] : GPIO18                                                                                      |
    +          +                              +        +             +                                                                                                   +
    |          |                              |        |             | [1] : GPIO17                                                                                      |
    +          +                              +        +             +                                                                                                   +
    |          |                              |        |             | [0] : GPIO16                                                                                      |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------+

HBN_PAD_CTRL_1
----------------
 
**地址：**  0x2000f03c
 
.. figure:: ../../picture/HBN_HBN_PAD_CTRL_1.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                                |
    +==========+==============================+========+=============+=====================================================================+
    | 31:24    | RSVD                         |        |             |                                                                     |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------+
    | 23:20    | reg_aon_pad_pu               |        | 4'h0        | Always on PAD PU (if corresponding  AON GPIO controlled by AON HW)  |
    +          +                              +        +             +                                                                     +
    |          |                              |        |             | [23] : GPIO19                                                       |
    +          +                              +        +             +                                                                     +
    |          |                              |        |             | [22] : GPIO18                                                       |
    +          +                              +        +             +                                                                     +
    |          |                              |        |             | [21] : GPIO17                                                       |
    +          +                              +        +             +                                                                     +
    |          |                              |        |             | [20] : GPIO16                                                       |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------+
    | 19:14    | RSVD                         |        |             |                                                                     |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------+
    | 13:10    | reg_aon_pad_pd               |        | 4'h0        | Always on PAD PD (if corresponding  AON GPIO controlled by AON HW)  |
    +          +                              +        +             +                                                                     +
    |          |                              |        |             | [13] : GPIO19                                                       |
    +          +                              +        +             +                                                                     +
    |          |                              |        |             | [12] : GPIO18                                                       |
    +          +                              +        +             +                                                                     +
    |          |                              |        |             | [11] : GPIO17                                                       |
    +          +                              +        +             +                                                                     +
    |          |                              |        |             | [10] : GPIO16                                                       |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------+
    | 9:4      | RSVD                         |        |             |                                                                     |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------+
    | 3:0      | reg_aon_pad_oe               |        | 4'h0        | Always on PAD OE (if corresponding  AON GPIO controlled by AON HW)  |
    +          +                              +        +             +                                                                     +
    |          |                              |        |             | [3] : GPIO19                                                        |
    +          +                              +        +             +                                                                     +
    |          |                              |        |             | [2] : GPIO18                                                        |
    +          +                              +        +             +                                                                     +
    |          |                              |        |             | [1] : GPIO17                                                        |
    +          +                              +        +             +                                                                     +
    |          |                              |        |             | [0] : GPIO16                                                        |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------+

vbat_ldo
----------
 
**地址：**  0x2000f040
 
.. figure:: ../../picture/HBN_vbat_ldo.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                                         |
    +==========+==============================+========+=============+==============================================================================+
    | 31       | ldo33_otp_sd_aon             | r/w    | 1'h0        | 0: donot pulldown ldo33 when OTP happens, 1: pulldown ldo33 when OTP happens |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------+
    | 30:28    | ldo33_otp_th_aon             | r/w    | 3'h7        | OTP temperature threshold selection:                                         |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | 0: 125C,                                                                     |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | 1: 150C,                                                                     |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | 2: 175C,                                                                     |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | 3: 200C,                                                                     |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | 4: 200C,                                                                     |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | .                                                                            |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | 7: 200C                                                                      |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------+
    | 27       | ten_ldo33_aon                | r/w    | 1'h0        |                                                                              |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------+
    | 26       | ldo33_ocp_out_aon            | r      | 1'h0        | OCP signal                                                                   |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------+
    | 25       | ldo33_otp_out_aon            | r      | 1'h0        | OTP signal                                                                   |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------+
    | 24       | ldo33_otp_en_aon             | r/w    | 1'h1        | enable Over Temperature Protection circuit in vbat_top                       |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------+
    | 23:20    | ldo33_vout_trim_aon          | r/w    | 4'h8        | output voltage trim: 1% per step                                             |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | 0: 91%,                                                                      |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | .                                                                            |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | 7: 99%,                                                                      |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | 8: 100%,                                                                     |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | 9: 101%,                                                                     |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | .                                                                            |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | f: 108%                                                                      |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------+
    | 19:16    | ldo33_vout_sel_aon           | r/w    | 4'hb        | avdd33_out voltage selection:                                                |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | 0: 2.10,                                                                     |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | 1: 2.20,                                                                     |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | 2: 2.30,                                                                     |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | 3: 2.40,                                                                     |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | 4: 2.50,                                                                     |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | 5: 2.70,                                                                     |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | 6: 2.90,                                                                     |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | 7: 3.00,                                                                     |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | 8: 3.10,                                                                     |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | 9: 3.20,                                                                     |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | a: 3.25,                                                                     |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | b: 3.30,                                                                     |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | c: 3.35,                                                                     |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | d: 3.40,                                                                     |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | e: 3.50,                                                                     |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | f: 3.60                                                                      |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------+
    | 15       | ldo33_sstart_en_aon          | r/w    | 1'h1        | enable Soft-start circuit in vbat_top                                        |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------+
    | 14:12    | ldo33_sstart_delay_aon       | r/w    | 3'h3        | Sstart time selection:                                                       |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | 0: 200us,                                                                    |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | 1: 290us,                                                                    |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | 2: 390us,                                                                    |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | 3: 480us,                                                                    |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | 4: 580us,                                                                    |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | 5: 670us,                                                                    |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | 6: 770us,                                                                    |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | 7: 860us                                                                     |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------+
    | 11       | RSVD                         |        |             |                                                                              |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------+
    | 10:8     | ldo33_ocp_th_aon             | r/w    | 3'h5        | OCP current threshold selection:                                             |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | 0: 0.5A,                                                                     |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | 1: 0.6A,                                                                     |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | 2: 0.8A,                                                                     |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | 3: 1.0A,                                                                     |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | 4: 1.2A,                                                                     |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | 5: 1.5A,                                                                     |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | 6: 2.0A,                                                                     |
    +          +                              +        +             +                                                                              +
    |          |                              |        |             | 7: 2.0A                                                                      |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------+
    | 7        | ldo33_ocp_en_aon             | r/w    | 1'h1        | enable Over Current Protection circuit in vbat_top                           |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------+
    | 6:4      | ldo33_cc_aon                 | r/w    | 3'h1        | Compensation Capacitance selection                                           |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------+
    | 3:2      | RSVD                         |        |             |                                                                              |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------+
    | 1:0      | ldo33_bm_aon                 | r/w    | 2'h1        | Bias mode selection                                                          |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------+

rc32k_ctrl0
-------------
 
**地址：**  0x2000f200
 
.. figure:: ../../picture/HBN_rc32k_ctrl0.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                     |
    +==========+==============================+========+=============+==========================================================+
    | 31:22    | rc32k_code_fr_ext            | r/w    | 10'h12C     | External code In for frequency setting                   |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 21       | pu_rc32k                     | r/w    | 1           | Power up 32k oscillator (Useless in 616)                 |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 20       | rc32k_cal_en                 | r/w    | 0           | Enable calibration of 32k oscillator                     |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 19       | rc32k_ext_code_en            | r/w    | 1           | Allow external code in to go into the ckt                |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 18       | rc32k_allow_cal              | r/w    | 0           | Allow calibration to be performed (monitor system clock) |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 17:16    | rc32k_vref_dly               | r/w    | 0           | reference power up delay                                 |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 15:6     | rc32k_dig_code_fr_cal        | r      | 10'h200     | After calibration hold calibrated code                   |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 5        | rc32k_cal_precharge          | r      | 0           | Initial a new cal                                        |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 4:3      | rc32k_cal_div                | r/w    | 2'h3        | Divider for the clock step during calibration            |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 2        | rc32k_cal_inprogress         | r      | 0           | Asserts high when calibration is in progress             |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 1        | rc32k_rdy                    | r      | 1           | Asserts high when 32k clock is ready upon pwrup          |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 0        | rc32k_cal_done               | r      | 1           | Asserts high when calibration is done                    |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+

xtal32k
---------
 
**地址：**  0x2000f204
 
.. figure:: ../../picture/HBN_xtal32k.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                     |
    +==========+==============================+========+=============+==========================================================+
    | 31:24    | RSVD                         |        |             |                                                          |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 23       | ten_xtal32k                  | r/w    | 1'h0        |                                                          |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 22       | dten_xtal32k                 | r/w    | 1'h0        |                                                          |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 21       | xtal32k_hiz_en               | r/w    | 1           | high-z xtal32k input/output for share gpio usage         |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 20       | xtal32k_lowv_en              | r/w    | 1'h0        | xtal32k low voltage mode enable                          |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 19       | pu_xtal32k                   | r/w    | 0           | power up signal for 32K crystal oscillator               |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 18       | pu_xtal32k_buf               | r/w    | 1           | 1: power up XTAL32k level shifter buffer                 |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 17       | xtal32k_ac_cap_short         | r/w    | 0           |                                                          |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 16:11    | xtal32k_capbank              | r/w    | 6'h20       | 32K crystal load cap control word (also copy from efuse) |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 10:9     | xtal32k_inv_stre             | r/w    | 2'h1        | 32K crystal inverter amplify strength                    |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 8        | xtal32k_otf_short            | r/w    | 0           | 32K crystal over tone filter short                       |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 7        | xtal32k_outbuf_stre          | r/w    | 0           | 32K crystal output buffer strength                       |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 6:5      | xtal32k_reg                  | r/w    | 2'h1        | 32K crystal voltage regulator level                      |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 4:3      | xtal32k_amp_ctrl             | r/w    | 2'h1        | 32K crystal oscillation amplitude control                |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 2        | xtal32k_ext_sel              | r/w    | 0           | External 32K clock enable                                |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+
    | 1:0      | RSVD                         |        |             |                                                          |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------+

