# ğŸ–¥ï¸ Single-Cycle MIPS Processor (VHDL)

> A VHDL-based single-cycle MIPS processor built for CprE 381. It supports a basic instruction set and runs each instruction in one clock cycle.

---

## ğŸš€ Overview

This is a simple processor built in VHDL. It runs MIPS assembly instructions using:
- Instruction Fetch (IF)
- Instruction Decode (ID)
- Execute (EX)
- Memory Access (MEM)
- Write Back (WB)

It uses modular design and testbenches to verify correctness.

---

## ğŸ§± Architecture

Below is a diagram of the processor (replace with your own image):

![Processor Diagram](processor_diagram.jpg)

---

## âœ… Features

- VHDL RTL implementation
- Supports basic MIPS instructions
- Control Unit and Datapath separation
- Works with simulated memory
- Fully tested with testbenches

---

## ğŸ“ File Overview

```
.
â”œâ”€â”€ src/               # VHDL source files
â”œâ”€â”€ test/              # Testbench files
â”œâ”€â”€ mips           
|--- Proj1_report 
|--- Proj1_control_signals(1)
```

---

## ğŸ”§ How to Run

Use a VHDL simulator like **ModelSim** or **QuestaSim**:
1. Compile all `.vhdl` files
2. Run the testbench
3. Check waveform and output

---

## ğŸ› ï¸ Skills Used

- VHDL hardware design
- CPU datapath and control design
- Assembly instruction decoding
- Simulation and debugging

---

## âœï¸ Author

**Rafat Momin
**Tyler Kloser
Computer Engineering @ Iowa State University  
ğŸ“§ rafatmom@iastate.edu  
ğŸŒ [https://www.linkedin.com/in/rafatmomin/]
