--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml toplevel.twx toplevel.ncd -o toplevel.twr toplevel.pcf -ucf
toplevel.ucf

Design file:              toplevel.ncd
Physical constraint file: toplevel.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
idpromnut_tx|        10.750(R)|      SLOW  |         4.914(R)|      FAST  |clk_BUFGP         |   0.000|
led0        |        12.075(R)|      SLOW  |         5.413(R)|      FAST  |clk_BUFGP         |   0.000|
led1        |        11.867(R)|      SLOW  |         5.330(R)|      FAST  |clk_BUFGP         |   0.000|
led2        |        12.124(R)|      SLOW  |         5.421(R)|      FAST  |clk_BUFGP         |   0.000|
led3        |        11.986(R)|      SLOW  |         5.334(R)|      FAST  |clk_BUFGP         |   0.000|
led4        |        11.647(R)|      SLOW  |         5.148(R)|      FAST  |clk_BUFGP         |   0.000|
led5        |        11.392(R)|      SLOW  |         5.006(R)|      FAST  |clk_BUFGP         |   0.000|
led6        |        11.572(R)|      SLOW  |         5.055(R)|      FAST  |clk_BUFGP         |   0.000|
mojo_tx     |        12.842(R)|      SLOW  |         6.093(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.044|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Mar 27 22:40:19 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 384 MB



