Analysis & Synthesis report for Sound
Thu Jun 02 12:09:44 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Port Connectivity Checks: "seg7:u1"
 12. Analysis & Synthesis Messages
 13. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+-----------------------------+--------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu Jun 02 12:09:44 2016            ;
; Quartus II 64-Bit Version   ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name               ; Sound                                            ;
; Top-level Entity Name       ; Sound                                            ;
; Family                      ; MAX II                                           ;
; Total logic elements        ; 120                                              ;
; Total pins                  ; 14                                               ;
; Total virtual pins          ; 0                                                ;
; UFM blocks                  ; 0 / 1 ( 0 % )                                    ;
+-----------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EPM570T144C5       ;                    ;
; Top-level entity name                                                      ; Sound              ; Sound              ;
; Family name                                                                ; MAX II             ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                               ;
+----------------------------------+-----------------+------------------------------+----------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path           ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------+---------+
; Sound.v                          ; yes             ; User Verilog HDL File        ; C:/Users/User/Desktop/a1050602/Sound.v ;         ;
; seg7.v                           ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/User/Desktop/a1050602/seg7.v  ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 120   ;
;     -- Combinational with no register       ; 71    ;
;     -- Register only                        ; 1     ;
;     -- Combinational with a register        ; 48    ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 18    ;
;     -- 3 input functions                    ; 45    ;
;     -- 2 input functions                    ; 52    ;
;     -- 1 input functions                    ; 4     ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 77    ;
;     -- arithmetic mode                      ; 43    ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 46    ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 49    ;
; Total logic cells in carry chains           ; 46    ;
; I/O pins                                    ; 14    ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 41    ;
; Total fan-out                               ; 438   ;
; Average fan-out                             ; 3.27  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                  ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+
; |Sound                     ; 120 (113)   ; 49           ; 0          ; 14   ; 0            ; 71 (64)      ; 1 (1)             ; 48 (48)          ; 46 (46)         ; 0 (0)      ; |Sound              ; work         ;
;    |seg7:u1|               ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Sound|seg7:u1      ; work         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; i[1]                                                ; Mux0                ; yes                    ;
; i[0]                                                ; Mux0                ; yes                    ;
; i[2]                                                ; Mux0                ; yes                    ;
; mid[1]                                              ; WideOr5             ; yes                    ;
; mid[0]                                              ; WideOr5             ; yes                    ;
; mid[2]                                              ; WideOr5             ; yes                    ;
; ori[0]                                              ; Decoder1            ; yes                    ;
; ori[1]                                              ; Decoder1            ; yes                    ;
; ori[2]                                              ; Decoder1            ; yes                    ;
; ori[3]                                              ; Decoder1            ; yes                    ;
; ori[4]                                              ; Decoder1            ; yes                    ;
; ori[5]                                              ; Decoder1            ; yes                    ;
; ori[6]                                              ; Decoder1            ; yes                    ;
; ori[7]                                              ; Decoder1            ; yes                    ;
; ori[8]                                              ; Decoder1            ; yes                    ;
; ori[9]                                              ; Decoder1            ; yes                    ;
; ori[10]                                             ; Decoder1            ; yes                    ;
; ori[11]                                             ; Decoder1            ; yes                    ;
; ori[12]                                             ; Decoder1            ; yes                    ;
; ori[13]                                             ; Decoder1            ; yes                    ;
; ori[14]                                             ; Decoder1            ; yes                    ;
; Number of user-specified and inferred latches = 21  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 49    ;
; Number of registers using Synchronous Clear  ; 30    ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |Sound|Mux1                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+----------------------------------------+
; Port Connectivity Checks: "seg7:u1"    ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; i[3] ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Jun 02 12:09:43 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Sound -c Sound
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file sound.v
    Info (12023): Found entity 1: Sound
Warning (10236): Verilog HDL Implicit Net warning at Sound.v(28): created implicit net for "cy"
Info (12127): Elaborating entity "Sound" for the top level hierarchy
Warning (10270): Verilog HDL Case Statement warning at Sound.v(39): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at Sound.v(39): inferring latch(es) for variable "hight", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sound.v(39): inferring latch(es) for variable "mid", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sound.v(39): inferring latch(es) for variable "low", which holds its previous value in one or more paths through the always construct
Warning (10270): Verilog HDL Case Statement warning at Sound.v(66): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at Sound.v(66): inferring latch(es) for variable "ori", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sound.v(88): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "i[0]" at Sound.v(88)
Info (10041): Inferred latch for "i[1]" at Sound.v(88)
Info (10041): Inferred latch for "i[2]" at Sound.v(88)
Info (10041): Inferred latch for "i[3]" at Sound.v(88)
Info (10041): Inferred latch for "ori[0]" at Sound.v(66)
Info (10041): Inferred latch for "ori[1]" at Sound.v(66)
Info (10041): Inferred latch for "ori[2]" at Sound.v(66)
Info (10041): Inferred latch for "ori[3]" at Sound.v(66)
Info (10041): Inferred latch for "ori[4]" at Sound.v(66)
Info (10041): Inferred latch for "ori[5]" at Sound.v(66)
Info (10041): Inferred latch for "ori[6]" at Sound.v(66)
Info (10041): Inferred latch for "ori[7]" at Sound.v(66)
Info (10041): Inferred latch for "ori[8]" at Sound.v(66)
Info (10041): Inferred latch for "ori[9]" at Sound.v(66)
Info (10041): Inferred latch for "ori[10]" at Sound.v(66)
Info (10041): Inferred latch for "ori[11]" at Sound.v(66)
Info (10041): Inferred latch for "ori[12]" at Sound.v(66)
Info (10041): Inferred latch for "ori[13]" at Sound.v(66)
Info (10041): Inferred latch for "ori[14]" at Sound.v(66)
Info (10041): Inferred latch for "ori[15]" at Sound.v(66)
Info (10041): Inferred latch for "low[0]" at Sound.v(39)
Info (10041): Inferred latch for "low[1]" at Sound.v(39)
Info (10041): Inferred latch for "low[2]" at Sound.v(39)
Info (10041): Inferred latch for "mid[0]" at Sound.v(39)
Info (10041): Inferred latch for "mid[1]" at Sound.v(39)
Info (10041): Inferred latch for "mid[2]" at Sound.v(39)
Info (10041): Inferred latch for "hight[0]" at Sound.v(39)
Info (10041): Inferred latch for "hight[1]" at Sound.v(39)
Warning (12125): Using design file seg7.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: seg7
Info (12128): Elaborating entity "seg7" for hierarchy "seg7:u1"
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "ori[8]" merged with LATCH primitive "ori[0]"
    Info (13026): Duplicate LATCH primitive "ori[12]" merged with LATCH primitive "ori[1]"
Warning (13012): Latch i[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dly[13]
Warning (13012): Latch i[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dly[13]
Warning (13012): Latch i[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dly[13]
Warning (13012): Latch mid[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnt[5]
Warning (13012): Latch mid[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnt[5]
Warning (13012): Latch mid[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnt[5]
Warning (13012): Latch ori[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mid[2]
Warning (13012): Latch ori[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mid[1]
Warning (13012): Latch ori[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mid[1]
Warning (13012): Latch ori[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mid[1]
Warning (13012): Latch ori[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mid[1]
Warning (13012): Latch ori[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mid[1]
Warning (13012): Latch ori[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mid[2]
Warning (13012): Latch ori[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mid[1]
Warning (13012): Latch ori[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mid[2]
Warning (13012): Latch ori[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mid[2]
Warning (13012): Latch ori[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mid[2]
Warning (13012): Latch ori[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mid[2]
Warning (13012): Latch ori[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mid[2]
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "com[0]" is stuck at VCC
Info (21057): Implemented 134 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 13 output pins
    Info (21061): Implemented 120 logic cells
Info (144001): Generated suppressed messages file C:/Users/User/Desktop/a1050602/output_files/Sound.map.smsg
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 49 warnings
    Info: Peak virtual memory: 430 megabytes
    Info: Processing ended: Thu Jun 02 12:09:44 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/User/Desktop/a1050602/output_files/Sound.map.smsg.


