Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/HEMA/Desktop/HARDGAME/versuchwithsdddnewwwwww/DE2_115_LTM_Pic/ --output-directory=C:/Users/HEMA/Desktop/HARDGAME/versuchwithsdddnewwwwww/DE2_115_LTM_Pic/nios_simple/ --report-file=bsf:C:/Users/HEMA/Desktop/HARDGAME/versuchwithsdddnewwwwww/DE2_115_LTM_Pic/nios_simple.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Users/HEMA/Desktop/HARDGAME/versuchwithsdddnewwwwww/DE2_115_LTM_Pic/nios_simple.qsys
Progress: Loading DE2_115_LTM_Pic/nios_simple.qsys
Progress: Reading input file
Progress: Adding clk_ext [clock_source 13.0]
Progress: Parameterizing module clk_ext
Progress: Adding pll [altpll 13.0]
Progress: Parameterizing module pll
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram
Progress: Adding sgdma_pixel [altera_avalon_sgdma 13.0.1.99.2]
Progress: Parameterizing module sgdma_pixel
Progress: Adding fifo [altera_avalon_fifo 13.0.1.99.2]
Progress: Parameterizing module fifo
Progress: Adding timing_adapter [timing_adapter 13.0]
Progress: Parameterizing module timing_adapter
Progress: Adding pixel_converter [altera_avalon_pixel_converter 13.0]
Progress: Parameterizing module pixel_converter
Progress: Adding video_sync_generator [altera_avalon_video_sync_generator 13.0]
Progress: Parameterizing module video_sync_generator
Progress: Adding fifo_to_pixel_converter [timing_adapter 13.0]
Progress: Parameterizing module fifo_to_pixel_converter
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart
Progress: Adding sd_card_controller [sd_controller 8.0]
Progress: Parameterizing module sd_card_controller
Progress: Adding lcd_i2c_scl [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module lcd_i2c_scl
Progress: Adding lcd_i2c_en [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module lcd_i2c_en
Progress: Adding lcd_i2c_sda [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module lcd_i2c_sda
Progress: Adding sys_clk_timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module sys_clk_timer
Progress: Adding touch_panel_spi [altera_avalon_spi 13.0.1.99.2]
Progress: Parameterizing module touch_panel_spi
Progress: Adding touch_panel_pen_irq_n [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module touch_panel_pen_irq_n
Progress: Adding touch_panel_busy [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module touch_panel_busy
Progress: Adding descriptor_mem [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module descriptor_mem
Progress: Adding sram [TERASIC_SRAM 1.0]
Progress: Parameterizing module sram
Progress: Adding peripheral_bridge [altera_avalon_mm_clock_crossing_bridge 13.0]
Progress: Parameterizing module peripheral_bridge
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding tri_state_bridge_flash_bridge_0 [altera_tristate_conduit_bridge 13.0]
Progress: Parameterizing module tri_state_bridge_flash_bridge_0
Progress: Adding tri_state_bridge_flash_pinSharer_0 [altera_tristate_conduit_pin_sharer 13.0]
Progress: Parameterizing module tri_state_bridge_flash_pinSharer_0
Progress: Adding cfi_flash [altera_generic_tristate_controller 13.0]
Progress: Parameterizing module cfi_flash
Progress: Adding c1 [altera_clock_bridge 13.0]
Progress: Parameterizing module c1
Progress: Adding c2 [altera_clock_bridge 13.0]
Progress: Parameterizing module c2
Progress: Adding c3 [altera_clock_bridge 13.0]
Progress: Parameterizing module c3
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: nios_simple.pixel_converter: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: altera_avalon_pixel_converter.v
Warning: nios_simple.video_sync_generator: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: altera_avalon_video_sync_generator.v
Warning: nios_simple.sd_card_controller: Parameter wait conflicts with a VHDL, verilog or system verilog reserved word
Info: nios_simple.lcd_i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_simple.touch_panel_pen_irq_n: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_simple.touch_panel_busy: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_simple.cpu: CPUID control register value is 0. Please manually assign CPUID if creating multiple Nios II system
Info: nios_simple.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_simple.sysid: Time stamp will be automatically updated when this component is generated.
Warning: nios_simple.cfi_flash: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/HEMA/Desktop/HARDGAME/versuchwithsdddnewwwwww/DE2_115_LTM_Pic/ --output-directory=C:/Users/HEMA/Desktop/HARDGAME/versuchwithsdddnewwwwww/DE2_115_LTM_Pic/nios_simple/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/HEMA/Desktop/HARDGAME/versuchwithsdddnewwwwww/DE2_115_LTM_Pic/nios_simple.sopcinfo --report-file=html:C:/Users/HEMA/Desktop/HARDGAME/versuchwithsdddnewwwwww/DE2_115_LTM_Pic/nios_simple.html --report-file=qip:C:/Users/HEMA/Desktop/HARDGAME/versuchwithsdddnewwwwww/DE2_115_LTM_Pic/nios_simple/synthesis/nios_simple.qip --report-file=cmp:C:/Users/HEMA/Desktop/HARDGAME/versuchwithsdddnewwwwww/DE2_115_LTM_Pic/nios_simple.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Users/HEMA/Desktop/HARDGAME/versuchwithsdddnewwwwww/DE2_115_LTM_Pic/nios_simple.qsys --language=VERILOG
Progress: Loading DE2_115_LTM_Pic/nios_simple.qsys
Progress: Reading input file
Progress: Adding clk_ext [clock_source 13.0]
Progress: Parameterizing module clk_ext
Progress: Adding pll [altpll 13.0]
Progress: Parameterizing module pll
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram
Progress: Adding sgdma_pixel [altera_avalon_sgdma 13.0.1.99.2]
Progress: Parameterizing module sgdma_pixel
Progress: Adding fifo [altera_avalon_fifo 13.0.1.99.2]
Progress: Parameterizing module fifo
Progress: Adding timing_adapter [timing_adapter 13.0]
Progress: Parameterizing module timing_adapter
Progress: Adding pixel_converter [altera_avalon_pixel_converter 13.0]
Progress: Parameterizing module pixel_converter
Progress: Adding video_sync_generator [altera_avalon_video_sync_generator 13.0]
Progress: Parameterizing module video_sync_generator
Progress: Adding fifo_to_pixel_converter [timing_adapter 13.0]
Progress: Parameterizing module fifo_to_pixel_converter
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart
Progress: Adding sd_card_controller [sd_controller 8.0]
Progress: Parameterizing module sd_card_controller
Progress: Adding lcd_i2c_scl [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module lcd_i2c_scl
Progress: Adding lcd_i2c_en [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module lcd_i2c_en
Progress: Adding lcd_i2c_sda [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module lcd_i2c_sda
Progress: Adding sys_clk_timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module sys_clk_timer
Progress: Adding touch_panel_spi [altera_avalon_spi 13.0.1.99.2]
Progress: Parameterizing module touch_panel_spi
Progress: Adding touch_panel_pen_irq_n [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module touch_panel_pen_irq_n
Progress: Adding touch_panel_busy [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module touch_panel_busy
Progress: Adding descriptor_mem [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module descriptor_mem
Progress: Adding sram [TERASIC_SRAM 1.0]
Progress: Parameterizing module sram
Progress: Adding peripheral_bridge [altera_avalon_mm_clock_crossing_bridge 13.0]
Progress: Parameterizing module peripheral_bridge
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding tri_state_bridge_flash_bridge_0 [altera_tristate_conduit_bridge 13.0]
Progress: Parameterizing module tri_state_bridge_flash_bridge_0
Progress: Adding tri_state_bridge_flash_pinSharer_0 [altera_tristate_conduit_pin_sharer 13.0]
Progress: Parameterizing module tri_state_bridge_flash_pinSharer_0
Progress: Adding cfi_flash [altera_generic_tristate_controller 13.0]
Progress: Parameterizing module cfi_flash
Progress: Adding c1 [altera_clock_bridge 13.0]
Progress: Parameterizing module c1
Progress: Adding c2 [altera_clock_bridge 13.0]
Progress: Parameterizing module c2
Progress: Adding c3 [altera_clock_bridge 13.0]
Progress: Parameterizing module c3
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: nios_simple.pixel_converter: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: altera_avalon_pixel_converter.v
Warning: nios_simple.video_sync_generator: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: altera_avalon_video_sync_generator.v
Warning: nios_simple.sd_card_controller: Parameter wait conflicts with a VHDL, verilog or system verilog reserved word
Info: nios_simple.lcd_i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_simple.touch_panel_pen_irq_n: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_simple.touch_panel_busy: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_simple.cpu: CPUID control register value is 0. Please manually assign CPUID if creating multiple Nios II system
Info: nios_simple.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_simple.sysid: Time stamp will be automatically updated when this component is generated.
Warning: nios_simple.cfi_flash: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Info: nios_simple: Generating nios_simple "nios_simple" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 29 modules, 123 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 54 modules, 223 connections
Info: merlin_domain_transform: After transform: 102 modules, 544 connections
Info: merlin_router_transform: After transform: 127 modules, 644 connections
Info: merlin_traffic_limiter_transform: After transform: 130 modules, 659 connections
Info: merlin_burst_transform: After transform: 132 modules, 667 connections
Info: reset_adaptation_transform: After transform: 136 modules, 526 connections
Info: merlin_network_to_switch_transform: After transform: 184 modules, 628 connections
Info: merlin_width_transform: After transform: 188 modules, 640 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src4 and cmd_xbar_mux_004.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_004.src0 and rsp_xbar_mux_001.sink4
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 190 modules, 650 connections
Info: limiter_update_transform: After transform: 190 modules, 653 connections
Info: merlin_mm_transform: After transform: 190 modules, 653 connections
Info: merlin_interrupt_mapper_transform: After transform: 191 modules, 656 connections
Info: merlin_interrupt_sync_transform: After transform: 194 modules, 671 connections
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_simple: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Info: pll: "nios_simple" instantiated altpll "pll"
Info: sdram: Starting RTL generation for module 'nios_simple_sdram'
Info: sdram:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_simple_sdram --dir=C:/Users/HEMA/AppData/Local/Temp/alt9811_630284676223849305.dir/0005_sdram_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/HEMA/AppData/Local/Temp/alt9811_630284676223849305.dir/0005_sdram_gen//nios_simple_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'nios_simple_sdram'
Info: sdram: "nios_simple" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sgdma_pixel: Starting RTL generation for module 'nios_simple_sgdma_pixel'
Info: sgdma_pixel:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=nios_simple_sgdma_pixel --dir=C:/Users/HEMA/AppData/Local/Temp/alt9811_630284676223849305.dir/0006_sgdma_pixel_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/HEMA/AppData/Local/Temp/alt9811_630284676223849305.dir/0006_sgdma_pixel_gen//nios_simple_sgdma_pixel_component_configuration.pl  --do_build_sim=0  ]
Info: sgdma_pixel: Done RTL generation for module 'nios_simple_sgdma_pixel'
Info: sgdma_pixel: "nios_simple" instantiated altera_avalon_sgdma "sgdma_pixel"
Info: fifo: Starting RTL generation for module 'nios_simple_fifo'
Info: fifo:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=nios_simple_fifo --dir=C:/Users/HEMA/AppData/Local/Temp/alt9811_630284676223849305.dir/0007_fifo_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/HEMA/AppData/Local/Temp/alt9811_630284676223849305.dir/0007_fifo_gen//nios_simple_fifo_component_configuration.pl  --do_build_sim=0  ]
Info: fifo: Done RTL generation for module 'nios_simple_fifo'
Info: fifo: "nios_simple" instantiated altera_avalon_fifo "fifo"
Info: timing_adapter: Starting generation. 
Info: timing_adapter: "nios_simple" instantiated timing_adapter "timing_adapter"
Info: pixel_converter: "nios_simple" instantiated altera_avalon_pixel_converter "pixel_converter"
Info: video_sync_generator: "nios_simple" instantiated altera_avalon_video_sync_generator "video_sync_generator"
Info: fifo_to_pixel_converter: Starting generation. 
Info: fifo_to_pixel_converter_fifo: Starting generation. 
Info: fifo_to_pixel_converter: "nios_simple" instantiated timing_adapter "fifo_to_pixel_converter"
Info: jtag_uart: Starting RTL generation for module 'nios_simple_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_simple_jtag_uart --dir=C:/Users/HEMA/AppData/Local/Temp/alt9811_630284676223849305.dir/0008_jtag_uart_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/HEMA/AppData/Local/Temp/alt9811_630284676223849305.dir/0008_jtag_uart_gen//nios_simple_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'nios_simple_jtag_uart'
Info: jtag_uart: "nios_simple" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: sd_card_controller: "nios_simple" instantiated sd_controller "sd_card_controller"
Info: lcd_i2c_scl: Starting RTL generation for module 'nios_simple_lcd_i2c_scl'
Info: lcd_i2c_scl:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_simple_lcd_i2c_scl --dir=C:/Users/HEMA/AppData/Local/Temp/alt9811_630284676223849305.dir/0010_lcd_i2c_scl_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/HEMA/AppData/Local/Temp/alt9811_630284676223849305.dir/0010_lcd_i2c_scl_gen//nios_simple_lcd_i2c_scl_component_configuration.pl  --do_build_sim=0  ]
Info: lcd_i2c_scl: Done RTL generation for module 'nios_simple_lcd_i2c_scl'
Info: lcd_i2c_scl: "nios_simple" instantiated altera_avalon_pio "lcd_i2c_scl"
Info: lcd_i2c_sda: Starting RTL generation for module 'nios_simple_lcd_i2c_sda'
Info: lcd_i2c_sda:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_simple_lcd_i2c_sda --dir=C:/Users/HEMA/AppData/Local/Temp/alt9811_630284676223849305.dir/0011_lcd_i2c_sda_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/HEMA/AppData/Local/Temp/alt9811_630284676223849305.dir/0011_lcd_i2c_sda_gen//nios_simple_lcd_i2c_sda_component_configuration.pl  --do_build_sim=0  ]
Info: lcd_i2c_sda: Done RTL generation for module 'nios_simple_lcd_i2c_sda'
Info: lcd_i2c_sda: "nios_simple" instantiated altera_avalon_pio "lcd_i2c_sda"
Info: sys_clk_timer: Starting RTL generation for module 'nios_simple_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_simple_sys_clk_timer --dir=C:/Users/HEMA/AppData/Local/Temp/alt9811_630284676223849305.dir/0012_sys_clk_timer_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/HEMA/AppData/Local/Temp/alt9811_630284676223849305.dir/0012_sys_clk_timer_gen//nios_simple_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clk_timer: Done RTL generation for module 'nios_simple_sys_clk_timer'
Info: sys_clk_timer: "nios_simple" instantiated altera_avalon_timer "sys_clk_timer"
Info: touch_panel_spi: Starting RTL generation for module 'nios_simple_touch_panel_spi'
Info: touch_panel_spi:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=nios_simple_touch_panel_spi --dir=C:/Users/HEMA/AppData/Local/Temp/alt9811_630284676223849305.dir/0013_touch_panel_spi_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/HEMA/AppData/Local/Temp/alt9811_630284676223849305.dir/0013_touch_panel_spi_gen//nios_simple_touch_panel_spi_component_configuration.pl  --do_build_sim=0  ]
Info: touch_panel_spi: Done RTL generation for module 'nios_simple_touch_panel_spi'
Info: touch_panel_spi: "nios_simple" instantiated altera_avalon_spi "touch_panel_spi"
Info: touch_panel_pen_irq_n: Starting RTL generation for module 'nios_simple_touch_panel_pen_irq_n'
Info: touch_panel_pen_irq_n:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_simple_touch_panel_pen_irq_n --dir=C:/Users/HEMA/AppData/Local/Temp/alt9811_630284676223849305.dir/0014_touch_panel_pen_irq_n_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/HEMA/AppData/Local/Temp/alt9811_630284676223849305.dir/0014_touch_panel_pen_irq_n_gen//nios_simple_touch_panel_pen_irq_n_component_configuration.pl  --do_build_sim=0  ]
Info: touch_panel_pen_irq_n: Done RTL generation for module 'nios_simple_touch_panel_pen_irq_n'
Info: touch_panel_pen_irq_n: "nios_simple" instantiated altera_avalon_pio "touch_panel_pen_irq_n"
Info: touch_panel_busy: Starting RTL generation for module 'nios_simple_touch_panel_busy'
Info: touch_panel_busy:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_simple_touch_panel_busy --dir=C:/Users/HEMA/AppData/Local/Temp/alt9811_630284676223849305.dir/0015_touch_panel_busy_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/HEMA/AppData/Local/Temp/alt9811_630284676223849305.dir/0015_touch_panel_busy_gen//nios_simple_touch_panel_busy_component_configuration.pl  --do_build_sim=0  ]
Info: touch_panel_busy: Done RTL generation for module 'nios_simple_touch_panel_busy'
Info: touch_panel_busy: "nios_simple" instantiated altera_avalon_pio "touch_panel_busy"
Info: descriptor_mem: Starting RTL generation for module 'nios_simple_descriptor_mem'
Info: descriptor_mem:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_simple_descriptor_mem --dir=C:/Users/HEMA/AppData/Local/Temp/alt9811_630284676223849305.dir/0016_descriptor_mem_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/HEMA/AppData/Local/Temp/alt9811_630284676223849305.dir/0016_descriptor_mem_gen//nios_simple_descriptor_mem_component_configuration.pl  --do_build_sim=0  ]
Info: descriptor_mem: Done RTL generation for module 'nios_simple_descriptor_mem'
Info: descriptor_mem: "nios_simple" instantiated altera_avalon_onchip_memory2 "descriptor_mem"
Info: sram: "nios_simple" instantiated TERASIC_SRAM "sram"
Info: peripheral_bridge: "nios_simple" instantiated altera_avalon_mm_clock_crossing_bridge "peripheral_bridge"
Info: cpu: Starting RTL generation for module 'nios_simple_cpu'
Info: cpu:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_simple_cpu --dir=C:/Users/HEMA/AppData/Local/Temp/alt9811_630284676223849305.dir/0018_cpu_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/HEMA/AppData/Local/Temp/alt9811_630284676223849305.dir/0018_cpu_gen//nios_simple_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu: # 2024.03.29 14:49:29 (*) Starting Nios II generation
Info: cpu: # 2024.03.29 14:49:29 (*)   Checking for plaintext license.
Info: cpu: # 2024.03.29 14:49:29 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: cpu: # 2024.03.29 14:49:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.03.29 14:49:29 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.03.29 14:49:29 (*)   Plaintext license not found.
Info: cpu: # 2024.03.29 14:49:29 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2024.03.29 14:49:30 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: cpu: # 2024.03.29 14:49:30 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.03.29 14:49:30 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.03.29 14:49:30 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2024.03.29 14:49:30 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.03.29 14:49:30 (*)   Creating all objects for CPU
Info: cpu: # 2024.03.29 14:49:30 (*)     Testbench
Info: cpu: # 2024.03.29 14:49:30 (*)     Instruction decoding
Info: cpu: # 2024.03.29 14:49:30 (*)       Instruction fields
Info: cpu: # 2024.03.29 14:49:30 (*)       Instruction decodes
Info: cpu: # 2024.03.29 14:49:31 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2024.03.29 14:49:31 (*)       Instruction controls
Info: cpu: # 2024.03.29 14:49:31 (*)     Pipeline frontend
Info: cpu: # 2024.03.29 14:49:31 (*)     Pipeline backend
Info: cpu: # 2024.03.29 14:49:33 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.03.29 14:49:35 (*)   Creating encrypted RTL
Info: cpu: # 2024.03.29 14:49:36 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_simple_cpu'
Info: cpu: "nios_simple" instantiated altera_nios2_qsys "cpu"
Info: sysid: "nios_simple" instantiated altera_avalon_sysid_qsys "sysid"
Info: tri_state_bridge_flash_bridge_0: "nios_simple" instantiated altera_tristate_conduit_bridge "tri_state_bridge_flash_bridge_0"
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 7 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 4 modules, 7 connections
Info: tri_state_bridge_flash_pinSharer_0: "nios_simple" instantiated altera_tristate_conduit_pin_sharer "tri_state_bridge_flash_pinSharer_0"
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 10 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 5 modules, 10 connections
Info: cfi_flash: "nios_simple" instantiated altera_generic_tristate_controller "cfi_flash"
Info: cpu_instruction_master_translator: "nios_simple" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info: cpu_jtag_debug_module_translator: "nios_simple" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info: cpu_instruction_master_translator_avalon_universal_master_0_agent: "nios_simple" instantiated altera_merlin_master_agent "cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "nios_simple" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "nios_simple" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "nios_simple" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "nios_simple" instantiated altera_merlin_router "addr_router_001"
Info: addr_router_002: "nios_simple" instantiated altera_merlin_router "addr_router_002"
Info: addr_router_004: "nios_simple" instantiated altera_merlin_router "addr_router_004"
Info: id_router: "nios_simple" instantiated altera_merlin_router "id_router"
Info: id_router_001: "nios_simple" instantiated altera_merlin_router "id_router_001"
Info: id_router_002: "nios_simple" instantiated altera_merlin_router "id_router_002"
Info: id_router_003: "nios_simple" instantiated altera_merlin_router "id_router_003"
Info: id_router_004: "nios_simple" instantiated altera_merlin_router "id_router_004"
Info: id_router_009: "nios_simple" instantiated altera_merlin_router "id_router_009"
Info: addr_router_005: "nios_simple" instantiated altera_merlin_router "addr_router_005"
Info: id_router_011: "nios_simple" instantiated altera_merlin_router "id_router_011"
Info: limiter: "nios_simple" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "nios_simple" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "nios_simple" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "nios_simple" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "nios_simple" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_demux_002: "nios_simple" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_002"
Info: cmd_xbar_mux: "nios_simple" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: "nios_simple" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file C:/Users/HEMA/Desktop/HARDGAME/versuchwithsdddnewwwwww/DE2_115_LTM_Pic/nios_simple/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_mux_009: "nios_simple" instantiated altera_merlin_multiplexer "cmd_xbar_mux_009"
Info: Reusing file C:/Users/HEMA/Desktop/HARDGAME/versuchwithsdddnewwwwww/DE2_115_LTM_Pic/nios_simple/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "nios_simple" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: "nios_simple" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "nios_simple" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/HEMA/Desktop/HARDGAME/versuchwithsdddnewwwwww/DE2_115_LTM_Pic/nios_simple/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "nios_simple" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/HEMA/Desktop/HARDGAME/versuchwithsdddnewwwwww/DE2_115_LTM_Pic/nios_simple/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_demux_005: "nios_simple" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_005"
Info: rsp_xbar_demux_011: "nios_simple" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_011"
Info: rsp_xbar_mux_005: "nios_simple" instantiated altera_merlin_multiplexer "rsp_xbar_mux_005"
Info: Reusing file C:/Users/HEMA/Desktop/HARDGAME/versuchwithsdddnewwwwww/DE2_115_LTM_Pic/nios_simple/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "nios_simple" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/HEMA/Desktop/HARDGAME/versuchwithsdddnewwwwww/DE2_115_LTM_Pic/nios_simple/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/HEMA/Desktop/HARDGAME/versuchwithsdddnewwwwww/DE2_115_LTM_Pic/nios_simple/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "nios_simple" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/HEMA/Desktop/HARDGAME/versuchwithsdddnewwwwww/DE2_115_LTM_Pic/nios_simple/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: irq_mapper: "nios_simple" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "nios_simple" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: pin_sharer: "tri_state_bridge_flash_pinSharer_0" instantiated altera_tristate_conduit_pin_sharer_core "pin_sharer"
Info: arbiter: "tri_state_bridge_flash_pinSharer_0" instantiated altera_merlin_std_arbitrator "arbiter"
Info: tdt: "cfi_flash" instantiated altera_tristate_controller_translator "tdt"
Info: tda: "cfi_flash" instantiated altera_tristate_controller_aggregator "tda"
Info: nios_simple: Done nios_simple" with 66 modules, 244 files, 5233187 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
