"D:/RTL_FPGA/SD2/VHDL/aula3_mux_14/mux_4_tf.v=work,Verilog 2001"
"D:/RTL_FPGA/SD2/VHDL/aula3_mux_14/mux_case.v=work,Verilog 2001"
