Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Jul  8 17:38:18 2017
| Host         : Anny running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab3_2_control_sets_placed.rpt
| Design       : lab3_2
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              61 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+---------------+------------------+------------------+----------------+
|   Clock Signal   | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+---------------+------------------+------------------+----------------+
|  dir[1]          |               |                  |                3 |              8 |
| ~dir[1]          |               |                  |                4 |              8 |
|  clk_19/CLK_BUFG |               | reset_IBUF       |               12 |             34 |
|  clk_IBUF_BUFG   |               |                  |               12 |             45 |
+------------------+---------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 8      |                     2 |
| 16+    |                     2 |
+--------+-----------------------+


